[{"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_0"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\n CC       umodsi3.o\\n CC       udivsi3.o\\n CC       divsi3.o\\n CC       modsi3.o\\n CC       comparesf2.o\\n CC       comparedf2.o\\n CC       negsf2.o\\n CC       negdf2.o\\n CC       addsf3.o\\n CC       subsf3.o\\n CC       mulsf3.o\\n CC       divsf3.o\\n CC       lshrdi3.o\\n CC       muldi3.o\\n CC       divdi3.o\\n CC       ashldi3.o\\n CC       ashrdi3.o\\n CC       udivmoddi4.o\\n CC       floatsisf.o\\n CC       floatunsisf.o\\n CC       fixsfsi.o\\n CC       fixdfdi.o\\n CC       fixunssfsi.o\\n CC       fixunsdfdi.o\\n CC       adddf3.o\\n CC       subdf3.o\\n CC       muldf3.o\\n CC       divdf3.o\\n CC       floatsidf.o\\n CC       floatunsidf.o\\n CC       floatdidf.o\\n CC       fixdfsi.o\\n CC       fixunsdfsi.o\\n CC       clzsi2.o\\n CC       ctzsi2.o\\n CC       udivdi3.o\\n CC       umoddi3.o\\n CC       moddi3.o\\n CC       ucmpdi2.o\\n CC       libcompiler_rt.a\\n AR       libcompiler_rt.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       crt0.o\\n CC       exception.o\\n CC       libc.o\\n CC       errno.o\\n CC       crc16.o\\n CC       crc32.o\\n CC       console.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       qsort.o\\n CC       strtod.o\\n CC       spiflash.o\\n CC       strcasecmp.o\\n CC       i2c.o\\n CC       div64.o\\n CC       progress.o\\n CC       memtest.o\\n CC       vsnprintf.o\\n AR       libbase.a\\n CC       vsnprintf-nofloat.o\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       tftp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       ffunicode.o\\n CC       ff.o\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot-helper.o\\n CC       boot.o\\n CC       helpers.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n CC       complete.o\\n CC       readline.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -I/home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/../.. -o xgmii_ethernet.o /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/xgmii_ethernet.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o tapcfg.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/tapcfg.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o taplog.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/taplog.c\\ncc -levent -shared -fPIC -Wl,-soname,xgmii_ethernet.so -o xgmii_ethernet.so xgmii_ethernet.o tapcfg.o taplog.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -I/home/travis/litex/litex/build/sim/core/modules/ethernet/../.. -o ethernet.o /home/travis/litex/litex/build/sim/core/modules/ethernet/ethernet.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o tapcfg.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/tapcfg.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o taplog.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/taplog.c\\ncc -levent -shared -fPIC -Wl,-soname,ethernet.so -o ethernet.so ethernet.o tapcfg.o taplog.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/serial2console/../.. -o serial2console.o /home/travis/litex/litex/build/sim/core/modules/serial2console/serial2console.c\\ncc -levent -shared -fPIC -Wl,-soname,serial2console.so -o serial2console.so serial2console.o\\nrm serial2console.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/serial2tcp/../.. -o serial2tcp.o /home/travis/litex/litex/build/sim/core/modules/serial2tcp/serial2tcp.c\\ncc -levent -shared -fPIC -Wl,-soname,serial2tcp.so -o serial2tcp.so serial2tcp.o\\nrm serial2tcp.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/clocker/../.. -o clocker.o /home/travis/litex/litex/build/sim/core/modules/clocker/clocker.c\\ncc -levent -shared -fPIC -Wl,-soname,clocker.so -o clocker.so clocker.o\\nrm clocker.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/spdeeprom/../.. -o spdeeprom.o /home/travis/litex/litex/build/sim/core/modules/spdeeprom/spdeeprom.c\\ncc -levent -shared -fPIC -Wl,-soname,spdeeprom.so -o spdeeprom.so spdeeprom.o\\nrm spdeeprom.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3117: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3210: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3361: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3443: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3512: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3553: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3594: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3618: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3663: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3680: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3704: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3745: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3769: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3786: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3814: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3831: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3896: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3937: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4116: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15747: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15778: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15809: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15840: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15871: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15902: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15933: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15964: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16143: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16212: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16636: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16730: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x563de0e81130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x563de0e81130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x563de0e81130)\\n[serial2console] loaded (0x563de0e81130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:05:08\\n\\r BIOS CRC passed (cf156419)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000036\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:14193: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_1"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\n CC       umodsi3.o\\n CC       udivsi3.o\\n CC       divsi3.o\\n CC       modsi3.o\\n CC       comparesf2.o\\n CC       comparedf2.o\\n CC       negsf2.o\\n CC       negdf2.o\\n CC       addsf3.o\\n CC       subsf3.o\\n CC       mulsf3.o\\n CC       divsf3.o\\n CC       lshrdi3.o\\n CC       muldi3.o\\n CC       divdi3.o\\n CC       ashldi3.o\\n CC       ashrdi3.o\\n CC       udivmoddi4.o\\n CC       floatsisf.o\\n CC       floatunsisf.o\\n CC       fixsfsi.o\\n CC       fixdfdi.o\\n CC       fixunssfsi.o\\n CC       fixunsdfdi.o\\n CC       adddf3.o\\n CC       subdf3.o\\n CC       muldf3.o\\n CC       divdf3.o\\n CC       floatsidf.o\\n CC       floatunsidf.o\\n CC       floatdidf.o\\n CC       fixdfsi.o\\n CC       fixunsdfsi.o\\n CC       clzsi2.o\\n CC       ctzsi2.o\\n CC       udivdi3.o\\n CC       umoddi3.o\\n CC       moddi3.o\\n CC       ucmpdi2.o\\n CC       libcompiler_rt.a\\n AR       libcompiler_rt.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       crt0.o\\n CC       exception.o\\n CC       libc.o\\n CC       errno.o\\n CC       crc16.o\\n CC       crc32.o\\n CC       console.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       qsort.o\\n CC       strtod.o\\n CC       spiflash.o\\n CC       strcasecmp.o\\n CC       i2c.o\\n CC       div64.o\\n CC       progress.o\\n CC       memtest.o\\n CC       vsnprintf.o\\n AR       libbase.a\\n CC       vsnprintf-nofloat.o\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       tftp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       ffunicode.o\\n CC       ff.o\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot-helper.o\\n CC       boot.o\\n CC       helpers.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n CC       complete.o\\n CC       readline.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -I/home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/../.. -o xgmii_ethernet.o /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/xgmii_ethernet.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o tapcfg.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/tapcfg.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o taplog.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/taplog.c\\ncc -levent -shared -fPIC -Wl,-soname,xgmii_ethernet.so -o xgmii_ethernet.so xgmii_ethernet.o tapcfg.o taplog.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -I/home/travis/litex/litex/build/sim/core/modules/ethernet/../.. -o ethernet.o /home/travis/litex/litex/build/sim/core/modules/ethernet/ethernet.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o tapcfg.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/tapcfg.c\\ncc -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/include -c -o taplog.o /home/travis/pythondata-misc-tapcfg/pythondata_misc_tapcfg/data/src/lib/taplog.c\\ncc -levent -shared -fPIC -Wl,-soname,ethernet.so -o ethernet.so ethernet.o tapcfg.o taplog.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/serial2console/../.. -o serial2console.o /home/travis/litex/litex/build/sim/core/modules/serial2console/serial2console.c\\ncc -levent -shared -fPIC -Wl,-soname,serial2console.so -o serial2console.so serial2console.o\\nrm serial2console.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/serial2tcp/../.. -o serial2tcp.o /home/travis/litex/litex/build/sim/core/modules/serial2tcp/serial2tcp.c\\ncc -levent -shared -fPIC -Wl,-soname,serial2tcp.so -o serial2tcp.so serial2tcp.o\\nrm serial2tcp.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/clocker/../.. -o clocker.o /home/travis/litex/litex/build/sim/core/modules/clocker/clocker.c\\ncc -levent -shared -fPIC -Wl,-soname,clocker.so -o clocker.so clocker.o\\nrm clocker.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncc -c -Wall -O3 -ggdb -fPIC -Werror -I/home/travis/litex/litex/build/sim/core/modules/spdeeprom/../.. -o spdeeprom.o /home/travis/litex/litex/build/sim/core/modules/spdeeprom/spdeeprom.c\\ncc -levent -shared -fPIC -Wl,-soname,spdeeprom.so -o spdeeprom.so spdeeprom.o\\nrm spdeeprom.o\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3117: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3210: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3361: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3443: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3512: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3553: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3594: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3618: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3663: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3680: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3704: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3745: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3769: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3786: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3814: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3831: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3896: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3937: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4116: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15747: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15778: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15809: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15840: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15871: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15902: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15933: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15964: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16143: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16212: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16636: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16730: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55b892b5e130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55b892b5e130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55b892b5e130)\\n[serial2console] loaded (0x55b892b5e130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:05:08\\n\\r BIOS CRC passed (cf156419)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000036\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14193: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_2"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3117: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3210: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3361: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3443: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3512: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3553: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3594: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3618: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3663: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3680: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3704: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3745: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3769: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3786: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3814: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3831: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3896: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3937: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4116: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15747: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15778: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15809: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15840: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15871: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15902: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15933: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15964: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16143: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16212: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16636: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16730: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x565540052130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x565540052130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x565540052130)\\n[serial2console] loaded (0x565540052130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:05:54\\n\\r BIOS CRC passed (a9803f79)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000084\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000796\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14193: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_3"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3117: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3182: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3210: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3361: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3443: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3512: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3553: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3594: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3618: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3663: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3680: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3704: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3745: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3769: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3786: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3814: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3831: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3855: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3896: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3937: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4006: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4116: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4222: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15747: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15778: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15809: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15840: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15871: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15902: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15933: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15964: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16143: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16212: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16636: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16730: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55c8a9ae7130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55c8a9ae7130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55c8a9ae7130)\\n[serial2console] loaded (0x55c8a9ae7130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:05:55\\n\\r BIOS CRC passed (eb44545d)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000188\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000667\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:14193: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_4"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3389: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3454: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3482: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3499: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3540: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3564: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3605: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3633: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3650: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3674: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3691: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3715: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3739: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3756: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3784: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3801: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3866: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3907: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3935: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3952: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3976: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3993: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4017: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4086: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4319: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4388: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4494: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4539: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16997: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17086: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17175: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17264: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17353: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17442: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17531: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17620: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17985: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18054: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18478: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18572: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55e8a91a0130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55e8a91a0130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55e8a91a0130)\\n[serial2console] loaded (0x55e8a91a0130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:06:38\\n\\r BIOS CRC passed (e41aea1a)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000044\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15417: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_5"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3389: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3454: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3482: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3499: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3540: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3564: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3605: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3633: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3650: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3674: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3691: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3715: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3739: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3756: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3784: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3801: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3866: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3907: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3935: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3952: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3976: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3993: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4017: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4086: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4319: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4388: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4494: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4539: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16997: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17086: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17175: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17264: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17353: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17442: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17531: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17620: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17985: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18054: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18478: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18572: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55aeb8122130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55aeb8122130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55aeb8122130)\\n[serial2console] loaded (0x55aeb8122130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:06:38\\n\\r BIOS CRC passed (e41aea1a)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000138\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15417: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_6"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3389: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3454: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3482: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3499: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3540: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3564: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3605: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3633: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3650: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3674: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3691: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3715: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3739: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3756: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3784: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3801: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3866: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3907: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3935: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3952: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3976: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3993: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4017: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4086: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4319: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4388: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4494: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4539: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16997: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17086: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17175: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17264: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17353: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17442: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17531: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17620: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17985: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18054: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18478: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18572: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55aecacce130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55aecacce130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55aecacce130)\\n[serial2console] loaded (0x55aecacce130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:07:25\\n\\r BIOS CRC passed (140b020d)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000074\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001096\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15417: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_7"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3389: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3454: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3482: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3499: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3540: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3564: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3605: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3633: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3650: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3674: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3691: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3715: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3739: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3756: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3784: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3801: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3825: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3842: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3866: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3907: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3935: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3952: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3976: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3993: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4017: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4086: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4319: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4388: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4494: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4539: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16997: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17086: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17175: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17264: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17353: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17442: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17531: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17620: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17985: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18054: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18478: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18572: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x556870483130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x556870483130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x556870483130)\\n[serial2console] loaded (0x556870483130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:07:25\\n\\r BIOS CRC passed (140b020d)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000126\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000967\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15417: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_8"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3359: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3428: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3469: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3510: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3579: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3596: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3620: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3637: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3661: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3685: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3730: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3747: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3771: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3812: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3836: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3853: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3881: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3922: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3963: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3987: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4032: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4073: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4090: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4155: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4183: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4200: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4265: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4334: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4351: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4375: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4392: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4485: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4502: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16765: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16854: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16943: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17032: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17121: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17210: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17299: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17388: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17715: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17784: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18208: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18302: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_sim__9__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55d67fe6a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55d67fe6a130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55d67fe6a130)\\n[serial2console] loaded (0x55d67fe6a130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:08:12\\n\\r BIOS CRC passed (4c6a22c6)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000044\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15185: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_9"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3359: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3428: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3469: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3510: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3579: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3596: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3620: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3637: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3661: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3685: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3730: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3747: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3771: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3812: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3836: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3853: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3881: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3922: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3963: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3987: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4032: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4073: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4090: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4155: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4183: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4200: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4265: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4334: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4351: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4375: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4392: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4485: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4502: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16765: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16854: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16943: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17032: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17121: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17210: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17299: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17388: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17715: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17784: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18208: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18302: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_sim__9__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x557bc3f01130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x557bc3f01130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x557bc3f01130)\\n[serial2console] loaded (0x557bc3f01130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:08:12\\n\\r BIOS CRC passed (4c6a22c6)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000044\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15185: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_10"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3359: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3428: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3469: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3510: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3579: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3596: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3620: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3637: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3661: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3685: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3730: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3747: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3771: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3812: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3836: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3853: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3881: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3922: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3963: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3987: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4032: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4073: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4090: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4155: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4183: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4200: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4265: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4334: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4351: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4375: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4392: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4485: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4502: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16765: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16854: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16943: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17032: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17121: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17210: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17299: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17388: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17715: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17784: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18208: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18302: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_sim__9__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x555a7ac55130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x555a7ac55130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x555a7ac55130)\\n[serial2console] loaded (0x555a7ac55130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:08:59\\n\\r BIOS CRC passed (01924ea1)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000937\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001080\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15185: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_11"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3359: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3428: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3469: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3510: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3579: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3596: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3620: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3637: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3661: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3685: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3730: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3747: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3771: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3788: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3812: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3836: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3853: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3881: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3922: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3963: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3987: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4032: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4073: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4090: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4155: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4183: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4200: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4265: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4334: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4351: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4375: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4392: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4485: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4502: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16765: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16854: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16943: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17032: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17121: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17210: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17299: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17388: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17715: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17784: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18208: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18302: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_sim__9__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x564a1f74b130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x564a1f74b130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x564a1f74b130)\\n[serial2console] loaded (0x564a1f74b130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:08:59\\n\\r BIOS CRC passed (01924ea1)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000840\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000983\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15185: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_12"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3590: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3607: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3631: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3655: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3672: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3700: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3717: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3741: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3758: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3782: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3806: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3823: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3851: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3868: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3892: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3909: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3933: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3957: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4002: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4019: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4043: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4060: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4084: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4108: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4153: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4170: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4194: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4276: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4304: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4321: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4345: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4362: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4427: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4455: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4472: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4496: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4513: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4537: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4561: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4578: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4606: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4623: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4647: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4664: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4688: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4712: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4729: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4757: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4774: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18011: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18190: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18369: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18548: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18727: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18906: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19085: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19264: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19809: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19878: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:20302: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:20396: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_sim__12.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_sim__9__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55ba7f272130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55ba7f272130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55ba7f272130)\\n[serial2console] loaded (0x55ba7f272130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:09:47\\n\\r BIOS CRC passed (36cf1bda)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000052\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16405: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_13"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3590: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3607: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3631: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3655: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3672: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3700: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3717: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3741: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3758: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3782: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3806: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3823: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3851: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3868: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3892: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3909: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3933: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3957: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4002: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4019: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4043: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4060: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4084: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4108: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4153: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4170: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4194: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4276: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4304: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4321: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4345: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4362: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4427: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4455: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4472: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4496: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4513: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4537: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4561: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4578: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4606: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4623: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4647: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4664: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4688: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4712: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4729: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4757: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4774: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18011: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18190: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18369: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18548: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18727: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18906: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19085: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19264: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19809: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19878: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:20302: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:20396: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_sim__12.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_sim__9__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x565256a2b130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x565256a2b130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x565256a2b130)\\n[serial2console] loaded (0x565256a2b130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:09:47\\n\\r BIOS CRC passed (36cf1bda)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000146\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16405: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_14"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3590: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3607: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3631: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3655: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3672: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3700: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3717: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3741: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3758: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3782: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3806: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3823: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3851: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3868: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3892: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3909: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3933: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3957: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4002: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4019: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4043: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4060: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4084: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4108: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4153: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4170: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4194: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4276: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4304: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4321: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4345: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4362: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4427: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4455: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4472: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4496: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4513: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4537: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4561: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4578: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4606: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4623: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4647: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4664: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4688: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4712: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4729: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4757: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4774: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18011: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18190: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18369: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18548: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18727: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18906: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19085: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19264: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19809: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19878: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:20302: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:20396: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_sim__12.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_sim__9__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55f7a8ce7130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f7a8ce7130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f7a8ce7130)\\n[serial2console] loaded (0x55f7a8ce7130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:10:38\\n\\r BIOS CRC passed (67151bde)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000771\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001232\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16405: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_15"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3590: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3607: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3631: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3655: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3672: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3700: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3717: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3741: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3758: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3782: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3806: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3823: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3851: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3868: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3892: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3909: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3933: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3957: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4002: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4019: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4043: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4060: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4084: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4108: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4153: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4170: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4194: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4276: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4304: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4321: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4345: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4362: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4427: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4455: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4472: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4496: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4513: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4537: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4561: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4578: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4606: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4623: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4647: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4664: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4688: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4712: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4729: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4757: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4774: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18011: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18190: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18369: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18548: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18727: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18906: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19085: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19264: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19809: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19878: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:20302: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:20396: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_sim__12.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_sim__9__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x561581e6f130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x561581e6f130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x561581e6f130)\\n[serial2console] loaded (0x561581e6f130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:10:39\\n\\r BIOS CRC passed (25d170fa)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000727\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001222\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16405: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_16"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3120: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3213: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3230: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3319: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3364: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3422: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3487: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3515: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3532: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3573: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3597: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3621: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3638: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3666: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3683: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3707: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3724: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3748: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3772: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3789: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3817: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3834: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3858: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3875: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3899: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3923: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3940: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3968: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4026: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4074: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4091: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4287: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15765: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15796: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15827: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15858: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15889: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15920: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15951: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15982: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16161: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16230: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16654: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16748: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x556a66296130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x556a66296130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x556a66296130)\\n[serial2console] loaded (0x556a66296130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:11:29\\n\\r BIOS CRC passed (3cd40afb)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000032\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:14211: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_17"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3120: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3144: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3213: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3230: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3319: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3364: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3422: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3487: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3515: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3532: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3573: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3597: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3621: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3638: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3666: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3683: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3707: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3724: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3748: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3772: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3789: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3817: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3834: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3858: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3875: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3899: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3923: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3940: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3968: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4026: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4074: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4091: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4287: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15765: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15796: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15827: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15858: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15889: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15920: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15951: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15982: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16161: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16230: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16654: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16748: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5571c027e130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5571c027e130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5571c027e130)\\n[serial2console] loaded (0x5571c027e130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:11:30\\n\\r BIOS CRC passed (39e11286)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000042\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000054\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14211: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_18"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3375: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3392: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3485: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3502: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3526: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3543: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3567: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3591: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3608: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3636: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3653: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3677: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3694: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3718: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3742: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3759: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3787: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3804: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3828: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3845: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3869: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3893: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3910: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3938: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3955: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3979: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4020: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4044: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4061: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4089: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4106: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4130: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4240: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17001: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17090: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17179: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17268: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17357: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17446: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17535: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17624: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17989: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18058: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18482: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18576: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_sim__9__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55d3e3b30130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55d3e3b30130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55d3e3b30130)\\n[serial2console] loaded (0x55d3e3b30130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:12:12\\n\\r BIOS CRC passed (ab276a77)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000134\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15421: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_19"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3375: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3392: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3485: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3502: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3526: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3543: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3567: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3591: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3608: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3636: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3653: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3677: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3694: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3718: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3742: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3759: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3787: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3804: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3828: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3845: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3869: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3893: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3910: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3938: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3955: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3979: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4020: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4044: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4061: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4089: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4106: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4130: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4195: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4240: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4391: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4408: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17001: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17090: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17179: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17268: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17357: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17446: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17535: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17624: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17989: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18058: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18482: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18576: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_sim__9__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55fc69ffd130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55fc69ffd130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55fc69ffd130)\\n[serial2console] loaded (0x55fc69ffd130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:12:13\\n\\r BIOS CRC passed (e9e30153)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000042\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000158\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15421: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_20"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3321: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3362: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3431: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3448: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3472: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3489: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3513: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3537: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3554: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3582: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3599: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3623: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3640: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3664: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3688: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3705: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3733: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3750: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3774: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3791: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3815: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3839: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3856: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3884: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3901: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3925: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3942: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3966: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3990: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4007: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4035: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4052: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4076: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4117: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4186: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4309: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4337: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4354: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4395: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4443: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4460: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4488: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4505: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16769: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16858: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16947: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17036: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17125: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17214: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17303: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17392: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17719: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17788: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18212: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18306: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x5603e7a88130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5603e7a88130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5603e7a88130)\\n[serial2console] loaded (0x5603e7a88130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:12:59\\n\\r BIOS CRC passed (e6df0610)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000018\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15189: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_21"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3321: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3362: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3431: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3448: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3472: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3489: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3513: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3537: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3554: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3582: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3599: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3623: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3640: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3664: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3688: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3705: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3733: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3750: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3774: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3791: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3815: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3839: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3856: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3884: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3901: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3925: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3942: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3966: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3990: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4007: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4035: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4052: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4076: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4117: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4141: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4158: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4186: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4309: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4337: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4354: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4395: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4443: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4460: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4488: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4505: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16769: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16858: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16947: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17036: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17125: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17214: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17303: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17392: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17719: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17788: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18212: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18306: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55f85271f130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f85271f130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f85271f130)\\n[serial2console] loaded (0x55f85271f130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:13:00\\n\\r BIOS CRC passed (37aac63e)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000118\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000049\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15189: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_22"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3593: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3610: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3634: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3658: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3675: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3703: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3720: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3744: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3761: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3785: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3809: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3826: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3854: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3871: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3895: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3912: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3936: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3960: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3977: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4005: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4022: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4063: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4087: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4156: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4173: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4197: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4238: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4307: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4348: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4389: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4458: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4499: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4516: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4540: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4564: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4581: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4609: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4626: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4650: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4667: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4691: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4715: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4732: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4760: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4777: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18005: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18184: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18363: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18542: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18721: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18900: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19079: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19258: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19803: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19872: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:20296: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:20390: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_sim__9__Slow.cpp Vsim_sim__10__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x556e760f1130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x556e760f1130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x556e760f1130)\\n[serial2console] loaded (0x556e760f1130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:13:45\\n\\r BIOS CRC passed (540a8523)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000025\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000120\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16399: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_23"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3593: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3610: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3634: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3658: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3675: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3703: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3720: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3744: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3761: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3785: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3809: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3826: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3854: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3871: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3895: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3912: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3936: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3960: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3977: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4005: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4022: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4063: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4087: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4156: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4173: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4197: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4238: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4307: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4348: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4389: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4458: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4499: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4516: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4540: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4564: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4581: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4609: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4626: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4650: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4667: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4691: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4715: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4732: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4760: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4777: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18005: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18184: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18363: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18542: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18721: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:18900: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19079: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19258: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19803: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:19872: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:20296: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:20390: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_sim__9__Slow.cpp Vsim_sim__10__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5593ad21e130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5593ad21e130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5593ad21e130)\\n[serial2console] loaded (0x5593ad21e130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:13:46\\n\\r BIOS CRC passed (9346384f)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\rBIST-GENERATOR ticks:  00000118\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000153\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16399: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_24"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2124: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2151: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2167: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2310: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2326: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2337: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2353: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2411: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2427: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2454: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2481: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2501: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2512: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8782: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8813: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8844: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8875: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9054: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9123: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9341: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9435: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x56390ca88130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56390ca88130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56390ca88130)\\n[serial2console] loaded (0x56390ca88130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:14:35\\n\\r BIOS CRC passed (36ee515c)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000027\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8186: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_25"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2124: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2151: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2167: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2310: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2326: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2337: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2353: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2411: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2427: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2454: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2481: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2501: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2512: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8782: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8813: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8844: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8875: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9054: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9123: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9341: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9435: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x558605f9c130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x558605f9c130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x558605f9c130)\\n[serial2console] loaded (0x558605f9c130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:14:35\\n\\r BIOS CRC passed (36ee515c)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000027\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8186: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_26"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2124: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2151: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2167: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2310: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2326: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2337: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2353: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2411: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2427: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2454: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2481: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2501: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2512: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8782: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8813: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8844: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8875: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9054: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9123: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9341: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9435: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x5624df389130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5624df389130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5624df389130)\\n[serial2console] loaded (0x5624df389130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:14:59\\n\\r BIOS CRC passed (d3656fd2)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000204\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001186\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8186: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_27"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2124: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2151: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2167: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2209: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2310: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2326: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2337: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2353: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2411: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2427: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2454: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2481: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2501: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2512: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8782: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8813: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8844: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8875: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9054: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9123: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9341: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9435: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x56408a8bf130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56408a8bf130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56408a8bf130)\\n[serial2console] loaded (0x56408a8bf130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:15:00\\n\\r BIOS CRC passed (1df0216b)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000395\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000987\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8186: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_28"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2387: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2461: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2477: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2488: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2520: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2562: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2578: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2589: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2605: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2621: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2632: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2652: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2663: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2679: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2690: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2706: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2722: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2733: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2753: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2764: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9928: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10017: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10106: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10195: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10560: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10629: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10847: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10941: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55c05d4a6130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55c05d4a6130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55c05d4a6130)\\n[serial2console] loaded (0x55c05d4a6130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:15:24\\n\\r BIOS CRC passed (4176cb11)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000035\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9318: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_29"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2387: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2461: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2477: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2488: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2520: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2562: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2578: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2589: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2605: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2621: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2632: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2652: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2663: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2679: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2690: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2706: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2722: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2733: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2753: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2764: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9928: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10017: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10106: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10195: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10560: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10629: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10847: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10941: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55df89a5c130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55df89a5c130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55df89a5c130)\\n[serial2console] loaded (0x55df89a5c130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:15:24\\n\\r BIOS CRC passed (4176cb11)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000129\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9318: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_30"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2387: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2461: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2477: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2488: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2520: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2562: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2578: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2589: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2605: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2621: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2632: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2652: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2663: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2679: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2690: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2706: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2722: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2733: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2753: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2764: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9928: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10017: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10106: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10195: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10560: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10629: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10847: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10941: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x5653b0dd8130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5653b0dd8130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5653b0dd8130)\\n[serial2console] loaded (0x5653b0dd8130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:15:50\\n\\r BIOS CRC passed (f1ae5b20)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000180\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001793\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9318: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_31"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2387: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2461: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2477: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2488: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2520: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2562: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2578: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2589: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2605: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2621: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2632: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2652: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2663: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2679: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2690: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2706: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2722: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2733: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2753: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2764: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9928: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10017: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10106: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10195: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10560: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10629: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10847: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10941: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55a618eec130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55a618eec130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55a618eec130)\\n[serial2console] loaded (0x55a618eec130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:15:51\\n\\r BIOS CRC passed (906346a0)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000254\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001555\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9318: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_32"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2396: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2423: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2434: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2466: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2477: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2508: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2524: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2535: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2567: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2578: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2598: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2609: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2625: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2636: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2652: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2668: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2679: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2699: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2710: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9696: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9785: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9874: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9963: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10290: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10359: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10577: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10671: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55f04277a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f04277a130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f04277a130)\\n[serial2console] loaded (0x55f04277a130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:16:17\\n\\r BIOS CRC passed (d9df65c6)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000035\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9086: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_33"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2396: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2423: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2434: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2466: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2477: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2508: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2524: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2535: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2567: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2578: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2598: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2609: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2625: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2636: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2652: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2668: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2679: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2699: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2710: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9696: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9785: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9874: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9963: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10290: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10359: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10577: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10671: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x564c33f3e130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x564c33f3e130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x564c33f3e130)\\n[serial2console] loaded (0x564c33f3e130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:16:17\\n\\r BIOS CRC passed (d9df65c6)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000035\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9086: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_34"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2396: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2423: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2434: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2466: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2477: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2508: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2524: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2535: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2567: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2578: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2598: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2609: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2625: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2636: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2652: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2668: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2679: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2699: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2710: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9696: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9785: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9874: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9963: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10290: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10359: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10577: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10671: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55d857f7a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55d857f7a130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55d857f7a130)\\n[serial2console] loaded (0x55d857f7a130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:16:43\\n\\r BIOS CRC passed (69c46fcc)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00001442\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001709\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9086: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_35"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2349: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2396: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2423: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2434: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2466: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2477: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2497: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2508: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2524: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2535: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2567: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2578: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2598: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2609: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2625: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2636: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2652: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2668: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2679: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2699: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2710: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9696: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9785: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9874: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9963: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10290: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10359: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10577: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10671: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x556c78d61130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x556c78d61130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x556c78d61130)\\n[serial2console] loaded (0x556c78d61130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:16:43\\n\\r BIOS CRC passed (69c46fcc)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00001261\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00001528\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9086: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_36"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2574: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2585: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2617: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2628: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2648: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2659: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2675: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2686: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2718: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2729: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2749: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2760: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2776: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2787: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2803: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2819: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2830: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2850: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2861: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2877: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2888: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2904: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2931: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2951: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2962: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10838: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11017: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11196: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11375: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11920: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11989: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:12207: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:12301: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x556f92870130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x556f92870130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x556f92870130)\\n[serial2console] loaded (0x556f92870130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:17:09\\n\\r BIOS CRC passed (e8df49c8)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000043\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10214: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_37"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2574: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2585: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2617: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2628: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2648: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2659: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2675: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2686: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2718: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2729: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2749: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2760: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2776: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2787: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2803: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2819: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2830: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2850: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2861: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2877: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2888: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2904: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2931: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2951: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2962: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10838: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11017: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11196: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11375: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11920: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11989: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:12207: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:12301: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55ae18b1c130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55ae18b1c130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55ae18b1c130)\\n[serial2console] loaded (0x55ae18b1c130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:17:09\\n\\r BIOS CRC passed (e8df49c8)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000137\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10214: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_38"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2574: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2585: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2617: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2628: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2648: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2659: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2675: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2686: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2718: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2729: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2749: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2760: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2776: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2787: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2803: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2819: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2830: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2850: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2861: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2877: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2888: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2904: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2931: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2951: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2962: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10838: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11017: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11196: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11375: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11920: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11989: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:12207: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:12301: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55b857eae130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55b857eae130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55b857eae130)\\n[serial2console] loaded (0x55b857eae130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:17:37\\n\\r BIOS CRC passed (2290360d)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--BIST-GENERATOR ticks:  00001368\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00002313\\n============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10214: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_39"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2574: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2585: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2617: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2628: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2648: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2659: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2675: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2686: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2718: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2729: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2749: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2760: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2776: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2787: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2803: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2819: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2830: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2850: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2861: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2877: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2888: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2904: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2920: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2931: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2951: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2962: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10838: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11017: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11196: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11375: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11920: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11989: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:12207: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:12301: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5619c4af6130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5619c4af6130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5619c4af6130)\\n[serial2console] loaded (0x5619c4af6130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:17:37\\n\\r BIOS CRC passed (2290360d)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00001127\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00002081\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10214: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_40"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2154: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2170: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2302: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2329: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2340: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2414: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2441: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2515: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8800: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8831: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8862: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8893: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9072: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9141: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9359: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9453: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x562193ccf130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x562193ccf130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x562193ccf130)\\n[serial2console] loaded (0x562193ccf130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:18:05\\n\\r BIOS CRC passed (3287f89c)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000023\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8204: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_41"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2138: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2154: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2170: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2255: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2302: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2329: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2340: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2414: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2441: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2515: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8800: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8831: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8862: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8893: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9072: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9141: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9359: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9453: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55b2b76ae130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55b2b76ae130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55b2b76ae130)\\n[serial2console] loaded (0x55b2b76ae130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:18:05\\n\\r BIOS CRC passed (3287f89c)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000069\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000082\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8204: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_42"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2406: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2422: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2433: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2453: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2480: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2507: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2554: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2565: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2581: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2592: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2608: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2624: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2655: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2666: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2682: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2693: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2709: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2725: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2736: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2756: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2767: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9932: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10021: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10110: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10199: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10564: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10633: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10851: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10945: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x555b19210130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x555b19210130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x555b19210130)\\n[serial2console] loaded (0x555b19210130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:18:30\\n\\r BIOS CRC passed (e215415b)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000125\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9322: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_43"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2406: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2422: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2433: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2453: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2480: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2491: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2507: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2554: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2565: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2581: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2592: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2608: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2624: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2655: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2666: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2682: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2693: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2709: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2725: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2736: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2756: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2767: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9932: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10021: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10110: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10199: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10564: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10633: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10851: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10945: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55b082de5130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55b082de5130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55b082de5130)\\n[serial2console] loaded (0x55b082de5130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:18:30\\n\\r BIOS CRC passed (e215415b)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000069\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000250\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9322: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_44"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2368: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2426: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2453: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2469: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2480: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2527: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2538: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2554: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2581: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2612: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2628: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2639: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2655: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2671: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2682: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2713: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9700: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9789: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9878: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9967: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10294: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10363: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10581: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10675: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55eb2e69d130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55eb2e69d130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55eb2e69d130)\\n[serial2console] loaded (0x55eb2e69d130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:18:56\\n\\r BIOS CRC passed (7c8ea457)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000014\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9090: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_45"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2368: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2426: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2453: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2469: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2480: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2500: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2511: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2527: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2538: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2554: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2581: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2601: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2612: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2628: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2639: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2655: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2671: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2682: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2713: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9700: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9789: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9878: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9967: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10294: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10363: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10581: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10675: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55ebac387130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55ebac387130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55ebac387130)\\n[serial2console] loaded (0x55ebac387130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:18:56\\n\\r BIOS CRC passed (7c8ea457)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000209\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000077\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9090: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_46"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2577: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2604: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2620: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2631: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2651: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2662: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2678: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2689: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2705: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2732: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2752: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2763: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2779: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2790: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2806: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2822: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2833: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2853: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2864: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2880: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2891: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2907: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2923: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2934: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2954: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10832: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11011: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11190: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11369: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11914: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11983: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:12201: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:12295: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x556be6d53130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x556be6d53130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x556be6d53130)\\n[serial2console] loaded (0x556be6d53130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:19:23\\n\\r BIOS CRC passed (5617e016)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000020\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000116\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10208: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_47"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2577: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2604: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2620: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2631: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2651: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2662: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2678: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2689: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2705: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2732: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2752: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2763: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2779: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2790: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2806: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2822: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2833: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2853: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2864: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2880: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2891: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2907: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2923: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2934: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2954: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10832: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11011: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11190: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11369: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11914: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11983: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:12201: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:12295: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5571b8189130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5571b8189130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5571b8189130)\\n[serial2console] loaded (0x5571b8189130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:19:23\\n\\r BIOS CRC passed (5617e016)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000209\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000262\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10208: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_48"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1910: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1918: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1927: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1936: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1944: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1957: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1991: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2008: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2029: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2055: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2072: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2085: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2102: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8028: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8059: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8090: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8121: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8351: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8420: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8499: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8593: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55dea77cb130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55dea77cb130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55dea77cb130)\\n[serial2console] loaded (0x55dea77cb130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:19:51\\n\\r BIOS CRC passed (3ccd4eab)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000024\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7313: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_49"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1910: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1918: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1927: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1936: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1944: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1957: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1991: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2008: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2029: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2055: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2072: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2085: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2102: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8028: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8059: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8090: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8121: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8351: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8420: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8499: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8593: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x559b802ba130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x559b802ba130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x559b802ba130)\\n[serial2console] loaded (0x559b802ba130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:19:51\\n\\r BIOS CRC passed (3ccd4eab)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000024\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7313: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_50"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1910: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1918: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1927: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1936: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1944: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1957: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1991: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2008: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2029: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2055: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2072: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2085: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2102: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8028: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8059: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8090: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8121: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8351: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8420: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8499: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8593: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55ff31393130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55ff31393130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55ff31393130)\\n[serial2console] loaded (0x55ff31393130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:20:14\\n\\r BIOS CRC passed (dbd15566)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoBIST-GENERATOR ticks:  00000852\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00004353\\not\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7313: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_51"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1910: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1918: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1927: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1936: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1944: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1957: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1965: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1974: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1991: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2000: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2008: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2029: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2038: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2055: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2072: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2085: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2093: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2102: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8028: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8059: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8090: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8121: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8351: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8420: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8499: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8593: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x557223db9130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x557223db9130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x557223db9130)\\n[serial2console] loaded (0x557223db9130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:20:14\\n\\r BIOS CRC passed (dbd15566)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--==============BIST-GENERATOR ticks:  00001576\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00003657\\n \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7313: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_52"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2186: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2194: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2207: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2288: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9170: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9259: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9348: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9437: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9853: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9922: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10001: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10095: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55b9dd314130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55b9dd314130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55b9dd314130)\\n[serial2console] loaded (0x55b9dd314130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:20:36\\n\\r BIOS CRC passed (41eecd95)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000033\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8443: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_53"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2186: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2194: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2207: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2288: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9170: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9259: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9348: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9437: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9853: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9922: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10001: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10095: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x556095f32130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x556095f32130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x556095f32130)\\n[serial2console] loaded (0x556095f32130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:20:36\\n\\r BIOS CRC passed (41eecd95)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000126\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8443: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_54"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2186: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2194: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2207: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2288: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9170: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9259: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9348: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9437: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9853: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9922: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10001: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10095: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x560ec2573130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x560ec2573130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x560ec2573130)\\n[serial2console] loaded (0x560ec2573130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:21:00\\n\\r BIOS CRC passed (91b209a3)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================-BIST-GENERATOR ticks:  00000697\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00006800\\n-\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8443: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_55"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2186: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2194: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2207: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2250: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2288: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9170: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9259: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9348: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9437: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9853: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9922: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10001: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10095: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x56515346e130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56515346e130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56515346e130)\\n[serial2console] loaded (0x56515346e130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:21:00\\n\\r BIOS CRC passed (91b209a3)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ========BIST-GENERATOR ticks:  00001052\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005791\\n==========--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8443: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_56"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2106: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2123: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2132: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2140: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2153: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2170: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2196: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2234: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2260: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2315: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2332: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2345: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2353: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8938: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9027: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9116: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9205: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9583: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9652: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9731: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9825: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55ed66a1c130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55ed66a1c130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55ed66a1c130)\\n[serial2console] loaded (0x55ed66a1c130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:21:25\\n\\r BIOS CRC passed (1a6bdda9)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000032\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8211: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_57"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2106: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2123: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2132: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2140: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2153: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2170: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2196: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2234: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2260: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2315: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2332: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2345: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2353: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8938: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9027: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9116: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9205: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9583: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9652: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9731: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9825: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x557dc5c65130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x557dc5c65130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x557dc5c65130)\\n[serial2console] loaded (0x557dc5c65130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:21:25\\n\\r BIOS CRC passed (1a6bdda9)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000032\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8211: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_58"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2106: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2123: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2132: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2140: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2153: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2170: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2196: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2234: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2260: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2315: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2332: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2345: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2353: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8938: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9027: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9116: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9205: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9583: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9652: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9731: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9825: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x5652caaa0130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5652caaa0130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5652caaa0130)\\n[serial2console] loaded (0x5652caaa0130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:21:49\\n\\r BIOS CRC passed (99f8e36e)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ===============BIST-GENERATOR ticks:  00005400\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00006434\\n===--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8211: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_59"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2106: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2123: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2132: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2140: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2153: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2161: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2170: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2178: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2196: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2225: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2234: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2260: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2315: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2324: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2332: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2345: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2353: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8938: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9027: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9116: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9205: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9583: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9652: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9731: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9825: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55fa1de9a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55fa1de9a130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55fa1de9a130)\\n[serial2console] loaded (0x55fa1de9a130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:21:49\\n\\r BIOS CRC passed (99f8e36e)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ========BIST-GENERATOR ticks:  00004705\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005759\\n==========--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8211: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_60"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2364: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2373: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2411: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2420: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2428: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2454: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2492: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2501: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2510: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2518: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2539: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2548: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2565: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2574: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2582: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2595: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2603: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10076: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10255: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10434: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10613: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11209: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11278: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11357: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11451: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x564aa1d7d130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x564aa1d7d130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x564aa1d7d130)\\n[serial2console] loaded (0x564aa1d7d130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:22:13\\n\\r BIOS CRC passed (326ca975)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000041\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9337: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_61"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2364: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2373: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2411: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2420: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2428: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2454: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2492: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2501: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2510: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2518: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2539: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2548: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2565: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2574: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2582: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2595: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2603: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10076: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10255: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10434: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10613: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11209: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11278: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11357: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11451: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x56213c25a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56213c25a130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56213c25a130)\\n[serial2console] loaded (0x56213c25a130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:22:13\\n\\r BIOS CRC passed (326ca975)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000134\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9337: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": true, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_62"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2364: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2373: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2411: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2420: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2428: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2454: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2492: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2501: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2510: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2518: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2539: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2548: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2565: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2574: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2582: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2595: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2603: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10076: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10255: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10434: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10613: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11209: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11278: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11357: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11451: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x563c56d52130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x563c56d52130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x563c56d52130)\\n[serial2console] loaded (0x563c56d52130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:22:39\\n\\r BIOS CRC passed (d9fe2705)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting frBIST-GENERATOR ticks:  00005029\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00008968\\nom serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9337: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_63"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2364: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2373: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2411: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2420: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2428: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2437: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2454: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2475: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2492: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2501: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2510: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2518: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2539: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2548: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2565: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2574: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2582: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2595: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2603: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10076: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10255: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10434: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10613: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11209: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11278: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11357: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11451: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55f2f7558130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f2f7558130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f2f7558130)\\n[serial2console] loaded (0x55f2f7558130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:22:39\\n\\r BIOS CRC passed (d9fe2705)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBIST-GENERATOR ticks:  00004193\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00007889\\nBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9337: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_64"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1913: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1921: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1930: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1947: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1960: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1968: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1977: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1994: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2003: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2011: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2032: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2075: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2096: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2105: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2113: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8046: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8077: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8108: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8139: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8369: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8438: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8517: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8611: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x563e16cc2130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x563e16cc2130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x563e16cc2130)\\n[serial2console] loaded (0x563e16cc2130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:23:05\\n\\r BIOS CRC passed (ff0072a0)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000020\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7331: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_65"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1913: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1921: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1930: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1939: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1947: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1960: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1968: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1977: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1994: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2003: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2011: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2032: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2041: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2058: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2067: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2075: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2096: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2105: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2113: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2131: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8046: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8077: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8108: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8139: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8369: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8438: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8517: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8611: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55cb420cd130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55cb420cd130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55cb420cd130)\\n[serial2console] loaded (0x55cb420cd130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:23:06\\n\\r BIOS CRC passed (3b883638)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\nBIST-GENERATOR ticks:  00000259\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000273\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7331: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_66"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2163: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2180: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2189: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2197: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2210: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2218: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2253: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2261: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2274: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2291: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2317: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2389: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9174: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9263: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9352: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9441: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9857: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9926: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10005: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10099: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x56225fcbe130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56225fcbe130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56225fcbe130)\\n[serial2console] loaded (0x56225fcbe130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:23:28\\n\\r BIOS CRC passed (0574b029)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000002\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000134\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8447: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_67"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2163: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2180: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2189: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2197: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2210: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2218: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2253: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2261: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2274: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2291: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2317: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2389: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9174: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9263: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9352: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9441: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9857: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9926: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10005: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10099: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x558f6825b130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x558f6825b130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x558f6825b130)\\n[serial2console] loaded (0x558f6825b130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:23:28\\n\\r BIOS CRC passed (0574b029)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000282\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000841\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8447: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_68"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2109: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2117: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2126: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2143: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2156: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2164: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2173: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2199: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2207: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2245: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2301: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2309: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2348: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8942: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9031: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9120: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9209: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9587: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9656: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9735: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9829: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x558dea512130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x558dea512130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x558dea512130)\\n[serial2console] loaded (0x558dea512130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:23:53\\n\\r BIOS CRC passed (74214ec6)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000013\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8215: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_69"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2109: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2117: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2126: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2143: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2156: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2164: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2173: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2199: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2207: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2220: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2237: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2245: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2263: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2301: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2309: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2327: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2348: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8942: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9031: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9120: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9209: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9587: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9656: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9735: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9829: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x5559ebe1e130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5559ebe1e130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5559ebe1e130)\\n[serial2console] loaded (0x5559ebe1e130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:23:53\\n\\r BIOS CRC passed (74214ec6)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000800\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000273\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8215: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_70"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2359: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2367: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2385: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2393: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2406: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2414: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2423: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2431: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2478: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2487: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2495: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2513: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2521: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2568: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2577: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2585: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2598: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2606: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10070: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10249: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10428: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10607: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11203: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11272: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11351: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:11445: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55fa33e84130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55fa33e84130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55fa33e84130)\\n[serial2console] loaded (0x55fa33e84130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:24:17\\n\\r BIOS CRC passed (349f766b)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\rBIST-GENERATOR ticks:  00000018\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000115\\n\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9331: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"bist_random": false, "bist_length": 1024}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_71"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2359: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2367: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2376: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2385: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2393: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2406: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2414: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2423: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2431: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2440: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2470: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2478: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2487: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2495: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2513: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2521: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2568: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2577: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2585: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2598: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2606: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10070: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10249: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10428: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10607: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11203: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11272: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11351: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11445: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x56539140e130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56539140e130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56539140e130)\\n[serial2console] loaded (0x56539140e130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:24:17\\n\\r BIOS CRC passed (349f766b)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\rBIST-GENERATOR ticks:  00000800\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00000841\\n--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9331: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_72"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3075: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3092: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3116: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3140: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3157: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3202: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3226: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3291: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3353: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3377: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3394: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3418: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3442: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3459: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3487: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3528: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3545: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3569: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3593: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3610: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3638: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3655: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3679: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3696: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3720: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3744: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3761: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3789: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3806: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3830: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3847: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3871: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3895: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3912: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3940: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3957: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3981: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3998: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4022: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4046: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4063: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4091: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4108: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4132: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4149: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4173: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4197: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4242: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4259: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15545: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15576: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15607: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15638: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15669: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15700: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15731: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15762: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15912: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15981: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16405: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16499: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x558a105a0130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x558a105a0130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x558a105a0130)\\n[serial2console] loaded (0x558a105a0130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:24:43\\n\\r BIOS CRC passed (1e850e79)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00002563\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00019589\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:13991: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_73"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3342: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3366: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3435: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3452: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3476: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3493: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3517: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3541: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3558: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3586: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3603: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3627: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3644: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3668: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3692: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3709: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3737: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3754: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3778: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3795: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3819: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3843: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3860: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3888: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3905: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3929: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3946: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3970: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3994: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4011: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4056: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4097: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4121: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4145: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4162: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4190: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4207: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4248: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4272: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4341: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4358: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4399: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4423: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4447: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4492: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4509: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16629: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16718: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16807: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16896: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16985: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17074: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17163: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17252: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17562: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17631: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18055: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18149: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x563e2fd17130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x563e2fd17130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x563e2fd17130)\\n[serial2console] loaded (0x563e2fd17130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:24:44\\n\\r BIOS CRC passed (09a919c4)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00002389\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00029713\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15049: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_74"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3265: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3306: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3330: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3347: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3375: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3392: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3433: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3481: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3498: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3526: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3543: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3567: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3584: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3608: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3632: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3649: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3677: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3694: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3718: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3735: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3759: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3783: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3800: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3828: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3845: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3869: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3886: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3910: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3934: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3951: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3979: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4020: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4037: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4061: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4085: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4102: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4130: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4212: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4253: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4339: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4387: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4404: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4449: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16325: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16414: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16503: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16592: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16681: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16770: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16859: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16948: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17214: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17283: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17707: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17801: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55f796a01130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55f796a01130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55f796a01130)\\n[serial2console] loaded (0x55f796a01130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:25:26\\n\\r BIOS CRC passed (20e356ab)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00024344\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00028671\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14745: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_75"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3515: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3532: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3580: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3597: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3625: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3642: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3666: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3683: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3707: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3731: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3748: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3776: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3793: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3817: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3834: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3858: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3882: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3899: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3927: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3944: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3968: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3985: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4009: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4033: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4078: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4095: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4136: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4229: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4287: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4335: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4397: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4462: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4486: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4503: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4548: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4572: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4589: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4613: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4637: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4654: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4682: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4699: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17405: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17584: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17763: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17942: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18121: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18300: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18479: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18658: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19116: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19185: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19609: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19703: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_sim__12.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_sim__9__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55d97b1b7130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55d97b1b7130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55d97b1b7130)\\n[serial2console] loaded (0x55d97b1b7130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:25:29\\n\\r BIOS CRC passed (4c7f12f5)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00012785\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00037994\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15799: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_76"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3078: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3095: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3119: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3143: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3205: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3229: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3294: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3311: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3339: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3380: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3397: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3421: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3462: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3490: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3507: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3548: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3572: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3596: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3613: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3641: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3658: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3682: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3699: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3723: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3747: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3764: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3792: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3809: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3833: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3850: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3874: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3898: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3915: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3943: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3960: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3984: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4001: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4025: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4049: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4066: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4094: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4152: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4176: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4200: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4217: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4245: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15547: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15578: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15609: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15640: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15671: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15702: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15733: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15764: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15914: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:15983: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16407: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16501: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x562a226c9130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x562a226c9130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x562a226c9130)\\n[serial2console] loaded (0x562a226c9130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:26:10\\n\\r BIOS CRC passed (5e04a431)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooBIST-GENERATOR ticks:  00004208\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00004126\\nting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:13993: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_77"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3328: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3345: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3369: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3393: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3410: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3455: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3479: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3496: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3520: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3544: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3561: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3589: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3606: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3630: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3647: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3671: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3695: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3712: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3740: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3757: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3781: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3798: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3822: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3846: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3863: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3891: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3908: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3932: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3949: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3973: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3997: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4014: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4042: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4059: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4083: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4124: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4148: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4165: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4193: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4210: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4234: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4251: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4275: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4361: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4385: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4426: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4450: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4495: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4512: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16601: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16690: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16779: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16868: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:16957: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17046: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17135: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17224: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17534: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17603: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18027: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18121: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x564e4d569130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x564e4d569130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x564e4d569130)\\n[serial2console] loaded (0x564e4d569130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:26:17\\n\\r BIOS CRC passed (4928b38c)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial..BIST-GENERATOR ticks:  00004208\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005911\\n.\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15021: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_78"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3268: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3285: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3309: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3333: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3350: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3395: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3419: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3436: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3460: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3501: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3546: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3570: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3587: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3611: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3652: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3680: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3697: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3721: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3738: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3762: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3786: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3803: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3831: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3848: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3872: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3889: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3913: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3937: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3954: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3982: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:3999: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4023: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4040: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4105: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4150: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4174: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4191: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4256: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4301: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4342: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4366: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4390: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4407: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4435: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:4452: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16297: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16386: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16475: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16564: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16653: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16742: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16831: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:16920: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17186: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17255: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17679: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:17773: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55b1f0bc2130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55b1f0bc2130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55b1f0bc2130)\\n[serial2console] loaded (0x55b1f0bc2130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:26:50\\n\\r BIOS CRC passed (af0026d9)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\nBIST-GENERATOR ticks:  00006031\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00004198\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:14717: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT41K128M16", "name": "test_79"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.45KiB \\t(73.28%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3518: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3535: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3583: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3600: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3628: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3645: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3669: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3686: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3710: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3734: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3751: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3779: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3796: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3820: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3837: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3861: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3885: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3902: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3930: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3947: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3971: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:3988: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4012: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4036: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4053: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4081: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4098: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4122: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4163: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4204: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4273: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4290: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4314: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4338: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4441: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4465: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4489: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4506: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4551: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4575: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4592: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4616: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4640: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4657: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4685: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:4702: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17351: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17530: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17709: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:17888: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18067: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18246: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18425: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:18604: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19062: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19131: Case values incompletely covered (example pattern 0x55)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19555: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:19649: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_sim__6.cpp Vsim_sim__7.cpp Vsim_sim__8.cpp Vsim_sim__9.cpp Vsim_sim__10.cpp Vsim_sim__11.cpp Vsim_sim__12.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_sim__5__Slow.cpp Vsim_sim__6__Slow.cpp Vsim_sim__7__Slow.cpp Vsim_sim__8__Slow.cpp Vsim_sim__9__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Trace__2.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp Vsim__Trace__Slow__3.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55ecc4849130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55ecc4849130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55ecc4849130)\\n[serial2console] loaded (0x55ecc4849130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:27:03\\n\\r BIOS CRC passed (804d635c)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  524288KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  2 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPresBIST-GENERATOR ticks:  00006031\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005922\\ns Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:15745: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_80"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2099: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2110: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2126: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2142: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2153: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2173: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2200: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2243: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2254: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2274: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2285: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2301: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2312: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2328: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2344: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2375: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2402: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2445: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2456: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2476: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2487: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8580: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8611: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8642: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8673: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8823: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8892: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9110: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9204: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55a7b2ec5130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55a7b2ec5130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55a7b2ec5130)\\n[serial2console] loaded (0x55a7b2ec5130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:27:31\\n\\r BIOS CRC passed (a1f4f872)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort bootBIST-GENERATOR ticks:  00003141\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00014357\\n completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7984: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_81"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2329: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2340: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2372: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2383: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2414: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2430: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2441: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2457: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2504: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2515: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2558: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2574: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2585: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2605: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2616: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2632: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2643: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2659: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2675: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2686: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2706: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2717: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9560: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9649: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9738: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9827: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10137: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10206: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10424: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10518: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x564065902130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x564065902130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x564065902130)\\n[serial2console] loaded (0x564065902130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:27:47\\n\\r BIOS CRC passed (d2b65343)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00002594\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00023662\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8950: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_82"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2269: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2280: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2312: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2323: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2354: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2370: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2381: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2397: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2413: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2424: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2444: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2455: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2471: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2482: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2498: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2514: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2525: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2545: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2572: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2583: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2599: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2615: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2626: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2646: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2657: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9256: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9345: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9434: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9523: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9789: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9858: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10076: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10170: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5650172b8130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5650172b8130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5650172b8130)\\n[serial2console] loaded (0x5650172b8130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:27:51\\n\\r BIOS CRC passed (a0b0563f)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00018671\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00022938\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8646: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_83"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2499: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2510: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2526: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2542: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2553: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2573: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2584: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2600: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2611: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2627: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2643: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2654: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2674: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2685: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2701: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2712: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2728: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2744: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2755: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2775: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2786: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2802: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2813: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2829: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2845: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2856: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2876: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2887: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10232: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10411: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10590: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10769: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11227: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11296: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11514: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11608: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_sim__5.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x555ec9b90130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x555ec9b90130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x555ec9b90130)\\n[serial2console] loaded (0x555ec9b90130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:28:12\\n\\r BIOS CRC passed (3df7655e)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00009651\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00026118\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9608: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_84"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2102: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2113: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2129: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2145: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2156: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2176: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2187: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2230: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2246: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2257: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2277: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2288: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2304: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2315: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2331: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2347: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2358: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2378: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2389: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2405: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2432: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2448: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2459: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2479: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2490: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8582: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8613: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8644: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8675: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8825: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8894: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9112: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9206: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55e7626cb130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55e7626cb130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55e7626cb130)\\n[serial2console] loaded (0x55e7626cb130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:28:15\\n\\r BIOS CRC passed (c3e5339f)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================-BIST-GENERATOR ticks:  00003464\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00003459\\n-\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7986: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_85"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2332: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2343: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2359: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2375: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2386: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2406: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2417: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2433: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2444: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2460: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2476: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2487: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2507: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2518: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2534: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2545: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2561: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2577: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2588: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2608: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2619: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2635: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2646: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2662: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2678: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2689: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2709: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2720: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9532: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9621: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9710: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9799: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10109: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10178: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10396: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10490: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x556d1ed22130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x556d1ed22130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x556d1ed22130)\\n[serial2console] loaded (0x556d1ed22130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:28:38\\n\\r BIOS CRC passed (462424e7)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting froBIST-GENERATOR ticks:  00003464\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005804\\nm serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8922: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_86"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2272: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2283: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2315: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2326: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2346: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2357: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2373: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2384: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2416: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2427: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2447: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2458: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2474: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2485: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2501: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2517: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2528: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2548: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2559: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2575: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2586: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2602: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2618: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2629: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2649: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2660: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9228: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9317: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9406: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9495: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9761: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9830: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10048: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10142: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55c2fb8e2130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55c2fb8e2130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55c2fb8e2130)\\n[serial2console] loaded (0x55c2fb8e2130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:28:40\\n\\r BIOS CRC passed (12332415)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting froBIST-GENERATOR ticks:  00005723\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00003460\\nm serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8618: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT46V32M16", "name": "test_87"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.52KiB \\t(73.50%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2502: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2513: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2529: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2545: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2556: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2576: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2587: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2603: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2614: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2630: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2646: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2657: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2677: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2688: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2704: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2715: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2731: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2747: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2758: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2778: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2789: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2805: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2816: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2832: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2848: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2859: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2879: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2890: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10178: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10357: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10536: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:10715: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11173: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11242: Case values incompletely covered (example pattern 0x2b)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11460: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:11554: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_sim__4.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_sim__4__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x563698da9130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x563698da9130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x563698da9130)\\n[serial2console] loaded (0x563698da9130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:29:04\\n\\r BIOS CRC passed (b47da9d2)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  131072KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rBIST-GENERATOR ticks:  00005723\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005732\\nPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9554: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_88"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1885: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1893: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1902: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1911: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1919: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1932: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1940: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1949: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1957: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1966: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1975: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1983: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:1996: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2004: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2013: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2021: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2030: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2039: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2047: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2060: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2068: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2077: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2085: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2094: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2124: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2132: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7826: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7857: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7888: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7919: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8120: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8189: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8268: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8362: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5605e0dc9130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5605e0dc9130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5605e0dc9130)\\n[serial2console] loaded (0x5605e0dc9130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:29:05\\n\\r BIOS CRC passed (50d70d60)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abortBIST-GENERATOR ticks:  00004192\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00013677\\n boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:7111: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_89"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2113: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2121: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2130: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2139: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2147: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2160: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2168: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2177: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2185: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2194: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2203: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2211: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2224: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2232: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2241: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2249: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2258: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2267: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2275: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2288: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2296: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2305: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2313: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2322: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2331: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2339: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2352: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2360: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8802: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8891: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8980: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9069: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9430: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9499: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9578: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9672: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x5573c2c2f130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5573c2c2f130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5573c2c2f130)\\n[serial2console] loaded (0x5573c2c2f130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:29:27\\n\\r BIOS CRC passed (cae89593)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00003120\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00022561\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8075: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_90"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2053: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2061: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2070: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2079: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2087: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2100: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2108: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2117: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2125: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2134: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2143: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2151: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2164: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2172: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2181: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2189: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2198: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2207: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2215: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2228: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2236: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2245: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2253: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2262: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2271: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2279: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2300: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8498: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8587: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8676: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8765: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9082: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9151: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9230: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9324: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x556b3cc09130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x556b3cc09130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x556b3cc09130)\\n[serial2console] loaded (0x556b3cc09130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:29:30\\n\\r BIOS CRC passed (382e55bb)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00017864\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00022110\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7771: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": true, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_91"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2281: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2289: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2298: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2307: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2315: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2328: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2336: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2345: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2353: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2362: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2371: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2379: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2392: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2400: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2409: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2417: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2426: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2435: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2443: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2456: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2464: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2473: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2481: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2490: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2499: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2507: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2520: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2528: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9470: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9649: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9828: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10007: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10516: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10585: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10664: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10758: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x56384d08e130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x56384d08e130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x56384d08e130)\\n[serial2console] loaded (0x56384d08e130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:29:50\\n\\r BIOS CRC passed (1f7e759e)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\nBIST-GENERATOR ticks:  00012582\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00031721\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8731: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_92"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1888: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1896: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1905: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1914: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1922: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1935: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1943: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1952: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1960: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1969: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1978: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1986: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:1999: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2007: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2016: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2024: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2033: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2042: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2050: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2063: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2071: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2080: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2088: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2097: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2106: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2114: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2127: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2135: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7828: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7859: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7890: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7921: Case values incompletely covered (example pattern 0x3)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8122: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8191: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8270: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8364: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x55a621e09130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55a621e09130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55a621e09130)\\n[serial2console] loaded (0x55a621e09130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:29:53\\n\\r BIOS CRC passed (dbf63106)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==BIST-GENERATOR ticks:  00002592\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00002572\\n================--\\n\\rBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7113: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 1, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_93"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2116: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2124: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2133: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2142: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2150: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2163: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2171: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2180: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2188: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2197: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2206: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2214: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2227: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2235: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2244: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2252: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2261: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2270: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2278: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2291: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2299: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2308: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2316: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2325: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2334: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2342: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2355: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2363: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8774: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8863: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8952: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9041: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9402: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9471: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9550: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9644: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x558380338130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x558380338130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x558380338130)\\n[serial2console] loaded (0x558380338130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:30:14\\n\\r BIOS CRC passed (fbc2fd0d)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBIST-GENERATOR ticks:  00002592\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005259\\nBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8047: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 1, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_94"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2056: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2064: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2073: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2082: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2090: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2103: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2111: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2120: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2128: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2137: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2146: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2154: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2167: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2175: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2184: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2192: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2201: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2210: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2218: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2231: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2239: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2248: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2256: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2265: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2274: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2282: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2295: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:2303: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8470: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8559: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8648: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:8737: Case values incompletely covered (example pattern 0x5)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9054: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9123: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9202: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:9296: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware\\'\\n[serial2tcp] loaded (0x5642dcf12130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x5642dcf12130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x5642dcf12130)\\n[serial2console] loaded (0x5642dcf12130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:30:22\\n\\r BIOS CRC passed (57b3e14e)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBIST-GENERATOR ticks:  00005266\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00002593\\nBooting from serial...\\n\\rPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_00/gateware/sim.v:7743: Verilog $finish\\n\\n'"}, {"config": {"access_pattern": {"pattern_file": "access_pattern.csv"}, "num_checkers": 3, "num_generators": 3, "bist_alternating": false, "sdram_data_width": 32, "sdram_module": "MT48LC16M16", "name": "test_95"}, "output": "b'make: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Nothing to be done for \\'all\\'.\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libcompiler_rt\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\n CC       exception.o\\n CC       system.o\\n CC       id.o\\n CC       uart.o\\n CC       time.o\\n CC       spiflash.o\\n CC       i2c.o\\n CC       memtest.o\\n AR       libbase.a\\n AR       libbase-nofloat.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libbase\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\n CC       sdram.o\\n AR       liblitedram.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitedram\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\n CC       udp.o\\n CC       mdio.o\\n AR       libliteeth.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/libliteeth\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\n CC       spiflash.o\\n AR       liblitespi.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitespi\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\n CC       sdcard.o\\n CC       spisdcard.o\\n AR       liblitesdcard.a\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/liblitesdcard\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\n CC       isr.o\\n CC       boot.o\\n CC       cmd_bios.o\\n CC       cmd_mem.o\\n CC       cmd_boot.o\\n CC       cmd_i2c.o\\n CC       cmd_spiflash.o\\n CC       cmd_litedram.o\\n CC       cmd_liteeth.o\\n CC       cmd_litesdcard.o\\n CC       main.o\\n LD       bios.elf\\nchmod -x bios.elf\\n OBJCOPY  bios.bin\\nchmod -x bios.bin\\npython3 -m litex.soc.software.mkmscimg bios.bin --little\\npython3 -m litex.soc.software.memusage bios.elf /home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios/../include/generated/regions.ld riscv64-unknown-elf\\n\\nROM usage: 23.14KiB \\t(72.30%)\\nRAM usage: 1.64KiB \\t(20.51%)\\n\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/software/bios\\'\\nmake: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\nmkdir -p modules\\nmake -C modules -f /home/travis/litex/litex/build/sim/core/modules/Makefile\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p xgmii_ethernet\\nmake MOD=xgmii_ethernet -C xgmii_ethernet -f /home/travis/litex/litex/build/sim/core/modules/xgmii_ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/xgmii_ethernet\\'\\ncp xgmii_ethernet/xgmii_ethernet.so xgmii_ethernet.so\\nmkdir -p ethernet\\nmake MOD=ethernet -C ethernet -f /home/travis/litex/litex/build/sim/core/modules/ethernet/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/ethernet\\'\\ncp ethernet/ethernet.so ethernet.so\\nmkdir -p serial2console\\nmake MOD=serial2console -C serial2console -f /home/travis/litex/litex/build/sim/core/modules/serial2console/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2console\\'\\ncp serial2console/serial2console.so serial2console.so\\nmkdir -p serial2tcp\\nmake MOD=serial2tcp -C serial2tcp -f /home/travis/litex/litex/build/sim/core/modules/serial2tcp/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/serial2tcp\\'\\ncp serial2tcp/serial2tcp.so serial2tcp.so\\nmkdir -p clocker\\nmake MOD=clocker -C clocker -f /home/travis/litex/litex/build/sim/core/modules/clocker/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/clocker\\'\\ncp clocker/clocker.so clocker.so\\nmkdir -p spdeeprom\\nmake MOD=spdeeprom -C spdeeprom -f /home/travis/litex/litex/build/sim/core/modules/spdeeprom/Makefile\\nmake[2]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\nmake[2]: Nothing to be done for \\'all\\'.\\nmake[2]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules/spdeeprom\\'\\ncp spdeeprom/spdeeprom.so spdeeprom.so\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/modules\\'\\nmkdir -p /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/modules.o /home/travis/litex/litex/build/sim/core/modules.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/pads.o /home/travis/litex/litex/build/sim/core/pads.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/sim.o /home/travis/litex/litex/build/sim/core/sim.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/libdylib.o /home/travis/litex/litex/build/sim/core/libdylib.c\\ncc -c -Wall -O0 -ggdb   -o /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir/parse.o /home/travis/litex/litex/build/sim/core/parse.c\\nverilator -Wno-fatal -O3 --cc /home/travis/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v --cc /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v  --top-module sim --exe \\\\\\n\\t-DPRINTF_COND=0 \\\\\\n\\tsim_init.cpp /home/travis/litex/litex/build/sim/core/veril.cpp modules.o pads.o sim.o libdylib.o parse.o \\\\\\n\\t--top-module sim \\\\\\n\\t \\\\\\n\\t-CFLAGS \"-Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core\" \\\\\\n\\t-LDFLAGS \"-lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent\" \\\\\\n\\t--trace \\\\\\n\\t \\\\\\n\\t \\\\\\n\\t--unroll-count 256 \\\\\\n\\t--output-split 5000 \\\\\\n\\t--output-split-cfuncs 500 \\\\\\n\\t--output-split-ctrace 500 \\\\\\n\\t \\\\\\n\\t-Wno-BLKANDNBLK \\\\\\n\\t-Wno-WIDTH\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2284: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: Use \"/* verilator lint_off CASEINCOMPLETE */\" and lint_on around source to disable this message.\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2292: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2301: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2310: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2318: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2331: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2339: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2348: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2356: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2365: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2374: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2382: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2395: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2403: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2412: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2420: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2429: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2438: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2446: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2459: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2467: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2476: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2484: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2493: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2502: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2510: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2523: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:2531: Case values incompletely covered (example pattern 0x0)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9416: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9595: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9774: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:9953: Case values incompletely covered (example pattern 0x7)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10462: Case values incompletely covered (example pattern 0x9)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10531: Case values incompletely covered (example pattern 0xe)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10610: Case values incompletely covered (example pattern 0x11)\\n%Warning-CASEINCOMPLETE: /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:10704: Case values incompletely covered (example pattern 0x6)\\nmake -j -C /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir -f Vsim.mk Vsim\\nmake[1]: Entering directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o veril.o /home/travis/litex/litex/build/sim/core/veril.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o sim_init.o ../sim_init.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_dpi.o /usr/share/verilator/include/verilated_dpi.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim.cpp Vsim_sim.cpp Vsim_sim__1.cpp Vsim_sim__2.cpp Vsim_sim__3.cpp Vsim_VexRiscv.cpp Vsim_VexRiscv__1.cpp Vsim_VexRiscv__2.cpp Vsim__Slow.cpp Vsim_sim__Slow.cpp Vsim_sim__1__Slow.cpp Vsim_sim__2__Slow.cpp Vsim_sim__3__Slow.cpp Vsim_VexRiscv__Slow.cpp Vsim_VexRiscv__1__Slow.cpp > Vsim__ALLcls.cpp\\n/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsim__Dpi.cpp Vsim__Trace.cpp Vsim__Trace__1.cpp Vsim__Syms.cpp Vsim__Trace__Slow.cpp Vsim__Trace__Slow__1.cpp Vsim__Trace__Slow__2.cpp > Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLsup.o Vsim__ALLsup.cpp\\ng++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -faligned-new -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wall -O0 -ggdb   -I/home/travis/litex/litex/build/sim/core   -c -o Vsim__ALLcls.o Vsim__ALLcls.cpp\\n      Archiving Vsim__ALL.a ...\\nar r Vsim__ALL.a Vsim__ALLcls.o Vsim__ALLsup.o\\nar: creating Vsim__ALL.a\\nranlib Vsim__ALL.a\\ng++    veril.o sim_init.o verilated.o verilated_dpi.o verilated_vcd_c.o Vsim__ALL.a   modules.o pads.o sim.o libdylib.o parse.o -lpthread -Wl,--no-as-needed -ljson-c -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  -o Vsim -lm -lstdc++  2>&1 | c++filt\\nmake[1]: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/obj_dir\\'\\nmake: Leaving directory \\'/home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware\\'\\n[serial2tcp] loaded (0x55807832a130)\\n[spdeeprom] loaded (addr = 0x0)\\n[ethernet] loaded (0x55807832a130)\\n[clocker] loaded\\n[xgmii_ethernet] loaded (0x55807832a130)\\n[serial2console] loaded (0x55807832a130)\\n\\n\\r\\x1b[1m        __   _ __      _  __\\x1b[0m\\n\\r\\x1b[1m       / /  (_) /____ | |/_/\\x1b[0m\\n\\r\\x1b[1m      / /__/ / __/ -_)>  <\\x1b[0m\\n\\r\\x1b[1m     /____/_/\\\\__/\\\\__/_/|_|\\x1b[0m\\n\\r\\x1b[1m   Build your hardware, easily!\\x1b[0m\\n\\r\\n\\r (c) Copyright 2012-2020 Enjoy-Digital\\n\\r (c) Copyright 2007-2015 M-Labs\\n\\r\\n\\r BIOS built on Jul 19 2020 08:30:37\\n\\r BIOS CRC passed (227aa676)\\n\\r\\n\\r Migen git sha1: 731c192\\n\\r LiteX git sha1: 63c19ff4\\n\\r\\n\\r--=============== \\x1b[1mSoC\\x1b[0m ==================--\\n\\r\\x1b[1mCPU\\x1b[0m:       VexRiscv @ 1MHz\\n\\r\\x1b[1mBUS\\x1b[0m:       WISHBONE 32-bit @ 4GiB\\n\\r\\x1b[1mCSR\\x1b[0m:       8-bit data\\n\\r\\x1b[1mROM\\x1b[0m:       32KiB\\n\\r\\x1b[1mSRAM\\x1b[0m:      8KiB\\n\\r\\x1b[1mL2\\x1b[0m:        8KiB\\n\\r\\x1b[1mMAIN-RAM\\x1b[0m:  65536KiB\\n\\r\\n\\r--========== \\x1b[1mInitialization\\x1b[0m ============--\\n\\rInitializing DRAM @0x40000000...\\n\\rSDRAM now under software control\\n\\rSDRAM now under hardware control\\n\\rMemtest at 0x40000000...\\n\\r[                                        ]\\r[########################################\\n\\r[                                        ]\\r[########################################\\n\\rMemtest OK\\n\\rMemspeed at 0x40000000...\\n\\rWrites: 2 Mbps\\n\\rReads:  1 Mbps\\n\\r\\n\\r--============== \\x1b[1mBoot\\x1b[0m ==================--\\n\\rBooting from serial...\\n\\rBIST-GENERATOR ticks:  00005266\\nBIST-CHECKER errors:   00000000\\nBIST-CHECKER ticks:    00005262\\nPress Q or ESC to abort boot completely.\\n\\rsL5DdSMmkekro\\n- /home/travis/build/enjoy-digital/litedram/test/build/worker_01/gateware/sim.v:8677: Verilog $finish\\n\\n'"}]