# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../lab_7.1.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../../Downloads/lab7_1_provided_fa24/drivers_src" --include "../../../../lab_7.1.gen/sources_1/ip/clk_wiz_0" \
"../../../../lab_7.1.gen/sources_1/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0_AXI.sv" \
"../../../../lab_7.1.gen/sources_1/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv" \
"../../../../lab_7.1.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.sv" \

verilog xil_defaultlib  --include "../../../../lab_7.1.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../../Downloads/lab7_1_provided_fa24/drivers_src" --include "../../../../lab_7.1.gen/sources_1/ip/clk_wiz_0" \
"../../../../lab_7.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../lab_7.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \

sv xil_defaultlib  --include "../../../../lab_7.1.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../../Downloads/lab7_1_provided_fa24/drivers_src" --include "../../../../lab_7.1.gen/sources_1/ip/clk_wiz_0" \
"../../../../lab_7.1.srcs/sources_1/imports/lab7_1_provided_fa24/VGA_controller.sv" \
"../../../../lab_7.1.srcs/sources_1/imports/lab7_1_provided_fa24/hdmi_text_controller_v1_0_AXI.sv" \
"../../../../../Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
