$comment
	File created using the following command:
		vcd file CarryLookAheadAdder.msim.vcd -direction
$end
$date
	Wed Apr 22 16:09:48 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CarryLookAheadAdder_vlg_vec_tst $end
$var reg 4 ! a_in [3:0] $end
$var reg 4 " b_in [3:0] $end
$var reg 1 # carry_in $end
$var wire 1 $ carry_out $end
$var wire 1 % sum_out [3] $end
$var wire 1 & sum_out [2] $end
$var wire 1 ' sum_out [1] $end
$var wire 1 ( sum_out [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 carry_in~combout $end
$var wire 1 1 u1|u2|sum~0_combout $end
$var wire 1 2 carry[0]~1_combout $end
$var wire 1 3 carry[0]~0_combout $end
$var wire 1 4 u2|u2|sum~combout $end
$var wire 1 5 carry[1]~2_combout $end
$var wire 1 6 u3|u2|sum~0_combout $end
$var wire 1 7 carry[2]~4_combout $end
$var wire 1 8 carry[2]~3_combout $end
$var wire 1 9 u4|u2|sum~combout $end
$var wire 1 : carry_out~0_combout $end
$var wire 1 ; b_in~combout [3] $end
$var wire 1 < b_in~combout [2] $end
$var wire 1 = b_in~combout [1] $end
$var wire 1 > b_in~combout [0] $end
$var wire 1 ? a_in~combout [3] $end
$var wire 1 @ a_in~combout [2] $end
$var wire 1 A a_in~combout [1] $end
$var wire 1 B a_in~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
0(
0'
0&
0%
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
07
08
09
0:
0>
0=
0<
0;
0B
0A
0@
0?
$end
#60000
b100 !
b101 !
1B
1@
0)
11
16
1(
1&
#160000
1#
10
1)
13
01
14
0(
1'
#190000
b10 "
b11 "
1>
1=
0)
12
11
15
04
18
06
1(
0'
19
0&
1%
#230000
b1 !
b0 !
0B
0@
1)
03
01
08
16
09
0(
1&
0%
#370000
b1 "
b0 "
0>
0=
0)
02
11
05
14
04
06
1(
1'
0'
0&
#480000
0#
00
1)
01
0(
#1000000
