#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 19 04:02:48 2020
# Process ID: 10564
# Current directory: D:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.runs/design_1_huffman_encoding_0_0_synth_1
# Command line: vivado.exe -log design_1_huffman_encoding_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_huffman_encoding_0_0.tcl
# Log file: D:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.runs/design_1_huffman_encoding_0_0_synth_1/design_1_huffman_encoding_0_0.vds
# Journal file: D:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.runs/design_1_huffman_encoding_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_huffman_encoding_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Workspace/huffman_encoding_fpga/hls_huffman_encoding'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.cache/ip 
Command: synth_design -top design_1_huffman_encoding_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21760 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 987.238 ; gain = 234.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_huffman_encoding_0_0' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ip/design_1_huffman_encoding_0_0/synth/design_1_huffman_encoding_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding.v:12]
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_AXILiteS_s_axi' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_NUM_NONZERO_SYMBOLS_DATA_0 bound to: 5'b10000 
	Parameter ADDR_NUM_NONZERO_SYMBOLS_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_AXILiteS_s_axi.v:195]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_AXILiteS_s_axi' (1#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_ncg' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_ncg.v:8]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_ncg_memcore' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_ncg_memcore.v:52]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_ncg_memcore_ram' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_ncg_memcore.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_ncg_memcore.v:24]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_ncg_memcore_ram' (2#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_ncg_memcore.v:6]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_ncg_memcore' (3#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_ncg_memcore.v:52]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_ncg' (4#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_ncg.v:8]
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_ocq' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_ocq.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_ocq_memcore' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_ocq_memcore.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_ocq_memcore_ram' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_ocq_memcore.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_ocq_memcore.v:24]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_ocq_memcore_ram' (5#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_ocq_memcore.v:6]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_ocq_memcore' (6#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_ocq_memcore.v:52]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_ocq' (7#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_ocq.v:8]
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_sc4' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_sc4.v:8]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 255 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_sc4_memcore' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_sc4_memcore.v:48]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 255 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_sc4_memcore_ram' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_sc4_memcore.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 255 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_sc4_memcore.v:22]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_sc4_memcore_ram' (8#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_sc4_memcore.v:6]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_sc4_memcore' (9#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_sc4_memcore.v:48]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_sc4' (10#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_sc4.v:8]
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_vdy' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_vdy.v:8]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_vdy_memcore' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_vdy_memcore.v:52]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_vdy_memcore_ram' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_vdy_memcore.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_vdy_memcore.v:24]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_vdy_memcore_ram' (11#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_vdy_memcore.v:6]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_vdy_memcore' (12#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_vdy_memcore.v:52]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_vdy' (13#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_vdy.v:8]
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_wdI' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_wdI.v:8]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_wdI_memcore' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_wdI_memcore.v:52]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_wdI_memcore_ram' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_wdI_memcore.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_wdI_memcore.v:24]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_wdI_memcore_ram' (14#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_wdI_memcore.v:6]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_wdI_memcore' (15#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_wdI_memcore.v:52]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_wdI' (16#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_wdI.v:8]
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_yd2' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_yd2.v:8]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_yd2_memcore' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_yd2_memcore.v:52]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_yd2_memcore_ram' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_yd2_memcore.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_yd2_memcore.v:24]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_yd2_memcore_ram' (17#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_yd2_memcore.v:6]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_yd2_memcore' (18#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_yd2_memcore.v:52]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_yd2' (19#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_yd2.v:8]
INFO: [Synth 8-6157] synthesizing module 'filter' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/filter.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/filter.v:86]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (20#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (21#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (22#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (22#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (22#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (22#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'filter' (23#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/filter.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_codeRepl1012_p' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/Block_codeRepl1012_p.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/Block_codeRepl1012_p.v:52]
INFO: [Synth 8-6155] done synthesizing module 'Block_codeRepl1012_p' (24#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/Block_codeRepl1012_p.v:10]
INFO: [Synth 8-6157] synthesizing module 'sort' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state15 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state18 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state23 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort.v:82]
INFO: [Synth 8-6157] synthesizing module 'sort_previous_sorbkb' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort_previous_sorbkb.v:37]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sort_previous_sorbkb_ram' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort_previous_sorbkb.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort_previous_sorbkb.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sort_previous_sorbkb_ram' (25#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort_previous_sorbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sort_previous_sorbkb' (26#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort_previous_sorbkb.v:37]
INFO: [Synth 8-6157] synthesizing module 'sort_previous_sorcud' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort_previous_sorcud.v:37]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sort_previous_sorcud_ram' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort_previous_sorcud.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort_previous_sorcud.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sort_previous_sorcud_ram' (27#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort_previous_sorcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sort_previous_sorcud' (28#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort_previous_sorcud.v:37]
INFO: [Synth 8-6157] synthesizing module 'sort_current_digifYi' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort_current_digifYi.v:37]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sort_current_digifYi_ram' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort_current_digifYi.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort_current_digifYi.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sort_current_digifYi_ram' (29#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort_current_digifYi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sort_current_digifYi' (30#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort_current_digifYi.v:37]
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_g8j' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_g8j.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 3 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_g8j' (31#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_g8j.v:8]
INFO: [Synth 8-6157] synthesizing module 'huffman_encoding_hbi' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_hbi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter din3_WIDTH bound to: 9 - type: integer 
	Parameter din4_WIDTH bound to: 9 - type: integer 
	Parameter din5_WIDTH bound to: 9 - type: integer 
	Parameter din6_WIDTH bound to: 9 - type: integer 
	Parameter din7_WIDTH bound to: 9 - type: integer 
	Parameter din8_WIDTH bound to: 9 - type: integer 
	Parameter din9_WIDTH bound to: 9 - type: integer 
	Parameter din10_WIDTH bound to: 9 - type: integer 
	Parameter din11_WIDTH bound to: 9 - type: integer 
	Parameter din12_WIDTH bound to: 9 - type: integer 
	Parameter din13_WIDTH bound to: 9 - type: integer 
	Parameter din14_WIDTH bound to: 9 - type: integer 
	Parameter din15_WIDTH bound to: 9 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding_hbi' (32#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding_hbi.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort.v:3623]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort.v:3653]
INFO: [Synth 8-6155] done synthesizing module 'sort' (33#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_copy_sorted_pro' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/Loop_copy_sorted_pro.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/Loop_copy_sorted_pro.v:112]
INFO: [Synth 8-6155] done synthesizing module 'Loop_copy_sorted_pro' (34#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/Loop_copy_sorted_pro.v:10]
INFO: [Synth 8-6157] synthesizing module 'create_tree' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_tree.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 8'b00010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_tree.v:104]
INFO: [Synth 8-6157] synthesizing module 'create_tree_frequibs' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_tree_frequibs.v:48]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'create_tree_frequibs_ram' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_tree_frequibs.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_tree_frequibs.v:22]
INFO: [Synth 8-6155] done synthesizing module 'create_tree_frequibs_ram' (35#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_tree_frequibs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'create_tree_frequibs' (36#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_tree_frequibs.v:48]
INFO: [Synth 8-6157] synthesizing module 'create_tree_frequjbC' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_tree_frequjbC.v:48]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 127 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'create_tree_frequjbC_ram' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_tree_frequjbC.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 127 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_tree_frequjbC.v:22]
INFO: [Synth 8-6155] done synthesizing module 'create_tree_frequjbC_ram' (37#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_tree_frequjbC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'create_tree_frequjbC' (38#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_tree_frequjbC.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_tree.v:1167]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_tree.v:1169]
INFO: [Synth 8-6155] done synthesizing module 'create_tree' (39#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_tree.v:10]
INFO: [Synth 8-6157] synthesizing module 'compute_bit_length' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/compute_bit_length.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state14 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/compute_bit_length.v:110]
INFO: [Synth 8-6157] synthesizing module 'compute_bit_lengtkbM' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/compute_bit_lengtkbM.v:48]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 255 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'compute_bit_lengtkbM_ram' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/compute_bit_lengtkbM.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 255 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/compute_bit_lengtkbM.v:22]
INFO: [Synth 8-6155] done synthesizing module 'compute_bit_lengtkbM_ram' (40#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/compute_bit_lengtkbM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'compute_bit_lengtkbM' (41#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/compute_bit_lengtkbM.v:48]
INFO: [Synth 8-6157] synthesizing module 'compute_bit_lengtlbW' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/compute_bit_lengtlbW.v:37]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'compute_bit_lengtlbW_ram' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/compute_bit_lengtlbW.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/compute_bit_lengtlbW.v:19]
INFO: [Synth 8-6155] done synthesizing module 'compute_bit_lengtlbW_ram' (42#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/compute_bit_lengtlbW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'compute_bit_lengtlbW' (43#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/compute_bit_lengtlbW.v:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/compute_bit_length.v:915]
INFO: [Synth 8-6155] done synthesizing module 'compute_bit_length' (44#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/compute_bit_length.v:10]
INFO: [Synth 8-6157] synthesizing module 'truncate_tree' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/truncate_tree.v:10]
	Parameter ap_ST_fsm_state1 bound to: 18'b000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 18'b000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 18'b000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 18'b000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 18'b000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 18'b000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 18'b000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 18'b000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 18'b000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 18'b000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 18'b000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 18'b000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 18'b000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 18'b000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 18'b000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 18'b001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 18'b010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 18'b100000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/truncate_tree.v:97]
INFO: [Synth 8-6155] done synthesizing module 'truncate_tree' (45#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/truncate_tree.v:10]
INFO: [Synth 8-6157] synthesizing module 'canonize_tree' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/canonize_tree.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/canonize_tree.v:74]
INFO: [Synth 8-6155] done synthesizing module 'canonize_tree' (46#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/canonize_tree.v:10]
INFO: [Synth 8-6157] synthesizing module 'create_codeword' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_codeword.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state5 bound to: 9'b000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 9'b000001000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 9'b000100000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 9'b001000000 
	Parameter ap_ST_fsm_pp1_stage4 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state12 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_codeword.v:63]
INFO: [Synth 8-6157] synthesizing module 'create_codeword_fmb6' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_codeword_fmb6.v:37]
	Parameter DataWidth bound to: 27 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'create_codeword_fmb6_ram' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_codeword_fmb6.v:6]
	Parameter DWIDTH bound to: 27 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_codeword_fmb6.v:19]
INFO: [Synth 8-6155] done synthesizing module 'create_codeword_fmb6_ram' (47#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_codeword_fmb6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'create_codeword_fmb6' (48#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_codeword_fmb6.v:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_codeword.v:782]
INFO: [Synth 8-6155] done synthesizing module 'create_codeword' (49#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_codeword.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_proc' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/Block_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/Block_proc.v:48]
INFO: [Synth 8-6155] done synthesizing module 'Block_proc' (50#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/Block_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d2_A' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/fifo_w9_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d2_A_shiftReg' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/fifo_w9_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d2_A_shiftReg' (51#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/fifo_w9_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d2_A' (52#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/fifo_w9_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d3_A' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/fifo_w9_d3_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d3_A_shiftReg' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/fifo_w9_d3_A.v:8]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d3_A_shiftReg' (53#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/fifo_w9_d3_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d3_A' (54#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/fifo_w9_d3_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d256_A' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/fifo_w9_d256_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d256_A' (55#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/fifo_w9_d256_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d256_A' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/fifo_w32_d256_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d256_A' (56#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/fifo_w32_d256_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d5_A' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/fifo_w9_d5_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d5_A_shiftReg' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/fifo_w9_d5_A.v:8]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d5_A_shiftReg' (57#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/fifo_w9_d5_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d5_A' (58#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/fifo_w9_d5_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_czec' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/start_for_Block_czec.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_czec_shiftReg' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/start_for_Block_czec.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_czec_shiftReg' (59#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/start_for_Block_czec.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_czec' (60#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/start_for_Block_czec.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_create_Aem' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/start_for_create_Aem.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_create_Aem_shiftReg' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/start_for_create_Aem.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_create_Aem_shiftReg' (61#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/start_for_create_Aem.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_create_Aem' (62#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/start_for_create_Aem.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_pBew' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/start_for_Block_pBew.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_pBew_shiftReg' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/start_for_Block_pBew.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_pBew_shiftReg' (63#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/start_for_Block_pBew.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_pBew' (64#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/start_for_Block_pBew.v:42]
INFO: [Synth 8-6155] done synthesizing module 'huffman_encoding' (65#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/huffman_encoding.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_huffman_encoding_0_0' (66#1) [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ip/design_1_huffman_encoding_0_0/synth/design_1_huffman_encoding_0_0.v:58]
WARNING: [Synth 8-3331] design create_codeword_fmb6 has unconnected port reset
WARNING: [Synth 8-3331] design compute_bit_lengtlbW has unconnected port reset
WARNING: [Synth 8-3331] design compute_bit_lengtkbM has unconnected port reset
WARNING: [Synth 8-3331] design create_tree_frequjbC has unconnected port reset
WARNING: [Synth 8-3331] design create_tree_frequibs has unconnected port reset
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[31]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[30]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[29]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[28]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[27]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[26]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[25]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[24]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[23]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[22]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[21]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[20]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[19]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[18]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[17]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[16]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[15]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[14]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[13]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[12]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[11]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[10]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[9]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[8]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[7]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[6]
WARNING: [Synth 8-3331] design sort_current_digifYi has unconnected port reset
WARNING: [Synth 8-3331] design sort_previous_sorcud has unconnected port reset
WARNING: [Synth 8-3331] design sort_previous_sorbkb has unconnected port reset
WARNING: [Synth 8-3331] design huffman_encoding_yd2_memcore has unconnected port reset
WARNING: [Synth 8-3331] design huffman_encoding_vdy_memcore has unconnected port reset
WARNING: [Synth 8-3331] design huffman_encoding_wdI_memcore has unconnected port reset
WARNING: [Synth 8-3331] design huffman_encoding_sc4_memcore has unconnected port reset
WARNING: [Synth 8-3331] design huffman_encoding_ncg_memcore has unconnected port reset
WARNING: [Synth 8-3331] design huffman_encoding_ocq_memcore has unconnected port reset
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WSTRB[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1099.707 ; gain = 347.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1118.566 ; gain = 366.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1118.566 ; gain = 366.109
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1118.566 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ip/design_1_huffman_encoding_0_0/constraints/huffman_encoding_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ip/design_1_huffman_encoding_0_0/constraints/huffman_encoding_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.runs/design_1_huffman_encoding_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.runs/design_1_huffman_encoding_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1216.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.943 . Memory (MB): peak = 1229.512 ; gain = 13.508
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 1229.512 ; gain = 477.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 1229.512 ; gain = 477.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.runs/design_1_huffman_encoding_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 1229.512 ; gain = 477.055
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'huffman_encoding_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'huffman_encoding_AXILiteS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln25_reg_6931_pp0_iter1_reg_reg[63:9]' into 'zext_ln25_reg_6931_reg[63:9]' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort.v:3687]
INFO: [Synth 8-4471] merging register 'zext_ln43_reg_6986_reg[63:9]' into 'zext_ln25_reg_6931_reg[63:9]' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort.v:3689]
INFO: [Synth 8-4471] merging register 'zext_ln43_reg_6986_pp2_iter2_reg_reg[63:9]' into 'zext_ln25_reg_6931_reg[63:9]' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort.v:3691]
INFO: [Synth 8-4471] merging register 'zext_ln43_reg_6986_pp2_iter3_reg_reg[63:9]' into 'zext_ln25_reg_6931_reg[63:9]' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort.v:3692]
INFO: [Synth 8-4471] merging register 'zext_ln69_reg_7064_reg[63:9]' into 'zext_ln25_reg_6931_reg[63:9]' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort.v:3693]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln25_reg_6931_pp0_iter1_reg_reg' and it is trimmed from '9' to '8' bits. [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort.v:2110]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln25_reg_6931_reg' and it is trimmed from '9' to '8' bits. [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort.v:2179]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln43_reg_6986_pp2_iter3_reg_reg' and it is trimmed from '9' to '8' bits. [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort.v:2066]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln43_reg_6986_pp2_iter2_reg_reg' and it is trimmed from '9' to '8' bits. [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort.v:2065]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln43_reg_6986_pp2_iter1_reg_reg' and it is trimmed from '9' to '8' bits. [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort.v:2118]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln43_reg_6986_reg' and it is trimmed from '9' to '8' bits. [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort.v:2191]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln69_reg_7064_reg' and it is trimmed from '9' to '8' bits. [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/sort.v:2197]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln35_reg_178_reg' and it is trimmed from '9' to '8' bits. [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/Loop_copy_sorted_pro.v:206]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_494_reg' and it is trimmed from '8' to '7' bits. [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_tree.v:611]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln1_reg_766_reg' and it is trimmed from '9' to '7' bits. [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_tree.v:599]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln61_reg_685_reg' and it is trimmed from '32' to '8' bits. [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/compute_bit_length.v:405]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln26_reg_566_reg' and it is trimmed from '10' to '8' bits. [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/compute_bit_length.v:398]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln23_reg_555_reg' and it is trimmed from '10' to '8' bits. [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/compute_bit_length.v:397]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'output_length_histog_2_reg_402_reg[5:0]' into 'i_1_reg_397_reg[5:0]' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/truncate_tree.v:249]
INFO: [Synth 8-4471] merging register 'zext_ln45_reg_448_reg[63:7]' into 'zext_ln11_reg_366_reg[63:7]' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/truncate_tree.v:592]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/truncate_tree.v:393]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln11_reg_366_reg' and it is trimmed from '7' to '6' bits. [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/truncate_tree.v:292]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln45_reg_448_reg' and it is trimmed from '7' to '6' bits. [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/truncate_tree.v:298]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sorted_value_V_load_reg_299_reg' and it is trimmed from '9' to '8' bits. [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/canonize_tree.v:179]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_328_pp0_iter1_reg_reg[63:5]' into 'zext_ln19_reg_328_reg[63:5]' [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/create_codeword.v:819]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/fifo_w9_d256_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/fifo_w32_d256_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ipshared/d9a4/hdl/verilog/fifo_w9_d5_A.v:90]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'huffman_encoding_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'huffman_encoding_AXILiteS_s_axi'
INFO: [Synth 8-3971] The signal "huffman_encoding_ncg_memcore_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "huffman_encoding_ocq_memcore_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "huffman_encoding_vdy_memcore_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "huffman_encoding_wdI_memcore_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "huffman_encoding_yd2_memcore_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 1229.512 ; gain = 477.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 25    
	   2 Input      8 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 20    
	   2 Input      1 Bit       Adders := 24    
+---XORs : 
	   2 Input      1 Bit         XORs := 26    
+---Registers : 
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 35    
	               27 Bit    Registers := 4     
	               26 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 254   
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 21    
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 176   
+---RAMs : 
	              16K Bit         RAMs := 2     
	               8K Bit         RAMs := 3     
	               4K Bit         RAMs := 4     
	               3K Bit         RAMs := 1     
	               2K Bit         RAMs := 10    
	               1K Bit         RAMs := 3     
	             1024 Bit         RAMs := 1     
	              576 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 17    
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	  19 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 3     
	  13 Input     12 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 336   
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 32    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 17    
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 27    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 268   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module huffman_encoding_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module huffman_encoding_ncg_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module huffman_encoding_ncg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module huffman_encoding_ocq_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module huffman_encoding_ocq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module huffman_encoding_sc4_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module huffman_encoding_sc4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module huffman_encoding_vdy_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module huffman_encoding_vdy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module huffman_encoding_wdI_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---RAMs : 
	              576 Bit         RAMs := 1     
Module huffman_encoding_wdI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module huffman_encoding_yd2_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module huffman_encoding_yd2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ibuf 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Block_codeRepl1012_p 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sort_previous_sorbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module sort_previous_sorcud_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module sort_current_digifYi_ram 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module huffman_encoding_g8j 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
Module huffman_encoding_hbi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 15    
Module sort 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 154   
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 227   
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 63    
Module Loop_copy_sorted_pro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module create_tree_frequibs_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module create_tree_frequjbC_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module create_tree 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 13    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      9 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module compute_bit_lengtkbM_ram 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module compute_bit_lengtlbW_ram 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module compute_bit_length 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 15    
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 2     
	  13 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module truncate_tree 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 2     
+---Muxes : 
	  19 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module canonize_tree 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module create_codeword_fmb6_ram 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module create_codeword 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module Block_proc 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_w9_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module fifo_w9_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w9_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w9_d256_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d256_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w9_d5_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Block_czec_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Block_czec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_create_Aem_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_create_Aem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Block_pBew_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Block_pBew 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module huffman_encoding 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3331] design canonize_tree has unconnected port sorted_value_V_q0[8]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[31]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[30]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[29]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[28]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[27]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[26]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[25]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[24]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[23]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[22]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[21]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[20]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[19]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[18]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[17]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[16]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[15]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[14]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[13]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[12]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[11]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[10]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[9]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[8]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[7]
WARNING: [Synth 8-3331] design huffman_encoding_g8j has unconnected port din1[6]
WARNING: [Synth 8-3331] design huffman_encoding_AXILiteS_s_axi has unconnected port WDATA[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element filtered_value_V_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element filtered_frequency_V_U/huffman_encoding_ocq_memcore_U/huffman_encoding_ocq_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element sorted_0_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element sorted_1_U/huffman_encoding_ocq_memcore_U/huffman_encoding_ocq_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element sorted_copy2_value_V_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram_reg was removed. 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM sorted_copy2_value_V_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram_reg to conserve power
WARNING: [Synth 8-6014] Unused sequential element length_histogram_V_U/huffman_encoding_vdy_memcore_U/huffman_encoding_vdy_memcore_ram_U/ram_reg was removed. 
INFO: [Synth 8-3971] The signal "inst/truncated_length_his_U/gen_buffer[0].huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/truncated_length_his_U/gen_buffer[1].huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element truncated_length_his_1_U/huffman_encoding_vdy_memcore_U/huffman_encoding_vdy_memcore_ram_U/ram_reg was removed. 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM truncated_length_his_1_U/huffman_encoding_vdy_memcore_U/huffman_encoding_vdy_memcore_ram_U/ram_reg to conserve power
WARNING: [Synth 8-6014] Unused sequential element symbol_bits_V_U/huffman_encoding_yd2_memcore_U/huffman_encoding_yd2_memcore_ram_U/ram_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sort_U0/shift_fu_6909_p2_inferred/\op2_assign_i_reg_676_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sort_U0/shift_fu_6909_p2_inferred/\op2_assign_i_reg_676_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/compute_bit_length_U0/add_ln23_reg_555_reg[0]' (FDE) to 'inst/compute_bit_length_U0/add_ln26_reg_566_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/compute_bit_length_U0/internal_length_hist_2_reg_675_reg[5]' (FDE) to 'inst/compute_bit_length_U0/zext_ln544_7_reg_670_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/compute_bit_length_U0/internal_length_hist_2_reg_675_reg[4]' (FDE) to 'inst/compute_bit_length_U0/zext_ln544_7_reg_670_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/compute_bit_length_U0/internal_length_hist_2_reg_675_reg[3]' (FDE) to 'inst/compute_bit_length_U0/zext_ln544_7_reg_670_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/compute_bit_length_U0/internal_length_hist_2_reg_675_reg[2]' (FDE) to 'inst/compute_bit_length_U0/zext_ln544_7_reg_670_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/compute_bit_length_U0/internal_length_hist_2_reg_675_reg[1]' (FDE) to 'inst/compute_bit_length_U0/zext_ln544_7_reg_670_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/compute_bit_length_U0/internal_length_hist_2_reg_675_reg[0]' (FDE) to 'inst/compute_bit_length_U0/zext_ln544_7_reg_670_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/compute_bit_length_U0/\zext_ln13_reg_540_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/create_codeword_U0/\p_094_0_reg_135_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Block_codeRepl1012_p_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[9]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[10]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[11]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[12]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[13]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[14]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[15]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[16]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[17]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[18]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[19]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[20]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[21]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[22]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[23]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[24]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[25]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[26]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[27]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[28]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[29]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[30]' (FD) to 'inst/Block_proc_U0/num_nonzero_symbols_preg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Block_proc_U0/\num_nonzero_symbols_preg_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/create_codeword_U0/sub_ln556_reg_396_reg[0]' (FDE) to 'inst/create_codeword_U0/ret_V_reg_390_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/create_codeword_U0/regslice_both_encoding_V_U/ibuf_inst/ireg_reg[27]' (FDRE) to 'inst/create_codeword_U0/regslice_both_encoding_V_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/create_codeword_U0/regslice_both_encoding_V_U/ibuf_inst/ireg_reg[28]' (FDRE) to 'inst/create_codeword_U0/regslice_both_encoding_V_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/create_codeword_U0/regslice_both_encoding_V_U/ibuf_inst/ireg_reg[29]' (FDRE) to 'inst/create_codeword_U0/regslice_both_encoding_V_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/create_codeword_U0/regslice_both_encoding_V_U/ibuf_inst/ireg_reg[30]' (FDRE) to 'inst/create_codeword_U0/regslice_both_encoding_V_U/ibuf_inst/ireg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/create_codeword_U0/\regslice_both_encoding_V_U/ibuf_inst/ireg_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Block_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/sort_U0/zext_ln29_reg_6961_reg[1]' (FDE) to 'inst/sort_U0/zext_ln29_reg_6961_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/sort_U0/\zext_ln29_reg_6961_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[9]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[10]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[11]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[12]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[13]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[14]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[15]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[16]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[17]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[18]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[19]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[20]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[21]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[22]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[23]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[24]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[25]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[26]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[27]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[28]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[29]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[30]' (FDE) to 'inst/huffman_encoding_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/huffman_encoding_AXILiteS_s_axi_U/\rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module huffman_encoding_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module huffman_encoding_AXILiteS_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:37 . Memory (MB): peak = 1229.512 ; gain = 477.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------+----------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                                                                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+----------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                        | filtered_value_V_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram_reg       | 512 x 9(READ_FIRST)    | W |   | 512 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                        | filtered_frequency_V_U/huffman_encoding_ocq_memcore_U/huffman_encoding_ocq_memcore_ram_U/ram_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                        | sorted_0_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram_reg               | 512 x 9(READ_FIRST)    | W |   | 512 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                        | sorted_1_U/huffman_encoding_ocq_memcore_U/huffman_encoding_ocq_memcore_ram_U/ram_reg               | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                        | sorted_copy2_value_V_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram_reg   | 512 x 9(READ_FIRST)    | W |   | 512 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|huffman_encoding_sc4:       | gen_buffer[0].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg            | 256 x 9(READ_FIRST)    | W | R | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|huffman_encoding_sc4:       | gen_buffer[1].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg            | 256 x 9(READ_FIRST)    | W | R | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|huffman_encoding_sc4:       | gen_buffer[0].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg            | 256 x 9(READ_FIRST)    | W | R | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|huffman_encoding_sc4:       | gen_buffer[1].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg            | 256 x 9(READ_FIRST)    | W | R | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|huffman_encoding_sc4:       | gen_buffer[0].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg            | 256 x 9(READ_FIRST)    | W | R | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|huffman_encoding_sc4:       | gen_buffer[1].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg            | 256 x 9(READ_FIRST)    | W | R | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                        | length_histogram_V_U/huffman_encoding_vdy_memcore_U/huffman_encoding_vdy_memcore_ram_U/ram_reg     | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/truncated_length_his_U | gen_buffer[0].huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram_reg            | 64 x 9(READ_FIRST)     | W | R | 64 x 9(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst/truncated_length_his_U | gen_buffer[1].huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram_reg            | 64 x 9(READ_FIRST)     | W | R | 64 x 9(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst                        | truncated_length_his_1_U/huffman_encoding_vdy_memcore_U/huffman_encoding_vdy_memcore_ram_U/ram_reg | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                        | symbol_bits_V_U/huffman_encoding_yd2_memcore_U/huffman_encoding_yd2_memcore_ram_U/ram_reg          | 512 x 5(READ_FIRST)    | W |   | 512 x 5(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/sort_U0                | previous_sorting_val_U/sort_previous_sorbkb_ram_U/ram_reg                                          | 256 x 9(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/sort_U0                | previous_sorting_fre_U/sort_previous_sorcud_ram_U/ram_reg                                          | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/sort_U0                | sorting_value_V_U/sort_previous_sorbkb_ram_U/ram_reg                                               | 256 x 9(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/sort_U0                | sorting_frequency_V_U/sort_previous_sorcud_ram_U/ram_reg                                           | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/sort_U0                | current_digit_V_U/sort_current_digifYi_ram_U/ram_reg                                               | 256 x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/create_tree_U0         | frequency_0_V_U/create_tree_frequibs_ram_U/ram_reg                                                 | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst/create_tree_U0         | frequency_1_V_U/create_tree_frequjbC_ram_U/ram_reg                                                 | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst/compute_bit_length_U0  | child_depth_V_U/compute_bit_lengtkbM_ram_U/ram_reg                                                 | 256 x 6(READ_FIRST)    | W | R | 256 x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/sorted_copy1_0_chann_U | mem_reg                                                                                            | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/sorted_copy1_1_chann_U | mem_reg                                                                                            | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------------+----------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------+-----------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                | RTL Object                                                | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------+-----------------------------------------------------------+----------------+----------------------+----------------+
|inst/compute_bit_length_U0 | internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram_reg | User Attribute | 64 x 9               | RAM64X1S x 9	  | 
|inst/create_codeword_U0    | first_codeword_V_U/create_codeword_fmb6_ram_U/ram_reg     | User Attribute | 32 x 27              | RAM16X1S x 54	 | 
+---------------------------+-----------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:50 . Memory (MB): peak = 1229.512 ; gain = 477.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:56 . Memory (MB): peak = 1254.746 ; gain = 502.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------+----------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                                                                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+----------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                        | filtered_value_V_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram_reg       | 512 x 9(READ_FIRST)    | W |   | 512 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                        | filtered_frequency_V_U/huffman_encoding_ocq_memcore_U/huffman_encoding_ocq_memcore_ram_U/ram_reg   | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                        | sorted_0_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram_reg               | 512 x 9(READ_FIRST)    | W |   | 512 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                        | sorted_1_U/huffman_encoding_ocq_memcore_U/huffman_encoding_ocq_memcore_ram_U/ram_reg               | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                        | sorted_copy2_value_V_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram_reg   | 512 x 9(READ_FIRST)    | W |   | 512 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|huffman_encoding_sc4:       | gen_buffer[0].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg            | 256 x 9(READ_FIRST)    | W | R | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|huffman_encoding_sc4:       | gen_buffer[1].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg            | 256 x 9(READ_FIRST)    | W | R | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|huffman_encoding_sc4:       | gen_buffer[0].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg            | 256 x 9(READ_FIRST)    | W | R | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|huffman_encoding_sc4:       | gen_buffer[1].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg            | 256 x 9(READ_FIRST)    | W | R | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|huffman_encoding_sc4:       | gen_buffer[0].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg            | 256 x 9(READ_FIRST)    | W | R | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|huffman_encoding_sc4:       | gen_buffer[1].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg            | 256 x 9(READ_FIRST)    | W | R | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                        | length_histogram_V_U/huffman_encoding_vdy_memcore_U/huffman_encoding_vdy_memcore_ram_U/ram_reg     | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/truncated_length_his_U | gen_buffer[0].huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram_reg            | 64 x 9(READ_FIRST)     | W | R | 64 x 9(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst/truncated_length_his_U | gen_buffer[1].huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram_reg            | 64 x 9(READ_FIRST)     | W | R | 64 x 9(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|inst                        | truncated_length_his_1_U/huffman_encoding_vdy_memcore_U/huffman_encoding_vdy_memcore_ram_U/ram_reg | 128 x 9(READ_FIRST)    | W |   | 128 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst                        | symbol_bits_V_U/huffman_encoding_yd2_memcore_U/huffman_encoding_yd2_memcore_ram_U/ram_reg          | 512 x 5(READ_FIRST)    | W |   | 512 x 5(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/sort_U0                | previous_sorting_val_U/sort_previous_sorbkb_ram_U/ram_reg                                          | 256 x 9(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/sort_U0                | previous_sorting_fre_U/sort_previous_sorcud_ram_U/ram_reg                                          | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/sort_U0                | sorting_value_V_U/sort_previous_sorbkb_ram_U/ram_reg                                               | 256 x 9(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/sort_U0                | sorting_frequency_V_U/sort_previous_sorcud_ram_U/ram_reg                                           | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/sort_U0                | current_digit_V_U/sort_current_digifYi_ram_U/ram_reg                                               | 256 x 4(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst/create_tree_U0         | frequency_0_V_U/create_tree_frequibs_ram_U/ram_reg                                                 | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst/create_tree_U0         | frequency_1_V_U/create_tree_frequjbC_ram_U/ram_reg                                                 | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|inst/compute_bit_length_U0  | child_depth_V_U/compute_bit_lengtkbM_ram_U/ram_reg                                                 | 256 x 6(READ_FIRST)    | W | R | 256 x 6(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/sorted_copy1_0_chann_U | mem_reg                                                                                            | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/sorted_copy1_1_chann_U | mem_reg                                                                                            | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------------+----------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+---------------------------+-----------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                | RTL Object                                                | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------+-----------------------------------------------------------+----------------+----------------------+----------------+
|inst/compute_bit_length_U0 | internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram_reg | User Attribute | 64 x 9               | RAM64X1S x 9	  | 
|inst/create_codeword_U0    | first_codeword_V_U/create_codeword_fmb6_ram_U/ram_reg     | User Attribute | 32 x 27              | RAM16X1S x 54	 | 
+---------------------------+-----------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/parent_V_U/gen_buffer[0].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/parent_V_U/gen_buffer[0].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/parent_V_U/gen_buffer[1].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/parent_V_U/gen_buffer[1].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/left_V_U/gen_buffer[0].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/left_V_U/gen_buffer[0].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/left_V_U/gen_buffer[1].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/left_V_U/gen_buffer[1].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/right_V_U/gen_buffer[0].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/right_V_U/gen_buffer[0].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/right_V_U/gen_buffer[1].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/right_V_U/gen_buffer[1].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/truncated_length_his_U/gen_buffer[0].huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/truncated_length_his_U/gen_buffer[0].huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/truncated_length_his_U/gen_buffer[1].huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/truncated_length_his_U/gen_buffer[1].huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/create_tree_U0/frequency_0_V_U/create_tree_frequibs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/create_tree_U0/frequency_0_V_U/create_tree_frequibs_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/create_tree_U0/frequency_1_V_U/create_tree_frequjbC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/create_tree_U0/frequency_1_V_U/create_tree_frequjbC_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/compute_bit_length_U0/child_depth_V_U/compute_bit_lengtkbM_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/sorted_copy1_0_chann_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/sorted_copy1_1_chann_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:02:02 . Memory (MB): peak = 1272.254 ; gain = 519.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:02:10 . Memory (MB): peak = 1276.441 ; gain = 523.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:02:10 . Memory (MB): peak = 1276.441 ; gain = 523.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:02:11 . Memory (MB): peak = 1276.441 ; gain = 523.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:37 ; elapsed = 00:02:11 . Memory (MB): peak = 1276.441 ; gain = 523.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:02:12 . Memory (MB): peak = 1276.441 ; gain = 523.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:02:12 . Memory (MB): peak = 1276.441 ; gain = 523.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[2] | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[4] | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    72|
|2     |LUT1       |    72|
|3     |LUT2       |   365|
|4     |LUT3       |  1130|
|5     |LUT4       |   459|
|6     |LUT5       |  1098|
|7     |LUT6       |   944|
|8     |MUXF7      |    80|
|9     |MUXF8      |     8|
|10    |RAM16X1S   |    54|
|11    |RAM64X1S   |     9|
|12    |RAMB18E1   |     7|
|13    |RAMB18E1_1 |     1|
|14    |RAMB18E1_2 |     2|
|15    |RAMB18E1_4 |     3|
|16    |RAMB18E1_5 |     2|
|17    |RAMB18E1_6 |     6|
|18    |RAMB18E1_7 |     2|
|19    |RAMB18E1_8 |     1|
|20    |RAMB36E1   |     2|
|21    |SRL16E     |    18|
|22    |FDRE       |  3229|
|23    |FDSE       |    85|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+------------------------------------+------+
|      |Instance                                             |Module                              |Cells |
+------+-----------------------------------------------------+------------------------------------+------+
|1     |top                                                  |                                    |  7649|
|2     |  inst                                               |huffman_encoding                    |  7649|
|3     |    Block_codeRepl1012_p_U0                          |Block_codeRepl1012_p                |    10|
|4     |    Block_proc_U0                                    |Block_proc                          |    10|
|5     |    Loop_copy_sorted_pro_U0                          |Loop_copy_sorted_pro                |    70|
|6     |    canonize_tree_U0                                 |canonize_tree                       |   173|
|7     |    compute_bit_length_U0                            |compute_bit_length                  |   746|
|8     |      child_depth_V_U                                |compute_bit_lengtkbM                |    38|
|9     |        compute_bit_lengtkbM_ram_U                   |compute_bit_lengtkbM_ram            |    38|
|10    |      internal_length_hist_U                         |compute_bit_lengtlbW                |    64|
|11    |        compute_bit_lengtlbW_ram_U                   |compute_bit_lengtlbW_ram            |    64|
|12    |    create_codeword_U0                               |create_codeword                     |   625|
|13    |      first_codeword_V_U                             |create_codeword_fmb6                |   141|
|14    |        create_codeword_fmb6_ram_U                   |create_codeword_fmb6_ram            |   141|
|15    |      regslice_both_encoding_V_U                     |regslice_both__parameterized0_40    |   242|
|16    |        ibuf_inst                                    |ibuf__parameterized0_41             |    98|
|17    |        obuf_inst                                    |obuf__parameterized0_42             |   132|
|18    |    create_tree_U0                                   |create_tree                         |  1470|
|19    |      frequency_0_V_U                                |create_tree_frequibs                |    74|
|20    |        create_tree_frequibs_ram_U                   |create_tree_frequibs_ram            |    74|
|21    |      frequency_1_V_U                                |create_tree_frequjbC                |    75|
|22    |        create_tree_frequjbC_ram_U                   |create_tree_frequjbC_ram            |    75|
|23    |    extLd9_loc_channel_U                             |fifo_w9_d2_A                        |    48|
|24    |      U_fifo_w9_d2_A_ram                             |fifo_w9_d2_A_shiftReg_39            |    39|
|25    |    extLd_loc_c21_U                                  |fifo_w9_d2_A_0                      |    48|
|26    |      U_fifo_w9_d2_A_ram                             |fifo_w9_d2_A_shiftReg_38            |    37|
|27    |    extLd_loc_c22_U                                  |fifo_w9_d2_A_1                      |    39|
|28    |      U_fifo_w9_d2_A_ram                             |fifo_w9_d2_A_shiftReg_37            |    28|
|29    |    extLd_loc_c_U                                    |fifo_w9_d2_A_2                      |    38|
|30    |      U_fifo_w9_d2_A_ram                             |fifo_w9_d2_A_shiftReg_36            |    28|
|31    |    filter_U0                                        |filter                              |   210|
|32    |      regslice_both_in_frequency_V_U                 |regslice_both__parameterized0       |   120|
|33    |        ibuf_inst                                    |ibuf__parameterized0                |    69|
|34    |        obuf_inst                                    |obuf__parameterized0                |    51|
|35    |      regslice_both_in_value_V_U                     |regslice_both                       |    34|
|36    |        ibuf_inst                                    |ibuf                                |    21|
|37    |        obuf_inst                                    |obuf                                |    13|
|38    |    filtered_frequency_V_U                           |huffman_encoding_ocq                |    14|
|39    |      huffman_encoding_ocq_memcore_U                 |huffman_encoding_ocq_memcore_34     |     1|
|40    |        huffman_encoding_ocq_memcore_ram_U           |huffman_encoding_ocq_memcore_ram_35 |     1|
|41    |    filtered_value_V_U                               |huffman_encoding_ncg                |    16|
|42    |      huffman_encoding_ncg_memcore_U                 |huffman_encoding_ncg_memcore_32     |     1|
|43    |        huffman_encoding_ncg_memcore_ram_U           |huffman_encoding_ncg_memcore_ram_33 |     1|
|44    |    huffman_encoding_AXILiteS_s_axi_U                |huffman_encoding_AXILiteS_s_axi     |    74|
|45    |    left_V_U                                         |huffman_encoding_sc4                |    37|
|46    |      \gen_buffer[0].huffman_encoding_sc4_memcore_U  |huffman_encoding_sc4_memcore_28     |     3|
|47    |        huffman_encoding_sc4_memcore_ram_U           |huffman_encoding_sc4_memcore_ram_31 |     3|
|48    |      \gen_buffer[1].huffman_encoding_sc4_memcore_U  |huffman_encoding_sc4_memcore_29     |    22|
|49    |        huffman_encoding_sc4_memcore_ram_U           |huffman_encoding_sc4_memcore_ram_30 |    22|
|50    |    length_histogram_V_U                             |huffman_encoding_vdy                |    13|
|51    |      huffman_encoding_vdy_memcore_U                 |huffman_encoding_vdy_memcore_26     |     1|
|52    |        huffman_encoding_vdy_memcore_ram_U           |huffman_encoding_vdy_memcore_ram_27 |     1|
|53    |    n_c20_U                                          |fifo_w9_d3_A                        |    24|
|54    |      U_fifo_w9_d3_A_ram                             |fifo_w9_d3_A_shiftReg               |    12|
|55    |    n_c_U                                            |fifo_w9_d2_A_3                      |    50|
|56    |      U_fifo_w9_d2_A_ram                             |fifo_w9_d2_A_shiftReg               |    37|
|57    |    parent_V_U                                       |huffman_encoding_sc4_4              |    36|
|58    |      \gen_buffer[0].huffman_encoding_sc4_memcore_U  |huffman_encoding_sc4_memcore_22     |     3|
|59    |        huffman_encoding_sc4_memcore_ram_U           |huffman_encoding_sc4_memcore_ram_25 |     3|
|60    |      \gen_buffer[1].huffman_encoding_sc4_memcore_U  |huffman_encoding_sc4_memcore_23     |    21|
|61    |        huffman_encoding_sc4_memcore_ram_U           |huffman_encoding_sc4_memcore_ram_24 |    21|
|62    |    right_V_U                                        |huffman_encoding_sc4_5              |    38|
|63    |      \gen_buffer[0].huffman_encoding_sc4_memcore_U  |huffman_encoding_sc4_memcore        |     3|
|64    |        huffman_encoding_sc4_memcore_ram_U           |huffman_encoding_sc4_memcore_ram_21 |     3|
|65    |      \gen_buffer[1].huffman_encoding_sc4_memcore_U  |huffman_encoding_sc4_memcore_20     |    22|
|66    |        huffman_encoding_sc4_memcore_ram_U           |huffman_encoding_sc4_memcore_ram    |    22|
|67    |    sort_U0                                          |sort                                |  3040|
|68    |      current_digit_V_U                              |sort_current_digifYi                |    14|
|69    |        sort_current_digifYi_ram_U                   |sort_current_digifYi_ram            |    14|
|70    |      huffman_encoding_g8j_U9                        |huffman_encoding_g8j                |    21|
|71    |      huffman_encoding_hbi_U10                       |huffman_encoding_hbi                |   104|
|72    |      huffman_encoding_hbi_U11                       |huffman_encoding_hbi_14             |    56|
|73    |      huffman_encoding_hbi_U12                       |huffman_encoding_hbi_15             |   104|
|74    |      previous_sorting_fre_U                         |sort_previous_sorcud                |    44|
|75    |        sort_previous_sorcud_ram_U                   |sort_previous_sorcud_ram_19         |    44|
|76    |      previous_sorting_val_U                         |sort_previous_sorbkb                |    10|
|77    |        sort_previous_sorbkb_ram_U                   |sort_previous_sorbkb_ram_18         |    10|
|78    |      sorting_frequency_V_U                          |sort_previous_sorcud_16             |    29|
|79    |        sort_previous_sorcud_ram_U                   |sort_previous_sorcud_ram            |    29|
|80    |      sorting_value_V_U                              |sort_previous_sorbkb_17             |     1|
|81    |        sort_previous_sorbkb_ram_U                   |sort_previous_sorbkb_ram            |     1|
|82    |    sorted_0_U                                       |huffman_encoding_ncg_6              |    14|
|83    |      huffman_encoding_ncg_memcore_U                 |huffman_encoding_ncg_memcore_12     |     1|
|84    |        huffman_encoding_ncg_memcore_ram_U           |huffman_encoding_ncg_memcore_ram_13 |     1|
|85    |    sorted_1_U                                       |huffman_encoding_ocq_7              |    14|
|86    |      huffman_encoding_ocq_memcore_U                 |huffman_encoding_ocq_memcore        |     1|
|87    |        huffman_encoding_ocq_memcore_ram_U           |huffman_encoding_ocq_memcore_ram    |     1|
|88    |    sorted_copy1_0_chann_U                           |fifo_w9_d256_A                      |   100|
|89    |    sorted_copy1_1_chann_U                           |fifo_w32_d256_A                     |   170|
|90    |    sorted_copy2_value_V_U                           |huffman_encoding_ncg_8              |    14|
|91    |      huffman_encoding_ncg_memcore_U                 |huffman_encoding_ncg_memcore        |     1|
|92    |        huffman_encoding_ncg_memcore_ram_U           |huffman_encoding_ncg_memcore_ram    |     1|
|93    |    start_for_Block_czec_U                           |start_for_Block_czec                |    15|
|94    |    start_for_Block_pBew_U                           |start_for_Block_pBew                |    11|
|95    |    start_for_create_Aem_U                           |start_for_create_Aem                |    10|
|96    |    symbol_bits_V_U                                  |huffman_encoding_yd2                |    19|
|97    |      huffman_encoding_yd2_memcore_U                 |huffman_encoding_yd2_memcore        |     9|
|98    |        huffman_encoding_yd2_memcore_ram_U           |huffman_encoding_yd2_memcore_ram    |     9|
|99    |    truncate_tree_U0                                 |truncate_tree                       |   305|
|100   |    truncated_length_his_1_U                         |huffman_encoding_vdy_9              |    13|
|101   |      huffman_encoding_vdy_memcore_U                 |huffman_encoding_vdy_memcore        |     1|
|102   |        huffman_encoding_vdy_memcore_ram_U           |huffman_encoding_vdy_memcore_ram    |     1|
|103   |    truncated_length_his_U                           |huffman_encoding_wdI                |    97|
|104   |      \gen_buffer[0].huffman_encoding_wdI_memcore_U  |huffman_encoding_wdI_memcore        |    17|
|105   |        huffman_encoding_wdI_memcore_ram_U           |huffman_encoding_wdI_memcore_ram_11 |    17|
|106   |      \gen_buffer[1].huffman_encoding_wdI_memcore_U  |huffman_encoding_wdI_memcore_10     |    63|
|107   |        huffman_encoding_wdI_memcore_ram_U           |huffman_encoding_wdI_memcore_ram    |    63|
|108   |    val_assign7_loc_c_U                              |fifo_w9_d5_A                        |    29|
|109   |      U_fifo_w9_d5_A_ram                             |fifo_w9_d5_A_shiftReg               |    13|
+------+-----------------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:02:12 . Memory (MB): peak = 1276.441 ; gain = 523.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 85 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:50 . Memory (MB): peak = 1276.441 ; gain = 413.039
Synthesis Optimization Complete : Time (s): cpu = 00:01:38 ; elapsed = 00:02:12 . Memory (MB): peak = 1276.441 ; gain = 523.984
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1288.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 249 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1288.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 63 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 54 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
308 Infos, 133 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:02:29 . Memory (MB): peak = 1288.504 ; gain = 833.441
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1288.504 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.runs/design_1_huffman_encoding_0_0_synth_1/design_1_huffman_encoding_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_huffman_encoding_0_0, cache-ID = ef494a8d674da42b
INFO: [Coretcl 2-1174] Renamed 108 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1288.504 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.runs/design_1_huffman_encoding_0_0_synth_1/design_1_huffman_encoding_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_huffman_encoding_0_0_utilization_synth.rpt -pb design_1_huffman_encoding_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 19 04:05:37 2020...
