Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 02:13:22 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            22.0000
  Critical Path Length:        6.2736
  Critical Path Slack:         2.5217
  Critical Path Clk Period:   10.2000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        1.6267
  Critical Path Slack:         7.7831
  Critical Path Clk Period:   20.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        4.7936
  Critical Path Slack:         1.4999
  Critical Path Clk Period:   10.2000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            40.0000
  Critical Path Length:        9.4987
  Critical Path Slack:        -0.0176
  Critical Path Clk Period:   10.2000
  Total Negative Slack:       -0.0518
  No. of Violating Paths:      4.0000
  Worst Hold Violation:       -0.0809
  Total Hold Violation:       -1.9833
  No. of Hold Violations:     86.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             9.0000
  Critical Path Length:        2.5164
  Critical Path Slack:         4.6245
  Critical Path Clk Period:   20.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0209
  Total Hold Violation:       -0.0876
  No. of Hold Violations:     10.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6556
  Leaf Cell Count:              29603
  Buf/Inv Cell Count:            6559
  Buf Cell Count:                1496
  Inv Cell Count:                5063
  CT Buf/Inv Cell Count:          543
  Combinational Cell Count:     24216
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      54045.0133
  Noncombinational Area:   37101.9998
  Buf/Inv Area:             6544.6730
  Total Buffer Area:        2041.9952
  Total Inverter Area:      4502.6777
  Macro/Black Box Area:        0.0000
  Net Area:                  848.6294
  Net XLength        :    589193.5625
  Net YLength        :    601083.6250
  -----------------------------------
  Cell Area:               91147.0131
  Design Area:             91995.6425
  Net Length        :    1190277.2500


  Design Rules
  -----------------------------------
  Total Number of Nets:         32239
  Nets With Violations:            11
  Max Trans Violations:             1
  Max Cap Violations:               0
  Max Net Length Violations:       10
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            227.3734
  -----------------------------------------
  Overall Compile Time:            230.0020
  Overall Compile Wall Clock Time: 230.5395

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.0176  TNS: 0.0518  Number of Violating Paths: 4  (with Crosstalk delta delays)
  Design  WNS: 0.0176  TNS: 0.0518  Number of Violating Paths: 4  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.0809  TNS: 2.0709  Number of Violating Paths: 96  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.0809  TNS: 2.0709  Number of Violating Paths: 96  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
