{"vcs1":{"timestamp_begin":1729760304.782726973, "rt":2.20, "ut":0.62, "st":0.30}}
{"vcselab":{"timestamp_begin":1729760307.077153035, "rt":1.00, "ut":0.22, "st":0.16}}
{"link":{"timestamp_begin":1729760308.163359621, "rt":0.40, "ut":0.16, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729760304.098030163}
{"VCS_COMP_START_TIME": 1729760304.098030163}
{"VCS_COMP_END_TIME": 1729760309.762929303}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331488}}
{"stitch_vcselab": {"peak_mem": 215224}}
