--------------- Build Started: 04/28/2016 20:28:14 Project: finish01.timer_uart, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Petro\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\Cypress\system-start-finish\fw\finish\mainline\Workspace_finish_1\finish01.timer_uart.cydsn\finish01.timer_uart.cyprj -d CY8C4247LQI-BL483 -s D:\Cypress\system-start-finish\fw\finish\mainline\Workspace_finish_1\finish01.timer_uart.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
Warning: sta.M0019: finish01.timer_uart_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyHFCLK ) to clock ( UART_IntClock ). (File=D:\Cypress\system-start-finish\fw\finish\mainline\Workspace_finish_1\finish01.timer_uart.cydsn\finish01.timer_uart_timing.html)
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
--------------- Build Succeeded: 04/28/2016 20:28:22 ---------------
