{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 1.8000"
  ],
  "cts__clock__skew__hold": -0.2676,
  "cts__clock__skew__hold__post_repair": -0.2654,
  "cts__clock__skew__hold__pre_repair": -0.2654,
  "cts__clock__skew__setup": -0.2676,
  "cts__clock__skew__setup__post_repair": -0.2654,
  "cts__clock__skew__setup__pre_repair": -0.2654,
  "cts__design__instance__area": 116486.8828,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 110022.7188,
  "cts__design__instance__area__pre_repair": 110022.7188,
  "cts__design__instance__area__stdcell": 116486.8828,
  "cts__design__instance__area__stdcell__post_repair": 110022.7188,
  "cts__design__instance__area__stdcell__pre_repair": 110022.7188,
  "cts__design__instance__count": 21043,
  "cts__design__instance__count__hold_buffer": 307.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 19836,
  "cts__design__instance__count__pre_repair": 19836,
  "cts__design__instance__count__setup_buffer": 900.0,
  "cts__design__instance__count__stdcell": 21043,
  "cts__design__instance__count__stdcell__post_repair": 19836,
  "cts__design__instance__count__stdcell__pre_repair": 19836,
  "cts__design__instance__displacement__max": 55.2,
  "cts__design__instance__displacement__mean": 0.9035,
  "cts__design__instance__displacement__total": 19019.3195,
  "cts__design__instance__utilization": 0.512,
  "cts__design__instance__utilization__post_repair": 0.4836,
  "cts__design__instance__utilization__pre_repair": 0.4836,
  "cts__design__instance__utilization__stdcell": 0.512,
  "cts__design__instance__utilization__stdcell__post_repair": 0.4836,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.4836,
  "cts__design__io": 388,
  "cts__design__io__post_repair": 388,
  "cts__design__io__pre_repair": 388,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0446,
  "cts__power__internal__total__post_repair": 0.0438,
  "cts__power__internal__total__pre_repair": 0.0438,
  "cts__power__leakage__total": 0.0001,
  "cts__power__leakage__total__post_repair": 0.0001,
  "cts__power__leakage__total__pre_repair": 0.0001,
  "cts__power__switching__total": 0.0491,
  "cts__power__switching__total__post_repair": 0.0499,
  "cts__power__switching__total__pre_repair": 0.0499,
  "cts__power__total": 0.0938,
  "cts__power__total__post_repair": 0.0938,
  "cts__power__total__pre_repair": 0.0938,
  "cts__route__wirelength__estimated": 502368.0415,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 1,
  "cts__timing__drv__hold_violation_count__pre_repair": 1,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.9473,
  "cts__timing__drv__max_cap_limit__post_repair": 0.9471,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.9471,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.6294,
  "cts__timing__drv__max_slew_limit__post_repair": 0.6265,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.6265,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -15.68,
  "cts__timing__setup__tns__post_repair": -57.34,
  "cts__timing__setup__tns__pre_repair": -57.34,
  "cts__timing__setup__ws": -0.18,
  "cts__timing__setup__ws__post_repair": -0.55,
  "cts__timing__setup__ws__pre_repair": -0.55,
  "detailedplace__cpu__total": 13.29,
  "detailedplace__design__instance__area": 109845.1172,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 109845.1172,
  "detailedplace__design__instance__count": 19799,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 19799,
  "detailedplace__design__instance__displacement__max": 27.9,
  "detailedplace__design__instance__displacement__mean": 1.869,
  "detailedplace__design__instance__displacement__total": 37004.519,
  "detailedplace__design__instance__utilization": 0.4828,
  "detailedplace__design__instance__utilization__stdcell": 0.4828,
  "detailedplace__design__io": 388,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 396456.0,
  "detailedplace__power__internal__total": 0.0435,
  "detailedplace__power__leakage__total": 0.0001,
  "detailedplace__power__switching__total": 0.0485,
  "detailedplace__power__total": 0.0921,
  "detailedplace__route__wirelength__estimated": 472965.123,
  "detailedplace__runtime__total": "0:13.70",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.9471,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.4981,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -49.17,
  "detailedplace__timing__setup__ws": -0.49,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 8398,
  "detailedroute__route__drc_errors__iter:2": 1640,
  "detailedroute__route__drc_errors__iter:3": 1336,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 20006,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 133877,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 133877,
  "detailedroute__route__wirelength": 582513,
  "detailedroute__route__wirelength__iter:1": 586377,
  "detailedroute__route__wirelength__iter:2": 583526,
  "detailedroute__route__wirelength__iter:3": 582539,
  "detailedroute__route__wirelength__iter:4": 582513,
  "finish__clock__skew__hold": -0.1793,
  "finish__clock__skew__setup": -0.1793,
  "finish__cpu__total": 28.01,
  "finish__design__instance__area": 116486.8828,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 116486.8828,
  "finish__design__instance__count": 21043,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 21043,
  "finish__design__instance__utilization": 0.512,
  "finish__design__instance__utilization__stdcell": 0.512,
  "finish__design__io": 388,
  "finish__mem__peak": 1121280.0,
  "finish__power__internal__total": 0.0458,
  "finish__power__leakage__total": 0.0001,
  "finish__power__switching__total": 0.0415,
  "finish__power__total": 0.0874,
  "finish__runtime__total": "0:29.23",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9531,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.769,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": -0.41,
  "finish__timing__setup__ws": -0.05,
  "finish__timing__wns_percent_delay": -2.191566,
  "floorplan__cpu__total": 3.78,
  "floorplan__design__instance__area": 85420.3203,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 85420.3203,
  "floorplan__design__instance__count": 18109,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 18109,
  "floorplan__design__instance__utilization": 0.3754,
  "floorplan__design__instance__utilization__stdcell": 0.3754,
  "floorplan__design__io": 388,
  "floorplan__mem__peak": 325172.0,
  "floorplan__power__internal__total": 0.0331,
  "floorplan__power__leakage__total": 0.0001,
  "floorplan__power__switching__total": 0.02,
  "floorplan__power__total": 0.0532,
  "floorplan__runtime__total": "0:04.07",
  "floorplan__timing__setup__tns": -94.46,
  "floorplan__timing__setup__ws": -1.11,
  "globalplace__cpu__total": 13.35,
  "globalplace__design__instance__area": 86664.4766,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 86664.4766,
  "globalplace__design__instance__count": 19405,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 19405,
  "globalplace__design__instance__utilization": 0.3809,
  "globalplace__design__instance__utilization__stdcell": 0.3809,
  "globalplace__design__io": 388,
  "globalplace__mem__peak": 403588.0,
  "globalplace__power__internal__total": 0.0331,
  "globalplace__power__leakage__total": 0.0001,
  "globalplace__power__switching__total": 0.0413,
  "globalplace__power__total": 0.0745,
  "globalplace__runtime__total": "0:13.87",
  "globalplace__timing__setup__tns": -539.63,
  "globalplace__timing__setup__ws": -4.19,
  "globalroute__clock__skew__hold": -0.2769,
  "globalroute__clock__skew__setup": -0.2769,
  "globalroute__design__instance__area": 116486.8828,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 116486.8828,
  "globalroute__design__instance__count": 21043,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 21043,
  "globalroute__design__instance__utilization": 0.512,
  "globalroute__design__instance__utilization__stdcell": 0.512,
  "globalroute__design__io": 388,
  "globalroute__power__internal__total": 0.0456,
  "globalroute__power__leakage__total": 0.0001,
  "globalroute__power__switching__total": 0.0544,
  "globalroute__power__total": 0.1001,
  "globalroute__timing__clock__slack": -0.297,
  "globalroute__timing__drv__hold_violation_count": 1,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.9506,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.6261,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -32.27,
  "globalroute__timing__setup__ws": -0.3,
  "placeopt__cpu__total": 13.35,
  "placeopt__design__instance__area": 109845.1172,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 86664.4766,
  "placeopt__design__instance__area__stdcell": 109845.1172,
  "placeopt__design__instance__area__stdcell__pre_opt": 86664.4766,
  "placeopt__design__instance__count": 19799,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 19405,
  "placeopt__design__instance__count__stdcell": 19799,
  "placeopt__design__instance__count__stdcell__pre_opt": 19405,
  "placeopt__design__instance__utilization": 0.4828,
  "placeopt__design__instance__utilization__pre_opt": 0.3809,
  "placeopt__design__instance__utilization__stdcell": 0.4828,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3809,
  "placeopt__design__io": 388,
  "placeopt__design__io__pre_opt": 388,
  "placeopt__mem__peak": 403588.0,
  "placeopt__power__internal__total": 0.0434,
  "placeopt__power__internal__total__pre_opt": 0.0331,
  "placeopt__power__leakage__total": 0.0001,
  "placeopt__power__leakage__total__pre_opt": 0.0001,
  "placeopt__power__switching__total": 0.0484,
  "placeopt__power__switching__total__pre_opt": 0.0413,
  "placeopt__power__total": 0.0919,
  "placeopt__power__total__pre_opt": 0.0745,
  "placeopt__runtime__total": "0:13.87",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.9554,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.508,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -48.28,
  "placeopt__timing__setup__tns__pre_opt": -539.63,
  "placeopt__timing__setup__ws": -0.49,
  "placeopt__timing__setup__ws__pre_opt": -4.19,
  "run__flow__design": "aes",
  "run__flow__generate_date": "2022-12-29 16:17",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6190-g4f1108b6f",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "5cb1fac1f980bb0c2fdb7fbcbf294a8d6c2cc02e",
  "run__flow__scripts_commit": "2b93d1f5f60a7e1fd2b55823379a1a485e865cec",
  "run__flow__uuid": "10e98ba5-1171-44d2-9b10-eb6becf8e703",
  "run__flow__variant": "base",
  "synth__cpu__total": 75.62,
  "synth__design__instance__area__stdcell": 91722.72,
  "synth__design__instance__count__stdcell": 19044.0,
  "synth__mem__peak": 762040.0,
  "synth__runtime__total": "1:18.14",
  "total_time": "0:02:32.880000"
}