// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module generic_sincos (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        t_in,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 33'd1;
parameter    ap_ST_fsm_state2 = 33'd2;
parameter    ap_ST_fsm_state3 = 33'd4;
parameter    ap_ST_fsm_state4 = 33'd8;
parameter    ap_ST_fsm_state5 = 33'd16;
parameter    ap_ST_fsm_state6 = 33'd32;
parameter    ap_ST_fsm_state7 = 33'd64;
parameter    ap_ST_fsm_state8 = 33'd128;
parameter    ap_ST_fsm_state9 = 33'd256;
parameter    ap_ST_fsm_state10 = 33'd512;
parameter    ap_ST_fsm_state11 = 33'd1024;
parameter    ap_ST_fsm_state12 = 33'd2048;
parameter    ap_ST_fsm_state13 = 33'd4096;
parameter    ap_ST_fsm_state14 = 33'd8192;
parameter    ap_ST_fsm_state15 = 33'd16384;
parameter    ap_ST_fsm_state16 = 33'd32768;
parameter    ap_ST_fsm_state17 = 33'd65536;
parameter    ap_ST_fsm_state18 = 33'd131072;
parameter    ap_ST_fsm_state19 = 33'd262144;
parameter    ap_ST_fsm_state20 = 33'd524288;
parameter    ap_ST_fsm_state21 = 33'd1048576;
parameter    ap_ST_fsm_state22 = 33'd2097152;
parameter    ap_ST_fsm_state23 = 33'd4194304;
parameter    ap_ST_fsm_state24 = 33'd8388608;
parameter    ap_ST_fsm_state25 = 33'd16777216;
parameter    ap_ST_fsm_state26 = 33'd33554432;
parameter    ap_ST_fsm_state27 = 33'd67108864;
parameter    ap_ST_fsm_state28 = 33'd134217728;
parameter    ap_ST_fsm_state29 = 33'd268435456;
parameter    ap_ST_fsm_state30 = 33'd536870912;
parameter    ap_ST_fsm_state31 = 33'd1073741824;
parameter    ap_ST_fsm_state32 = 33'd2147483648;
parameter    ap_ST_fsm_state33 = 33'd4294967296;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] t_in;
output  [63:0] ap_return_0;
output  [63:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[63:0] ap_return_0;
reg[63:0] ap_return_1;

(* fsm_encoding = "none" *) reg   [32:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] hls_ref_4oPi_table_s_address0;
reg    hls_ref_4oPi_table_s_ce0;
wire   [255:0] hls_ref_4oPi_table_s_q0;
wire   [6:0] hls_hotbm_fourth_o_22_address0;
reg    hls_hotbm_fourth_o_22_ce0;
wire   [57:0] hls_hotbm_fourth_o_22_q0;
wire   [6:0] hls_hotbm_fourth_o_23_address0;
reg    hls_hotbm_fourth_o_23_ce0;
wire   [52:0] hls_hotbm_fourth_o_23_q0;
wire   [6:0] hls_hotbm_fourth_o_24_address0;
reg    hls_hotbm_fourth_o_24_ce0;
wire   [43:0] hls_hotbm_fourth_o_24_q0;
wire   [6:0] hls_hotbm_fourth_o_25_address0;
reg    hls_hotbm_fourth_o_25_ce0;
wire   [34:0] hls_hotbm_fourth_o_25_q0;
wire   [6:0] hls_hotbm_fourth_o_26_address0;
reg    hls_hotbm_fourth_o_26_ce0;
wire   [26:0] hls_hotbm_fourth_o_26_q0;
wire   [6:0] hls_hotbm_fourth_o_9_address0;
reg    hls_hotbm_fourth_o_9_ce0;
wire   [58:0] hls_hotbm_fourth_o_9_q0;
wire   [6:0] hls_hotbm_fourth_o_15_address0;
reg    hls_hotbm_fourth_o_15_ce0;
wire   [50:0] hls_hotbm_fourth_o_15_q0;
wire   [6:0] hls_hotbm_fourth_o_16_address0;
reg    hls_hotbm_fourth_o_16_ce0;
wire   [42:0] hls_hotbm_fourth_o_16_q0;
wire   [6:0] hls_hotbm_fourth_o_17_address0;
reg    hls_hotbm_fourth_o_17_ce0;
wire   [32:0] hls_hotbm_fourth_o_17_q0;
wire   [6:0] hls_hotbm_fourth_o_18_address0;
reg    hls_hotbm_fourth_o_18_ce0;
wire   [22:0] hls_hotbm_fourth_o_18_q0;
reg   [0:0] sin_results_sign_V_1_reg_1365;
wire   [10:0] loc_V_fu_363_p4;
reg   [10:0] loc_V_reg_1371;
wire   [51:0] loc_V_11_fu_373_p1;
reg   [51:0] loc_V_11_reg_1378;
wire   [0:0] closepath_fu_377_p2;
reg   [0:0] closepath_reg_1384;
wire   [10:0] expv_op_fu_383_p2;
reg   [10:0] expv_op_reg_1391;
wire    ap_CS_fsm_state2;
wire   [6:0] tmp_79_fu_410_p1;
reg   [6:0] tmp_79_reg_1401;
reg   [255:0] table_256_V_reg_1406;
wire    ap_CS_fsm_state3;
reg   [169:0] ret_V_reg_1411;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_58_fu_452_p2;
reg   [0:0] tmp_58_reg_1426;
reg   [123:0] p_Val2_59_reg_1432;
wire    ap_CS_fsm_state9;
reg   [2:0] tmp_64_i_reg_1438;
wire   [2:0] p_Val2_91_fu_477_p3;
reg   [2:0] p_Val2_91_reg_1443;
wire    ap_CS_fsm_state10;
wire   [0:0] tmp_80_fu_483_p1;
reg   [0:0] tmp_80_reg_1449;
wire   [123:0] p_Val2_i_fu_487_p2;
reg   [123:0] p_Val2_i_reg_1454;
wire   [123:0] p_Val2_61_fu_492_p3;
reg   [123:0] p_Val2_61_reg_1459;
wire    ap_CS_fsm_state11;
wire   [5:0] Mx_zeros_V_fu_541_p1;
reg   [5:0] Mx_zeros_V_reg_1464;
reg   [62:0] Mx_V_reg_1470;
wire    ap_CS_fsm_state12;
wire  signed [11:0] rhs_V_2_fu_584_p1;
reg  signed [11:0] rhs_V_2_reg_1477;
reg   [0:0] isNeg_reg_1482;
wire   [11:0] r_V_6_fu_596_p2;
reg   [11:0] r_V_6_reg_1488;
wire   [0:0] tmp_s_fu_602_p2;
reg   [0:0] tmp_s_reg_1494;
wire   [0:0] tmp_59_fu_607_p2;
reg   [0:0] tmp_59_reg_1500;
reg   [6:0] A_V_reg_1506;
wire    ap_CS_fsm_state13;
wire   [55:0] p_Val2_65_fu_652_p1;
reg   [55:0] p_Val2_65_reg_1511;
reg   [48:0] tmp_i2_reg_1517;
wire   [97:0] OP1_V_fu_666_p1;
reg   [97:0] OP1_V_reg_1522;
wire    ap_CS_fsm_state14;
reg   [48:0] tmp_75_i_reg_1529;
wire    ap_CS_fsm_state18;
wire   [31:0] tmp_80_i_fu_685_p1;
reg   [31:0] tmp_80_i_reg_1536;
wire   [97:0] OP2_V_fu_691_p1;
wire    ap_CS_fsm_state19;
reg   [43:0] hls_hotbm_fourth_o_39_reg_1569;
reg  signed [50:0] hls_hotbm_fourth_o_46_reg_1574;
reg  signed [42:0] hls_hotbm_fourth_o_48_reg_1579;
wire    ap_CS_fsm_state20;
reg  signed [52:0] hls_hotbm_fourth_o_37_reg_1619;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
reg   [41:0] tmp_77_i_reg_1654;
wire    ap_CS_fsm_state23;
reg   [34:0] tmp_79_i_reg_1660;
reg  signed [34:0] hls_hotbm_fourth_o_41_reg_1666;
reg  signed [26:0] hls_hotbm_fourth_o_43_reg_1671;
reg  signed [32:0] hls_hotbm_fourth_o_50_reg_1681;
reg   [22:0] hls_hotbm_fourth_o_52_reg_1686;
reg   [46:0] tmp_71_reg_1691;
wire    ap_CS_fsm_state24;
reg   [58:0] p_Val2_71_reg_1716;
reg   [53:0] tmp_14_i_reg_1721;
reg   [45:0] tmp_16_i_reg_1726;
wire    ap_CS_fsm_state25;
reg   [37:0] tmp_10_i_reg_1756;
reg   [29:0] tmp_12_i_reg_1761;
reg   [35:0] tmp_18_i_reg_1766;
reg   [25:0] tmp_72_reg_1771;
wire   [61:0] p_Val2_74_fu_910_p2;
reg   [61:0] p_Val2_74_reg_1776;
reg   [57:0] p_Val2_69_reg_1781;
wire    ap_CS_fsm_state26;
reg   [55:0] tmp_6_i_reg_1786;
wire   [47:0] tmp2_fu_945_p2;
reg   [47:0] tmp2_reg_1791;
wire   [61:0] r_V_fu_962_p2;
reg   [61:0] r_V_reg_1796;
wire   [61:0] p_Val2_20_i_fu_991_p2;
reg   [61:0] p_Val2_20_i_reg_1801;
wire    ap_CS_fsm_state27;
reg   [61:0] tmp_73_reg_1816;
wire    ap_CS_fsm_state31;
wire   [62:0] cos_result_V_fu_1022_p2;
reg   [62:0] cos_result_V_reg_1821;
wire    ap_CS_fsm_state32;
wire   [62:0] sin_result_V_fu_1029_p1;
reg   [62:0] sin_result_V_reg_1826;
wire  signed [12:0] tmp_cast_fu_1033_p1;
reg   [12:0] tmp_cast_reg_1831;
wire   [0:0] or_cond_fu_1037_p2;
reg   [0:0] or_cond_reg_1836;
wire   [0:0] not_or_cond2_fu_1045_p2;
reg   [0:0] not_or_cond2_reg_1844;
wire    grp_scaled_fixed2ieee_fu_338_ap_start;
wire    grp_scaled_fixed2ieee_fu_338_ap_done;
wire    grp_scaled_fixed2ieee_fu_338_ap_idle;
wire    grp_scaled_fixed2ieee_fu_338_ap_ready;
wire   [63:0] grp_scaled_fixed2ieee_fu_338_ap_return;
wire    grp_scaled_fixed2ieee_fu_345_ap_start;
wire    grp_scaled_fixed2ieee_fu_345_ap_done;
wire    grp_scaled_fixed2ieee_fu_345_ap_idle;
wire    grp_scaled_fixed2ieee_fu_345_ap_ready;
wire   [63:0] grp_scaled_fixed2ieee_fu_345_ap_return;
reg    ap_reg_grp_scaled_fixed2ieee_fu_338_ap_start;
wire    ap_CS_fsm_state33;
reg    ap_reg_grp_scaled_fixed2ieee_fu_345_ap_start;
wire   [31:0] tmp_i2_i_fu_405_p1;
wire   [63:0] p_Val2_s_fu_351_p1;
wire   [10:0] addr_V_fu_389_p3;
wire   [3:0] p_Result_i_i_fu_395_p4;
wire   [255:0] tmp_52_i_i_fu_414_p1;
wire   [255:0] r_V_9_fu_417_p2;
wire   [52:0] p_Result_95_fu_432_p3;
wire   [169:0] grp_fu_446_p0;
wire   [52:0] grp_fu_446_p1;
wire   [222:0] grp_fu_446_p2;
wire   [60:0] p_Result_i3_i_fu_497_p4;
wire   [61:0] p_Result_96_fu_507_p3;
reg   [61:0] p_Result_97_fu_515_p4;
wire   [63:0] p_Result_98_fu_525_p3;
reg   [63:0] tmp_i4_i_fu_533_p3;
wire   [10:0] tmp_i_fu_545_p2;
wire   [123:0] tmp_65_i_fu_557_p1;
wire   [123:0] p_Val2_63_fu_560_p2;
wire   [10:0] storemerge_i_fu_550_p3;
wire   [10:0] tmp_68_i_fu_575_p1;
wire   [10:0] Ex_V_fu_578_p2;
wire   [11:0] sh_assign_fu_612_p3;
wire  signed [31:0] sh_assign_5_cast_fu_617_p1;
wire   [62:0] tmp_71_i_fu_621_p1;
wire   [62:0] tmp_72_i_fu_625_p2;
wire   [62:0] tmp_73_i_fu_630_p2;
wire   [62:0] p_Val2_64_fu_635_p3;
wire   [48:0] grp_fu_669_p0;
wire   [48:0] grp_fu_669_p1;
wire   [97:0] grp_fu_669_p2;
wire   [48:0] grp_fu_694_p0;
wire   [48:0] grp_fu_694_p1;
wire   [48:0] grp_fu_699_p0;
wire   [48:0] grp_fu_699_p1;
wire   [48:0] grp_fu_711_p0;
wire   [43:0] grp_fu_711_p1;
wire   [55:0] grp_fu_723_p0;
wire   [48:0] grp_fu_735_p0;
wire   [55:0] grp_fu_747_p0;
wire   [97:0] grp_fu_694_p2;
wire   [97:0] grp_fu_699_p2;
wire   [92:0] grp_fu_711_p2;
wire   [41:0] grp_fu_789_p0;
wire   [34:0] grp_fu_801_p0;
wire   [106:0] grp_fu_723_p2;
wire   [91:0] grp_fu_735_p2;
wire   [41:0] grp_fu_833_p0;
wire   [34:0] grp_fu_845_p0;
wire   [22:0] grp_fu_845_p1;
wire   [76:0] grp_fu_789_p2;
wire   [61:0] grp_fu_801_p2;
wire   [74:0] grp_fu_833_p2;
wire   [57:0] grp_fu_845_p2;
wire   [61:0] p_Val2_72_fu_871_p3;
wire  signed [61:0] tmp_85_i_cast_fu_898_p1;
wire   [61:0] p_Val2_73_fu_901_p2;
wire  signed [61:0] tmp_87_i_cast_fu_907_p1;
wire   [108:0] grp_fu_747_p2;
wire  signed [38:0] p_Val2_97_cast_fu_929_p1;
wire  signed [38:0] tmp_82_i_cast_fu_932_p1;
wire   [38:0] tmp3_fu_935_p2;
wire  signed [47:0] tmp3_cast_fu_941_p1;
wire   [47:0] tmp_8_i_fu_926_p1;
wire  signed [61:0] tmp_89_i_cast_fu_951_p1;
wire   [61:0] p_Val2_75_fu_954_p2;
wire   [61:0] tmp_91_i_cast_fu_959_p1;
wire   [60:0] p_Val2_70_fu_968_p3;
wire   [61:0] p_Val2_94_cast_fu_975_p1;
wire  signed [61:0] p_Val2_95_cast_fu_979_p1;
wire  signed [61:0] tmp2_cast_fu_988_p1;
wire   [61:0] tmp1_fu_982_p2;
wire   [61:0] grp_fu_1003_p0;
wire   [62:0] grp_fu_1003_p1;
wire   [124:0] grp_fu_1003_p2;
wire  signed [62:0] p_Val2_20_i_cast_fu_1019_p1;
wire   [0:0] not_or_cond2_demorga_fu_1041_p2;
wire   [63:0] p_Val2_77_fu_1057_p1;
wire   [63:0] p_Val2_78_fu_1083_p1;
wire   [3:0] p_Result_99_fu_1051_p3;
wire   [0:0] tmp_fu_1109_p18;
wire   [0:0] p_Result_100_fu_1061_p3;
wire   [0:0] tmp_60_fu_1153_p18;
wire   [0:0] p_Result_101_fu_1087_p3;
wire   [0:0] p_Result_s_fu_1147_p2;
wire   [0:0] not_tmp_s_fu_1197_p2;
wire   [0:0] p_Result_s_71_fu_1202_p2;
wire   [0:0] tmp_61_fu_1221_p2;
wire   [10:0] p_Result_4_cast_fu_1214_p3;
wire   [10:0] loc_V_12_fu_1069_p4;
wire   [51:0] p_Result_5_cast_fu_1233_p3;
wire   [51:0] loc_V_13_fu_1079_p1;
wire   [0:0] not_or_cond_fu_1248_p2;
wire   [0:0] tmp4_fu_1253_p2;
wire   [0:0] cos_results_sign_V_1_fu_1191_p2;
wire   [10:0] p_Result_6_fu_1265_p3;
wire   [10:0] loc_V_14_fu_1095_p4;
wire   [51:0] loc_V_15_fu_1105_p1;
wire   [0:0] p_Result_91_fu_1259_p2;
wire   [10:0] ret_V_31_fu_1272_p3;
wire   [51:0] ret_V_32_fu_1280_p3;
wire   [0:0] p_Result_s_72_fu_1208_p3;
wire   [10:0] ret_V_29_fu_1225_p3;
wire   [51:0] ret_V_30_fu_1240_p3;
wire   [0:0] tmp_62_fu_1288_p10;
wire   [63:0] p_Result_102_fu_1309_p4;
wire   [63:0] p_Result_103_fu_1319_p4;
wire   [63:0] c_write_assign_in_fu_1337_p3;
wire   [63:0] s_write_assign_in_fu_1329_p3;
wire   [63:0] s_out_fu_1349_p1;
wire   [63:0] c_out_fu_1345_p1;
reg   [63:0] ap_return_0_preg;
reg    ap_block_state33_on_subcall_done;
reg   [63:0] ap_return_1_preg;
reg   [32:0] ap_NS_fsm;
wire   [124:0] grp_fu_1003_p00;
wire   [124:0] grp_fu_1003_p10;
wire   [222:0] grp_fu_446_p00;
wire   [222:0] grp_fu_446_p10;
wire   [92:0] grp_fu_711_p00;
wire   [92:0] grp_fu_711_p10;
wire   [106:0] grp_fu_723_p00;
wire   [91:0] grp_fu_735_p00;
wire   [108:0] grp_fu_747_p00;
wire   [76:0] grp_fu_789_p00;
wire   [61:0] grp_fu_801_p00;
wire   [74:0] grp_fu_833_p00;
wire   [57:0] grp_fu_845_p00;
wire   [57:0] grp_fu_845_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 33'd1;
#0 ap_reg_grp_scaled_fixed2ieee_fu_338_ap_start = 1'b0;
#0 ap_reg_grp_scaled_fixed2ieee_fu_345_ap_start = 1'b0;
#0 ap_return_0_preg = 64'd0;
#0 ap_return_1_preg = 64'd0;
end

sin_or_cos_doublecud #(
    .DataWidth( 256 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
hls_ref_4oPi_table_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_ref_4oPi_table_s_address0),
    .ce0(hls_ref_4oPi_table_s_ce0),
    .q0(hls_ref_4oPi_table_s_q0)
);

generic_sincos_hlsc4 #(
    .DataWidth( 58 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_22_address0),
    .ce0(hls_hotbm_fourth_o_22_ce0),
    .q0(hls_hotbm_fourth_o_22_q0)
);

generic_sincos_hltde #(
    .DataWidth( 53 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_23_address0),
    .ce0(hls_hotbm_fourth_o_23_ce0),
    .q0(hls_hotbm_fourth_o_23_q0)
);

generic_sincos_hludo #(
    .DataWidth( 44 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_24_address0),
    .ce0(hls_hotbm_fourth_o_24_ce0),
    .q0(hls_hotbm_fourth_o_24_q0)
);

generic_sincos_hlvdy #(
    .DataWidth( 35 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_25_address0),
    .ce0(hls_hotbm_fourth_o_25_ce0),
    .q0(hls_hotbm_fourth_o_25_q0)
);

generic_sincos_hlwdI #(
    .DataWidth( 27 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_26_address0),
    .ce0(hls_hotbm_fourth_o_26_ce0),
    .q0(hls_hotbm_fourth_o_26_q0)
);

generic_sincos_hlxdS #(
    .DataWidth( 59 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_9_address0),
    .ce0(hls_hotbm_fourth_o_9_ce0),
    .q0(hls_hotbm_fourth_o_9_q0)
);

generic_sincos_hlyd2 #(
    .DataWidth( 51 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_15_address0),
    .ce0(hls_hotbm_fourth_o_15_ce0),
    .q0(hls_hotbm_fourth_o_15_q0)
);

generic_sincos_hlzec #(
    .DataWidth( 43 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_16_address0),
    .ce0(hls_hotbm_fourth_o_16_ce0),
    .q0(hls_hotbm_fourth_o_16_q0)
);

generic_sincos_hlAem #(
    .DataWidth( 33 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_17_address0),
    .ce0(hls_hotbm_fourth_o_17_ce0),
    .q0(hls_hotbm_fourth_o_17_q0)
);

generic_sincos_hlBew #(
    .DataWidth( 23 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_18_address0),
    .ce0(hls_hotbm_fourth_o_18_ce0),
    .q0(hls_hotbm_fourth_o_18_q0)
);

scaled_fixed2ieee grp_scaled_fixed2ieee_fu_338(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_scaled_fixed2ieee_fu_338_ap_start),
    .ap_done(grp_scaled_fixed2ieee_fu_338_ap_done),
    .ap_idle(grp_scaled_fixed2ieee_fu_338_ap_idle),
    .ap_ready(grp_scaled_fixed2ieee_fu_338_ap_ready),
    .in_V(cos_result_V_reg_1821),
    .prescale(13'd0),
    .ap_return(grp_scaled_fixed2ieee_fu_338_ap_return)
);

scaled_fixed2ieee grp_scaled_fixed2ieee_fu_345(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_scaled_fixed2ieee_fu_345_ap_start),
    .ap_done(grp_scaled_fixed2ieee_fu_345_ap_done),
    .ap_idle(grp_scaled_fixed2ieee_fu_345_ap_idle),
    .ap_ready(grp_scaled_fixed2ieee_fu_345_ap_ready),
    .in_V(sin_result_V_reg_1826),
    .prescale(tmp_cast_reg_1831),
    .ap_return(grp_scaled_fixed2ieee_fu_345_ap_return)
);

houghTransform_muibs #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 170 ),
    .din1_WIDTH( 53 ),
    .dout_WIDTH( 223 ))
houghTransform_muibs_x_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_446_p0),
    .din1(grp_fu_446_p1),
    .ce(1'b1),
    .dout(grp_fu_446_p2)
);

houghTransform_mujbC #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 49 ),
    .dout_WIDTH( 98 ))
houghTransform_mujbC_x_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_669_p0),
    .din1(grp_fu_669_p1),
    .ce(1'b1),
    .dout(grp_fu_669_p2)
);

houghTransform_mujbC #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 49 ),
    .dout_WIDTH( 98 ))
houghTransform_mujbC_x_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_694_p0),
    .din1(grp_fu_694_p1),
    .ce(1'b1),
    .dout(grp_fu_694_p2)
);

houghTransform_mujbC #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 49 ),
    .dout_WIDTH( 98 ))
houghTransform_mujbC_x_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_699_p0),
    .din1(grp_fu_699_p1),
    .ce(1'b1),
    .dout(grp_fu_699_p2)
);

houghTransform_muCeG #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 44 ),
    .dout_WIDTH( 93 ))
houghTransform_muCeG_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_711_p0),
    .din1(grp_fu_711_p1),
    .ce(1'b1),
    .dout(grp_fu_711_p2)
);

houghTransform_muDeQ #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 56 ),
    .din1_WIDTH( 51 ),
    .dout_WIDTH( 107 ))
houghTransform_muDeQ_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_723_p0),
    .din1(hls_hotbm_fourth_o_46_reg_1574),
    .ce(1'b1),
    .dout(grp_fu_723_p2)
);

houghTransform_muEe0 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 43 ),
    .dout_WIDTH( 92 ))
houghTransform_muEe0_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_735_p0),
    .din1(hls_hotbm_fourth_o_48_reg_1579),
    .ce(1'b1),
    .dout(grp_fu_735_p2)
);

houghTransform_muFfa #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 56 ),
    .din1_WIDTH( 53 ),
    .dout_WIDTH( 109 ))
houghTransform_muFfa_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_747_p0),
    .din1(hls_hotbm_fourth_o_37_reg_1619),
    .ce(1'b1),
    .dout(grp_fu_747_p2)
);

houghTransform_muGfk #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 42 ),
    .din1_WIDTH( 35 ),
    .dout_WIDTH( 77 ))
houghTransform_muGfk_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_789_p0),
    .din1(hls_hotbm_fourth_o_41_reg_1666),
    .ce(1'b1),
    .dout(grp_fu_789_p2)
);

houghTransform_muHfu #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 35 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 62 ))
houghTransform_muHfu_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_801_p0),
    .din1(hls_hotbm_fourth_o_43_reg_1671),
    .ce(1'b1),
    .dout(grp_fu_801_p2)
);

houghTransform_muIfE #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 42 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 75 ))
houghTransform_muIfE_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_833_p0),
    .din1(hls_hotbm_fourth_o_50_reg_1681),
    .ce(1'b1),
    .dout(grp_fu_833_p2)
);

houghTransform_muJfO #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 35 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 58 ))
houghTransform_muJfO_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_845_p0),
    .din1(grp_fu_845_p1),
    .ce(1'b1),
    .dout(grp_fu_845_p2)
);

houghTransform_muKfY #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 62 ),
    .din1_WIDTH( 63 ),
    .dout_WIDTH( 125 ))
houghTransform_muKfY_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1003_p0),
    .din1(grp_fu_1003_p1),
    .ce(1'b1),
    .dout(grp_fu_1003_p2)
);

houghTransform_muqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
houghTransform_muqcK_x_U37(
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd1),
    .din4(1'd0),
    .din5(1'd1),
    .din6(1'd1),
    .din7(1'd0),
    .din8(1'd1),
    .din9(1'd1),
    .din10(1'd0),
    .din11(1'd1),
    .din12(1'd1),
    .din13(1'd0),
    .din14(1'd1),
    .din15(1'd0),
    .din16(1'd0),
    .din17(p_Result_99_fu_1051_p3),
    .dout(tmp_fu_1109_p18)
);

houghTransform_muqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
houghTransform_muqcK_x_U38(
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd0),
    .din4(1'd1),
    .din5(1'd1),
    .din6(1'd1),
    .din7(1'd1),
    .din8(1'd0),
    .din9(1'd0),
    .din10(1'd1),
    .din11(1'd1),
    .din12(1'd1),
    .din13(1'd1),
    .din14(1'd0),
    .din15(1'd0),
    .din16(1'd0),
    .din17(p_Result_99_fu_1051_p3),
    .dout(tmp_60_fu_1153_p18)
);

houghTransform_mukbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 1 ))
houghTransform_mukbM_x_U39(
    .din1(1'd0),
    .din2(1'd1),
    .din3(1'd1),
    .din4(1'd0),
    .din5(1'd0),
    .din6(1'd1),
    .din7(1'd1),
    .din8(1'd0),
    .din9(p_Val2_91_reg_1443),
    .dout(tmp_62_fu_1288_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_scaled_fixed2ieee_fu_338_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state32)) begin
            ap_reg_grp_scaled_fixed2ieee_fu_338_ap_start <= 1'b1;
        end else if ((1'b1 == grp_scaled_fixed2ieee_fu_338_ap_ready)) begin
            ap_reg_grp_scaled_fixed2ieee_fu_338_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_scaled_fixed2ieee_fu_345_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state32)) begin
            ap_reg_grp_scaled_fixed2ieee_fu_345_ap_start <= 1'b1;
        end else if ((1'b1 == grp_scaled_fixed2ieee_fu_345_ap_ready)) begin
            ap_reg_grp_scaled_fixed2ieee_fu_345_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 64'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state33) & (ap_block_state33_on_subcall_done == 1'b0))) begin
            ap_return_0_preg <= s_out_fu_1349_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 64'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state33) & (ap_block_state33_on_subcall_done == 1'b0))) begin
            ap_return_1_preg <= c_out_fu_1345_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_V_reg_1506 <= {{p_Val2_64_fu_635_p3[62:56]}};
        p_Val2_65_reg_1511 <= p_Val2_65_fu_652_p1;
        tmp_i2_reg_1517 <= {{p_Val2_64_fu_635_p3[55:7]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        Mx_V_reg_1470 <= {{p_Val2_63_fu_560_p2[123:61]}};
        isNeg_reg_1482 <= Ex_V_fu_578_p2[32'd10];
        r_V_6_reg_1488 <= r_V_6_fu_596_p2;
        rhs_V_2_reg_1477 <= rhs_V_2_fu_584_p1;
        tmp_59_reg_1500 <= tmp_59_fu_607_p2;
        tmp_s_reg_1494 <= tmp_s_fu_602_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        Mx_zeros_V_reg_1464 <= Mx_zeros_V_fu_541_p1;
        p_Val2_61_reg_1459 <= p_Val2_61_fu_492_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        OP1_V_reg_1522[48 : 0] <= OP1_V_fu_666_p1[48 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        closepath_reg_1384 <= closepath_fu_377_p2;
        expv_op_reg_1391 <= expv_op_fu_383_p2;
        loc_V_11_reg_1378 <= loc_V_11_fu_373_p1;
        loc_V_reg_1371 <= {{p_Val2_s_fu_351_p1[62:52]}};
        sin_results_sign_V_1_reg_1365 <= p_Val2_s_fu_351_p1[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        cos_result_V_reg_1821 <= cos_result_V_fu_1022_p2;
        not_or_cond2_reg_1844 <= not_or_cond2_fu_1045_p2;
        or_cond_reg_1836 <= or_cond_fu_1037_p2;
        sin_result_V_reg_1826[61 : 0] <= sin_result_V_fu_1029_p1[61 : 0];
        tmp_cast_reg_1831 <= tmp_cast_fu_1033_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        hls_hotbm_fourth_o_37_reg_1619 <= hls_hotbm_fourth_o_23_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        hls_hotbm_fourth_o_39_reg_1569 <= hls_hotbm_fourth_o_24_q0;
        hls_hotbm_fourth_o_46_reg_1574 <= hls_hotbm_fourth_o_15_q0;
        hls_hotbm_fourth_o_48_reg_1579 <= hls_hotbm_fourth_o_16_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        hls_hotbm_fourth_o_41_reg_1666 <= hls_hotbm_fourth_o_25_q0;
        hls_hotbm_fourth_o_43_reg_1671 <= hls_hotbm_fourth_o_26_q0;
        hls_hotbm_fourth_o_50_reg_1681 <= hls_hotbm_fourth_o_17_q0;
        hls_hotbm_fourth_o_52_reg_1686 <= hls_hotbm_fourth_o_18_q0;
        tmp_77_i_reg_1654 <= {{grp_fu_694_p2[97:56]}};
        tmp_79_i_reg_1660 <= {{grp_fu_699_p2[97:63]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        p_Val2_20_i_reg_1801 <= p_Val2_20_i_fu_991_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_Val2_59_reg_1432 <= {{grp_fu_446_p2[166:43]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        p_Val2_69_reg_1781 <= hls_hotbm_fourth_o_22_q0;
        r_V_reg_1796 <= r_V_fu_962_p2;
        tmp2_reg_1791 <= tmp2_fu_945_p2;
        tmp_6_i_reg_1786 <= {{grp_fu_747_p2[108:53]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        p_Val2_71_reg_1716 <= hls_hotbm_fourth_o_9_q0;
        tmp_14_i_reg_1721 <= {{grp_fu_723_p2[106:53]}};
        tmp_16_i_reg_1726 <= {{grp_fu_735_p2[91:46]}};
        tmp_71_reg_1691 <= {{grp_fu_711_p2[92:46]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        p_Val2_74_reg_1776 <= p_Val2_74_fu_910_p2;
        tmp_10_i_reg_1756 <= {{grp_fu_789_p2[76:39]}};
        tmp_12_i_reg_1761 <= {{grp_fu_801_p2[61:32]}};
        tmp_18_i_reg_1766 <= {{grp_fu_833_p2[74:39]}};
        tmp_72_reg_1771 <= {{grp_fu_845_p2[57:32]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_Val2_91_reg_1443 <= p_Val2_91_fu_477_p3;
        p_Val2_i_reg_1454 <= p_Val2_i_fu_487_p2;
        tmp_80_reg_1449 <= tmp_80_fu_483_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ret_V_reg_1411 <= {{r_V_9_fu_417_p2[255:86]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        table_256_V_reg_1406 <= hls_ref_4oPi_table_s_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_58_reg_1426 <= tmp_58_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (closepath_reg_1384 == 1'd0))) begin
        tmp_64_i_reg_1438 <= {{grp_fu_446_p2[169:167]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        tmp_73_reg_1816 <= {{grp_fu_1003_p2[124:63]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        tmp_75_i_reg_1529 <= {{grp_fu_669_p2[97:49]}};
        tmp_80_i_reg_1536[6 : 0] <= tmp_80_i_fu_685_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_79_reg_1401 <= tmp_79_fu_410_p1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state33) & (ap_block_state33_on_subcall_done == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (ap_block_state33_on_subcall_done == 1'b0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (ap_block_state33_on_subcall_done == 1'b0))) begin
        ap_return_0 = s_out_fu_1349_p1;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (ap_block_state33_on_subcall_done == 1'b0))) begin
        ap_return_1 = c_out_fu_1345_p1;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        hls_hotbm_fourth_o_15_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        hls_hotbm_fourth_o_16_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        hls_hotbm_fourth_o_17_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        hls_hotbm_fourth_o_18_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        hls_hotbm_fourth_o_22_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        hls_hotbm_fourth_o_23_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        hls_hotbm_fourth_o_24_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        hls_hotbm_fourth_o_25_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        hls_hotbm_fourth_o_26_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        hls_hotbm_fourth_o_9_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        hls_ref_4oPi_table_s_ce0 = 1'b1;
    end else begin
        hls_ref_4oPi_table_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == ap_CS_fsm_state33) & (ap_block_state33_on_subcall_done == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Ex_V_fu_578_p2 = (storemerge_i_fu_550_p3 - tmp_68_i_fu_575_p1);

assign Mx_zeros_V_fu_541_p1 = tmp_i4_i_fu_533_p3[5:0];

assign OP1_V_fu_666_p1 = tmp_i2_reg_1517;

assign OP2_V_fu_691_p1 = tmp_75_i_reg_1529;

assign addr_V_fu_389_p3 = ((closepath_reg_1384[0:0] === 1'b1) ? 11'd74 : expv_op_reg_1391);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state33_on_subcall_done = ((1'b0 == grp_scaled_fixed2ieee_fu_338_ap_done) | (1'b0 == grp_scaled_fixed2ieee_fu_345_ap_done));
end

assign c_out_fu_1345_p1 = c_write_assign_in_fu_1337_p3;

assign c_write_assign_in_fu_1337_p3 = ((tmp_62_fu_1288_p10[0:0] === 1'b1) ? p_Result_103_fu_1319_p4 : p_Result_102_fu_1309_p4);

assign closepath_fu_377_p2 = ((loc_V_fu_363_p4 < 11'd1022) ? 1'b1 : 1'b0);

assign cos_result_V_fu_1022_p2 = ($signed(63'd4611686018427387904) - $signed(p_Val2_20_i_cast_fu_1019_p1));

assign cos_results_sign_V_1_fu_1191_p2 = (tmp_60_fu_1153_p18 | p_Result_101_fu_1087_p3);

assign expv_op_fu_383_p2 = ($signed(11'd1101) + $signed(loc_V_fu_363_p4));

assign grp_fu_1003_p0 = grp_fu_1003_p00;

assign grp_fu_1003_p00 = r_V_reg_1796;

assign grp_fu_1003_p1 = grp_fu_1003_p10;

assign grp_fu_1003_p10 = Mx_V_reg_1470;

assign grp_fu_446_p0 = grp_fu_446_p00;

assign grp_fu_446_p00 = ret_V_reg_1411;

assign grp_fu_446_p1 = grp_fu_446_p10;

assign grp_fu_446_p10 = p_Result_95_fu_432_p3;

assign grp_fu_669_p0 = OP1_V_fu_666_p1;

assign grp_fu_669_p1 = OP1_V_fu_666_p1;

assign grp_fu_694_p0 = OP2_V_fu_691_p1;

assign grp_fu_694_p1 = OP1_V_reg_1522;

assign grp_fu_699_p0 = OP2_V_fu_691_p1;

assign grp_fu_699_p1 = OP2_V_fu_691_p1;

assign grp_fu_711_p0 = grp_fu_711_p00;

assign grp_fu_711_p00 = tmp_75_i_reg_1529;

assign grp_fu_711_p1 = grp_fu_711_p10;

assign grp_fu_711_p10 = hls_hotbm_fourth_o_39_reg_1569;

assign grp_fu_723_p0 = grp_fu_723_p00;

assign grp_fu_723_p00 = p_Val2_65_reg_1511;

assign grp_fu_735_p0 = grp_fu_735_p00;

assign grp_fu_735_p00 = tmp_75_i_reg_1529;

assign grp_fu_747_p0 = grp_fu_747_p00;

assign grp_fu_747_p00 = p_Val2_65_reg_1511;

assign grp_fu_789_p0 = grp_fu_789_p00;

assign grp_fu_789_p00 = tmp_77_i_reg_1654;

assign grp_fu_801_p0 = grp_fu_801_p00;

assign grp_fu_801_p00 = tmp_79_i_reg_1660;

assign grp_fu_833_p0 = grp_fu_833_p00;

assign grp_fu_833_p00 = tmp_77_i_reg_1654;

assign grp_fu_845_p0 = grp_fu_845_p00;

assign grp_fu_845_p00 = tmp_79_i_reg_1660;

assign grp_fu_845_p1 = grp_fu_845_p10;

assign grp_fu_845_p10 = hls_hotbm_fourth_o_52_reg_1686;

assign grp_scaled_fixed2ieee_fu_338_ap_start = ap_reg_grp_scaled_fixed2ieee_fu_338_ap_start;

assign grp_scaled_fixed2ieee_fu_345_ap_start = ap_reg_grp_scaled_fixed2ieee_fu_345_ap_start;

assign hls_hotbm_fourth_o_15_address0 = tmp_80_i_fu_685_p1;

assign hls_hotbm_fourth_o_16_address0 = tmp_80_i_fu_685_p1;

assign hls_hotbm_fourth_o_17_address0 = tmp_80_i_reg_1536;

assign hls_hotbm_fourth_o_18_address0 = tmp_80_i_reg_1536;

assign hls_hotbm_fourth_o_22_address0 = tmp_80_i_reg_1536;

assign hls_hotbm_fourth_o_23_address0 = tmp_80_i_reg_1536;

assign hls_hotbm_fourth_o_24_address0 = tmp_80_i_fu_685_p1;

assign hls_hotbm_fourth_o_25_address0 = tmp_80_i_reg_1536;

assign hls_hotbm_fourth_o_26_address0 = tmp_80_i_reg_1536;

assign hls_hotbm_fourth_o_9_address0 = tmp_80_i_reg_1536;

assign hls_ref_4oPi_table_s_address0 = tmp_i2_i_fu_405_p1;

assign loc_V_11_fu_373_p1 = p_Val2_s_fu_351_p1[51:0];

assign loc_V_12_fu_1069_p4 = {{p_Val2_77_fu_1057_p1[62:52]}};

assign loc_V_13_fu_1079_p1 = p_Val2_77_fu_1057_p1[51:0];

assign loc_V_14_fu_1095_p4 = {{p_Val2_78_fu_1083_p1[62:52]}};

assign loc_V_15_fu_1105_p1 = p_Val2_78_fu_1083_p1[51:0];

assign loc_V_fu_363_p4 = {{p_Val2_s_fu_351_p1[62:52]}};

assign not_or_cond2_demorga_fu_1041_p2 = (tmp_s_reg_1494 & tmp_58_reg_1426);

assign not_or_cond2_fu_1045_p2 = (not_or_cond2_demorga_fu_1041_p2 ^ 1'd1);

assign not_or_cond_fu_1248_p2 = (or_cond_reg_1836 ^ 1'd1);

assign not_tmp_s_fu_1197_p2 = (tmp_59_reg_1500 ^ 1'd1);

assign or_cond_fu_1037_p2 = (tmp_s_reg_1494 & tmp_58_reg_1426);

assign p_Result_100_fu_1061_p3 = p_Val2_77_fu_1057_p1[32'd63];

assign p_Result_101_fu_1087_p3 = p_Val2_78_fu_1083_p1[32'd63];

assign p_Result_102_fu_1309_p4 = {{{p_Result_91_fu_1259_p2}, {ret_V_31_fu_1272_p3}}, {ret_V_32_fu_1280_p3}};

assign p_Result_103_fu_1319_p4 = {{{p_Result_s_72_fu_1208_p3}, {ret_V_29_fu_1225_p3}}, {ret_V_30_fu_1240_p3}};

assign p_Result_4_cast_fu_1214_p3 = ((not_or_cond2_reg_1844[0:0] === 1'b1) ? 11'd2047 : 11'd0);

assign p_Result_5_cast_fu_1233_p3 = ((not_or_cond2_reg_1844[0:0] === 1'b1) ? 52'd4503599627370495 : 52'd0);

assign p_Result_6_fu_1265_p3 = ((or_cond_reg_1836[0:0] === 1'b1) ? 11'd1023 : 11'd2047);

assign p_Result_91_fu_1259_p2 = (tmp4_fu_1253_p2 & cos_results_sign_V_1_fu_1191_p2);

assign p_Result_95_fu_432_p3 = {{1'd1}, {loc_V_11_reg_1378}};

assign p_Result_96_fu_507_p3 = {{p_Result_i3_i_fu_497_p4}, {1'd1}};

integer ap_tvar_int_0;

always @ (p_Result_96_fu_507_p3) begin
    for (ap_tvar_int_0 = 62 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 61 - 0) begin
            p_Result_97_fu_515_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_97_fu_515_p4[ap_tvar_int_0] = p_Result_96_fu_507_p3[61 - ap_tvar_int_0];
        end
    end
end

assign p_Result_98_fu_525_p3 = {{2'd3}, {p_Result_97_fu_515_p4}};

assign p_Result_99_fu_1051_p3 = {{sin_results_sign_V_1_reg_1365}, {p_Val2_91_reg_1443}};

assign p_Result_i3_i_fu_497_p4 = {{p_Val2_61_fu_492_p3[123:63]}};

assign p_Result_i_i_fu_395_p4 = {{addr_V_fu_389_p3[10:7]}};

assign p_Result_s_71_fu_1202_p2 = (p_Result_s_fu_1147_p2 & not_tmp_s_fu_1197_p2);

assign p_Result_s_72_fu_1208_p3 = ((or_cond_reg_1836[0:0] === 1'b1) ? sin_results_sign_V_1_reg_1365 : p_Result_s_71_fu_1202_p2);

assign p_Result_s_fu_1147_p2 = (tmp_fu_1109_p18 | p_Result_100_fu_1061_p3);

assign p_Val2_20_i_cast_fu_1019_p1 = $signed(p_Val2_20_i_reg_1801);

assign p_Val2_20_i_fu_991_p2 = ($signed(tmp2_cast_fu_988_p1) + $signed(tmp1_fu_982_p2));

assign p_Val2_61_fu_492_p3 = ((tmp_80_reg_1449[0:0] === 1'b1) ? p_Val2_i_reg_1454 : p_Val2_59_reg_1432);

assign p_Val2_63_fu_560_p2 = p_Val2_61_reg_1459 << tmp_65_i_fu_557_p1;

assign p_Val2_64_fu_635_p3 = ((isNeg_reg_1482[0:0] === 1'b1) ? tmp_72_i_fu_625_p2 : tmp_73_i_fu_630_p2);

assign p_Val2_65_fu_652_p1 = p_Val2_64_fu_635_p3[55:0];

assign p_Val2_70_fu_968_p3 = {{p_Val2_69_reg_1781}, {3'd0}};

assign p_Val2_72_fu_871_p3 = {{p_Val2_71_reg_1716}, {3'd0}};

assign p_Val2_73_fu_901_p2 = ($signed(p_Val2_72_fu_871_p3) + $signed(tmp_85_i_cast_fu_898_p1));

assign p_Val2_74_fu_910_p2 = ($signed(p_Val2_73_fu_901_p2) + $signed(tmp_87_i_cast_fu_907_p1));

assign p_Val2_75_fu_954_p2 = ($signed(p_Val2_74_reg_1776) + $signed(tmp_89_i_cast_fu_951_p1));

assign p_Val2_77_fu_1057_p1 = grp_scaled_fixed2ieee_fu_345_ap_return;

assign p_Val2_78_fu_1083_p1 = grp_scaled_fixed2ieee_fu_338_ap_return;

assign p_Val2_91_fu_477_p3 = ((closepath_reg_1384[0:0] === 1'b1) ? 3'd0 : tmp_64_i_reg_1438);

assign p_Val2_94_cast_fu_975_p1 = p_Val2_70_fu_968_p3;

assign p_Val2_95_cast_fu_979_p1 = $signed(tmp_6_i_reg_1786);

assign p_Val2_97_cast_fu_929_p1 = $signed(tmp_10_i_reg_1756);

assign p_Val2_i_fu_487_p2 = (124'd0 - p_Val2_59_reg_1432);

assign p_Val2_s_fu_351_p1 = t_in;

assign r_V_6_fu_596_p2 = ($signed(12'd0) - $signed(rhs_V_2_fu_584_p1));

assign r_V_9_fu_417_p2 = table_256_V_reg_1406 << tmp_52_i_i_fu_414_p1;

assign r_V_fu_962_p2 = (p_Val2_75_fu_954_p2 + tmp_91_i_cast_fu_959_p1);

assign ret_V_29_fu_1225_p3 = ((tmp_61_fu_1221_p2[0:0] === 1'b1) ? p_Result_4_cast_fu_1214_p3 : loc_V_12_fu_1069_p4);

assign ret_V_30_fu_1240_p3 = ((tmp_61_fu_1221_p2[0:0] === 1'b1) ? p_Result_5_cast_fu_1233_p3 : loc_V_13_fu_1079_p1);

assign ret_V_31_fu_1272_p3 = ((tmp_61_fu_1221_p2[0:0] === 1'b1) ? p_Result_6_fu_1265_p3 : loc_V_14_fu_1095_p4);

assign ret_V_32_fu_1280_p3 = ((tmp_61_fu_1221_p2[0:0] === 1'b1) ? p_Result_5_cast_fu_1233_p3 : loc_V_15_fu_1105_p1);

assign rhs_V_2_fu_584_p1 = $signed(Ex_V_fu_578_p2);

assign s_out_fu_1349_p1 = s_write_assign_in_fu_1329_p3;

assign s_write_assign_in_fu_1329_p3 = ((tmp_62_fu_1288_p10[0:0] === 1'b1) ? p_Result_102_fu_1309_p4 : p_Result_103_fu_1319_p4);

assign sh_assign_5_cast_fu_617_p1 = $signed(sh_assign_fu_612_p3);

assign sh_assign_fu_612_p3 = ((isNeg_reg_1482[0:0] === 1'b1) ? r_V_6_reg_1488 : rhs_V_2_reg_1477);

assign sin_result_V_fu_1029_p1 = tmp_73_reg_1816;

assign storemerge_i_fu_550_p3 = ((closepath_reg_1384[0:0] === 1'b1) ? tmp_i_fu_545_p2 : 11'd0);

assign tmp1_fu_982_p2 = ($signed(p_Val2_94_cast_fu_975_p1) + $signed(p_Val2_95_cast_fu_979_p1));

assign tmp2_cast_fu_988_p1 = $signed(tmp2_reg_1791);

assign tmp2_fu_945_p2 = ($signed(tmp3_cast_fu_941_p1) + $signed(tmp_8_i_fu_926_p1));

assign tmp3_cast_fu_941_p1 = $signed(tmp3_fu_935_p2);

assign tmp3_fu_935_p2 = ($signed(p_Val2_97_cast_fu_929_p1) + $signed(tmp_82_i_cast_fu_932_p1));

assign tmp4_fu_1253_p2 = (not_tmp_s_fu_1197_p2 & not_or_cond_fu_1248_p2);

assign tmp_52_i_i_fu_414_p1 = tmp_79_reg_1401;

assign tmp_58_fu_452_p2 = ((loc_V_11_reg_1378 == 52'd0) ? 1'b1 : 1'b0);

assign tmp_59_fu_607_p2 = ((loc_V_reg_1371 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_61_fu_1221_p2 = (or_cond_reg_1836 | tmp_59_reg_1500);

assign tmp_65_i_fu_557_p1 = Mx_zeros_V_reg_1464;

assign tmp_68_i_fu_575_p1 = Mx_zeros_V_reg_1464;

assign tmp_71_i_fu_621_p1 = $unsigned(sh_assign_5_cast_fu_617_p1);

assign tmp_72_i_fu_625_p2 = Mx_V_reg_1470 >> tmp_71_i_fu_621_p1;

assign tmp_73_i_fu_630_p2 = Mx_V_reg_1470 << tmp_71_i_fu_621_p1;

assign tmp_79_fu_410_p1 = addr_V_fu_389_p3[6:0];

assign tmp_80_fu_483_p1 = p_Val2_91_fu_477_p3[0:0];

assign tmp_80_i_fu_685_p1 = A_V_reg_1506;

assign tmp_82_i_cast_fu_932_p1 = $signed(tmp_12_i_reg_1761);

assign tmp_85_i_cast_fu_898_p1 = $signed(tmp_14_i_reg_1721);

assign tmp_87_i_cast_fu_907_p1 = $signed(tmp_16_i_reg_1726);

assign tmp_89_i_cast_fu_951_p1 = $signed(tmp_18_i_reg_1766);

assign tmp_8_i_fu_926_p1 = tmp_71_reg_1691;

assign tmp_91_i_cast_fu_959_p1 = tmp_72_reg_1771;

assign tmp_cast_fu_1033_p1 = $signed(r_V_6_reg_1488);

assign tmp_i2_i_fu_405_p1 = p_Result_i_i_fu_395_p4;


always @ (p_Result_98_fu_525_p3) begin
    if (p_Result_98_fu_525_p3[0] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd0;
    end else if (p_Result_98_fu_525_p3[1] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd1;
    end else if (p_Result_98_fu_525_p3[2] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd2;
    end else if (p_Result_98_fu_525_p3[3] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd3;
    end else if (p_Result_98_fu_525_p3[4] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd4;
    end else if (p_Result_98_fu_525_p3[5] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd5;
    end else if (p_Result_98_fu_525_p3[6] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd6;
    end else if (p_Result_98_fu_525_p3[7] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd7;
    end else if (p_Result_98_fu_525_p3[8] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd8;
    end else if (p_Result_98_fu_525_p3[9] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd9;
    end else if (p_Result_98_fu_525_p3[10] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd10;
    end else if (p_Result_98_fu_525_p3[11] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd11;
    end else if (p_Result_98_fu_525_p3[12] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd12;
    end else if (p_Result_98_fu_525_p3[13] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd13;
    end else if (p_Result_98_fu_525_p3[14] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd14;
    end else if (p_Result_98_fu_525_p3[15] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd15;
    end else if (p_Result_98_fu_525_p3[16] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd16;
    end else if (p_Result_98_fu_525_p3[17] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd17;
    end else if (p_Result_98_fu_525_p3[18] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd18;
    end else if (p_Result_98_fu_525_p3[19] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd19;
    end else if (p_Result_98_fu_525_p3[20] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd20;
    end else if (p_Result_98_fu_525_p3[21] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd21;
    end else if (p_Result_98_fu_525_p3[22] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd22;
    end else if (p_Result_98_fu_525_p3[23] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd23;
    end else if (p_Result_98_fu_525_p3[24] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd24;
    end else if (p_Result_98_fu_525_p3[25] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd25;
    end else if (p_Result_98_fu_525_p3[26] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd26;
    end else if (p_Result_98_fu_525_p3[27] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd27;
    end else if (p_Result_98_fu_525_p3[28] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd28;
    end else if (p_Result_98_fu_525_p3[29] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd29;
    end else if (p_Result_98_fu_525_p3[30] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd30;
    end else if (p_Result_98_fu_525_p3[31] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd31;
    end else if (p_Result_98_fu_525_p3[32] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd32;
    end else if (p_Result_98_fu_525_p3[33] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd33;
    end else if (p_Result_98_fu_525_p3[34] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd34;
    end else if (p_Result_98_fu_525_p3[35] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd35;
    end else if (p_Result_98_fu_525_p3[36] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd36;
    end else if (p_Result_98_fu_525_p3[37] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd37;
    end else if (p_Result_98_fu_525_p3[38] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd38;
    end else if (p_Result_98_fu_525_p3[39] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd39;
    end else if (p_Result_98_fu_525_p3[40] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd40;
    end else if (p_Result_98_fu_525_p3[41] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd41;
    end else if (p_Result_98_fu_525_p3[42] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd42;
    end else if (p_Result_98_fu_525_p3[43] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd43;
    end else if (p_Result_98_fu_525_p3[44] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd44;
    end else if (p_Result_98_fu_525_p3[45] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd45;
    end else if (p_Result_98_fu_525_p3[46] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd46;
    end else if (p_Result_98_fu_525_p3[47] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd47;
    end else if (p_Result_98_fu_525_p3[48] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd48;
    end else if (p_Result_98_fu_525_p3[49] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd49;
    end else if (p_Result_98_fu_525_p3[50] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd50;
    end else if (p_Result_98_fu_525_p3[51] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd51;
    end else if (p_Result_98_fu_525_p3[52] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd52;
    end else if (p_Result_98_fu_525_p3[53] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd53;
    end else if (p_Result_98_fu_525_p3[54] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd54;
    end else if (p_Result_98_fu_525_p3[55] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd55;
    end else if (p_Result_98_fu_525_p3[56] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd56;
    end else if (p_Result_98_fu_525_p3[57] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd57;
    end else if (p_Result_98_fu_525_p3[58] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd58;
    end else if (p_Result_98_fu_525_p3[59] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd59;
    end else if (p_Result_98_fu_525_p3[60] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd60;
    end else if (p_Result_98_fu_525_p3[61] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd61;
    end else if (p_Result_98_fu_525_p3[62] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd62;
    end else if (p_Result_98_fu_525_p3[63] == 1'b1) begin
        tmp_i4_i_fu_533_p3 = 64'd63;
    end else begin
        tmp_i4_i_fu_533_p3 = 64'd64;
    end
end

assign tmp_i_fu_545_p2 = ($signed(11'd1027) + $signed(loc_V_reg_1371));

assign tmp_s_fu_602_p2 = ((loc_V_reg_1371 == 11'd0) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    OP1_V_reg_1522[97:49] <= 49'b0000000000000000000000000000000000000000000000000;
    tmp_80_i_reg_1536[31:7] <= 25'b0000000000000000000000000;
    sin_result_V_reg_1826[62] <= 1'b0;
end

endmodule //generic_sincos
