verilog xil_defaultlib --include "../../../../SevenSegmentsTest.srcs/sources_1/bd/Main/ipshared/ec67/hdl" --include "../../../../SevenSegmentsTest.srcs/sources_1/bd/Main/ipshared/d5d3/hdl/verilog" --include "../../../../SevenSegmentsTest.srcs/sources_1/bd/Main/ipshared/e0a2/hdl" \
"../../../bd/Main/ip/Main_processing_system7_0_0/sim/Main_processing_system7_0_0.v" \
"../../../bd/Main/sim/Main.v" \
"../../../bd/Main/ip/Main_xbar_0/sim/Main_xbar_0.v" \
"../../../bd/Main/ip/Main_auto_pc_0/sim/Main_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
