
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18376 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 809.930 ; gain = 178.031
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/Top.vhd:11]
INFO: [Synth 8-3491] module 'ClkDiv' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/ClkDiv.vhd:6' bound to instance 'clk_div' of component 'ClkDiv' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/Top.vhd:88]
INFO: [Synth 8-638] synthesizing module 'ClkDiv' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/ClkDiv.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'ClkDiv' (1#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/ClkDiv.vhd:11]
INFO: [Synth 8-3491] module 'microCU_top' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/microCU_top.vhd:4' bound to instance 'control' of component 'microCU_top' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/Top.vhd:89]
INFO: [Synth 8-638] synthesizing module 'microCU_top' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/microCU_top.vhd:12]
INFO: [Synth 8-3491] module 'ins_register' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/ins_register.vhd:4' bound to instance 'ir_control' of component 'ins_register' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/microCU_top.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ins_register' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/ins_register.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'ins_register' (2#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/ins_register.vhd:11]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/decoder.vhd:4' bound to instance 'dcdr' of component 'decoder' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/microCU_top.vhd:78]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/decoder.vhd:9]
INFO: [Synth 8-3491] module 'incrementer' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/incrementer.vhd:6' bound to instance 'inc' of component 'incrementer' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/microCU_top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'incrementer' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/incrementer.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'incrementer' (4#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/incrementer.vhd:11]
INFO: [Synth 8-3491] module 'three_MUX' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/three_MUX.vhd:4' bound to instance 'mux0' of component 'three_MUX' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/microCU_top.vhd:80]
INFO: [Synth 8-638] synthesizing module 'three_MUX' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/three_MUX.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'three_MUX' (5#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/three_MUX.vhd:12]
INFO: [Synth 8-3491] module 'microPC' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/microPC.vhd:4' bound to instance 'u_pc' of component 'microPC' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/microCU_top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'microPC' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/microPC.vhd:11]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/microPC.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'microPC' (6#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/microPC.vhd:11]
INFO: [Synth 8-3491] module 'micro_store' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/micro_store.vhd:5' bound to instance 'MCS' of component 'micro_store' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/microCU_top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'micro_store' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/micro_store.vhd:13]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/micro_store.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'micro_store' (7#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/micro_store.vhd:13]
INFO: [Synth 8-3491] module 'alu_control' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/alu_control.vhd:4' bound to instance 'alu_cont' of component 'alu_control' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/microCU_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'alu_control' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/alu_control.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'alu_control' (8#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/alu_control.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'microCU_top' (9#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/microCU_top.vhd:12]
INFO: [Synth 8-3491] module 'datapath_top' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:4' bound to instance 'datapath' of component 'datapath_top' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/Top.vhd:90]
INFO: [Synth 8-638] synthesizing module 'datapath_top' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:17]
	Parameter Dwidth bound to: 32 - type: integer 
	Parameter Awidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'gen_reg' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_reg.vhd:4' bound to instance 'PC_register' of component 'gen_reg' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:191]
INFO: [Synth 8-638] synthesizing module 'gen_reg' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_reg.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'gen_reg' (10#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_reg.vhd:12]
INFO: [Synth 8-3491] module 'gen_MUX' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_MUX.vhd:4' bound to instance 'mux_IorD' of component 'gen_MUX' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:192]
INFO: [Synth 8-638] synthesizing module 'gen_MUX' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_MUX.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_MUX.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'gen_MUX' (11#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_MUX.vhd:13]
INFO: [Synth 8-3491] module 'ins_module' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/ins_module.vhd:5' bound to instance 'memory' of component 'ins_module' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:193]
INFO: [Synth 8-638] synthesizing module 'ins_module' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/ins_module.vhd:16]
	Parameter Dwidth bound to: 32 - type: integer 
	Parameter Awidth bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/ins_module.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ins_module' (12#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/ins_module.vhd:16]
INFO: [Synth 8-3491] module 'periph_reg' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/periph_reg.vhd:4' bound to instance 'periph' of component 'periph_reg' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:194]
INFO: [Synth 8-638] synthesizing module 'periph_reg' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/periph_reg.vhd:12]
WARNING: [Synth 8-614] signal 'sw' is read in the process but is not in the sensitivity list [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/periph_reg.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'periph_reg' (13#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/periph_reg.vhd:12]
INFO: [Synth 8-3491] module 'gen_MUX' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_MUX.vhd:4' bound to instance 'MUX_periph' of component 'gen_MUX' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:195]
INFO: [Synth 8-3491] module 'ins_reg' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/ins_reg.vhd:4' bound to instance 'ir_data' of component 'ins_reg' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:196]
INFO: [Synth 8-638] synthesizing module 'ins_reg' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/ins_reg.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ins_reg' (14#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/ins_reg.vhd:16]
INFO: [Synth 8-3491] module 'gen_reg' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_reg.vhd:4' bound to instance 'MDR_register' of component 'gen_reg' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:197]
INFO: [Synth 8-3491] module 'adr_MUX' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/adr_MUX.vhd:4' bound to instance 'MUX_wad' of component 'adr_MUX' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:198]
INFO: [Synth 8-638] synthesizing module 'adr_MUX' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/adr_MUX.vhd:11]
INFO: [Synth 8-226] default block is never used [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/adr_MUX.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'adr_MUX' (15#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/adr_MUX.vhd:11]
INFO: [Synth 8-3491] module 'gen_MUX' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_MUX.vhd:4' bound to instance 'MUX_wd' of component 'gen_MUX' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:199]
INFO: [Synth 8-3491] module 'reg_file' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/reg_file.vhd:6' bound to instance 'register_file' of component 'reg_file' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:200]
INFO: [Synth 8-638] synthesizing module 'reg_file' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/reg_file.vhd:22]
	Parameter Dwidth bound to: 32 - type: integer 
	Parameter Awidth bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/reg_file.vhd:27]
WARNING: [Synth 8-614] signal 'memory' is read in the process but is not in the sensitivity list [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/reg_file.vhd:42]
WARNING: [Synth 8-614] signal 'memory' is read in the process but is not in the sensitivity list [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/reg_file.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (16#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/reg_file.vhd:22]
INFO: [Synth 8-3491] module 'sign_ext' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/sign_ext.vhd:4' bound to instance 'imm_ex' of component 'sign_ext' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:201]
INFO: [Synth 8-638] synthesizing module 'sign_ext' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/sign_ext.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'sign_ext' (17#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/sign_ext.vhd:9]
INFO: [Synth 8-3491] module 'shifter' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/shifter.vhd:5' bound to instance 'imm_shifter' of component 'shifter' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:202]
INFO: [Synth 8-638] synthesizing module 'shifter' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/shifter.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'shifter' (18#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/shifter.vhd:10]
INFO: [Synth 8-3491] module 'gen_reg' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_reg.vhd:4' bound to instance 'd1' of component 'gen_reg' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:203]
INFO: [Synth 8-3491] module 'gen_reg' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_reg.vhd:4' bound to instance 'd2' of component 'gen_reg' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:204]
INFO: [Synth 8-3491] module 'gen_MUX' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_MUX.vhd:4' bound to instance 'MUX_alu_A' of component 'gen_MUX' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:205]
INFO: [Synth 8-3491] module 'gen_MUX' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_MUX.vhd:4' bound to instance 'MUX_alu_B' of component 'gen_MUX' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:206]
INFO: [Synth 8-3491] module 'ALU_Structural32' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:5' bound to instance 'alu0' of component 'ALU_Structural32' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:207]
INFO: [Synth 8-638] synthesizing module 'ALU_Structural32' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:14]
	Parameter Dwidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-638] synthesizing module 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:10]
INFO: [Synth 8-3491] module 'Arithmetic_Unit' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/Arithmetic_Unit.vhd:4' bound to instance 'AU' of component 'Arithmetic_Unit' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Arithmetic_Unit' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/Arithmetic_Unit.vhd:14]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/FullAdder.vhd:4' bound to instance 'FA0' of component 'FullAdder' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/Arithmetic_Unit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/FullAdder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (19#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/FullAdder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Arithmetic_Unit' (20#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/Arithmetic_Unit.vhd:14]
INFO: [Synth 8-3491] module 'logic_unit' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/imports/bit_binary_logic_VHDL/logic_unit.vhd:4' bound to instance 'logic' of component 'logic_unit' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:40]
INFO: [Synth 8-638] synthesizing module 'logic_unit' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/imports/bit_binary_logic_VHDL/logic_unit.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'logic_unit' (21#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/imports/bit_binary_logic_VHDL/logic_unit.vhd:10]
INFO: [Synth 8-3491] module 'Three_One_MUX' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/imports/ALU/Three_One_MUX.vhd:10' bound to instance 'mux' of component 'Three_One_MUX' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Three_One_MUX' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/imports/ALU/Three_One_MUX.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Three_One_MUX' (22#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/imports/ALU/Three_One_MUX.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ALU_Structural' (23#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:10]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'ALU_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd:4' bound to instance 'ALU' of component 'ALU_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:45]
INFO: [Synth 8-3491] module 'OVF_Structural' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/OVF_Structural.vhd:4' bound to instance 'OVF_Detect' of component 'OVF_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:74]
INFO: [Synth 8-638] synthesizing module 'OVF_Structural' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/OVF_Structural.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'OVF_Structural' (24#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/OVF_Structural.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ALU_Structural32' (25#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd:14]
INFO: [Synth 8-3491] module 'gen_reg' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_reg.vhd:4' bound to instance 'alu_register' of component 'gen_reg' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:208]
INFO: [Synth 8-3491] module 'gen_MUX' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_MUX.vhd:4' bound to instance 'MUX_PCsrc' of component 'gen_MUX' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:209]
INFO: [Synth 8-3491] module 'shifter' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/shifter.vhd:5' bound to instance 'jump_shifter' of component 'shifter' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'datapath_top' (26#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd:17]
INFO: [Synth 8-3491] module 'sev_seg' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/sevseg.vhd:6' bound to instance 'sevseg' of component 'sev_seg' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/Top.vhd:91]
INFO: [Synth 8-638] synthesizing module 'sev_seg' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/sevseg.vhd:13]
INFO: [Synth 8-3491] module 'LUT' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/LUT.vhd:4' bound to instance 'LUT0' of component 'LUT' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/sevseg.vhd:37]
INFO: [Synth 8-638] synthesizing module 'LUT' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/LUT.vhd:9]
INFO: [Synth 8-226] default block is never used [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/LUT.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'LUT' (27#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/LUT.vhd:9]
INFO: [Synth 8-3491] module 'LUT' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/LUT.vhd:4' bound to instance 'LUT1' of component 'LUT' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/sevseg.vhd:38]
INFO: [Synth 8-3491] module 'LUT' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/LUT.vhd:4' bound to instance 'LUT2' of component 'LUT' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/sevseg.vhd:39]
INFO: [Synth 8-3491] module 'LUT' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/LUT.vhd:4' bound to instance 'LUT3' of component 'LUT' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/sevseg.vhd:40]
INFO: [Synth 8-3491] module 'LUT' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/LUT.vhd:4' bound to instance 'LUT4' of component 'LUT' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/sevseg.vhd:41]
INFO: [Synth 8-3491] module 'LUT' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/LUT.vhd:4' bound to instance 'LUT5' of component 'LUT' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/sevseg.vhd:42]
INFO: [Synth 8-3491] module 'LUT' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/LUT.vhd:4' bound to instance 'LUT6' of component 'LUT' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/sevseg.vhd:43]
INFO: [Synth 8-3491] module 'LUT' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/LUT.vhd:4' bound to instance 'LUT7' of component 'LUT' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/sevseg.vhd:44]
INFO: [Synth 8-3491] module 'ClkDiv' declared at 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/ClkDiv.vhd:6' bound to instance 'clk' of component 'ClkDiv' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/sevseg.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'sev_seg' (28#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/sevseg.vhd:13]
WARNING: [Synth 8-3848] Net OVF in module/entity Top does not have driver. [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/Top.vhd:8]
INFO: [Synth 8-256] done synthesizing module 'Top' (29#1) [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/Top.vhd:11]
WARNING: [Synth 8-3331] design Three_One_MUX has unconnected port Comp
WARNING: [Synth 8-3331] design OVF_Structural has unconnected port S[1]
WARNING: [Synth 8-3331] design ALU_Structural32 has unconnected port Cin
WARNING: [Synth 8-3331] design periph_reg has unconnected port clk
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[31]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[30]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[29]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[28]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[27]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[26]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[25]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[24]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[23]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[22]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[21]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[20]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[19]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[18]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[17]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[16]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[15]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[14]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[13]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[12]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[11]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[10]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[9]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[8]
WARNING: [Synth 8-3331] design ins_module has unconnected port addr[7]
WARNING: [Synth 8-3331] design micro_store has unconnected port microPC_in[8]
WARNING: [Synth 8-3331] design micro_store has unconnected port microPC_in[7]
WARNING: [Synth 8-3331] design microPC has unconnected port reset
WARNING: [Synth 8-3331] design Top has unconnected port OVF
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 875.234 ; gain = 243.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 875.234 ; gain = 243.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 875.234 ; gain = 243.336
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/constrs_1/imports/Lab6.srcs/lab5_constraints.xdc]
Finished Parsing XDC File [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/constrs_1/imports/Lab6.srcs/lab5_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/constrs_1/imports/Lab6.srcs/lab5_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1004.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1004.035 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1004.035 ; gain = 372.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1004.035 ; gain = 372.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1004.035 ; gain = 372.137
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'AN_temp_reg' in module 'sev_seg'
INFO: [Synth 8-5546] ROM "AN_temp" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'alu_con_reg' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/alu_control.vhd:17]
WARNING: [Synth 8-327] inferring latch for variable 'r_data_reg' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/ins_module.vhd:43]
WARNING: [Synth 8-327] inferring latch for variable 'sw_out_reg' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/periph_reg.vhd:19]
WARNING: [Synth 8-327] inferring latch for variable 'dout1_reg' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/reg_file.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'dout2_reg' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/reg_file.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'r4_reg' [C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/reg_file.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1004.035 ; gain = 372.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 162   
+---Registers : 
	               32 Bit    Registers := 37    
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   4 Input     32 Bit        Muxes := 6     
	  65 Input     19 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81    
	   4 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ClkDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module ins_register 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module incrementer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module three_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
Module microPC 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module micro_store 
Detailed RTL Component Info : 
+---Muxes : 
	  65 Input     19 Bit        Muxes := 1     
Module alu_control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gen_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gen_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module periph_reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ins_reg 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
Module adr_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module reg_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 42    
Module OVF_Structural 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module Arithmetic_Unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module logic_unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module Three_One_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ALU_Structural32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sev_seg 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "sevseg/AN_temp" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design ALU_Structural32 has unconnected port Cin
WARNING: [Synth 8-3331] design Top has unconnected port OVF
INFO: [Synth 8-3886] merging instance 'sevseg/AN_temp_reg[4]' (FD) to 'sevseg/AN_temp_reg[7]'
INFO: [Synth 8-3886] merging instance 'sevseg/AN_temp_reg[5]' (FD) to 'sevseg/AN_temp_reg[7]'
INFO: [Synth 8-3886] merging instance 'sevseg/AN_temp_reg[6]' (FD) to 'sevseg/AN_temp_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sevseg/AN_temp_reg[7] )
WARNING: [Synth 8-3332] Sequential element (r4_reg[31]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r4_reg[30]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r4_reg[29]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r4_reg[28]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r4_reg[27]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r4_reg[26]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r4_reg[25]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r4_reg[24]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r4_reg[23]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r4_reg[22]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r4_reg[21]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r4_reg[20]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r4_reg[19]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r4_reg[18]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r4_reg[17]) is unused and will be removed from module reg_file.
WARNING: [Synth 8-3332] Sequential element (r4_reg[16]) is unused and will be removed from module reg_file.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.035 ; gain = 372.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------+----------------+----------------------+-----------------------------------------------+
|Module Name | RTL Object        | Inference      | Size (Depth x Width) | Primitives                                    | 
+------------+-------------------+----------------+----------------------+-----------------------------------------------+
|datapath    | memory/memory_reg | User Attribute | 128 x 32             | RAM16X1S x 32  RAM32X1S x 32  RAM64X1S x 32   | 
+------------+-------------------+----------------+----------------------+-----------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1004.035 ; gain = 372.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1004.035 ; gain = 372.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------+----------------+----------------------+-----------------------------------------------+
|Module Name | RTL Object        | Inference      | Size (Depth x Width) | Primitives                                    | 
+------------+-------------------+----------------+----------------------+-----------------------------------------------+
|datapath    | memory/memory_reg | User Attribute | 128 x 32             | RAM16X1S x 32  RAM32X1S x 32  RAM64X1S x 32   | 
+------------+-------------------+----------------+----------------------+-----------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1025.117 ; gain = 393.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1030.254 ; gain = 398.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1030.254 ; gain = 398.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1030.254 ; gain = 398.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1030.254 ; gain = 398.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1030.254 ; gain = 398.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1030.254 ; gain = 398.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     5|
|2     |LUT1     |     2|
|3     |LUT2     |    51|
|4     |LUT3     |   116|
|5     |LUT4     |    37|
|6     |LUT5     |    63|
|7     |LUT6     |   845|
|8     |MUXF7    |   293|
|9     |RAM16X1S |    32|
|10    |RAM32X1S |    32|
|11    |RAM64X1S |    32|
|12    |FDRE     |  1245|
|13    |LD       |   128|
|14    |LDC      |     3|
|15    |LDCP     |     1|
|16    |IBUF     |    18|
|17    |OBUF     |    17|
|18    |OBUFT    |     1|
+------+---------+------+

Report Instance Areas: 
+------+------------------+-------------+------+
|      |Instance          |Module       |Cells |
+------+------------------+-------------+------+
|1     |top               |             |  2921|
|2     |  clk_div         |ClkDiv       |    10|
|3     |  control         |microCU_top  |   159|
|4     |    alu_cont      |alu_control  |    86|
|5     |    ir_control    |ins_register |     4|
|6     |    u_pc          |microPC      |    69|
|7     |  datapath        |datapath_top |  2693|
|8     |    MDR_register  |gen_reg      |    37|
|9     |    MUX_PCsrc     |gen_MUX      |    34|
|10    |    MUX_alu_A     |gen_MUX_1    |    31|
|11    |    MUX_alu_B     |gen_MUX_2    |    36|
|12    |    MUX_periph    |gen_MUX_3    |    16|
|13    |    MUX_wd        |gen_MUX_4    |    32|
|14    |    PC_register   |gen_reg_5    |    91|
|15    |    alu_register  |gen_reg_6    |    32|
|16    |    d1            |gen_reg_7    |    69|
|17    |    d2            |gen_reg_8    |    32|
|18    |    ir_data       |ins_reg      |    93|
|19    |    memory        |ins_module   |   160|
|20    |    mux_IorD      |gen_MUX_9    |     7|
|21    |    periph        |periph_reg   |    23|
|22    |    register_file |reg_file     |  1998|
|23    |  sevseg          |sev_seg      |    18|
|24    |    clk           |ClkDiv_0     |    10|
+------+------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1030.254 ; gain = 398.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1030.254 ; gain = 269.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1030.254 ; gain = 398.355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 521 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1046.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 228 instances were transformed.
  LD => LDCE: 128 instances
  LDC => LDCE: 3 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
160 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1046.332 ; gain = 692.012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1046.332 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 13 17:22:37 2020...
