INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/light_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/seg_scanner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_scanner
ERROR: [VRFC 10-529] concurrent assignment to a non-net en is not permitted [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/seg_scanner.v:41]
ERROR: [VRFC 10-1040] module seg_scanner ignored due to previous errors [/home/moe/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/new/seg_scanner.v:25]
