module Organ(input CLK_50M, output reg myclock_1Hz, myclock_523Hz, myclock_587Hz, myclock_659Hz, 
													myclock_698Hz, myclock_783Hz, myclock_880Hz, myclock_987Hz, myclock_1046Hz); 

myclockdivider 
Generate_523Hz_clk
(
.inclk(CLK_50M),
.div_clk_count(32'hBAB9),
.Reset(~1'h1),
.outclk(myclock_523Hz),
.outclk_Not()); 

myclockdivider
Generate_587Hz_clk
(
.inclk(CLK_50M),
.div_clk_count(32'hA65D),
.Reset(~1'h1),
.outclk(myclock_587Hz),
.outclk_Not()
);

myclockdivider
Generate_659Hz_clk
(
.inclk(CLK_50M),
.div_clk_count(32'h9430),
.Reset(~1'h1),
.outclk(myclock_659Hz),
.outclk_Not()
);

myclockdivider
Generate_698Hz_clk
(
.inclk(CLK_50M),
.div_clk_count(32'h8BE9),
.Reset(~1'h1),
.outclk(myclock_698Hz),
.outclk_Not()
);

myclockdivider
Generate_783Hz_clk
(
.inclk(CLK_50M),
.div_clk_count(32'h7CB8),
.Reset(~1'h1),
.outclk(myclock_783Hz),
.outclk_Not()
);

myclockdivider
Generate_880Hz_clk
(
.inclk(CLK_50M),
.div_clk_count(32'h6EF9),
.Reset(~1'h1),
.outclk(myclock_880Hz),
.outclk_Not()
);
  
myclockdivider
Generate_987Hz_clk
(
.inclk(CLK_50M),
.div_clk_count(32'h62F1),
.Reset(~1'h1),
.outclk(myclock_987Hz),
.outclk_Not()
);

myclockdivider
Generate_1046Hz_clk
(
.inclk(CLK_50M),
.div_clk_count(32'h5D5D),
.Reset(~1'h1),
.outclk(myclock_1046Hz),
.outclk_Not()
);  

myclockdivider
Generate_1Hz_clk
(
.inclk(CLK_50M),
.div_clk_count(32'h17D_7840),
.Reset(~1'h1),
.outclk(myclock_1Hz),
.outclk_Not()
);  