# and_gate

module ans(
input a,b,
output y
);
assign y=a&b;

endmodule
