--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml PLC.twx PLC.ncd -o PLC.twr PLC.pcf -ucf
BPC3011-Papilio_Pro-general.ucf

Design file:              PLC.ncd
Physical constraint file: PLC.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4190745 paths analyzed, 213 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  29.864ns.
--------------------------------------------------------------------------------

Paths for end point REG/Mram_REG16/DP (SLICE_X12Y58.DX), 253558 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          REG/Mram_REG16/DP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      14.885ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.288 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to REG/Mram_REG16/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BMUX    Tshcko                0.518   Mram_PROG1
                                                       PC_3
    SLICE_X13Y55.D4      net (fanout=16)       0.816   PC<3>
    SLICE_X13Y55.D       Tilo                  0.259   Mram_PROG1
                                                       Mram_PROG101
    SLICE_X13Y56.A4      net (fanout=8)        0.554   Mram_PROG1
    SLICE_X13Y56.A       Tilo                  0.259   addrA<1>
                                                       PROCESSEN_Mram__n2120181
    SLICE_X12Y54.C5      net (fanout=22)       0.731   PROCESSEN/_n2120<9>
    SLICE_X12Y54.C       Tilo                  0.255   ALU/Mmux_OUTPUT15_rs_B<0>
                                                       addrA<0>LogicTrst1
    SLICE_X8Y51.C3       net (fanout=4)        1.188   addrA<0>
    SLICE_X8Y51.C        Tilo                  0.255   REG/_n0044<6>
                                                       REG/Mram_REG6/SP
    SLICE_X8Y52.B5       net (fanout=1)        0.395   REG/_n0044<5>
    SLICE_X8Y52.B        Tilo                  0.254   N63
                                                       A<5>LogicTrst1
    DSP48_X0Y14.B5       net (fanout=7)        0.994   A<5>
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   ALU/Mmult_SignedProd
                                                       ALU/Mmult_SignedProd
    SLICE_X7Y54.C5       net (fanout=2)        0.836   ALU/SignedProd<0>
    SLICE_X7Y54.C        Tilo                  0.259   ALU/Mmux_OUTPUT15_A2
                                                       ALU/Mmux_OUTPUT15_A24
    SLICE_X8Y53.A5       net (fanout=1)        0.706   ALU/Mmux_OUTPUT15_rs_A<0>
    SLICE_X8Y53.COUT     Topcya                0.482   ALU/Mmux_OUTPUT15_rs_cy<3>
                                                       ALU/Mmux_OUTPUT15_rs_A<0>_rt
                                                       ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y54.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y54.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<7>
                                                       ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y55.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<11>
                                                       ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y56.DMUX     Tcind                 0.320   C<15>
                                                       ALU/Mmux_OUTPUT15_rs_xor<15>
    SLICE_X12Y58.DX      net (fanout=1)        1.240   C<15>
    SLICE_X12Y58.CLK     Tds                   0.396   REG/_n0044<15>
                                                       REG/Mram_REG16/DP
    -------------------------------------------------  ---------------------------
    Total                                     14.885ns (7.337ns logic, 7.548ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          REG/Mram_REG16/DP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      14.863ns (Levels of Logic = 10)
  Clock Path Skew:      -0.012ns (0.288 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to REG/Mram_REG16/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BMUX    Tshcko                0.518   Mram_PROG1
                                                       PC_3
    SLICE_X13Y55.D4      net (fanout=16)       0.816   PC<3>
    SLICE_X13Y55.D       Tilo                  0.259   Mram_PROG1
                                                       Mram_PROG101
    SLICE_X13Y56.A4      net (fanout=8)        0.554   Mram_PROG1
    SLICE_X13Y56.A       Tilo                  0.259   addrA<1>
                                                       PROCESSEN_Mram__n2120181
    SLICE_X12Y54.C5      net (fanout=22)       0.731   PROCESSEN/_n2120<9>
    SLICE_X12Y54.C       Tilo                  0.255   ALU/Mmux_OUTPUT15_rs_B<0>
                                                       addrA<0>LogicTrst1
    SLICE_X8Y51.C3       net (fanout=4)        1.188   addrA<0>
    SLICE_X8Y51.C        Tilo                  0.255   REG/_n0044<6>
                                                       REG/Mram_REG6/SP
    SLICE_X8Y52.B5       net (fanout=1)        0.395   REG/_n0044<5>
    SLICE_X8Y52.B        Tilo                  0.254   N63
                                                       A<5>LogicTrst1
    DSP48_X0Y14.B5       net (fanout=7)        0.994   A<5>
    DSP48_X0Y14.M4       Tdspdo_B_M            3.894   ALU/Mmult_SignedProd
                                                       ALU/Mmult_SignedProd
    SLICE_X7Y52.C5       net (fanout=2)        0.852   ALU/SignedProd<4>
    SLICE_X7Y52.C        Tilo                  0.259   ALU/Mmux_OUTPUT15_rs_A<7>
                                                       ALU/Mmux_OUTPUT15_A224
    SLICE_X8Y54.AX       net (fanout=1)        0.998   ALU/Mmux_OUTPUT15_rs_A<4>
    SLICE_X8Y54.COUT     Taxcy                 0.248   ALU/Mmux_OUTPUT15_rs_cy<7>
                                                       ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y55.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<11>
                                                       ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y56.DMUX     Tcind                 0.320   C<15>
                                                       ALU/Mmux_OUTPUT15_rs_xor<15>
    SLICE_X12Y58.DX      net (fanout=1)        1.240   C<15>
    SLICE_X12Y58.CLK     Tds                   0.396   REG/_n0044<15>
                                                       REG/Mram_REG16/DP
    -------------------------------------------------  ---------------------------
    Total                                     14.863ns (7.010ns logic, 7.853ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          REG/Mram_REG16/DP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      14.763ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.288 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to REG/Mram_REG16/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BMUX    Tshcko                0.518   Mram_PROG1
                                                       PC_3
    SLICE_X13Y55.D4      net (fanout=16)       0.816   PC<3>
    SLICE_X13Y55.D       Tilo                  0.259   Mram_PROG1
                                                       Mram_PROG101
    SLICE_X13Y56.A4      net (fanout=8)        0.554   Mram_PROG1
    SLICE_X13Y56.A       Tilo                  0.259   addrA<1>
                                                       PROCESSEN_Mram__n2120181
    SLICE_X13Y54.C6      net (fanout=22)       0.632   PROCESSEN/_n2120<9>
    SLICE_X13Y54.C       Tilo                  0.259   addrB<0>
                                                       addrA<2>1_2_INV_0
    SLICE_X12Y53.D5      net (fanout=2)        0.936   addrA<2>11
    SLICE_X12Y53.DMUX    Tilo                  0.326   REG/_n0044<4>
                                                       REG/Mram_REG4/SP
    SLICE_X11Y54.B6      net (fanout=1)        0.646   REG/_n0044<3>
    SLICE_X11Y54.B       Tilo                  0.259   B<4>
                                                       A<3>LogicTrst1
    DSP48_X0Y14.B3       net (fanout=7)        0.892   A<3>
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   ALU/Mmult_SignedProd
                                                       ALU/Mmult_SignedProd
    SLICE_X7Y54.C5       net (fanout=2)        0.836   ALU/SignedProd<0>
    SLICE_X7Y54.C        Tilo                  0.259   ALU/Mmux_OUTPUT15_A2
                                                       ALU/Mmux_OUTPUT15_A24
    SLICE_X8Y53.A5       net (fanout=1)        0.706   ALU/Mmux_OUTPUT15_rs_A<0>
    SLICE_X8Y53.COUT     Topcya                0.482   ALU/Mmux_OUTPUT15_rs_cy<3>
                                                       ALU/Mmux_OUTPUT15_rs_A<0>_rt
                                                       ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y54.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y54.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<7>
                                                       ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y55.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<11>
                                                       ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y56.DMUX     Tcind                 0.320   C<15>
                                                       ALU/Mmux_OUTPUT15_rs_xor<15>
    SLICE_X12Y58.DX      net (fanout=1)        1.240   C<15>
    SLICE_X12Y58.CLK     Tds                   0.396   REG/_n0044<15>
                                                       REG/Mram_REG16/DP
    -------------------------------------------------  ---------------------------
    Total                                     14.763ns (7.417ns logic, 7.346ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point REG/Mram_REG14/SP (SLICE_X8Y60.CX), 220729 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          REG/Mram_REG14/SP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      14.642ns (Levels of Logic = 11)
  Clock Path Skew:      0.014ns (0.688 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to REG/Mram_REG14/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BMUX    Tshcko                0.518   Mram_PROG1
                                                       PC_3
    SLICE_X13Y55.D4      net (fanout=16)       0.816   PC<3>
    SLICE_X13Y55.D       Tilo                  0.259   Mram_PROG1
                                                       Mram_PROG101
    SLICE_X13Y56.A4      net (fanout=8)        0.554   Mram_PROG1
    SLICE_X13Y56.A       Tilo                  0.259   addrA<1>
                                                       PROCESSEN_Mram__n2120181
    SLICE_X12Y54.C5      net (fanout=22)       0.731   PROCESSEN/_n2120<9>
    SLICE_X12Y54.C       Tilo                  0.255   ALU/Mmux_OUTPUT15_rs_B<0>
                                                       addrA<0>LogicTrst1
    SLICE_X8Y51.C3       net (fanout=4)        1.188   addrA<0>
    SLICE_X8Y51.C        Tilo                  0.255   REG/_n0044<6>
                                                       REG/Mram_REG6/SP
    SLICE_X8Y52.B5       net (fanout=1)        0.395   REG/_n0044<5>
    SLICE_X8Y52.B        Tilo                  0.254   N63
                                                       A<5>LogicTrst1
    DSP48_X0Y14.B5       net (fanout=7)        0.994   A<5>
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   ALU/Mmult_SignedProd
                                                       ALU/Mmult_SignedProd
    SLICE_X7Y54.C5       net (fanout=2)        0.836   ALU/SignedProd<0>
    SLICE_X7Y54.C        Tilo                  0.259   ALU/Mmux_OUTPUT15_A2
                                                       ALU/Mmux_OUTPUT15_A24
    SLICE_X8Y53.A5       net (fanout=1)        0.706   ALU/Mmux_OUTPUT15_rs_A<0>
    SLICE_X8Y53.COUT     Topcya                0.482   ALU/Mmux_OUTPUT15_rs_cy<3>
                                                       ALU/Mmux_OUTPUT15_rs_A<0>_rt
                                                       ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y54.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y54.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<7>
                                                       ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y55.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<11>
                                                       ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y56.BMUX     Tcinb                 0.310   C<15>
                                                       ALU/Mmux_OUTPUT15_rs_xor<15>
    SLICE_X8Y60.CX       net (fanout=2)        1.112   C<13>
    SLICE_X8Y60.CLK      Tds                   0.291   REG/_n0044<14>
                                                       REG/Mram_REG14/SP
    -------------------------------------------------  ---------------------------
    Total                                     14.642ns (7.222ns logic, 7.420ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          REG/Mram_REG14/SP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      14.620ns (Levels of Logic = 10)
  Clock Path Skew:      0.014ns (0.688 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to REG/Mram_REG14/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BMUX    Tshcko                0.518   Mram_PROG1
                                                       PC_3
    SLICE_X13Y55.D4      net (fanout=16)       0.816   PC<3>
    SLICE_X13Y55.D       Tilo                  0.259   Mram_PROG1
                                                       Mram_PROG101
    SLICE_X13Y56.A4      net (fanout=8)        0.554   Mram_PROG1
    SLICE_X13Y56.A       Tilo                  0.259   addrA<1>
                                                       PROCESSEN_Mram__n2120181
    SLICE_X12Y54.C5      net (fanout=22)       0.731   PROCESSEN/_n2120<9>
    SLICE_X12Y54.C       Tilo                  0.255   ALU/Mmux_OUTPUT15_rs_B<0>
                                                       addrA<0>LogicTrst1
    SLICE_X8Y51.C3       net (fanout=4)        1.188   addrA<0>
    SLICE_X8Y51.C        Tilo                  0.255   REG/_n0044<6>
                                                       REG/Mram_REG6/SP
    SLICE_X8Y52.B5       net (fanout=1)        0.395   REG/_n0044<5>
    SLICE_X8Y52.B        Tilo                  0.254   N63
                                                       A<5>LogicTrst1
    DSP48_X0Y14.B5       net (fanout=7)        0.994   A<5>
    DSP48_X0Y14.M4       Tdspdo_B_M            3.894   ALU/Mmult_SignedProd
                                                       ALU/Mmult_SignedProd
    SLICE_X7Y52.C5       net (fanout=2)        0.852   ALU/SignedProd<4>
    SLICE_X7Y52.C        Tilo                  0.259   ALU/Mmux_OUTPUT15_rs_A<7>
                                                       ALU/Mmux_OUTPUT15_A224
    SLICE_X8Y54.AX       net (fanout=1)        0.998   ALU/Mmux_OUTPUT15_rs_A<4>
    SLICE_X8Y54.COUT     Taxcy                 0.248   ALU/Mmux_OUTPUT15_rs_cy<7>
                                                       ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y55.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<11>
                                                       ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y56.BMUX     Tcinb                 0.310   C<15>
                                                       ALU/Mmux_OUTPUT15_rs_xor<15>
    SLICE_X8Y60.CX       net (fanout=2)        1.112   C<13>
    SLICE_X8Y60.CLK      Tds                   0.291   REG/_n0044<14>
                                                       REG/Mram_REG14/SP
    -------------------------------------------------  ---------------------------
    Total                                     14.620ns (6.895ns logic, 7.725ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          REG/Mram_REG14/SP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      14.520ns (Levels of Logic = 11)
  Clock Path Skew:      0.014ns (0.688 - 0.674)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to REG/Mram_REG14/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BMUX    Tshcko                0.518   Mram_PROG1
                                                       PC_3
    SLICE_X13Y55.D4      net (fanout=16)       0.816   PC<3>
    SLICE_X13Y55.D       Tilo                  0.259   Mram_PROG1
                                                       Mram_PROG101
    SLICE_X13Y56.A4      net (fanout=8)        0.554   Mram_PROG1
    SLICE_X13Y56.A       Tilo                  0.259   addrA<1>
                                                       PROCESSEN_Mram__n2120181
    SLICE_X13Y54.C6      net (fanout=22)       0.632   PROCESSEN/_n2120<9>
    SLICE_X13Y54.C       Tilo                  0.259   addrB<0>
                                                       addrA<2>1_2_INV_0
    SLICE_X12Y53.D5      net (fanout=2)        0.936   addrA<2>11
    SLICE_X12Y53.DMUX    Tilo                  0.326   REG/_n0044<4>
                                                       REG/Mram_REG4/SP
    SLICE_X11Y54.B6      net (fanout=1)        0.646   REG/_n0044<3>
    SLICE_X11Y54.B       Tilo                  0.259   B<4>
                                                       A<3>LogicTrst1
    DSP48_X0Y14.B3       net (fanout=7)        0.892   A<3>
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   ALU/Mmult_SignedProd
                                                       ALU/Mmult_SignedProd
    SLICE_X7Y54.C5       net (fanout=2)        0.836   ALU/SignedProd<0>
    SLICE_X7Y54.C        Tilo                  0.259   ALU/Mmux_OUTPUT15_A2
                                                       ALU/Mmux_OUTPUT15_A24
    SLICE_X8Y53.A5       net (fanout=1)        0.706   ALU/Mmux_OUTPUT15_rs_A<0>
    SLICE_X8Y53.COUT     Topcya                0.482   ALU/Mmux_OUTPUT15_rs_cy<3>
                                                       ALU/Mmux_OUTPUT15_rs_A<0>_rt
                                                       ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y54.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y54.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<7>
                                                       ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y55.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<11>
                                                       ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y56.BMUX     Tcinb                 0.310   C<15>
                                                       ALU/Mmux_OUTPUT15_rs_xor<15>
    SLICE_X8Y60.CX       net (fanout=2)        1.112   C<13>
    SLICE_X8Y60.CLK      Tds                   0.291   REG/_n0044<14>
                                                       REG/Mram_REG14/SP
    -------------------------------------------------  ---------------------------
    Total                                     14.520ns (7.302ns logic, 7.218ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point REG/Mram_REG16/SP (SLICE_X12Y58.DX), 253558 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          REG/Mram_REG16/SP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      14.587ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.288 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to REG/Mram_REG16/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BMUX    Tshcko                0.518   Mram_PROG1
                                                       PC_3
    SLICE_X13Y55.D4      net (fanout=16)       0.816   PC<3>
    SLICE_X13Y55.D       Tilo                  0.259   Mram_PROG1
                                                       Mram_PROG101
    SLICE_X13Y56.A4      net (fanout=8)        0.554   Mram_PROG1
    SLICE_X13Y56.A       Tilo                  0.259   addrA<1>
                                                       PROCESSEN_Mram__n2120181
    SLICE_X12Y54.C5      net (fanout=22)       0.731   PROCESSEN/_n2120<9>
    SLICE_X12Y54.C       Tilo                  0.255   ALU/Mmux_OUTPUT15_rs_B<0>
                                                       addrA<0>LogicTrst1
    SLICE_X8Y51.C3       net (fanout=4)        1.188   addrA<0>
    SLICE_X8Y51.C        Tilo                  0.255   REG/_n0044<6>
                                                       REG/Mram_REG6/SP
    SLICE_X8Y52.B5       net (fanout=1)        0.395   REG/_n0044<5>
    SLICE_X8Y52.B        Tilo                  0.254   N63
                                                       A<5>LogicTrst1
    DSP48_X0Y14.B5       net (fanout=7)        0.994   A<5>
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   ALU/Mmult_SignedProd
                                                       ALU/Mmult_SignedProd
    SLICE_X7Y54.C5       net (fanout=2)        0.836   ALU/SignedProd<0>
    SLICE_X7Y54.C        Tilo                  0.259   ALU/Mmux_OUTPUT15_A2
                                                       ALU/Mmux_OUTPUT15_A24
    SLICE_X8Y53.A5       net (fanout=1)        0.706   ALU/Mmux_OUTPUT15_rs_A<0>
    SLICE_X8Y53.COUT     Topcya                0.482   ALU/Mmux_OUTPUT15_rs_cy<3>
                                                       ALU/Mmux_OUTPUT15_rs_A<0>_rt
                                                       ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y54.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y54.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<7>
                                                       ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y55.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<11>
                                                       ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y56.DMUX     Tcind                 0.320   C<15>
                                                       ALU/Mmux_OUTPUT15_rs_xor<15>
    SLICE_X12Y58.DX      net (fanout=1)        1.240   C<15>
    SLICE_X12Y58.CLK     Tds                   0.098   REG/_n0044<15>
                                                       REG/Mram_REG16/SP
    -------------------------------------------------  ---------------------------
    Total                                     14.587ns (7.039ns logic, 7.548ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          REG/Mram_REG16/SP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      14.565ns (Levels of Logic = 10)
  Clock Path Skew:      -0.012ns (0.288 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to REG/Mram_REG16/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BMUX    Tshcko                0.518   Mram_PROG1
                                                       PC_3
    SLICE_X13Y55.D4      net (fanout=16)       0.816   PC<3>
    SLICE_X13Y55.D       Tilo                  0.259   Mram_PROG1
                                                       Mram_PROG101
    SLICE_X13Y56.A4      net (fanout=8)        0.554   Mram_PROG1
    SLICE_X13Y56.A       Tilo                  0.259   addrA<1>
                                                       PROCESSEN_Mram__n2120181
    SLICE_X12Y54.C5      net (fanout=22)       0.731   PROCESSEN/_n2120<9>
    SLICE_X12Y54.C       Tilo                  0.255   ALU/Mmux_OUTPUT15_rs_B<0>
                                                       addrA<0>LogicTrst1
    SLICE_X8Y51.C3       net (fanout=4)        1.188   addrA<0>
    SLICE_X8Y51.C        Tilo                  0.255   REG/_n0044<6>
                                                       REG/Mram_REG6/SP
    SLICE_X8Y52.B5       net (fanout=1)        0.395   REG/_n0044<5>
    SLICE_X8Y52.B        Tilo                  0.254   N63
                                                       A<5>LogicTrst1
    DSP48_X0Y14.B5       net (fanout=7)        0.994   A<5>
    DSP48_X0Y14.M4       Tdspdo_B_M            3.894   ALU/Mmult_SignedProd
                                                       ALU/Mmult_SignedProd
    SLICE_X7Y52.C5       net (fanout=2)        0.852   ALU/SignedProd<4>
    SLICE_X7Y52.C        Tilo                  0.259   ALU/Mmux_OUTPUT15_rs_A<7>
                                                       ALU/Mmux_OUTPUT15_A224
    SLICE_X8Y54.AX       net (fanout=1)        0.998   ALU/Mmux_OUTPUT15_rs_A<4>
    SLICE_X8Y54.COUT     Taxcy                 0.248   ALU/Mmux_OUTPUT15_rs_cy<7>
                                                       ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y55.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<11>
                                                       ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y56.DMUX     Tcind                 0.320   C<15>
                                                       ALU/Mmux_OUTPUT15_rs_xor<15>
    SLICE_X12Y58.DX      net (fanout=1)        1.240   C<15>
    SLICE_X12Y58.CLK     Tds                   0.098   REG/_n0044<15>
                                                       REG/Mram_REG16/SP
    -------------------------------------------------  ---------------------------
    Total                                     14.565ns (6.712ns logic, 7.853ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          REG/Mram_REG16/SP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      14.465ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.288 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to REG/Mram_REG16/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y55.BMUX    Tshcko                0.518   Mram_PROG1
                                                       PC_3
    SLICE_X13Y55.D4      net (fanout=16)       0.816   PC<3>
    SLICE_X13Y55.D       Tilo                  0.259   Mram_PROG1
                                                       Mram_PROG101
    SLICE_X13Y56.A4      net (fanout=8)        0.554   Mram_PROG1
    SLICE_X13Y56.A       Tilo                  0.259   addrA<1>
                                                       PROCESSEN_Mram__n2120181
    SLICE_X13Y54.C6      net (fanout=22)       0.632   PROCESSEN/_n2120<9>
    SLICE_X13Y54.C       Tilo                  0.259   addrB<0>
                                                       addrA<2>1_2_INV_0
    SLICE_X12Y53.D5      net (fanout=2)        0.936   addrA<2>11
    SLICE_X12Y53.DMUX    Tilo                  0.326   REG/_n0044<4>
                                                       REG/Mram_REG4/SP
    SLICE_X11Y54.B6      net (fanout=1)        0.646   REG/_n0044<3>
    SLICE_X11Y54.B       Tilo                  0.259   B<4>
                                                       A<3>LogicTrst1
    DSP48_X0Y14.B3       net (fanout=7)        0.892   A<3>
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   ALU/Mmult_SignedProd
                                                       ALU/Mmult_SignedProd
    SLICE_X7Y54.C5       net (fanout=2)        0.836   ALU/SignedProd<0>
    SLICE_X7Y54.C        Tilo                  0.259   ALU/Mmux_OUTPUT15_A2
                                                       ALU/Mmux_OUTPUT15_A24
    SLICE_X8Y53.A5       net (fanout=1)        0.706   ALU/Mmux_OUTPUT15_rs_A<0>
    SLICE_X8Y53.COUT     Topcya                0.482   ALU/Mmux_OUTPUT15_rs_cy<3>
                                                       ALU/Mmux_OUTPUT15_rs_A<0>_rt
                                                       ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y54.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y54.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<7>
                                                       ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y55.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<11>
                                                       ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y56.DMUX     Tcind                 0.320   C<15>
                                                       ALU/Mmux_OUTPUT15_rs_xor<15>
    SLICE_X12Y58.DX      net (fanout=1)        1.240   C<15>
    SLICE_X12Y58.CLK     Tds                   0.098   REG/_n0044<15>
                                                       REG/Mram_REG16/SP
    -------------------------------------------------  ---------------------------
    Total                                     14.465ns (7.119ns logic, 7.346ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PC_2 (SLICE_X17Y55.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_2 (FF)
  Destination:          PC_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to PC_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y55.DQ      Tcko                  0.198   PC<2>
                                                       PC_2
    SLICE_X17Y55.D6      net (fanout=17)       0.069   PC<2>
    SLICE_X17Y55.CLK     Tah         (-Th)    -0.215   PC<2>
                                                       Mmux_PC[3]_PC[3]_mux_4_OUT_rs_xor<2>11
                                                       PC_2
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.413ns logic, 0.069ns route)
                                                       (85.7% logic, 14.3% route)

--------------------------------------------------------------------------------

Paths for end point PC_1 (SLICE_X17Y55.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_1 (FF)
  Destination:          PC_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.515ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_1 to PC_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y55.CQ      Tcko                  0.198   PC<2>
                                                       PC_1
    SLICE_X17Y55.C5      net (fanout=12)       0.102   PC<1>
    SLICE_X17Y55.CLK     Tah         (-Th)    -0.215   PC<2>
                                                       Mmux_PC[3]_PC[3]_mux_4_OUT_rs_xor<1>11
                                                       PC_1
    -------------------------------------------------  ---------------------------
    Total                                      0.515ns (0.413ns logic, 0.102ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------

Paths for end point PC_3 (SLICE_X13Y55.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.657ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_1 (FF)
  Destination:          PC_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.064 - 0.061)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_1 to PC_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y55.CQ      Tcko                  0.198   PC<2>
                                                       PC_1
    SLICE_X13Y55.B4      net (fanout=12)       0.307   PC<1>
    SLICE_X13Y55.CLK     Tah         (-Th)    -0.155   Mram_PROG1
                                                       Mmux_PC[3]_PC[3]_mux_4_OUT_rs_xor<3>1
                                                       PC_3
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.353ns logic, 0.307ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 29.993ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: REG/_n0044<6>/CLK
  Logical resource: REG/Mram_REG6/DP/CLK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 29.993ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: REG/_n0044<6>/CLK
  Logical resource: REG/Mram_REG7/DP/CLK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.361|         |   14.932|   11.449|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4190745 paths, 0 nets, and 1148 connections

Design statistics:
   Minimum period:  29.864ns{1}   (Maximum frequency:  33.485MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 20 13:11:46 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



