
//æ‰«æåˆ°ä¸€äº›ä½ç½®çš„æ—¶å?™ç»™è¡ŒåŒæ­¥å’ŒåœºåŒæ­¥é?‚å½“çš„å??
//ä»¥åŠææ˜ç™½æœ‰æ•ˆæ˜¾ç¤ºèŒƒå›´åœ¨ï¼šhc(216~1016) vc(27~627)


module vga_driver (
	input wire clk,       // æ—¶é’Ÿè„‰å†²
    input wire clr,       // æ¸…é›¶
    output reg hsync,     // HSync è¡ŒåŒæ­¥ä¿¡hao
    output reg vsync,     // VSync åœºåŒæ­¥ä¿¡hao
    output reg [10:0] hc, // count for HSync
    output reg [10:0] vc, // count for VSync
    output reg vidon	  // 1 for count is in visiable range
	);    
    

	
    parameter hpixels = 11'b10000100000; // è¡Œåƒç´ ç‚¹ = 1056
    parameter vlines  = 11'b01001110100; // è¡Œæ•°  = 628
    parameter hbp     = 11'b00011011000; // è¡Œæ˜¾ç¤ºåyan     = 216
    parameter hfp     = 11'b01111111000; // è¡Œæ˜¾ç¤ºå‰yan     = 1016
    parameter vbp     = 11'b00000011011; // åœºæ˜¾ç¤ºåyan     = 27
    parameter vfp     = 11'b01001110011; // åœºæ˜¾ç¤ºå‰yan     = 627
    reg vsenable      = 0; // Enable for the Vertical counter
    
	
	
	
	
    initial begin
        hsync = 0;
        vsync = 0;
        hc    = 0;
        vc    = 0;
        vidon = 0;
    end
    
    
    always @(posedge clk or posedge clr) begin
        if (clr == 1)
            hc <= 0;
        else begin
            if (hc == hpixels - 1) begin
                hc       <= 0;
                vsenable <= 1;
            end
            else begin
                hc       <= hc + 1;
                vsenable <= 0;
            end
        end
    end
    
    // äº§ç”ŸHSyncè„‰å†²
    // å½“hc = 0~127æ—¶ï¼Œè¡ŒåŒæ­¥è„‰å†²ä¸ºä½ç”µping
    always @ (*)
    begin
        if (hc < 128) hsync = 0;
        else hsync          = 1;
    end
    
    
    always @(posedge clk or posedge clr) begin
        if (clr == 1) vc <= 0;
        else begin
        if (vsenable == 1) begin
            if (vc == vlines - 1) vc <= 0;
            else vc <= vc + 1;
            end
        end
    end
    
    // äº§ç”ŸVSyncè„‰å†²
    // When hc = 0 or 1, åœºåŒæ­¥è„‰å†²ä¸ºä½ç”µping
    always @(*) begin
        if (vc < 4) vsync = 0;
        else vsync        = 1;
    end
    
    // Enable video out when within the proches
    always @ (*) begin
        if ((hc < hfp) && (hc > hbp) && (vc < vfp) && (vc > vbp)) begin
            vidon = 1;
        end
        else vidon = 0;
    end
    
endmodule //VGA_800x600
