```verilog
module add16 (
    input [15:0] a, 
    input [15:0] b, 
    input cin, 
    output [15:0] sum, 
    output cout
);

// Assume add16 module implementation is provided elsewhere.

endmodule

module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);

    wire cout_lower;

    // Instantiate the lower 16-bit adder
    add16 adder_lower (
        .a(a[15:0]),
        .b(b[15:0]),
        .cin(1'b0),
        .sum(sum[15:0]),
        .cout(cout_lower)
    );

    // Instantiate the upper 16-bit adder
    add16 adder_upper (
        .a(a[31:16]),
        .b(b[31:16]),
        .cin(cout_lower),
        .sum(sum[31:16]),
        .cout() // We are ignoring the final carry out
    );

endmodule
```