Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jun 12 14:55:14 2021
| Host         : fpgalab109 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|      8 |            7 |
|      9 |            1 |
|     11 |            1 |
|     12 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           20 |
| No           | No                    | Yes                    |              11 |            6 |
| No           | Yes                   | No                     |             134 |           39 |
| Yes          | No                    | No                     |              81 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------+----------------------------+------------------+----------------+
|   Clock Signal   |         Enable Signal         |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------+-------------------------------+----------------------------+------------------+----------------+
|  clk_i_IBUF_BUFG | processor/flag_enable         | processor/I1               |                1 |              2 |
|  clk_i_IBUF_BUFG |                               | processor/I1               |                3 |              6 |
|  clk_i_IBUF_BUFG |                               | program_rom/instruction[7] |                4 |              8 |
|  clk_i_IBUF_BUFG | processor/spm_enable          |                            |                2 |              8 |
|  clk_i_IBUF_BUFG | processor/write_strobe_flop_3 |                            |                2 |              8 |
|  clk_i_IBUF_BUFG | processor/E[0]                |                            |                3 |              8 |
|  clk_i_IBUF_BUFG | processor/write_strobe_flop_0 |                            |                1 |              8 |
|  clk_i_IBUF_BUFG | processor/write_strobe_flop_2 |                            |                2 |              8 |
|  clk_i_IBUF_BUFG | processor/write_strobe_flop_1 |                            |                2 |              8 |
|  clk_BUFG        | dut2/divider20                |                            |                3 |              9 |
|  clk_BUFG        |                               | rst_i_IBUF                 |                6 |             11 |
|  clk_i_IBUF_BUFG | processor/t_state_0           | processor/I1               |                3 |             12 |
|  clk_i_IBUF_BUFG |                               | dut2/divider1[16]_i_1_n_0  |                4 |             16 |
|  clk_i_IBUF_BUFG | processor/register_enable     |                            |                2 |             16 |
|  clk_i_IBUF_BUFG | processor/t_state_0           |                            |                2 |             16 |
|  clk_i_IBUF_BUFG |                               | dut1/counter[1][0]_i_1_n_0 |                7 |             26 |
|  clk_i_IBUF_BUFG |                               | dut1/counter[0][0]_i_1_n_0 |                7 |             26 |
|  clk_i_IBUF_BUFG |                               | dut1/counter[3][0]_i_1_n_0 |                7 |             26 |
|  clk_i_IBUF_BUFG |                               | dut1/counter[2][0]_i_1_n_0 |                7 |             26 |
|  clk_BUFG        | dut2/number[0]_i_1_n_0        |                            |                8 |             32 |
|  clk_i_IBUF_BUFG |                               |                            |               20 |             68 |
+------------------+-------------------------------+----------------------------+------------------+----------------+


