
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035290                       # Number of seconds simulated
sim_ticks                                 35290353048                       # Number of ticks simulated
final_tick                               563338813719                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 254275                       # Simulator instruction rate (inst/s)
host_op_rate                                   329796                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2796867                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911564                       # Number of bytes of host memory used
host_seconds                                 12617.82                       # Real time elapsed on the host
sim_insts                                  3208394810                       # Number of instructions simulated
sim_ops                                    4161308169                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2091520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1792768                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4468224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1224832                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1224832                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16340                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14006                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34908                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9569                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9569                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16401536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        39898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59266055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        54406                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     50800512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               126613185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50779                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        39898                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        54406                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             145082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34707275                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34707275                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34707275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16401536                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        39898                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59266055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        54406                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     50800512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              161320460                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84629145                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31100312                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25353749                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075813                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13094763                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12152987                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3350354                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91978                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31105497                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170866594                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31100312                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15503341                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37956394                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11039050                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5159704                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15352778                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1004259                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83159283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.546539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45202889     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2509181      3.02%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4706086      5.66%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4658663      5.60%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2908441      3.50%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2299620      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1447053      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1361957      1.64%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18065393     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83159283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367489                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.019004                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32433927                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5099795                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36463310                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224844                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8937399                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5261994                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205029270                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1391                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8937399                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34789296                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         991805                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       876597                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34287460                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3276718                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197729554                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           42                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1362643                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1003403                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277600059                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922505612                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922505612                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105895490                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35201                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9123478                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18300401                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9349593                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117616                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2972213                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186390135                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148468058                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       291426                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63026506                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192797717                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83159283                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785346                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.899069                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28382895     34.13%     34.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18168284     21.85%     55.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11848743     14.25%     70.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7856295      9.45%     79.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8289479      9.97%     89.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3996157      4.81%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3163820      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717098      0.86%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       736512      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83159283                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         924765     72.35%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177553     13.89%     86.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175831     13.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124185038     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994919      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14349261      9.66%     94.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7921934      5.34%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148468058                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.754337                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278149                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008609                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381664974                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249450776                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145068795                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149746207                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       466027                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7106966                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2065                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          324                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2258551                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8937399                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         507561                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88711                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186423953                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       369772                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18300401                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9349593                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69466                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          324                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1296542                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1156825                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2453367                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146488030                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13693595                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1980028                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21422399                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20773696                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7728804                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.730941                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145109992                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145068795                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92469406                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265372818                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.714171                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348451                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63294972                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2100934                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74221884                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658937                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151624                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28018621     37.75%     37.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20862319     28.11%     65.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8670912     11.68%     77.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4322744      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4304447      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1731041      2.33%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1737727      2.34%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       934898      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3639175      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74221884                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3639175                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257007097                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381791996                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1469862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846291                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846291                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181626                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181626                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658049551                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201493848                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188328657                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84629145                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30076606                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24686619                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1955641                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12710510                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11743267                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3065078                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84649                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31083376                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             165271701                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30076606                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14808345                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35528698                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10476041                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7234303                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15202101                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       775631                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82335282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.466310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.326578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46806584     56.85%     56.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3544263      4.30%     61.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3115243      3.78%     64.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3346348      4.06%     69.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2932750      3.56%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1525355      1.85%     74.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1002888      1.22%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2619383      3.18%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17442468     21.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82335282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355393                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.952893                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32696410                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6825960                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33800521                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       529755                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8482632                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4917672                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6296                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     195983050                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        49619                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8482632                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34312726                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3242354                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       956157                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32680272                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2661138                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     189366370                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        11058                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1665721                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       727223                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          165                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    263045236                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    883102694                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    883102694                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163422203                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        99623012                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33079                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17509                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7054724                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18657962                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9729489                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       234824                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3256502                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178522416                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33057                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143460146                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       274505                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59165325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    180918585                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1929                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82335282                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.742390                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.906303                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29665840     36.03%     36.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17319901     21.04%     57.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11705962     14.22%     71.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7418588      9.01%     80.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7278060      8.84%     89.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4312440      5.24%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3278890      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       720031      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       635570      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82335282                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1052933     70.18%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            37      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        197073     13.13%     83.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       250360     16.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118029340     82.27%     82.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1959568      1.37%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15564      0.01%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15285961     10.66%     94.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8169713      5.69%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143460146                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.695162                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1500403                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010459                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    371030479                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    237721830                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139454056                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144960549                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       255442                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6803404                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          484                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1049                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2215006                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          551                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8482632                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2494508                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       156596                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178555473                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       321116                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18657962                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9729489                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17493                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        112039                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         6567                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1049                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1197350                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1093346                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2290696                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140981270                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14368355                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2478873                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22313584                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19986267                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7945229                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.665871                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139594711                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139454056                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90998407                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        254165129                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.647825                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358029                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97117077                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118894378                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59664558                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1980136                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     73852650                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.609886                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.166383                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29838316     40.40%     40.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19867388     26.90%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8140732     11.02%     78.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4165394      5.64%     83.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3582759      4.85%     88.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1759988      2.38%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1943277      2.63%     93.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       979662      1.33%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3575134      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     73852650                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97117077                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118894378                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19369041                       # Number of memory references committed
system.switch_cpus1.commit.loads             11854558                       # Number of loads committed
system.switch_cpus1.commit.membars              15564                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17068188                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106972595                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2344275                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3575134                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           248836452                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          365608475                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2293863                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97117077                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118894378                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97117077                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.871414                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.871414                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.147561                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.147561                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       636530336                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191303313                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      183821650                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31128                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84629145                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30137891                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26353254                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1907092                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14982479                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14483110                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2167244                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        59987                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     35510083                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             167666852                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30137891                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16650354                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34518405                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9376149                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4235395                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17506609                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       758808                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     81722106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.362120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.170553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47203701     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1707919      2.09%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3135656      3.84%     63.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2931380      3.59%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4833391      5.91%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5021904      6.15%     79.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1194305      1.46%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          895646      1.10%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14798204     18.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     81722106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356117                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.981195                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        36633116                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4097738                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33405016                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       133547                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7452681                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3274775                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5521                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     187614315                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1529                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7452681                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38175104                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1525218                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       454224                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31982422                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2132449                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     182657157                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        728345                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       860270                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    242455399                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    831412950                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    831412950                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    157795415                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        84659873                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        21519                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10527                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5714949                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28131068                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6108874                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        98827                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1787570                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172890513                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21032                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145921731                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       195324                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     51878668                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    142426294                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     81722106                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785585                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.842244                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28380641     34.73%     34.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15294335     18.72%     53.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13128386     16.06%     69.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8148550      9.97%     79.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8538517     10.45%     89.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5021177      6.14%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2215719      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       587541      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       407240      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     81722106                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         574227     66.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        187817     21.59%     87.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       107950     12.41%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    114431923     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1149929      0.79%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10506      0.01%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25122245     17.22%     96.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5207128      3.57%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145921731                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.724249                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             869994                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005962                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    374630879                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    224790656                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141163979                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146791725                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       356258                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8044770                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          819                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          443                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1495386                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7452681                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         906733                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        61234                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172911551                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       201743                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28131068                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6108874                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10526                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32030                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          205                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          443                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1013426                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1129783                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2143209                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143195678                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24150650                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2726046                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            29228166                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21641496                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5077516                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.692037                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141322107                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141163979                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86741097                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        211683533                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.668030                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409768                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    106011401                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120423567                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     52488597                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21012                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1912125                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74269425                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.621442                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.320018                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     34207085     46.06%     46.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15732686     21.18%     67.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8805854     11.86%     79.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2977996      4.01%     83.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2851886      3.84%     86.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1177034      1.58%     88.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3179049      4.28%     92.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       924503      1.24%     94.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4413332      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74269425                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    106011401                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120423567                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              24699778                       # Number of memory references committed
system.switch_cpus2.commit.loads             20086293                       # Number of loads committed
system.switch_cpus2.commit.membars              10506                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18857365                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105123210                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1627786                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4413332                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           242768257                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          353283366                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2907039                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          106011401                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120423567                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    106011401                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.798302                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.798302                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.252658                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.252658                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       662426569                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      184980213                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193385921                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21012                       # number of misc regfile writes
system.l20.replacements                          4537                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          370971                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.104622                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          315.765330                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.702506                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2124.115778                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7787.416386                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.030836                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001240                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.207433                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760490                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34334                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34334                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l20.Writeback_hits::total                10353                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34334                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34334                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34334                       # number of overall hits
system.l20.overall_hits::total                  34334                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4522                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4536                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4522                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4536                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4522                       # number of overall misses
system.l20.overall_misses::total                 4536                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2292814                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    590392754                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      592685568                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2292814                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    590392754                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       592685568                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2292814                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    590392754                       # number of overall miss cycles
system.l20.overall_miss_latency::total      592685568                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38856                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38870                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38856                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38870                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38856                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38870                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116378                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.116697                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116378                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.116697                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116378                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.116697                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 130560.095975                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 130662.603175                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 130560.095975                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 130662.603175                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 130560.095975                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 130662.603175                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3247                       # number of writebacks
system.l20.writebacks::total                     3247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4522                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4536                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4522                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4536                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4522                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4536                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2160132                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    547822288                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    549982420                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2160132                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    547822288                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    549982420                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2160132                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    547822288                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    549982420                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116378                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.116697                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116378                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.116697                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116378                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.116697                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 154295.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 121146.016807                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 121248.328924                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 154295.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 121146.016807                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 121248.328924                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 154295.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 121146.016807                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 121248.328924                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16351                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          672228                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26591                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.280283                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           14.128794                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.442544                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5761.725661                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4459.703001                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001380                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000434                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.562669                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.435518                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        77136                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  77136                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17281                       # number of Writeback hits
system.l21.Writeback_hits::total                17281                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        77136                       # number of demand (read+write) hits
system.l21.demand_hits::total                   77136                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        77136                       # number of overall hits
system.l21.overall_hits::total                  77136                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16340                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16351                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16340                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16351                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16340                       # number of overall misses
system.l21.overall_misses::total                16351                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1558140                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2107723153                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2109281293                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1558140                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2107723153                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2109281293                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1558140                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2107723153                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2109281293                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        93476                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              93487                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17281                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17281                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        93476                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               93487                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        93476                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              93487                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.174804                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.174901                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.174804                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.174901                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.174804                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.174901                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 141649.090909                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 128991.625031                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 129000.140236                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 141649.090909                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 128991.625031                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 129000.140236                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 141649.090909                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 128991.625031                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 129000.140236                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4085                       # number of writebacks
system.l21.writebacks::total                     4085                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16340                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16351                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16340                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16351                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16340                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16351                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1454780                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1953970177                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1955424957                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1454780                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1953970177                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1955424957                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1454780                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1953970177                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1955424957                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.174804                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.174901                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.174804                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.174901                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.174804                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.174901                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132252.727273                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 119582.018176                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 119590.542291                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 132252.727273                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 119582.018176                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 119590.542291                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 132252.727273                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 119582.018176                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 119590.542291                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14021                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          203687                       # Total number of references to valid blocks.
system.l22.sampled_refs                         26309                       # Sample count of references to valid blocks.
system.l22.avg_refs                          7.742103                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          415.003464                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.390465                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5976.640887                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5887.965184                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033773                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000683                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.486380                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.479164                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        38499                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  38499                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10834                       # number of Writeback hits
system.l22.Writeback_hits::total                10834                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        38499                       # number of demand (read+write) hits
system.l22.demand_hits::total                   38499                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        38499                       # number of overall hits
system.l22.overall_hits::total                  38499                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14006                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14021                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14006                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14021                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14006                       # number of overall misses
system.l22.overall_misses::total                14021                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2074254                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1698235836                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1700310090                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2074254                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1698235836                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1700310090                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2074254                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1698235836                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1700310090                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        52505                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              52520                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10834                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10834                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        52505                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               52520                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        52505                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              52520                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266756                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.266965                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.266756                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.266965                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.266756                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.266965                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 138283.600000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 121250.595173                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 121268.817488                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 138283.600000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 121250.595173                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 121268.817488                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 138283.600000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 121250.595173                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 121268.817488                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2237                       # number of writebacks
system.l22.writebacks::total                     2237                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14006                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14021                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14006                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14021                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14006                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14021                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1933526                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1566174721                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1568108247                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1933526                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1566174721                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1568108247                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1933526                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1566174721                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1568108247                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266756                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.266965                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.266756                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.266965                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.266756                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.266965                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 128901.733333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 111821.699343                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 111839.971971                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 128901.733333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 111821.699343                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 111839.971971                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 128901.733333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 111821.699343                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 111839.971971                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996351                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015360411                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193003.047516                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996351                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15352762                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15352762                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15352762                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15352762                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15352762                       # number of overall hits
system.cpu0.icache.overall_hits::total       15352762                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2890581                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2890581                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15352778                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15352778                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15352778                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15352778                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15352778                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15352778                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38856                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169185785                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39112                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4325.674601                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.598821                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.401179                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904683                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095317                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10443908                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10443908                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17501685                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17501685                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17501685                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17501685                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100460                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100460                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100460                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100460                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100460                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100460                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4556977943                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4556977943                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4556977943                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4556977943                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4556977943                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4556977943                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10544368                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10544368                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17602145                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17602145                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17602145                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17602145                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009527                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009527                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005707                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005707                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005707                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005707                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45361.118286                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45361.118286                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45361.118286                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45361.118286                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45361.118286                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45361.118286                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu0.dcache.writebacks::total            10353                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61604                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61604                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61604                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61604                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61604                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61604                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38856                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38856                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38856                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38856                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    816120920                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    816120920                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    816120920                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    816120920                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    816120920                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    816120920                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21003.729669                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21003.729669                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21003.729669                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21003.729669                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21003.729669                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21003.729669                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               550.995181                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012238650                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1837093.738657                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.995181                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017620                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.883005                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15202087                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15202087                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15202087                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15202087                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15202087                       # number of overall hits
system.cpu1.icache.overall_hits::total       15202087                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1939498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1939498                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1939498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1939498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1939498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1939498                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15202101                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15202101                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15202101                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15202101                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15202101                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15202101                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 138535.571429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 138535.571429                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 138535.571429                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 138535.571429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 138535.571429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 138535.571429                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1569140                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1569140                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1569140                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1569140                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1569140                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1569140                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 142649.090909                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 142649.090909                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 142649.090909                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 142649.090909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 142649.090909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 142649.090909                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 93476                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               190852374                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 93732                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2036.149597                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.875190                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.124810                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.917481                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.082519                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11291403                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11291403                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7483156                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7483156                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16659                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16659                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15564                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15564                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18774559                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18774559                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18774559                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18774559                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       349909                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       349909                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          100                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       350009                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        350009                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       350009                       # number of overall misses
system.cpu1.dcache.overall_misses::total       350009                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14247866576                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14247866576                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8937014                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8937014                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14256803590                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14256803590                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14256803590                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14256803590                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11641312                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11641312                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7483256                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7483256                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15564                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15564                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19124568                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19124568                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19124568                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19124568                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.030058                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030058                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018302                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018302                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018302                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018302                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40718.777099                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40718.777099                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 89370.140000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89370.140000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40732.677131                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40732.677131                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40732.677131                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40732.677131                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17281                       # number of writebacks
system.cpu1.dcache.writebacks::total            17281                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       256433                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       256433                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          100                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       256533                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       256533                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       256533                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       256533                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        93476                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        93476                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        93476                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        93476                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        93476                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        93476                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2768012638                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2768012638                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2768012638                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2768012638                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2768012638                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2768012638                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008030                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008030                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004888                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004888                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004888                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004888                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29612.014185                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29612.014185                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29612.014185                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29612.014185                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29612.014185                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29612.014185                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.996571                       # Cycle average of tags in use
system.cpu2.icache.total_refs               925776131                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1708074.042435                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.996571                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024033                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17506590                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17506590                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17506590                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17506590                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17506590                       # number of overall hits
system.cpu2.icache.overall_hits::total       17506590                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2687583                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2687583                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2687583                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2687583                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2687583                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2687583                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17506609                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17506609                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17506609                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17506609                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17506609                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17506609                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 141451.736842                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 141451.736842                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 141451.736842                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 141451.736842                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 141451.736842                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 141451.736842                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2089254                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2089254                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2089254                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2089254                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2089254                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2089254                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 139283.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 139283.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 139283.600000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 139283.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 139283.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 139283.600000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 52505                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               230905829                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 52761                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4376.449063                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.841595                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.158405                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.835319                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.164681                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     21931530                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       21931530                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4592455                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4592455                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10522                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10522                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10506                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10506                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     26523985                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26523985                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     26523985                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26523985                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       164313                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       164313                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       164313                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        164313                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       164313                       # number of overall misses
system.cpu2.dcache.overall_misses::total       164313                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12048073390                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12048073390                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12048073390                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12048073390                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12048073390                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12048073390                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22095843                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22095843                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4592455                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4592455                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10506                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10506                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     26688298                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     26688298                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     26688298                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     26688298                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007436                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007436                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006157                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006157                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006157                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006157                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 73323.920749                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73323.920749                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 73323.920749                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73323.920749                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 73323.920749                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73323.920749                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10834                       # number of writebacks
system.cpu2.dcache.writebacks::total            10834                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       111808                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       111808                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       111808                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       111808                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       111808                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       111808                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        52505                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52505                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        52505                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52505                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        52505                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52505                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1976552810                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1976552810                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1976552810                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1976552810                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1976552810                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1976552810                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001967                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001967                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37645.039711                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37645.039711                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37645.039711                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37645.039711                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37645.039711                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37645.039711                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
