"dimensionality",3,0
"cycle_starting_addr",125,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",62,0
"cycle_stride_1",64,0
"extent_0",32,0
"cycle_stride_0",2,0
"read","hw_input_stencil_op_hcompute_hw_input_stencil_2_to_hw_input_stencil_op_hcompute_blur_unnormalized_stencil_1_11_ubuf_sram"
"read_data_starting_addr",0,0
"read_data_stride_3",0,0
"read_data_stride_2",16,0
"read_data_stride_1",1,0
"read_data_stride_0",16,0
"mux_write","hw_input_stencil_op_hcompute_hw_input_stencil_2_to_hw_input_stencil_op_hcompute_blur_unnormalized_stencil_1_11_ubuf_0_tb"
"mux_write_data_starting_addr",0,0
"mux_write_data_stride_3",0,0
"mux_write_data_stride_2",0,0
"mux_write_data_stride_1",0,0
"mux_write_data_stride_0",1,0
"write","hw_input_stencil_op_hcompute_hw_input_stencil_2_to_hw_input_stencil_op_hcompute_blur_unnormalized_stencil_1_11_ubuf_0_tb"
"write_data_starting_addr",0,0
"write_data_stride_3",0,0
"write_data_stride_2",16,0
"write_data_stride_1",1,0
"write_data_stride_0",0,0
