git clone --depth 1 --no-tags https://github.com/andrew76214/FPGA_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/439635488
git clone --depth 1 --no-tags https://github.com/yomna-gamal/Y.G.git f:/verilog_sva_gh_scraper/data/full_repos/438607869
git clone --depth 1 --no-tags https://github.com/embelon/wb_bridge.git f:/verilog_sva_gh_scraper/data/full_repos/439137466
git clone --depth 1 --no-tags https://github.com/seyyedAlirezaGhazanfari/uart_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/438227673
git clone --depth 1 --no-tags https://github.com/usman747/Processor-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/439362390
git clone --depth 1 --no-tags https://github.com/G-Motivation/frontend-design.git f:/verilog_sva_gh_scraper/data/full_repos/439374837
git clone --depth 1 --no-tags https://github.com/alvinpane/Multicycle-Processor-Implementation-ECE352-.git f:/verilog_sva_gh_scraper/data/full_repos/439408767
git clone --depth 1 --no-tags https://github.com/SwingM/BIT_CS_-_Assembly.git f:/verilog_sva_gh_scraper/data/full_repos/438549936
git clone --depth 1 --no-tags https://github.com/AntonioDrusin/fpga_playground.git f:/verilog_sva_gh_scraper/data/full_repos/441956866
git clone --depth 1 --no-tags https://github.com/arciellabrience/Simplified-SLEX-Southwoods-Toll-Matrix-System.git f:/verilog_sva_gh_scraper/data/full_repos/441512511
git clone --depth 1 --no-tags https://github.com/Ever-glow/DIC_TermProject.git f:/verilog_sva_gh_scraper/data/full_repos/442667400
git clone --depth 1 --no-tags https://github.com/min4604/Verliog_RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/439865166
git clone --depth 1 --no-tags https://github.com/russ-klein/platforms.git f:/verilog_sva_gh_scraper/data/full_repos/443169561
git clone --depth 1 --no-tags https://github.com/raramsden/PHYS332_labs.git f:/verilog_sva_gh_scraper/data/full_repos/434301092
git clone --depth 1 --no-tags https://github.com/elkinn/tetris.git f:/verilog_sva_gh_scraper/data/full_repos/434437150
git clone --depth 1 --no-tags https://github.com/oiramS/ProyectoVGA.git f:/verilog_sva_gh_scraper/data/full_repos/438092820
git clone --depth 1 --no-tags https://github.com/davenakasone/verilogHDL_examples.git f:/verilog_sva_gh_scraper/data/full_repos/438101648
git clone --depth 1 --no-tags https://github.com/LucasVanLume/Microwave_Project.git f:/verilog_sva_gh_scraper/data/full_repos/439914874
git clone --depth 1 --no-tags https://github.com/ayliniremkara/VSCPU.git f:/verilog_sva_gh_scraper/data/full_repos/440337282
git clone --depth 1 --no-tags https://github.com/pedromiguelcp/VotingConvolution.git f:/verilog_sva_gh_scraper/data/full_repos/440894977
git clone --depth 1 --no-tags https://github.com/KarmaD7/cod-ind-lab.git f:/verilog_sva_gh_scraper/data/full_repos/441181350
git clone --depth 1 --no-tags https://github.com/lulu9312/caravel_user_project_updown.git f:/verilog_sva_gh_scraper/data/full_repos/441248555
git clone --depth 1 --no-tags https://github.com/nmpluta/uP_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/438923993
git clone --depth 1 --no-tags https://github.com/IPTNzoa/basics.git f:/verilog_sva_gh_scraper/data/full_repos/438762136
git clone --depth 1 --no-tags https://github.com/irshad2503/LED-Interface-using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/441129511
git clone --depth 1 --no-tags https://github.com/nicolabattaglino/SBST_RISCY.git f:/verilog_sva_gh_scraper/data/full_repos/441112316
git clone --depth 1 --no-tags https://github.com/dayyan-hashmi/Verilog-Basic-Logic-Models.git f:/verilog_sva_gh_scraper/data/full_repos/440979019
git clone --depth 1 --no-tags https://github.com/infvg/PingPongVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/435231820
git clone --depth 1 --no-tags https://github.com/MoisesPerez2305/MIPS_Multi_Perez_Moises.git f:/verilog_sva_gh_scraper/data/full_repos/435364069
git clone --depth 1 --no-tags https://github.com/eAlmonte21/MIPS_Multi_Almonte_Luis.git f:/verilog_sva_gh_scraper/data/full_repos/435362331
git clone --depth 1 --no-tags https://github.com/Khal1dA/Pr4.git f:/verilog_sva_gh_scraper/data/full_repos/436059869
git clone --depth 1 --no-tags https://github.com/Super-Awesome-Organization/expt11.git f:/verilog_sva_gh_scraper/data/full_repos/433973418
git clone --depth 1 --no-tags https://github.com/liing0228/Verilog-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/436325906
git clone --depth 1 --no-tags https://github.com/Arima9/Equipo_11.git f:/verilog_sva_gh_scraper/data/full_repos/436317751
git clone --depth 1 --no-tags https://github.com/Abhiyanta-Community/PWM-Generator-with-Variable-Duty-Cycle-Using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/442754496
git clone --depth 1 --no-tags https://github.com/EGRazo/Filters.git f:/verilog_sva_gh_scraper/data/full_repos/442712774
git clone --depth 1 --no-tags https://github.com/haechan1101/Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/438316092
git clone --depth 1 --no-tags https://github.com/mbalestrini/caravel_timing_analysis-old-caravel-version.git f:/verilog_sva_gh_scraper/data/full_repos/435269839
git clone --depth 1 --no-tags https://github.com/mcardleg/DigitalSystemsDesign.git f:/verilog_sva_gh_scraper/data/full_repos/435175745
git clone --depth 1 --no-tags https://github.com/MahmoudAbdelmawgoed/Clock-Divider.git f:/verilog_sva_gh_scraper/data/full_repos/435273618
git clone --depth 1 --no-tags https://github.com/vadimpy/rv32i_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/441382206
git clone --depth 1 --no-tags https://github.com/gettsu/riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/441961334
git clone --depth 1 --no-tags https://github.com/prvbharadwaj1731/AES_encryption_module.git f:/verilog_sva_gh_scraper/data/full_repos/432942440
git clone --depth 1 --no-tags https://github.com/usmanali-rs/RISCV_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/433423980
git clone --depth 1 --no-tags https://github.com/ethanj0hn/pipelined_processor-ECE_411.git f:/verilog_sva_gh_scraper/data/full_repos/433559804
git clone --depth 1 --no-tags https://github.com/hmiranda-queiros/Embedded_Sys.git f:/verilog_sva_gh_scraper/data/full_repos/441324571
git clone --depth 1 --no-tags https://github.com/PengyangZhou/ece411-mp4.git f:/verilog_sva_gh_scraper/data/full_repos/441788809
git clone --depth 1 --no-tags https://github.com/Jeacy/cpu2022.git f:/verilog_sva_gh_scraper/data/full_repos/442691044
git clone --depth 1 --no-tags https://github.com/Arjun-Narula/Clock-with-Alarm.git f:/verilog_sva_gh_scraper/data/full_repos/441785451
git clone --depth 1 --no-tags https://github.com/yongatek/caravel_yonga-turbo-encoder.git f:/verilog_sva_gh_scraper/data/full_repos/442417510
git clone --depth 1 --no-tags https://github.com/Xornotor/ENGG56.git f:/verilog_sva_gh_scraper/data/full_repos/432766609
git clone --depth 1 --no-tags https://github.com/verilogcodesarchive/verilogutils.git f:/verilog_sva_gh_scraper/data/full_repos/432792852
git clone --depth 1 --no-tags https://github.com/Danny731/EC-311-Peoject.git f:/verilog_sva_gh_scraper/data/full_repos/433109217
git clone --depth 1 --no-tags https://github.com/95anantsingh/NYU-RISCV-32I-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/433174928
git clone --depth 1 --no-tags https://github.com/AlexManka/ce493ErrorResilient.git f:/verilog_sva_gh_scraper/data/full_repos/436884728
git clone --depth 1 --no-tags https://github.com/saengowp/yah-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/438904456
git clone --depth 1 --no-tags https://github.com/MexLinker/FPGAproc.git f:/verilog_sva_gh_scraper/data/full_repos/436894342
git clone --depth 1 --no-tags https://github.com/ShahdElmahallawy/Digital_Lock.git f:/verilog_sva_gh_scraper/data/full_repos/437623093
git clone --depth 1 --no-tags https://github.com/jinyaoguo/Verilog-SJTU.git f:/verilog_sva_gh_scraper/data/full_repos/439008218
git clone --depth 1 --no-tags https://github.com/CrzC/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/434702866
git clone --depth 1 --no-tags https://github.com/kaipederson/PACT_HW_Code.git f:/verilog_sva_gh_scraper/data/full_repos/434722063
git clone --depth 1 --no-tags https://github.com/yuxiao-ww/Verilog_MyCPU.git f:/verilog_sva_gh_scraper/data/full_repos/434866778
git clone --depth 1 --no-tags https://github.com/harshil-patel11/RISC-Microcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/441030311
git clone --depth 1 --no-tags https://github.com/radhikamathuria25/SNOW-2.0-Cipher.git f:/verilog_sva_gh_scraper/data/full_repos/441226760
git clone --depth 1 --no-tags https://github.com/egislev/osmoBTS-umtrx.git f:/verilog_sva_gh_scraper/data/full_repos/439153795
git clone --depth 1 --no-tags https://github.com/GLORYFeonix/VGA_Display.git f:/verilog_sva_gh_scraper/data/full_repos/442098765
git clone --depth 1 --no-tags https://github.com/Noisyboy-9/automated-parking-hardware-description.git f:/verilog_sva_gh_scraper/data/full_repos/442526248
git clone --depth 1 --no-tags https://github.com/li-daokun/ldk_HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/442065348
git clone --depth 1 --no-tags https://github.com/rohinthram/nalin_csvco_tapeout_mpw4.git f:/verilog_sva_gh_scraper/data/full_repos/441602665
git clone --depth 1 --no-tags https://github.com/ngocnhi030402/adder.git f:/verilog_sva_gh_scraper/data/full_repos/442202307
git clone --depth 1 --no-tags https://github.com/HALIP192/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/438980435
git clone --depth 1 --no-tags https://github.com/H-Vlad-Montes/Equipo_2.git f:/verilog_sva_gh_scraper/data/full_repos/438802235
git clone --depth 1 --no-tags https://github.com/Shehryar-Amin-sa06442/WHACK-A-MOLE.git f:/verilog_sva_gh_scraper/data/full_repos/439142837
git clone --depth 1 --no-tags https://github.com/welguisz/aoc2021d16fpga.git f:/verilog_sva_gh_scraper/data/full_repos/439514885
git clone --depth 1 --no-tags https://github.com/umang-garg21/ECE-Algo-HW-CoDesign-Project.git f:/verilog_sva_gh_scraper/data/full_repos/437411201
git clone --depth 1 --no-tags https://github.com/MNienaber831/SD-Card-Photo-Library-Displayed-on-VGA.git f:/verilog_sva_gh_scraper/data/full_repos/437413383
git clone --depth 1 --no-tags https://github.com/vstgeorg/VendingMachine_Public.git f:/verilog_sva_gh_scraper/data/full_repos/439930771
git clone --depth 1 --no-tags https://github.com/xavier-shaw/CS207-Digital-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/439225284
git clone --depth 1 --no-tags https://github.com/AkshitGureja/VLSI_project.git f:/verilog_sva_gh_scraper/data/full_repos/435737044
git clone --depth 1 --no-tags https://github.com/grobereiner/Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/434018288
git clone --depth 1 --no-tags https://github.com/Manaswini1832/EE2003-Final-project.git f:/verilog_sva_gh_scraper/data/full_repos/434147740
git clone --depth 1 --no-tags https://github.com/JoseRicardoR/Resafeve.git f:/verilog_sva_gh_scraper/data/full_repos/436696978
git clone --depth 1 --no-tags https://github.com/dj0b/Corse_work_morse.git f:/verilog_sva_gh_scraper/data/full_repos/436745290
git clone --depth 1 --no-tags https://github.com/nagariajheel/ee581-hacking-sanscrypt.git f:/verilog_sva_gh_scraper/data/full_repos/436478796
git clone --depth 1 --no-tags https://github.com/DECAfpga/Demistify_example.git f:/verilog_sva_gh_scraper/data/full_repos/435452045
git clone --depth 1 --no-tags https://github.com/Vaishnavi1627/wrapper.git f:/verilog_sva_gh_scraper/data/full_repos/435399802
git clone --depth 1 --no-tags https://github.com/B07902068/computer_architecture.git f:/verilog_sva_gh_scraper/data/full_repos/435341493
git clone --depth 1 --no-tags https://github.com/sethr07/Digital_System_Design.git f:/verilog_sva_gh_scraper/data/full_repos/434452189
git clone --depth 1 --no-tags https://github.com/wokwi/wrapped_spell.git f:/verilog_sva_gh_scraper/data/full_repos/434674643
git clone --depth 1 --no-tags https://github.com/Shroubovak/ADC_DAC_LCD_OLED_MAX10_sample.git f:/verilog_sva_gh_scraper/data/full_repos/433497044
git clone --depth 1 --no-tags https://github.com/roque11/pr4.git f:/verilog_sva_gh_scraper/data/full_repos/433584800
git clone --depth 1 --no-tags https://github.com/Alex-Lin5/AHBLite-learning.git f:/verilog_sva_gh_scraper/data/full_repos/443181401
git clone --depth 1 --no-tags https://github.com/mvinci12/Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/443227044
git clone --depth 1 --no-tags https://github.com/Yusei-SHIRAISHI/computer_logic.git f:/verilog_sva_gh_scraper/data/full_repos/439701944
git clone --depth 1 --no-tags https://github.com/zyk101177/TriLock.git f:/verilog_sva_gh_scraper/data/full_repos/433219676
git clone --depth 1 --no-tags https://github.com/russellfriesenhahn/alpha.git f:/verilog_sva_gh_scraper/data/full_repos/442686093
git clone --depth 1 --no-tags https://github.com/acsl-technion/flexdriver-iot-auth.git f:/verilog_sva_gh_scraper/data/full_repos/432650104
git clone --depth 1 --no-tags https://github.com/Abdob/de10-sobel.git f:/verilog_sva_gh_scraper/data/full_repos/434818275
git clone --depth 1 --no-tags https://github.com/MohammadEshtehardian/verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/432714375
git clone --depth 1 --no-tags https://github.com/EmJunaid/CSRs_Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/437235991
