module counter (input clock, input reset, output reg [7:0] count);
  
  // Counter module with a clock input, reset input, and an 8-bit count output
  
  always @(posedge clock) begin
    if (reset) begin
      count <= 8'b00000000; // Clear output when reset is received
    end else begin
      count <= count + 1; // Increment count by 1 on each clock cycle
    end
  end
  
endmodule