#ifndef __SOC_NPU_HWTS_INTERFACE_H__
#define __SOC_NPU_HWTS_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#ifndef __SOC_H_FOR_ASM__
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_ADDR(base) ((base) + (0x0000UL))
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_ADDR(base) ((base) + (0x0008UL))
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_ADDR(base) ((base) + (0x0010UL))
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL0_ADDR(base) ((base) + (0x0018UL))
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_ADDR(base) ((base) + (0x0020UL))
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING0_ADDR(base) ((base) + (0x0028UL))
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING1_ADDR(base) ((base) + (0x0030UL))
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TASK_SETTING0_ADDR(base) ((base) + (0x0038UL))
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TASK_SETTING1_ADDR(base) ((base) + (0x0040UL))
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_ADDR(base) ((base) + (0x0048UL))
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_ADDR(base) ((base) + (0x0050UL))
#define SOC_NPU_HWTS_HWTS_AWUSER_L_SETTING_ADDR(base) ((base) + (0x0058UL))
#define SOC_NPU_HWTS_HWTS_AWUSER_H_SETTING_ADDR(base) ((base) + (0x0060UL))
#define SOC_NPU_HWTS_HWTS_ARUSER_L_SETTING_ADDR(base) ((base) + (0x0068UL))
#define SOC_NPU_HWTS_HWTS_ARUSER_H_SETTING_ADDR(base) ((base) + (0x0070UL))
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG_ADDR(base) ((base) + (0x0088UL))
#define SOC_NPU_HWTS_HWTS_AICPU_NS_MB_BASE_ADDR_CFG_ADDR(base) ((base) + (0x0090UL))
#define SOC_NPU_HWTS_HWTS_AICPU_NS_RET_MB_BASE_ADDR_CFG_ADDR(base) ((base) + (0x0098UL))
#define SOC_NPU_HWTS_HWTS_VEC_BASE_ADDR_CFG_ADDR(base) ((base) + (0x00A0UL))
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG_ADDR(base) ((base) + (0x00A8UL))
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG_ADDR(base) ((base) + (0x00B0UL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0100+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0108+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_NS_ADDR(base) ((base) + (0x0110UL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_NS_ADDR(base) ((base) + (0x0130UL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_NS_ADDR(base) ((base) + (0x0150UL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_NS_ADDR(base) ((base) + (0x0170UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_ENABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0180+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_DISABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0188+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS0_NS_ADDR(base) ((base) + (0x0190UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS1_NS_ADDR(base) ((base) + (0x01B0UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS2_NS_ADDR(base) ((base) + (0x01D0UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS3_NS_ADDR(base) ((base) + (0x01F0UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_ENABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0200+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_DISABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0208+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS0_NS_ADDR(base) ((base) + (0x0210UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS1_NS_ADDR(base) ((base) + (0x0230UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS2_NS_ADDR(base) ((base) + (0x0250UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS3_NS_ADDR(base) ((base) + (0x0270UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0280+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0288+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_NS_ADDR(base) ((base) + (0x0290UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_NS_ADDR(base) ((base) + (0x02B0UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_NS_ADDR(base) ((base) + (0x02D0UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_NS_ADDR(base) ((base) + (0x02F0UL))
#define SOC_NPU_HWTS_HWTS_FREE_AI_CORE_BITMAP_ADDR(base) ((base) + (0x0300UL))
#define SOC_NPU_HWTS_HWTS_FREE_AICPU_CORE_BITMAP_ADDR(base) ((base) + (0x0308UL))
#define SOC_NPU_HWTS_HWTS_FREE_VEC_CORE_BITMAP_ADDR(base) ((base) + (0x0310UL))
#define SOC_NPU_HWTS_HWTS_FREE_SDMA_SQ_BITMAP_ADDR(base) ((base) + (0x0318UL))
#define SOC_NPU_HWTS_HWTS_L2_OWNER_ADDR(base) ((base) + (0x0320UL))
#define SOC_NPU_HWTS_HWTS_BUS_ERR_INFO_ADDR(base) ((base) + (0x0340UL))
#define SOC_NPU_HWTS_HWTS_ECC_ERR_INFO0_ADDR(base) ((base) + (0x0348UL))
#define SOC_NPU_HWTS_HWTS_ECC_ERR_INFO1_ADDR(base) ((base) + (0x0350UL))
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_SEL_ADDR(base) ((base) + (0x0380UL))
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_ADDR(base) ((base) + (0x0388UL))
#define SOC_NPU_HWTS_HWTS_AICPU_BLK_FSM_SEL_ADDR(base) ((base) + (0x0390UL))
#define SOC_NPU_HWTS_HWTS_AICPU_BLK_FSM_STATE_ADDR(base) ((base) + (0x0398UL))
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_SEL_ADDR(base) ((base) + (0x03a0UL))
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_STATE_ADDR(base) ((base) + (0x03a8UL))
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_SEL_ADDR(base) ((base) + (0x03b0UL))
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_STATE_ADDR(base) ((base) + (0x03b8UL))
#define SOC_NPU_HWTS_HWTS_CFG_ECO0_RESERVED_ADDR(base) ((base) + (0x04c0UL))
#define SOC_NPU_HWTS_HWTS_CFG_ECO1_RESERVED_ADDR(base) ((base) + (0x04c8UL))
#define SOC_NPU_HWTS_HWTS_CFG_ECO2_RESERVED_ADDR(base) ((base) + (0x04d0UL))
#define SOC_NPU_HWTS_HWTS_CFG_ECO3_RESERVED_ADDR(base) ((base) + (0x04d8UL))
#define SOC_NPU_HWTS_HWTS_ECO0_STATE_RESERVED_ADDR(base) ((base) + (0x04e0UL))
#define SOC_NPU_HWTS_HWTS_ECO1_STATE_RESERVED_ADDR(base) ((base) + (0x04e8UL))
#define SOC_NPU_HWTS_HWTS_ECO2_STATE_RESERVED_ADDR(base) ((base) + (0x04f0UL))
#define SOC_NPU_HWTS_HWTS_ECO3_STATE_RESERVED_ADDR(base) ((base) + (0x04f8UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_ADDR(base) ((base) + (0x0600UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_ADDR(base) ((base) + (0x0608UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_ADDR(base) ((base) + (0x0610UL))
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_ADDR(base) ((base) + (0x0618UL))
#define SOC_NPU_HWTS_HWTS_L1_VIRTUALIZATION_INTERRUPT_ADDR(base) ((base) + (0x0620UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_ADDR(base) ((base) + (0x0650UL))
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_ADDR(base) ((base) + (0x0658UL))
#define SOC_NPU_HWTS_HWTS_L1_VIRTUALIZATION_INTERRUPT_FORCE_ADDR(base) ((base) + (0x0660UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_ADDR(base) ((base) + (0x0680UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_ADDR(base) ((base) + (0x0688UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_ADDR(base) ((base) + (0x0690UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_ADDR(base) ((base) + (0x06c0UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_ADDR(base) ((base) + (0x06c8UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_ADDR(base) ((base) + (0x06d0UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_ADDR(base) ((base) + (0x0700UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_ADDR(base) ((base) + (0x0708UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_ADDR(base) ((base) + (0x0710UL))
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_ADDR(base) ((base) + (0x0758UL))
#define SOC_NPU_HWTS_HWTS_L1_VIRTUALIZATION_MASK_ADDR(base) ((base) + (0x0760UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_ADDR(base) ((base) + (0x0780UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_ADDR(base) ((base) + (0x0788UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_ADDR(base) ((base) + (0x0790UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_ADDR(base) ((base) + (0x07C0UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_ADDR(base) ((base) + (0x07C8UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_ADDR(base) ((base) + (0x07D0UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_ADDR(base) ((base) + (0x0800UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_ADDR(base) ((base) + (0x0808UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_ADDR(base) ((base) + (0x0810UL))
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_ADDR(base) ((base) + (0x0858UL))
#define SOC_NPU_HWTS_HWTS_L1_VIRTUALIZATION_MASK_SET_ADDR(base) ((base) + (0x0860UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_ADDR(base) ((base) + (0x0880UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_ADDR(base) ((base) + (0x0888UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_ADDR(base) ((base) + (0x0890UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_ADDR(base) ((base) + (0x08C0UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_ADDR(base) ((base) + (0x08C8UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_ADDR(base) ((base) + (0x08D0UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_ADDR(base) ((base) + (0x0900UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_ADDR(base) ((base) + (0x0908UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_ADDR(base) ((base) + (0x0910UL))
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_ADDR(base) ((base) + (0x0958UL))
#define SOC_NPU_HWTS_HWTS_L1_VIRTUALIZATION_MASK_CLR_ADDR(base) ((base) + (0x0960UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0980UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0988UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0990UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09c0UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09c8UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09d0UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a00UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a08UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a10UL))
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_ADDR(base) ((base) + (0x0a58UL))
#define SOC_NPU_HWTS_HWTS_L1_VIRTUALIZATION_PENDING_ADDR(base) ((base) + (0x0a60UL))
#define SOC_NPU_HWTS_SQ_NORM_NS_INT0_PENDING_ADDR(base,m) ((base) + (0x0b00+(m)*0x8UL))
#define SOC_NPU_HWTS_SQ_DEBUG_NS_INT0_PENDING_ADDR(base,m) ((base) + (0x0b80+(m)*0x8UL))
#define SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT0_PENDING_ADDR(base,m) ((base) + (0x0c00+(m)*0x8UL))
#define SOC_NPU_HWTS_SQ_NORM_NS_INT1_PENDING_ADDR(base,m) ((base) + (0x0c80+(m)*0x8UL))
#define SOC_NPU_HWTS_SQ_DEBUG_NS_INT1_PENDING_ADDR(base,m) ((base) + (0x0d00+(m)*0x8UL))
#define SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT1_PENDING_ADDR(base,m) ((base) + (0x0d80+(m)*0x8UL))
#define SOC_NPU_HWTS_SQ_NORM_NS_INT2_PENDING_ADDR(base,m) ((base) + (0x0e00+(m)*0x8UL))
#define SOC_NPU_HWTS_SQ_DEBUG_NS_INT2_PENDING_ADDR(base,m) ((base) + (0x0e80+(m)*0x8UL))
#define SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT2_PENDING_ADDR(base,m) ((base) + (0x0f00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1000+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1080+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1100+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1180+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1200+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1280+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_NS_ADDR(base,e) ((base) + (0x1300+(e)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1380+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1400+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1480+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1500+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1800+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1880+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1c00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1c80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1d00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1d80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1e00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_FORCE_ADDR(base,m) ((base) + (0x2000+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_FORCE_ADDR(base,m) ((base) + (0x2080+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_FORCE_ADDR(base,m) ((base) + (0x2100+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_FORCE_ADDR(base,m) ((base) + (0x2180+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_FORCE_ADDR(base,m) ((base) + (0x2200+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_FORCE_ADDR(base,m) ((base) + (0x2280+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_NS_FORCE_ADDR(base,e) ((base) + (0x2300+(e)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_FORCE_ADDR(base,m) ((base) + (0x2380+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_FORCE_ADDR(base,m) ((base) + (0x2400+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_FORCE_ADDR(base,m) ((base) + (0x2480+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_FORCE_ADDR(base,m) ((base) + (0x2500+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_FORCE_ADDR(base,m) ((base) + (0x2800+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_FORCE_ADDR(base,m) ((base) + (0x2880+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_FORCE_ADDR(base,m) ((base) + (0x2c00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_FORCE_ADDR(base,m) ((base) + (0x2c80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_FORCE_ADDR(base,m) ((base) + (0x2d00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_FORCE_ADDR(base,m) ((base) + (0x2d80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_FORCE_ADDR(base,m) ((base) + (0x2e00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_ADDR(base,m) ((base) + (0x3000+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_ADDR(base,m) ((base) + (0x3080+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_ADDR(base,m) ((base) + (0x3100+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_ADDR(base,m) ((base) + (0x3180+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_ADDR(base,m) ((base) + (0x3200+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK0_ADDR(base,m) ((base) + (0x3280+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_ADDR(base,m) ((base) + (0x3380+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_ADDR(base,m) ((base) + (0x3400+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_ADDR(base,m) ((base) + (0x3480+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_ADDR(base,m) ((base) + (0x3500+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_ADDR(base,m) ((base) + (0x3800+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_ADDR(base,m) ((base) + (0x3880+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_ADDR(base,m) ((base) + (0x3c00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_ADDR(base,m) ((base) + (0x3c80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_ADDR(base,m) ((base) + (0x3d00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_ADDR(base,m) ((base) + (0x3d80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_ADDR(base,m) ((base) + (0x3e00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_ADDR(base,m) ((base) + (0x4000+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_ADDR(base,m) ((base) + (0x4080+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_ADDR(base,m) ((base) + (0x4100+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_ADDR(base,m) ((base) + (0x4180+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_ADDR(base,m) ((base) + (0x4200+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK1_ADDR(base,m) ((base) + (0x4280+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_ADDR(base,m) ((base) + (0x4380+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_ADDR(base,m) ((base) + (0x4400+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_ADDR(base,m) ((base) + (0x4480+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_ADDR(base,m) ((base) + (0x4500+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_ADDR(base,m) ((base) + (0x4800+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_ADDR(base,m) ((base) + (0x4880+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_ADDR(base,m) ((base) + (0x4c00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_ADDR(base,m) ((base) + (0x4c80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_ADDR(base,m) ((base) + (0x4d00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_ADDR(base,m) ((base) + (0x4d80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_ADDR(base,m) ((base) + (0x4e00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_ADDR(base,m) ((base) + (0x5000+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_ADDR(base,m) ((base) + (0x5080+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_ADDR(base,m) ((base) + (0x5100+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_ADDR(base,m) ((base) + (0x5180+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_ADDR(base,m) ((base) + (0x5200+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK2_ADDR(base,m) ((base) + (0x5280+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_ADDR(base,m) ((base) + (0x5380+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_ADDR(base,m) ((base) + (0x5400+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_ADDR(base,m) ((base) + (0x5480+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_ADDR(base,m) ((base) + (0x5500+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_ADDR(base,m) ((base) + (0x5800+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_ADDR(base,m) ((base) + (0x5880+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_ADDR(base,m) ((base) + (0x5c00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_ADDR(base,m) ((base) + (0x5c80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_ADDR(base,m) ((base) + (0x5d00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_ADDR(base,m) ((base) + (0x5d80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_ADDR(base,m) ((base) + (0x5e00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6000+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6080+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6100+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6180+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6200+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6280+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6380+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6400+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6480+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6500+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6800+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6880+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6c00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6c80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6d00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6d80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6e00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7000+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7080+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7100+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7180+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7200+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7280+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7380+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7400+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7480+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7500+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7800+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7880+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7c00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7c80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7d00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7d80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7e00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8000+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8080+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8100+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8180+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8200+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8280+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8380+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8400+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8480+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8500+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8800+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8880+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8c00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8c80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8d00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8d80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8e00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9000+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9080+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9100+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9180+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9200+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9280+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9380+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9400+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9480+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9500+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9800+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9880+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9c00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9c80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9d00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9d80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9e00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa000+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa080+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa100+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa180+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa200+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa280+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa380+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa400+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa480+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa500+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa800+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa880+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xac00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xac80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xad00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xad80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xae00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb000+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb080+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb100+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb180+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb200+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb280+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb380+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb400+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb480+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb500+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb800+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb880+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbc00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbc80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbd00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbd80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbe00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc000+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc080+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc100+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc180+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc200+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc280+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc380+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc400+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc480+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc500+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc800+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc880+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcc00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcc80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcd00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcd80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xce00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd000+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd080+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd100+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd180+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd200+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd280+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd380+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd400+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd480+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd500+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd800+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd880+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdc00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdc80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdd00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdd80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xde00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe000+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe080+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe100+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe180+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe200+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe280+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe380+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe400+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe480+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe500+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe800+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe880+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xec00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xec80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xed00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xed80+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xee00+(m)*0x8UL))
#define SOC_NPU_HWTS_HWTS_SQ_BASE_ADDR_ADDR(base,r) ((base) + (0x10000+(r)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_ADDR(base,r) ((base) + (0x10020+(r)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_CFG2_ADDR(base,r) ((base) + (0x10028+(r)*0x200UL))
#define SOC_NPU_HWTS_HWTS_CQ_BASE_ADDR_ADDR(base,r) ((base) + (0x10080+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_OWN_STATE_ADDR(base,r) ((base) + (0x10100+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_DEBUG_STATE_ADDR(base,r) ((base) + (0x10108+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_EXCEPTION_STATE_ADDR(base,r) ((base) + (0x10110+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_TRAP_STATE_ADDR(base,r) ((base) + (0x10118+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_DONE_STATE_ADDR(base,r) ((base) + (0x10120+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_OWN_STATE_ADDR(base,r) ((base) + (0x10140+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_DEBUG_STATE_ADDR(base,r) ((base) + (0x10148+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_EXCEPTION_STATE_ADDR(base,r) ((base) + (0x10150+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_TRAP_STATE_ADDR(base,r) ((base) + (0x10158+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_DONE_STATE_ADDR(base,r) ((base) + (0x10160+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_OWN_STATE_ADDR(base,r) ((base) + (0x10180+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_DEBUG_STATE_ADDR(base,r) ((base) + (0x10188+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_EXCEPTION_STATE_ADDR(base,r) ((base) + (0x10190+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_TRAP_STATE_ADDR(base,r) ((base) + (0x10198+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_DONE_STATE_ADDR(base,r) ((base) + (0x101a0+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_SDMA_OWN_STATE_ADDR(base,r) ((base) + (0x101c0+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE_ADDR(base,r) ((base) + (0x101e0+(r)*0x200UL))
#define SOC_NPU_HWTS_SQCQ_FSM_STATE_ADDR(base,r) ((base) + (0x101e8+(r)*0x200UL))
#define SOC_NPU_HWTS_ACTIVE_TO_SQ_MAP_ADDR(base,r) ((base) + (0x101f8+(r)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_DB_ADDR(base,n) ((base) + (0x10008+(n)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_CFG0_ADDR(base,n) ((base) + (0x10010+(n)*0x200UL))
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_ADDR(base,n) ((base) + (0x10018+(n)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_COND_ADDR(base,n) ((base) + (0x10038+(n)*0x200UL))
#define SOC_NPU_HWTS_HWTS_SQ_SW_STATUS_ADDR(base,n) ((base) + (0x10040+(n)*0x200UL))
#define SOC_NPU_HWTS_HWTS_CQ_DB_ADDR(base,n) ((base) + (0x10088+(n)*0x200UL))
#define SOC_NPU_HWTS_HWTS_CQ_CFG_ADDR(base,n) ((base) + (0x10090+(n)*0x200UL))
#define SOC_NPU_HWTS_SQ_TO_ACTIVE_SQ_MAP_ADDR(base,n) ((base) + (0x101f0+(n)*0x200UL))
#define SOC_NPU_HWTS_HWTS_EVENT_TABLE_ADDR(base,k) ((base) + (0x90000+(k)*0x8UL))
#define SOC_NPU_HWTS_HWTS_CROSS_SOC_EVENT_TABLE_ADDR(base,k) ((base) + (0x92000+(k)*0x8UL))
#define SOC_NPU_HWTS_HWTS_NOTIFY_TABLE_ADDR(base,k) ((base) + (0x94000+(k)*0x8UL))
#define SOC_NPU_HWTS_DFX_PROFILE_CTRL_ADDR(base) ((base) + (0x98000UL))
#define SOC_NPU_HWTS_DFX_PROFILE_BASE_ADDR_ADDR(base) ((base) + (0x98008UL))
#define SOC_NPU_HWTS_DFX_PROFILE_PTR_ADDR(base) ((base) + (0x98010UL))
#define SOC_NPU_HWTS_DFX_PCT_CTRL_ADDR(base) ((base) + (0x99000UL))
#define SOC_NPU_HWTS_DFX_PCT_BASE_ADDR_ADDR(base) ((base) + (0x99008UL))
#define SOC_NPU_HWTS_DFX_PCT_PTR_ADDR(base) ((base) + (0x99010UL))
#define SOC_NPU_HWTS_DFX_LOG_CTRL_ADDR(base) ((base) + (0x9a000UL))
#define SOC_NPU_HWTS_DFX_LOG_BASE_ADDR_ADDR(base) ((base) + (0x9a008UL))
#define SOC_NPU_HWTS_DFX_LOG_PTR_ADDR(base) ((base) + (0x9a010UL))
#define SOC_NPU_HWTS_SDMA_GLB_SETTING1_ADDR(base) ((base) + (0x9B000UL))
#define SOC_NPU_HWTS_SDMA_GLB_SETTING2_ADDR(base) ((base) + (0x9B008UL))
#define SOC_NPU_HWTS_SDMA_GLB_SETTING3_ADDR(base) ((base) + (0x9B010UL))
#define SOC_NPU_HWTS_SDMA_SQCQ_DB_ADDR(base,v) ((base) + (0x9B208 + (v) * 0x40UL))
#define SOC_NPU_HWTS_SDMA_CQE_STATUS0_ADDR(base,v) ((base) + (0x9B210 + (v) * 0x40UL))
#define SOC_NPU_HWTS_SDMA_CQE_STATUS1_ADDR(base,v) ((base) + (0x9B218 + (v) * 0x40UL))
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILE_GLOBAL_SETTING0_ADDR(base) ((base) + (0x9c000UL))
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILE_GLOBAL_SETTING1_ADDR(base) ((base) + (0x9c008UL))
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_0_SEL_ADDR(base) ((base) + (0x9c010UL))
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_1_SEL_ADDR(base) ((base) + (0x9c018UL))
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_2_SEL_ADDR(base) ((base) + (0x9c020UL))
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_3_SEL_ADDR(base) ((base) + (0x9c028UL))
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_4_SEL_ADDR(base) ((base) + (0x9c030UL))
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_5_SEL_ADDR(base) ((base) + (0x9c038UL))
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_CNT_ADDR(base,w) ((base) + (0x9c040 + (w)*0x8UL))
#define SOC_NPU_HWTS_VIRTUALIZATION_GLB_CFG_ADDR(base) ((base) + (0x9d000UL))
#define SOC_NPU_HWTS_VIRTUALIZATION_TOKEN_REFRESH_CTRL_ADDR(base) ((base) + (0x9d008UL))
#define SOC_NPU_HWTS_VIRTUALIZATION_GROUP_BOUNDARY_ADDR(base,g) ((base) + (0x9d100+((g)+1)*0x8UL))
#define SOC_NPU_HWTS_VIRTUALIZATION_THRESHOLD_ADDR(base,g) ((base) + (0x9d200+0x20*(g)))
#define SOC_NPU_HWTS_VIRTUALIZATION_RUNTIME_ADDR(base,g) ((base) + (0x9d208+0x20*(g)))
#define SOC_NPU_HWTS_VIRTUALIZATION_MAX_THRESHOLD_ADDR(base,g) ((base) + (0x9d210+0x20*(g)))
#define SOC_NPU_HWTS_VIRTUALIZATION_THRESHOLD_REFILL_ADDR(base,g) ((base) + (0x9d218+0x20*(g)))
#define SOC_NPU_HWTS_HW_HS_GLB_CFG_ADDR(base) ((base) + (0x9e000UL))
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG_ADDR(base,h) ((base) + (0x9e100+(h)*0x40UL))
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CTRL_ADDR(base,h) ((base) + (0x9e108+(h)*0x40UL))
#define SOC_NPU_HWTS_HW_HS_SHADOW0_ADDR(base,h) ((base) + (0x9e110+(h)*0x40UL))
#define SOC_NPU_HWTS_HW_HS_SHADOW1_ADDR(base,h) ((base) + (0x9e118+(h)*0x40UL))
#define SOC_NPU_HWTS_HW_HS_DFX0_ADDR(base,h) ((base) + (0x9e120+(h)*0x40UL))
#define SOC_NPU_HWTS_HWTS_AICPU_S_MB_BASE_ADDR_CFG_ADDR(base) ((base) + (0x0090+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICPU_S_RET_MB_BASE_ADDR_CFG_ADDR(base) ((base) + (0x0098+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG_ADDR(base) ((base) + (0x00A8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG_ADDR(base) ((base) + (0x00B0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_ADDR(base) ((base) + (0x00C0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ADDR(base) ((base) + (0x00D0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING2_ADDR(base) ((base) + (0x00D8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_ADDR(base) ((base) + (0x00E0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING2_ADDR(base) ((base) + (0x00E8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_S_ADDR(base,p) ((base) + (0x0100+0x20*(p)+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_S_ADDR(base,p) ((base) + (0x0108+0x20*(p)+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_S_ADDR(base) ((base) + (0x0110+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_S_ADDR(base) ((base) + (0x0130+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_S_ADDR(base) ((base) + (0x0150+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_S_ADDR(base) ((base) + (0x0170+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_ENABLE_CTRL_S_ADDR(base,p) ((base) + (0x0180+0x20*(p)+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_DISABLE_CTRL_S_ADDR(base,p) ((base) + (0x0188+0x20*(p)+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS0_S_ADDR(base) ((base) + (0x0190+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS1_S_ADDR(base) ((base) + (0x01B0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS2_S_ADDR(base) ((base) + (0x01D0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS3_S_ADDR(base) ((base) + (0x01F0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_ENABLE_CTRL_S_ADDR(base,p) ((base) + (0x0200+0x20*(p)+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_DISABLE_CTRL_S_ADDR(base,p) ((base) + (0x0208+0x20*(p)+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS0_S_ADDR(base) ((base) + (0x0210+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS1_S_ADDR(base) ((base) + (0x0230+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS2_S_ADDR(base) ((base) + (0x0250+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS3_S_ADDR(base) ((base) + (0x0270+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_S_ADDR(base,p) ((base) + (0x0280+0x20*(p)+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_S_ADDR(base,p) ((base) + (0x0288+0x20*(p)+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_S_ADDR(base) ((base) + (0x0290+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_S_ADDR(base) ((base) + (0x02B0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_S_ADDR(base) ((base) + (0x02D0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_S_ADDR(base) ((base) + (0x02F0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_SEC_EN_ADDR(base) ((base) + (0x0500+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_ADDR(base) ((base) + (0x0508+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_NS_SETTING2_ADDR(base) ((base) + (0x0510+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_SQ_SEC_EN_ADDR(base,m) ((base) + (0x0520 + 0x8*(m)+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_ADDR(base) ((base) + (0x0600+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_ADDR(base) ((base) + (0x0608+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_ADDR(base) ((base) + (0x0610+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_ADDR(base) ((base) + (0x0650+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_ADDR(base) ((base) + (0x0680+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_ADDR(base) ((base) + (0x0688+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_ADDR(base) ((base) + (0x0690+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_ADDR(base) ((base) + (0x06c0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_ADDR(base) ((base) + (0x06c8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_ADDR(base) ((base) + (0x06d0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_ADDR(base) ((base) + (0x0700+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_ADDR(base) ((base) + (0x0708+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_ADDR(base) ((base) + (0x0710+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_ADDR(base) ((base) + (0x0780+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_ADDR(base) ((base) + (0x0788+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_ADDR(base) ((base) + (0x0790+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_ADDR(base) ((base) + (0x07C0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_ADDR(base) ((base) + (0x07C8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_ADDR(base) ((base) + (0x07D0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_ADDR(base) ((base) + (0x0800+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_ADDR(base) ((base) + (0x0808+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_ADDR(base) ((base) + (0x0810+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_ADDR(base) ((base) + (0x0880+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_ADDR(base) ((base) + (0x0888+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_ADDR(base) ((base) + (0x0890+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_ADDR(base) ((base) + (0x08C0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_ADDR(base) ((base) + (0x08C8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_ADDR(base) ((base) + (0x08D0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_ADDR(base) ((base) + (0x0900+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_ADDR(base) ((base) + (0x0908+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_ADDR(base) ((base) + (0x0910+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0980+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0988+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0990+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09c0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09c8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09d0+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a00+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a08+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a10+0xc0000UL))
#define SOC_NPU_HWTS_SQ_NORM_S_INT0_PENDING_ADDR(base,m) ((base) + (0x0b00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_SQ_DEBUG_S_INT0_PENDING_ADDR(base,m) ((base) + (0x0b80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_SQ_EXCEPTION_S_INT0_PENDING_ADDR(base,m) ((base) + (0x0c00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_SQ_NORM_S_INT1_PENDING_ADDR(base,m) ((base) + (0x0c80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_SQ_DEBUG_S_INT1_PENDING_ADDR(base,m) ((base) + (0x0d00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_SQ_EXCEPTION_S_INT1_PENDING_ADDR(base,m) ((base) + (0x0d80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_SQ_NORM_S_INT2_PENDING_ADDR(base,m) ((base) + (0x0e00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_SQ_DEBUG_S_INT2_PENDING_ADDR(base,m) ((base) + (0x0e80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_SQ_EXCEPTION_S_INT2_PENDING_ADDR(base,m) ((base) + (0x0f00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_ADDR(base,m) ((base) + (0x1000+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_ADDR(base,m) ((base) + (0x1080+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_ADDR(base,m) ((base) + (0x1100+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_ADDR(base,m) ((base) + (0x1180+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_ADDR(base,m) ((base) + (0x1200+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_ADDR(base,m) ((base) + (0x1280+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_S_ADDR(base,e) ((base) + (0x1300+(e)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_ADDR(base,m) ((base) + (0x1380+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_ADDR(base,m) ((base) + (0x1400+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_ADDR(base,m) ((base) + (0x1480+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_ADDR(base,m) ((base) + (0x1500+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_ADDR(base,m) ((base) + (0x1800+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_ADDR(base,m) ((base) + (0x1880+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_ADDR(base,m) ((base) + (0x1c00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_ADDR(base,m) ((base) + (0x1c80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_ADDR(base,m) ((base) + (0x1d00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_ADDR(base,m) ((base) + (0x1d80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_ADDR(base,m) ((base) + (0x1e00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_FORCE_ADDR(base,m) ((base) + (0x2000+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_FORCE_ADDR(base,m) ((base) + (0x2080+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_FORCE_ADDR(base,m) ((base) + (0x2100+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_FORCE_ADDR(base,m) ((base) + (0x2180+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_FORCE_ADDR(base,m) ((base) + (0x2200+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_FORCE_ADDR(base,m) ((base) + (0x2280+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_S_FORCE_ADDR(base,e) ((base) + (0x2300+(e)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_FORCE_ADDR(base,m) ((base) + (0x2380+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_FORCE_ADDR(base,m) ((base) + (0x2400+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_FORCE_ADDR(base,m) ((base) + (0x2480+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_FORCE_ADDR(base,m) ((base) + (0x2500+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_FORCE_ADDR(base,m) ((base) + (0x2800+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_FORCE_ADDR(base,m) ((base) + (0x2880+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_FORCE_ADDR(base,m) ((base) + (0x2c00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_FORCE_ADDR(base,m) ((base) + (0x2c80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_FORCE_ADDR(base,m) ((base) + (0x2d00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_FORCE_ADDR(base,m) ((base) + (0x2d80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_FORCE_ADDR(base,m) ((base) + (0x2e00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_ADDR(base,m) ((base) + (0x3000+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_ADDR(base,m) ((base) + (0x3080+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_ADDR(base,m) ((base) + (0x3100+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_ADDR(base,m) ((base) + (0x3180+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_ADDR(base,m) ((base) + (0x3200+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK0_ADDR(base,m) ((base) + (0x3280+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_ADDR(base,m) ((base) + (0x3380+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_ADDR(base,m) ((base) + (0x3400+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_ADDR(base,m) ((base) + (0x3480+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_ADDR(base,m) ((base) + (0x3500+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_ADDR(base,m) ((base) + (0x3800+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_ADDR(base,m) ((base) + (0x3880+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_ADDR(base,m) ((base) + (0x3c00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_ADDR(base,m) ((base) + (0x3c80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_ADDR(base,m) ((base) + (0x3d00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_ADDR(base,m) ((base) + (0x3d80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_ADDR(base,m) ((base) + (0x3e00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_ADDR(base,m) ((base) + (0x4000+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_ADDR(base,m) ((base) + (0x4080+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_ADDR(base,m) ((base) + (0x4100+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_ADDR(base,m) ((base) + (0x4180+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_ADDR(base,m) ((base) + (0x4200+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK1_ADDR(base,m) ((base) + (0x4280+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_ADDR(base,m) ((base) + (0x4380+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_ADDR(base,m) ((base) + (0x4400+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_ADDR(base,m) ((base) + (0x4480+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_ADDR(base,m) ((base) + (0x4500+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_ADDR(base,m) ((base) + (0x4800+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_ADDR(base,m) ((base) + (0x4880+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_ADDR(base,m) ((base) + (0x4c00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_ADDR(base,m) ((base) + (0x4c80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_ADDR(base,m) ((base) + (0x4d00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_ADDR(base,m) ((base) + (0x4d80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_ADDR(base,m) ((base) + (0x4e00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_ADDR(base,m) ((base) + (0x5000+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_ADDR(base,m) ((base) + (0x5080+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_ADDR(base,m) ((base) + (0x5100+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_ADDR(base,m) ((base) + (0x5180+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_ADDR(base,m) ((base) + (0x5200+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK2_ADDR(base,m) ((base) + (0x5280+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_ADDR(base,m) ((base) + (0x5380+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_ADDR(base,m) ((base) + (0x5400+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_ADDR(base,m) ((base) + (0x5480+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_ADDR(base,m) ((base) + (0x5500+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_ADDR(base,m) ((base) + (0x5800+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_ADDR(base,m) ((base) + (0x5880+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_ADDR(base,m) ((base) + (0x5c00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_ADDR(base,m) ((base) + (0x5c80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_ADDR(base,m) ((base) + (0x5d00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_ADDR(base,m) ((base) + (0x5d80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_ADDR(base,m) ((base) + (0x5e00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_SET_ADDR(base,m) ((base) + (0x6000+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_SET_ADDR(base,m) ((base) + (0x6080+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_SET_ADDR(base,m) ((base) + (0x6100+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_SET_ADDR(base,m) ((base) + (0x6180+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_SET_ADDR(base,m) ((base) + (0x6200+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK0_SET_ADDR(base,m) ((base) + (0x6280+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_SET_ADDR(base,m) ((base) + (0x6380+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_SET_ADDR(base,m) ((base) + (0x6400+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_SET_ADDR(base,m) ((base) + (0x6480+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_SET_ADDR(base,m) ((base) + (0x6500+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_SET_ADDR(base,m) ((base) + (0x6800+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_SET_ADDR(base,m) ((base) + (0x6880+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_SET_ADDR(base,m) ((base) + (0x6c00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_SET_ADDR(base,m) ((base) + (0x6c80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_SET_ADDR(base,m) ((base) + (0x6d00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_SET_ADDR(base,m) ((base) + (0x6d80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_SET_ADDR(base,m) ((base) + (0x6e00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_SET_ADDR(base,m) ((base) + (0x7000+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_SET_ADDR(base,m) ((base) + (0x7080+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_SET_ADDR(base,m) ((base) + (0x7100+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_SET_ADDR(base,m) ((base) + (0x7180+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_SET_ADDR(base,m) ((base) + (0x7200+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK1_SET_ADDR(base,m) ((base) + (0x7280+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_SET_ADDR(base,m) ((base) + (0x7380+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_SET_ADDR(base,m) ((base) + (0x7400+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_SET_ADDR(base,m) ((base) + (0x7480+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_SET_ADDR(base,m) ((base) + (0x7500+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_SET_ADDR(base,m) ((base) + (0x7800+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_SET_ADDR(base,m) ((base) + (0x7880+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_SET_ADDR(base,m) ((base) + (0x7c00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_SET_ADDR(base,m) ((base) + (0x7c80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_SET_ADDR(base,m) ((base) + (0x7d00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_SET_ADDR(base,m) ((base) + (0x7d80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_SET_ADDR(base,m) ((base) + (0x7e00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_SET_ADDR(base,m) ((base) + (0x8000+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_SET_ADDR(base,m) ((base) + (0x8080+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_SET_ADDR(base,m) ((base) + (0x8100+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_SET_ADDR(base,m) ((base) + (0x8180+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_SET_ADDR(base,m) ((base) + (0x8200+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK2_SET_ADDR(base,m) ((base) + (0x8280+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_SET_ADDR(base,m) ((base) + (0x8380+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_SET_ADDR(base,m) ((base) + (0x8400+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_SET_ADDR(base,m) ((base) + (0x8480+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_SET_ADDR(base,m) ((base) + (0x8500+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_SET_ADDR(base,m) ((base) + (0x8800+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_SET_ADDR(base,m) ((base) + (0x8880+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_SET_ADDR(base,m) ((base) + (0x8c00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_SET_ADDR(base,m) ((base) + (0x8c80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_SET_ADDR(base,m) ((base) + (0x8d00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_SET_ADDR(base,m) ((base) + (0x8d80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_SET_ADDR(base,m) ((base) + (0x8e00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9000+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9080+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9100+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9180+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9200+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9280+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9380+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9400+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9480+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9500+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9800+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9880+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9c00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9c80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9d00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9d80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9e00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa000+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa080+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa100+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa180+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa200+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa280+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa380+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa400+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa480+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa500+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa800+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa880+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_CLR_ADDR(base,m) ((base) + (0xac00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_CLR_ADDR(base,m) ((base) + (0xac80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_CLR_ADDR(base,m) ((base) + (0xad00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_CLR_ADDR(base,m) ((base) + (0xad80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_CLR_ADDR(base,m) ((base) + (0xae00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb000+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb080+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb100+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb180+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb200+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb280+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb380+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb400+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb480+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb500+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb800+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb880+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbc00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbc80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbd00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbd80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbe00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc000+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc080+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc100+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc180+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc200+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc280+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc380+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc400+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc480+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc500+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc800+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc880+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcc00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcc80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcd00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcd80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xce00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd000+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd080+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd100+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd180+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd200+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd280+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd380+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd400+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd480+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd500+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd800+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd880+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdc00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdc80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdd00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdd80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xde00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe000+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe080+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe100+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe180+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe200+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe280+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe380+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe400+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe480+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe500+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe800+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe880+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xec00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xec80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xed00+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xed80+(m)*0x8+0xc0000UL))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xee00+(m)*0x8+0xc0000UL))
#else
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_ADDR(base) ((base) + (0x0000))
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_ADDR(base) ((base) + (0x0008))
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_ADDR(base) ((base) + (0x0010))
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL0_ADDR(base) ((base) + (0x0018))
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_ADDR(base) ((base) + (0x0020))
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING0_ADDR(base) ((base) + (0x0028))
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING1_ADDR(base) ((base) + (0x0030))
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TASK_SETTING0_ADDR(base) ((base) + (0x0038))
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TASK_SETTING1_ADDR(base) ((base) + (0x0040))
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_ADDR(base) ((base) + (0x0048))
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_ADDR(base) ((base) + (0x0050))
#define SOC_NPU_HWTS_HWTS_AWUSER_L_SETTING_ADDR(base) ((base) + (0x0058))
#define SOC_NPU_HWTS_HWTS_AWUSER_H_SETTING_ADDR(base) ((base) + (0x0060))
#define SOC_NPU_HWTS_HWTS_ARUSER_L_SETTING_ADDR(base) ((base) + (0x0068))
#define SOC_NPU_HWTS_HWTS_ARUSER_H_SETTING_ADDR(base) ((base) + (0x0070))
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG_ADDR(base) ((base) + (0x0088))
#define SOC_NPU_HWTS_HWTS_AICPU_NS_MB_BASE_ADDR_CFG_ADDR(base) ((base) + (0x0090))
#define SOC_NPU_HWTS_HWTS_AICPU_NS_RET_MB_BASE_ADDR_CFG_ADDR(base) ((base) + (0x0098))
#define SOC_NPU_HWTS_HWTS_VEC_BASE_ADDR_CFG_ADDR(base) ((base) + (0x00A0))
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG_ADDR(base) ((base) + (0x00A8))
#define SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG_ADDR(base) ((base) + (0x00B0))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0100+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0108+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_NS_ADDR(base) ((base) + (0x0110))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_NS_ADDR(base) ((base) + (0x0130))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_NS_ADDR(base) ((base) + (0x0150))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_NS_ADDR(base) ((base) + (0x0170))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_ENABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0180+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_DISABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0188+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS0_NS_ADDR(base) ((base) + (0x0190))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS1_NS_ADDR(base) ((base) + (0x01B0))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS2_NS_ADDR(base) ((base) + (0x01D0))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS3_NS_ADDR(base) ((base) + (0x01F0))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_ENABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0200+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_DISABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0208+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS0_NS_ADDR(base) ((base) + (0x0210))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS1_NS_ADDR(base) ((base) + (0x0230))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS2_NS_ADDR(base) ((base) + (0x0250))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS3_NS_ADDR(base) ((base) + (0x0270))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0280+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_NS_ADDR(base,p) ((base) + (0x0288+0x20*(p)))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_NS_ADDR(base) ((base) + (0x0290))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_NS_ADDR(base) ((base) + (0x02B0))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_NS_ADDR(base) ((base) + (0x02D0))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_NS_ADDR(base) ((base) + (0x02F0))
#define SOC_NPU_HWTS_HWTS_FREE_AI_CORE_BITMAP_ADDR(base) ((base) + (0x0300))
#define SOC_NPU_HWTS_HWTS_FREE_AICPU_CORE_BITMAP_ADDR(base) ((base) + (0x0308))
#define SOC_NPU_HWTS_HWTS_FREE_VEC_CORE_BITMAP_ADDR(base) ((base) + (0x0310))
#define SOC_NPU_HWTS_HWTS_FREE_SDMA_SQ_BITMAP_ADDR(base) ((base) + (0x0318))
#define SOC_NPU_HWTS_HWTS_L2_OWNER_ADDR(base) ((base) + (0x0320))
#define SOC_NPU_HWTS_HWTS_BUS_ERR_INFO_ADDR(base) ((base) + (0x0340))
#define SOC_NPU_HWTS_HWTS_ECC_ERR_INFO0_ADDR(base) ((base) + (0x0348))
#define SOC_NPU_HWTS_HWTS_ECC_ERR_INFO1_ADDR(base) ((base) + (0x0350))
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_SEL_ADDR(base) ((base) + (0x0380))
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_ADDR(base) ((base) + (0x0388))
#define SOC_NPU_HWTS_HWTS_AICPU_BLK_FSM_SEL_ADDR(base) ((base) + (0x0390))
#define SOC_NPU_HWTS_HWTS_AICPU_BLK_FSM_STATE_ADDR(base) ((base) + (0x0398))
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_SEL_ADDR(base) ((base) + (0x03a0))
#define SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_STATE_ADDR(base) ((base) + (0x03a8))
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_SEL_ADDR(base) ((base) + (0x03b0))
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_STATE_ADDR(base) ((base) + (0x03b8))
#define SOC_NPU_HWTS_HWTS_CFG_ECO0_RESERVED_ADDR(base) ((base) + (0x04c0))
#define SOC_NPU_HWTS_HWTS_CFG_ECO1_RESERVED_ADDR(base) ((base) + (0x04c8))
#define SOC_NPU_HWTS_HWTS_CFG_ECO2_RESERVED_ADDR(base) ((base) + (0x04d0))
#define SOC_NPU_HWTS_HWTS_CFG_ECO3_RESERVED_ADDR(base) ((base) + (0x04d8))
#define SOC_NPU_HWTS_HWTS_ECO0_STATE_RESERVED_ADDR(base) ((base) + (0x04e0))
#define SOC_NPU_HWTS_HWTS_ECO1_STATE_RESERVED_ADDR(base) ((base) + (0x04e8))
#define SOC_NPU_HWTS_HWTS_ECO2_STATE_RESERVED_ADDR(base) ((base) + (0x04f0))
#define SOC_NPU_HWTS_HWTS_ECO3_STATE_RESERVED_ADDR(base) ((base) + (0x04f8))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_ADDR(base) ((base) + (0x0600))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_ADDR(base) ((base) + (0x0608))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_ADDR(base) ((base) + (0x0610))
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_ADDR(base) ((base) + (0x0618))
#define SOC_NPU_HWTS_HWTS_L1_VIRTUALIZATION_INTERRUPT_ADDR(base) ((base) + (0x0620))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_ADDR(base) ((base) + (0x0650))
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_ADDR(base) ((base) + (0x0658))
#define SOC_NPU_HWTS_HWTS_L1_VIRTUALIZATION_INTERRUPT_FORCE_ADDR(base) ((base) + (0x0660))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_ADDR(base) ((base) + (0x0680))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_ADDR(base) ((base) + (0x0688))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_ADDR(base) ((base) + (0x0690))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_ADDR(base) ((base) + (0x06c0))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_ADDR(base) ((base) + (0x06c8))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_ADDR(base) ((base) + (0x06d0))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_ADDR(base) ((base) + (0x0700))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_ADDR(base) ((base) + (0x0708))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_ADDR(base) ((base) + (0x0710))
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_ADDR(base) ((base) + (0x0758))
#define SOC_NPU_HWTS_HWTS_L1_VIRTUALIZATION_MASK_ADDR(base) ((base) + (0x0760))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_ADDR(base) ((base) + (0x0780))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_ADDR(base) ((base) + (0x0788))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_ADDR(base) ((base) + (0x0790))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_ADDR(base) ((base) + (0x07C0))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_ADDR(base) ((base) + (0x07C8))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_ADDR(base) ((base) + (0x07D0))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_ADDR(base) ((base) + (0x0800))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_ADDR(base) ((base) + (0x0808))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_ADDR(base) ((base) + (0x0810))
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_ADDR(base) ((base) + (0x0858))
#define SOC_NPU_HWTS_HWTS_L1_VIRTUALIZATION_MASK_SET_ADDR(base) ((base) + (0x0860))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_ADDR(base) ((base) + (0x0880))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_ADDR(base) ((base) + (0x0888))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_ADDR(base) ((base) + (0x0890))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_ADDR(base) ((base) + (0x08C0))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_ADDR(base) ((base) + (0x08C8))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_ADDR(base) ((base) + (0x08D0))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_ADDR(base) ((base) + (0x0900))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_ADDR(base) ((base) + (0x0908))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_ADDR(base) ((base) + (0x0910))
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_ADDR(base) ((base) + (0x0958))
#define SOC_NPU_HWTS_HWTS_L1_VIRTUALIZATION_MASK_CLR_ADDR(base) ((base) + (0x0960))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0980))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0988))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0990))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09c0))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09c8))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09d0))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a00))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a08))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a10))
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_ADDR(base) ((base) + (0x0a58))
#define SOC_NPU_HWTS_HWTS_L1_VIRTUALIZATION_PENDING_ADDR(base) ((base) + (0x0a60))
#define SOC_NPU_HWTS_SQ_NORM_NS_INT0_PENDING_ADDR(base,m) ((base) + (0x0b00+(m)*0x8))
#define SOC_NPU_HWTS_SQ_DEBUG_NS_INT0_PENDING_ADDR(base,m) ((base) + (0x0b80+(m)*0x8))
#define SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT0_PENDING_ADDR(base,m) ((base) + (0x0c00+(m)*0x8))
#define SOC_NPU_HWTS_SQ_NORM_NS_INT1_PENDING_ADDR(base,m) ((base) + (0x0c80+(m)*0x8))
#define SOC_NPU_HWTS_SQ_DEBUG_NS_INT1_PENDING_ADDR(base,m) ((base) + (0x0d00+(m)*0x8))
#define SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT1_PENDING_ADDR(base,m) ((base) + (0x0d80+(m)*0x8))
#define SOC_NPU_HWTS_SQ_NORM_NS_INT2_PENDING_ADDR(base,m) ((base) + (0x0e00+(m)*0x8))
#define SOC_NPU_HWTS_SQ_DEBUG_NS_INT2_PENDING_ADDR(base,m) ((base) + (0x0e80+(m)*0x8))
#define SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT2_PENDING_ADDR(base,m) ((base) + (0x0f00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1000+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1080+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1100+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1180+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1200+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1280+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_NS_ADDR(base,e) ((base) + (0x1300+(e)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1380+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1400+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1480+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1500+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1800+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1880+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1c00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1c80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1d00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1d80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_ADDR(base,m) ((base) + (0x1e00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_FORCE_ADDR(base,m) ((base) + (0x2000+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_FORCE_ADDR(base,m) ((base) + (0x2080+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_FORCE_ADDR(base,m) ((base) + (0x2100+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_FORCE_ADDR(base,m) ((base) + (0x2180+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_FORCE_ADDR(base,m) ((base) + (0x2200+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_FORCE_ADDR(base,m) ((base) + (0x2280+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_NS_FORCE_ADDR(base,e) ((base) + (0x2300+(e)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_FORCE_ADDR(base,m) ((base) + (0x2380+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_FORCE_ADDR(base,m) ((base) + (0x2400+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_FORCE_ADDR(base,m) ((base) + (0x2480+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_FORCE_ADDR(base,m) ((base) + (0x2500+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_FORCE_ADDR(base,m) ((base) + (0x2800+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_FORCE_ADDR(base,m) ((base) + (0x2880+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_FORCE_ADDR(base,m) ((base) + (0x2c00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_FORCE_ADDR(base,m) ((base) + (0x2c80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_FORCE_ADDR(base,m) ((base) + (0x2d00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_FORCE_ADDR(base,m) ((base) + (0x2d80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_FORCE_ADDR(base,m) ((base) + (0x2e00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_ADDR(base,m) ((base) + (0x3000+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_ADDR(base,m) ((base) + (0x3080+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_ADDR(base,m) ((base) + (0x3100+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_ADDR(base,m) ((base) + (0x3180+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_ADDR(base,m) ((base) + (0x3200+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK0_ADDR(base,m) ((base) + (0x3280+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_ADDR(base,m) ((base) + (0x3380+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_ADDR(base,m) ((base) + (0x3400+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_ADDR(base,m) ((base) + (0x3480+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_ADDR(base,m) ((base) + (0x3500+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_ADDR(base,m) ((base) + (0x3800+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_ADDR(base,m) ((base) + (0x3880+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_ADDR(base,m) ((base) + (0x3c00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_ADDR(base,m) ((base) + (0x3c80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_ADDR(base,m) ((base) + (0x3d00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_ADDR(base,m) ((base) + (0x3d80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_ADDR(base,m) ((base) + (0x3e00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_ADDR(base,m) ((base) + (0x4000+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_ADDR(base,m) ((base) + (0x4080+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_ADDR(base,m) ((base) + (0x4100+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_ADDR(base,m) ((base) + (0x4180+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_ADDR(base,m) ((base) + (0x4200+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK1_ADDR(base,m) ((base) + (0x4280+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_ADDR(base,m) ((base) + (0x4380+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_ADDR(base,m) ((base) + (0x4400+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_ADDR(base,m) ((base) + (0x4480+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_ADDR(base,m) ((base) + (0x4500+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_ADDR(base,m) ((base) + (0x4800+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_ADDR(base,m) ((base) + (0x4880+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_ADDR(base,m) ((base) + (0x4c00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_ADDR(base,m) ((base) + (0x4c80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_ADDR(base,m) ((base) + (0x4d00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_ADDR(base,m) ((base) + (0x4d80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_ADDR(base,m) ((base) + (0x4e00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_ADDR(base,m) ((base) + (0x5000+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_ADDR(base,m) ((base) + (0x5080+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_ADDR(base,m) ((base) + (0x5100+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_ADDR(base,m) ((base) + (0x5180+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_ADDR(base,m) ((base) + (0x5200+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK2_ADDR(base,m) ((base) + (0x5280+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_ADDR(base,m) ((base) + (0x5380+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_ADDR(base,m) ((base) + (0x5400+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_ADDR(base,m) ((base) + (0x5480+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_ADDR(base,m) ((base) + (0x5500+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_ADDR(base,m) ((base) + (0x5800+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_ADDR(base,m) ((base) + (0x5880+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_ADDR(base,m) ((base) + (0x5c00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_ADDR(base,m) ((base) + (0x5c80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_ADDR(base,m) ((base) + (0x5d00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_ADDR(base,m) ((base) + (0x5d80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_ADDR(base,m) ((base) + (0x5e00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6000+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6080+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6100+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6180+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6200+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6280+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6380+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6400+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6480+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6500+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6800+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6880+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6c00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6c80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6d00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6d80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_SET_ADDR(base,m) ((base) + (0x6e00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7000+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7080+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7100+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7180+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7200+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7280+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7380+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7400+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7480+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7500+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7800+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7880+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7c00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7c80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7d00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7d80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_SET_ADDR(base,m) ((base) + (0x7e00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8000+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8080+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8100+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8180+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8200+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8280+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8380+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8400+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8480+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8500+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8800+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8880+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8c00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8c80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8d00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8d80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_SET_ADDR(base,m) ((base) + (0x8e00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9000+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9080+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9100+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9180+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9200+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9280+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9380+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9400+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9480+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9500+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9800+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9880+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9c00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9c80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9d00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9d80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_CLR_ADDR(base,m) ((base) + (0x9e00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa000+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa080+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa100+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa180+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa200+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa280+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa380+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa400+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa480+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa500+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa800+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xa880+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xac00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xac80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xad00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xad80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_CLR_ADDR(base,m) ((base) + (0xae00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb000+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb080+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb100+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb180+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb200+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb280+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb380+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb400+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb480+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb500+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb800+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xb880+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbc00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbc80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbd00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbd80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_CLR_ADDR(base,m) ((base) + (0xbe00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc000+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc080+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc100+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc180+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc200+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc280+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc380+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc400+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc480+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc500+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc800+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc880+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcc00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcc80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcd00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcd80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xce00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd000+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd080+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd100+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd180+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd200+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd280+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd380+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd400+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd480+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd500+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd800+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd880+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdc00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdc80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdd00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdd80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xde00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe000+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe080+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe100+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe180+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe200+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe280+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe380+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe400+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe480+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe500+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe800+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe880+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xec00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xec80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xed00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xed80+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xee00+(m)*0x8))
#define SOC_NPU_HWTS_HWTS_SQ_BASE_ADDR_ADDR(base,r) ((base) + (0x10000+(r)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_ADDR(base,r) ((base) + (0x10020+(r)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_CFG2_ADDR(base,r) ((base) + (0x10028+(r)*0x200))
#define SOC_NPU_HWTS_HWTS_CQ_BASE_ADDR_ADDR(base,r) ((base) + (0x10080+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_OWN_STATE_ADDR(base,r) ((base) + (0x10100+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_DEBUG_STATE_ADDR(base,r) ((base) + (0x10108+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_EXCEPTION_STATE_ADDR(base,r) ((base) + (0x10110+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_TRAP_STATE_ADDR(base,r) ((base) + (0x10118+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_DONE_STATE_ADDR(base,r) ((base) + (0x10120+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_OWN_STATE_ADDR(base,r) ((base) + (0x10140+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_DEBUG_STATE_ADDR(base,r) ((base) + (0x10148+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_EXCEPTION_STATE_ADDR(base,r) ((base) + (0x10150+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_TRAP_STATE_ADDR(base,r) ((base) + (0x10158+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_AICPU_DONE_STATE_ADDR(base,r) ((base) + (0x10160+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_OWN_STATE_ADDR(base,r) ((base) + (0x10180+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_DEBUG_STATE_ADDR(base,r) ((base) + (0x10188+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_EXCEPTION_STATE_ADDR(base,r) ((base) + (0x10190+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_TRAP_STATE_ADDR(base,r) ((base) + (0x10198+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_VEC_DONE_STATE_ADDR(base,r) ((base) + (0x101a0+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_SDMA_OWN_STATE_ADDR(base,r) ((base) + (0x101c0+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE_ADDR(base,r) ((base) + (0x101e0+(r)*0x200))
#define SOC_NPU_HWTS_SQCQ_FSM_STATE_ADDR(base,r) ((base) + (0x101e8+(r)*0x200))
#define SOC_NPU_HWTS_ACTIVE_TO_SQ_MAP_ADDR(base,r) ((base) + (0x101f8+(r)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_DB_ADDR(base,n) ((base) + (0x10008+(n)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_CFG0_ADDR(base,n) ((base) + (0x10010+(n)*0x200))
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_ADDR(base,n) ((base) + (0x10018+(n)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_COND_ADDR(base,n) ((base) + (0x10038+(n)*0x200))
#define SOC_NPU_HWTS_HWTS_SQ_SW_STATUS_ADDR(base,n) ((base) + (0x10040+(n)*0x200))
#define SOC_NPU_HWTS_HWTS_CQ_DB_ADDR(base,n) ((base) + (0x10088+(n)*0x200))
#define SOC_NPU_HWTS_HWTS_CQ_CFG_ADDR(base,n) ((base) + (0x10090+(n)*0x200))
#define SOC_NPU_HWTS_SQ_TO_ACTIVE_SQ_MAP_ADDR(base,n) ((base) + (0x101f0+(n)*0x200))
#define SOC_NPU_HWTS_HWTS_EVENT_TABLE_ADDR(base,k) ((base) + (0x90000+(k)*0x8))
#define SOC_NPU_HWTS_HWTS_CROSS_SOC_EVENT_TABLE_ADDR(base,k) ((base) + (0x92000+(k)*0x8))
#define SOC_NPU_HWTS_HWTS_NOTIFY_TABLE_ADDR(base,k) ((base) + (0x94000+(k)*0x8))
#define SOC_NPU_HWTS_DFX_PROFILE_CTRL_ADDR(base) ((base) + (0x98000))
#define SOC_NPU_HWTS_DFX_PROFILE_BASE_ADDR_ADDR(base) ((base) + (0x98008))
#define SOC_NPU_HWTS_DFX_PROFILE_PTR_ADDR(base) ((base) + (0x98010))
#define SOC_NPU_HWTS_DFX_PCT_CTRL_ADDR(base) ((base) + (0x99000))
#define SOC_NPU_HWTS_DFX_PCT_BASE_ADDR_ADDR(base) ((base) + (0x99008))
#define SOC_NPU_HWTS_DFX_PCT_PTR_ADDR(base) ((base) + (0x99010))
#define SOC_NPU_HWTS_DFX_LOG_CTRL_ADDR(base) ((base) + (0x9a000))
#define SOC_NPU_HWTS_DFX_LOG_BASE_ADDR_ADDR(base) ((base) + (0x9a008))
#define SOC_NPU_HWTS_DFX_LOG_PTR_ADDR(base) ((base) + (0x9a010))
#define SOC_NPU_HWTS_SDMA_GLB_SETTING1_ADDR(base) ((base) + (0x9B000))
#define SOC_NPU_HWTS_SDMA_GLB_SETTING2_ADDR(base) ((base) + (0x9B008))
#define SOC_NPU_HWTS_SDMA_GLB_SETTING3_ADDR(base) ((base) + (0x9B010))
#define SOC_NPU_HWTS_SDMA_SQCQ_DB_ADDR(base,v) ((base) + (0x9B208 + (v) * 0x40))
#define SOC_NPU_HWTS_SDMA_CQE_STATUS0_ADDR(base,v) ((base) + (0x9B210 + (v) * 0x40))
#define SOC_NPU_HWTS_SDMA_CQE_STATUS1_ADDR(base,v) ((base) + (0x9B218 + (v) * 0x40))
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILE_GLOBAL_SETTING0_ADDR(base) ((base) + (0x9c000))
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILE_GLOBAL_SETTING1_ADDR(base) ((base) + (0x9c008))
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_0_SEL_ADDR(base) ((base) + (0x9c010))
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_1_SEL_ADDR(base) ((base) + (0x9c018))
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_2_SEL_ADDR(base) ((base) + (0x9c020))
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_3_SEL_ADDR(base) ((base) + (0x9c028))
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_4_SEL_ADDR(base) ((base) + (0x9c030))
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_5_SEL_ADDR(base) ((base) + (0x9c038))
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_CNT_ADDR(base,w) ((base) + (0x9c040 + (w)*0x8))
#define SOC_NPU_HWTS_VIRTUALIZATION_GLB_CFG_ADDR(base) ((base) + (0x9d000))
#define SOC_NPU_HWTS_VIRTUALIZATION_TOKEN_REFRESH_CTRL_ADDR(base) ((base) + (0x9d008))
#define SOC_NPU_HWTS_VIRTUALIZATION_GROUP_BOUNDARY_ADDR(base,g) ((base) + (0x9d100+((g)+1)*0x8))
#define SOC_NPU_HWTS_VIRTUALIZATION_THRESHOLD_ADDR(base,g) ((base) + (0x9d200+0x20*(g)))
#define SOC_NPU_HWTS_VIRTUALIZATION_RUNTIME_ADDR(base,g) ((base) + (0x9d208+0x20*(g)))
#define SOC_NPU_HWTS_VIRTUALIZATION_MAX_THRESHOLD_ADDR(base,g) ((base) + (0x9d210+0x20*(g)))
#define SOC_NPU_HWTS_VIRTUALIZATION_THRESHOLD_REFILL_ADDR(base,g) ((base) + (0x9d218+0x20*(g)))
#define SOC_NPU_HWTS_HW_HS_GLB_CFG_ADDR(base) ((base) + (0x9e000))
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG_ADDR(base,h) ((base) + (0x9e100+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CTRL_ADDR(base,h) ((base) + (0x9e108+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_SHADOW0_ADDR(base,h) ((base) + (0x9e110+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_SHADOW1_ADDR(base,h) ((base) + (0x9e118+0x40*(h)))
#define SOC_NPU_HWTS_HW_HS_DFX0_ADDR(base,h) ((base) + (0x9e120+0x40*(h)))
#define SOC_NPU_HWTS_HWTS_AICPU_S_MB_BASE_ADDR_CFG_ADDR(base) ((base) + (0x0090+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICPU_S_RET_MB_BASE_ADDR_CFG_ADDR(base) ((base) + (0x0098+0xc0000))
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG_ADDR(base) ((base) + (0x00A8+0xc0000))
#define SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG_ADDR(base) ((base) + (0x00B0+0xc0000))
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_ADDR(base) ((base) + (0x00C0+0xc0000))
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ADDR(base) ((base) + (0x00D0+0xc0000))
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING2_ADDR(base) ((base) + (0x00D8+0xc0000))
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_ADDR(base) ((base) + (0x00E0+0xc0000))
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING2_ADDR(base) ((base) + (0x00E8+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_S_ADDR(base,p) ((base) + (0x0100+0x20*(p)+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_S_ADDR(base,p) ((base) + (0x0108+0x20*(p)+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_S_ADDR(base) ((base) + (0x0110+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_S_ADDR(base) ((base) + (0x0130+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_S_ADDR(base) ((base) + (0x0150+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_S_ADDR(base) ((base) + (0x0170+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_ENABLE_CTRL_S_ADDR(base,p) ((base) + (0x0180+0x20*(p)+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_DISABLE_CTRL_S_ADDR(base,p) ((base) + (0x0188+0x20*(p)+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS0_S_ADDR(base) ((base) + (0x0190+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS1_S_ADDR(base) ((base) + (0x01B0+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS2_S_ADDR(base) ((base) + (0x01D0+0xc0000))
#define SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS3_S_ADDR(base) ((base) + (0x01F0+0xc0000))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_ENABLE_CTRL_S_ADDR(base,p) ((base) + (0x0200+0x20*(p)+0xc0000))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_DISABLE_CTRL_S_ADDR(base,p) ((base) + (0x0208+0x20*(p)+0xc0000))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS0_S_ADDR(base) ((base) + (0x0210+0xc0000))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS1_S_ADDR(base) ((base) + (0x0230+0xc0000))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS2_S_ADDR(base) ((base) + (0x0250+0xc0000))
#define SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS3_S_ADDR(base) ((base) + (0x0270+0xc0000))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_S_ADDR(base,p) ((base) + (0x0280+0x20*(p)+0xc0000))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_S_ADDR(base,p) ((base) + (0x0288+0x20*(p)+0xc0000))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_S_ADDR(base) ((base) + (0x0290+0xc0000))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_S_ADDR(base) ((base) + (0x02B0+0xc0000))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_S_ADDR(base) ((base) + (0x02D0+0xc0000))
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_S_ADDR(base) ((base) + (0x02F0+0xc0000))
#define SOC_NPU_HWTS_HWTS_SEC_EN_ADDR(base) ((base) + (0x0500+0xc0000))
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_ADDR(base) ((base) + (0x0508+0xc0000))
#define SOC_NPU_HWTS_HWTS_NS_SETTING2_ADDR(base) ((base) + (0x0510+0xc0000))
#define SOC_NPU_HWTS_HWTS_SQ_SEC_EN_ADDR(base,m) ((base) + (0x0520 + 0x8*(m)+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_ADDR(base) ((base) + (0x0600+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_ADDR(base) ((base) + (0x0608+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_ADDR(base) ((base) + (0x0610+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_ADDR(base) ((base) + (0x0650+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_ADDR(base) ((base) + (0x0680+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_ADDR(base) ((base) + (0x0688+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_ADDR(base) ((base) + (0x0690+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_ADDR(base) ((base) + (0x06c0+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_ADDR(base) ((base) + (0x06c8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_ADDR(base) ((base) + (0x06d0+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_ADDR(base) ((base) + (0x0700+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_ADDR(base) ((base) + (0x0708+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_ADDR(base) ((base) + (0x0710+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_ADDR(base) ((base) + (0x0780+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_ADDR(base) ((base) + (0x0788+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_ADDR(base) ((base) + (0x0790+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_ADDR(base) ((base) + (0x07C0+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_ADDR(base) ((base) + (0x07C8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_ADDR(base) ((base) + (0x07D0+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_ADDR(base) ((base) + (0x0800+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_ADDR(base) ((base) + (0x0808+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_ADDR(base) ((base) + (0x0810+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_ADDR(base) ((base) + (0x0880+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_ADDR(base) ((base) + (0x0888+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_ADDR(base) ((base) + (0x0890+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_ADDR(base) ((base) + (0x08C0+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_ADDR(base) ((base) + (0x08C8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_ADDR(base) ((base) + (0x08D0+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_ADDR(base) ((base) + (0x0900+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_ADDR(base) ((base) + (0x0908+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_ADDR(base) ((base) + (0x0910+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0980+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0988+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_ADDR(base) ((base) + (0x0990+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09c0+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09c8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_ADDR(base) ((base) + (0x09d0+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a00+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a08+0xc0000))
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_ADDR(base) ((base) + (0x0a10+0xc0000))
#define SOC_NPU_HWTS_SQ_NORM_S_INT0_PENDING_ADDR(base,m) ((base) + (0x0b00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_SQ_DEBUG_S_INT0_PENDING_ADDR(base,m) ((base) + (0x0b80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_SQ_EXCEPTION_S_INT0_PENDING_ADDR(base,m) ((base) + (0x0c00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_SQ_NORM_S_INT1_PENDING_ADDR(base,m) ((base) + (0x0c80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_SQ_DEBUG_S_INT1_PENDING_ADDR(base,m) ((base) + (0x0d00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_SQ_EXCEPTION_S_INT1_PENDING_ADDR(base,m) ((base) + (0x0d80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_SQ_NORM_S_INT2_PENDING_ADDR(base,m) ((base) + (0x0e00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_SQ_DEBUG_S_INT2_PENDING_ADDR(base,m) ((base) + (0x0e80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_SQ_EXCEPTION_S_INT2_PENDING_ADDR(base,m) ((base) + (0x0f00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_ADDR(base,m) ((base) + (0x1000+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_ADDR(base,m) ((base) + (0x1080+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_ADDR(base,m) ((base) + (0x1100+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_ADDR(base,m) ((base) + (0x1180+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_ADDR(base,m) ((base) + (0x1200+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_ADDR(base,m) ((base) + (0x1280+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_S_ADDR(base,e) ((base) + (0x1300+(e)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_ADDR(base,m) ((base) + (0x1380+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_ADDR(base,m) ((base) + (0x1400+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_ADDR(base,m) ((base) + (0x1480+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_ADDR(base,m) ((base) + (0x1500+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_ADDR(base,m) ((base) + (0x1800+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_ADDR(base,m) ((base) + (0x1880+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_ADDR(base,m) ((base) + (0x1c00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_ADDR(base,m) ((base) + (0x1c80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_ADDR(base,m) ((base) + (0x1d00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_ADDR(base,m) ((base) + (0x1d80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_ADDR(base,m) ((base) + (0x1e00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_FORCE_ADDR(base,m) ((base) + (0x2000+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_FORCE_ADDR(base,m) ((base) + (0x2080+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_FORCE_ADDR(base,m) ((base) + (0x2100+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_FORCE_ADDR(base,m) ((base) + (0x2180+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_FORCE_ADDR(base,m) ((base) + (0x2200+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_FORCE_ADDR(base,m) ((base) + (0x2280+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_S_FORCE_ADDR(base,e) ((base) + (0x2300+(e)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_FORCE_ADDR(base,m) ((base) + (0x2380+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_FORCE_ADDR(base,m) ((base) + (0x2400+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_FORCE_ADDR(base,m) ((base) + (0x2480+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_FORCE_ADDR(base,m) ((base) + (0x2500+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_FORCE_ADDR(base,m) ((base) + (0x2800+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_FORCE_ADDR(base,m) ((base) + (0x2880+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_FORCE_ADDR(base,m) ((base) + (0x2c00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_FORCE_ADDR(base,m) ((base) + (0x2c80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_FORCE_ADDR(base,m) ((base) + (0x2d00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_FORCE_ADDR(base,m) ((base) + (0x2d80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_FORCE_ADDR(base,m) ((base) + (0x2e00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_ADDR(base,m) ((base) + (0x3000+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_ADDR(base,m) ((base) + (0x3080+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_ADDR(base,m) ((base) + (0x3100+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_ADDR(base,m) ((base) + (0x3180+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_ADDR(base,m) ((base) + (0x3200+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK0_ADDR(base,m) ((base) + (0x3280+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_ADDR(base,m) ((base) + (0x3380+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_ADDR(base,m) ((base) + (0x3400+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_ADDR(base,m) ((base) + (0x3480+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_ADDR(base,m) ((base) + (0x3500+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_ADDR(base,m) ((base) + (0x3800+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_ADDR(base,m) ((base) + (0x3880+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_ADDR(base,m) ((base) + (0x3c00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_ADDR(base,m) ((base) + (0x3c80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_ADDR(base,m) ((base) + (0x3d00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_ADDR(base,m) ((base) + (0x3d80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_ADDR(base,m) ((base) + (0x3e00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_ADDR(base,m) ((base) + (0x4000+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_ADDR(base,m) ((base) + (0x4080+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_ADDR(base,m) ((base) + (0x4100+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_ADDR(base,m) ((base) + (0x4180+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_ADDR(base,m) ((base) + (0x4200+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK1_ADDR(base,m) ((base) + (0x4280+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_ADDR(base,m) ((base) + (0x4380+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_ADDR(base,m) ((base) + (0x4400+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_ADDR(base,m) ((base) + (0x4480+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_ADDR(base,m) ((base) + (0x4500+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_ADDR(base,m) ((base) + (0x4800+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_ADDR(base,m) ((base) + (0x4880+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_ADDR(base,m) ((base) + (0x4c00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_ADDR(base,m) ((base) + (0x4c80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_ADDR(base,m) ((base) + (0x4d00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_ADDR(base,m) ((base) + (0x4d80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_ADDR(base,m) ((base) + (0x4e00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_ADDR(base,m) ((base) + (0x5000+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_ADDR(base,m) ((base) + (0x5080+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_ADDR(base,m) ((base) + (0x5100+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_ADDR(base,m) ((base) + (0x5180+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_ADDR(base,m) ((base) + (0x5200+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK2_ADDR(base,m) ((base) + (0x5280+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_ADDR(base,m) ((base) + (0x5380+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_ADDR(base,m) ((base) + (0x5400+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_ADDR(base,m) ((base) + (0x5480+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_ADDR(base,m) ((base) + (0x5500+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_ADDR(base,m) ((base) + (0x5800+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_ADDR(base,m) ((base) + (0x5880+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_ADDR(base,m) ((base) + (0x5c00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_ADDR(base,m) ((base) + (0x5c80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_ADDR(base,m) ((base) + (0x5d00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_ADDR(base,m) ((base) + (0x5d80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_ADDR(base,m) ((base) + (0x5e00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_SET_ADDR(base,m) ((base) + (0x6000+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_SET_ADDR(base,m) ((base) + (0x6080+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_SET_ADDR(base,m) ((base) + (0x6100+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_SET_ADDR(base,m) ((base) + (0x6180+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_SET_ADDR(base,m) ((base) + (0x6200+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK0_SET_ADDR(base,m) ((base) + (0x6280+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_SET_ADDR(base,m) ((base) + (0x6380+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_SET_ADDR(base,m) ((base) + (0x6400+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_SET_ADDR(base,m) ((base) + (0x6480+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_SET_ADDR(base,m) ((base) + (0x6500+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_SET_ADDR(base,m) ((base) + (0x6800+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_SET_ADDR(base,m) ((base) + (0x6880+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_SET_ADDR(base,m) ((base) + (0x6c00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_SET_ADDR(base,m) ((base) + (0x6c80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_SET_ADDR(base,m) ((base) + (0x6d00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_SET_ADDR(base,m) ((base) + (0x6d80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_SET_ADDR(base,m) ((base) + (0x6e00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_SET_ADDR(base,m) ((base) + (0x7000+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_SET_ADDR(base,m) ((base) + (0x7080+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_SET_ADDR(base,m) ((base) + (0x7100+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_SET_ADDR(base,m) ((base) + (0x7180+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_SET_ADDR(base,m) ((base) + (0x7200+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK1_SET_ADDR(base,m) ((base) + (0x7280+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_SET_ADDR(base,m) ((base) + (0x7380+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_SET_ADDR(base,m) ((base) + (0x7400+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_SET_ADDR(base,m) ((base) + (0x7480+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_SET_ADDR(base,m) ((base) + (0x7500+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_SET_ADDR(base,m) ((base) + (0x7800+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_SET_ADDR(base,m) ((base) + (0x7880+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_SET_ADDR(base,m) ((base) + (0x7c00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_SET_ADDR(base,m) ((base) + (0x7c80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_SET_ADDR(base,m) ((base) + (0x7d00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_SET_ADDR(base,m) ((base) + (0x7d80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_SET_ADDR(base,m) ((base) + (0x7e00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_SET_ADDR(base,m) ((base) + (0x8000+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_SET_ADDR(base,m) ((base) + (0x8080+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_SET_ADDR(base,m) ((base) + (0x8100+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_SET_ADDR(base,m) ((base) + (0x8180+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_SET_ADDR(base,m) ((base) + (0x8200+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK2_SET_ADDR(base,m) ((base) + (0x8280+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_SET_ADDR(base,m) ((base) + (0x8380+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_SET_ADDR(base,m) ((base) + (0x8400+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_SET_ADDR(base,m) ((base) + (0x8480+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_SET_ADDR(base,m) ((base) + (0x8500+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_SET_ADDR(base,m) ((base) + (0x8800+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_SET_ADDR(base,m) ((base) + (0x8880+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_SET_ADDR(base,m) ((base) + (0x8c00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_SET_ADDR(base,m) ((base) + (0x8c80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_SET_ADDR(base,m) ((base) + (0x8d00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_SET_ADDR(base,m) ((base) + (0x8d80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_SET_ADDR(base,m) ((base) + (0x8e00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9000+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9080+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9100+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9180+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9200+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9280+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9380+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9400+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9480+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9500+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9800+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9880+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9c00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9c80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9d00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9d80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_CLR_ADDR(base,m) ((base) + (0x9e00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa000+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa080+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa100+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa180+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa200+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa280+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa380+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa400+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa480+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa500+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa800+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_CLR_ADDR(base,m) ((base) + (0xa880+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_CLR_ADDR(base,m) ((base) + (0xac00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_CLR_ADDR(base,m) ((base) + (0xac80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_CLR_ADDR(base,m) ((base) + (0xad00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_CLR_ADDR(base,m) ((base) + (0xad80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_CLR_ADDR(base,m) ((base) + (0xae00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb000+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb080+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb100+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb180+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb200+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb280+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb380+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb400+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb480+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb500+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb800+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_CLR_ADDR(base,m) ((base) + (0xb880+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbc00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbc80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbd00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbd80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_CLR_ADDR(base,m) ((base) + (0xbe00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc000+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc080+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc100+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc180+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc200+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc280+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc380+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc400+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc480+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc500+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc800+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xc880+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcc00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcc80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcd00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xcd80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING0_ADDR(base,m) ((base) + (0xce00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd000+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd080+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd100+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd180+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd200+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd280+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd380+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd400+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd480+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd500+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd800+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xd880+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdc00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdc80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdd00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xdd80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING1_ADDR(base,m) ((base) + (0xde00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe000+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe080+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe100+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe180+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe200+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe280+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe380+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe400+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe480+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe500+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe800+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xe880+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xec00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xec80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xed00+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xed80+(m)*0x8+0xc0000))
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING2_ADDR(base,m) ((base) + (0xee00+(m)*0x8+0xc0000))
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long hwts_bypass : 1;
        unsigned long long hwts_fastpath_en : 1;
        unsigned long long hwts_force_icache_inv : 1;
        unsigned long long hwts_skip_reset : 1;
        unsigned long long hwts_skip_warning_check : 1;
        unsigned long long hwts_sqe_size : 1;
        unsigned long long reserved_0 : 2;
        unsigned long long syscnt_gray : 1;
        unsigned long long axi_slv_resp_err : 1;
        unsigned long long reserved_1 : 1;
        unsigned long long aic_task_timeout_bypass : 1;
        unsigned long long reserved_2 : 1;
        unsigned long long reserved_3 : 1;
        unsigned long long bus_err_bypass : 1;
        unsigned long long sdma_task_timeout_bypass : 1;
        unsigned long long sqe_err_bypass : 1;
        unsigned long long wait_task_timeout_bypass : 1;
        unsigned long long reserved_4 : 14;
        unsigned long long reset_dly_cnt : 8;
        unsigned long long reserved_5 : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_GLB_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_bypass_START (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_bypass_END (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_fastpath_en_START (1)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_fastpath_en_END (1)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_force_icache_inv_START (2)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_force_icache_inv_END (2)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_skip_reset_START (3)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_skip_reset_END (3)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_skip_warning_check_START (4)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_skip_warning_check_END (4)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_sqe_size_START (5)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_hwts_sqe_size_END (5)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_syscnt_gray_START (8)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_syscnt_gray_END (8)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_axi_slv_resp_err_START (9)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_axi_slv_resp_err_END (9)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_aic_task_timeout_bypass_START (11)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_aic_task_timeout_bypass_END (11)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_bus_err_bypass_START (14)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_bus_err_bypass_END (14)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_sdma_task_timeout_bypass_START (15)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_sdma_task_timeout_bypass_END (15)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_sqe_err_bypass_START (16)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_sqe_err_bypass_END (16)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_wait_task_timeout_bypass_START (17)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_wait_task_timeout_bypass_END (17)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_reset_dly_cnt_START (32)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL0_reset_dly_cnt_END (39)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_batch_mode_timeout_man : 8;
        unsigned long long reserved_0 : 8;
        unsigned long long reserved_1 : 8;
        unsigned long long reserved_2 : 8;
        unsigned long long aic_task_runtime_limit_exp : 6;
        unsigned long long reserved_3 : 2;
        unsigned long long reserved_4 : 6;
        unsigned long long reserved_5 : 2;
        unsigned long long reserved_6 : 6;
        unsigned long long reserved_7 : 2;
        unsigned long long wait_task_limit_exp : 6;
        unsigned long long reserved_8 : 2;
    } reg;
} SOC_NPU_HWTS_HWTS_GLB_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_aic_batch_mode_timeout_man_START (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_aic_batch_mode_timeout_man_END (7)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_aic_task_runtime_limit_exp_START (32)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_aic_task_runtime_limit_exp_END (37)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_wait_task_limit_exp_START (56)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL1_wait_task_limit_exp_END (61)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_task_runtime_limit_exp : 6;
        unsigned long long reserved : 58;
    } reg;
} SOC_NPU_HWTS_HWTS_GLB_CTRL2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_sdma_task_runtime_limit_exp_START (0)
#define SOC_NPU_HWTS_HWTS_GLB_CTRL2_sdma_task_runtime_limit_exp_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long lp_mode : 3;
        unsigned long long reserved_0 : 5;
        unsigned long long sp_level : 3;
        unsigned long long reserved_1 : 5;
        unsigned long long override_mode : 1;
        unsigned long long reserved_2 : 47;
    } reg;
} SOC_NPU_HWTS_HWTS_PRIORITY_CTRL0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL0_lp_mode_START (0)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL0_lp_mode_END (2)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL0_sp_level_START (8)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL0_sp_level_END (10)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL0_override_mode_START (16)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL0_override_mode_END (16)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long wrr_weight0 : 8;
        unsigned long long wrr_weight1 : 8;
        unsigned long long wrr_weight2 : 8;
        unsigned long long wrr_weight3 : 8;
        unsigned long long wrr_weight4 : 8;
        unsigned long long wrr_weight5 : 8;
        unsigned long long wrr_weight6 : 8;
        unsigned long long wrr_weight7 : 8;
    } reg;
} SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_wrr_weight0_START (0)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_wrr_weight0_END (7)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_wrr_weight1_START (8)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_wrr_weight1_END (15)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_wrr_weight2_START (16)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_wrr_weight2_END (23)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_wrr_weight3_START (24)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_wrr_weight3_END (31)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_wrr_weight4_START (32)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_wrr_weight4_END (39)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_wrr_weight5_START (40)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_wrr_weight5_END (47)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_wrr_weight6_START (48)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_wrr_weight6_END (55)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_wrr_weight7_START (56)
#define SOC_NPU_HWTS_HWTS_PRIORITY_CTRL1_wrr_weight7_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long hp_override_period_cyc : 40;
        unsigned long long reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING0_hp_override_period_cyc_START (0)
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING0_hp_override_period_cyc_END (39)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long hp_override_cyc : 40;
        unsigned long long reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING1_hp_override_cyc_START (0)
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TIME_SETTING1_hp_override_cyc_END (39)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long hp_cont_blk_cnt_limit : 40;
        unsigned long long reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TASK_SETTING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TASK_SETTING0_hp_cont_blk_cnt_limit_START (0)
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TASK_SETTING0_hp_cont_blk_cnt_limit_END (39)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long lp_cont_blk_cnt_limit : 40;
        unsigned long long reserved : 24;
    } reg;
} SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TASK_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TASK_SETTING1_lp_cont_blk_cnt_limit_START (0)
#define SOC_NPU_HWTS_HWTS_HL_PRIORITY_OVERRIDE_TASK_SETTING1_lp_cont_blk_cnt_limit_END (39)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long hwts_arcache_sq : 4;
        unsigned long long hwts_arsnoop_sq : 1;
        unsigned long long reserved_0 : 3;
        unsigned long long hwts_awcache_cq : 4;
        unsigned long long hwts_awsnoop_cq : 1;
        unsigned long long reserved_1 : 3;
        unsigned long long hwts_awcache_log : 4;
        unsigned long long hwts_awsnoop_log : 1;
        unsigned long long reserved_2 : 3;
        unsigned long long hwts_awcache_pct : 4;
        unsigned long long hwts_awsnoop_pct : 1;
        unsigned long long reserved_3 : 3;
        unsigned long long hwts_awcache_prof : 4;
        unsigned long long hwts_awsnoop_prof : 1;
        unsigned long long reserved_4 : 3;
        unsigned long long reserved_5 : 4;
        unsigned long long reserved_6 : 1;
        unsigned long long reserved_7 : 3;
        unsigned long long reserved_8 : 4;
        unsigned long long reserved_9 : 1;
        unsigned long long reserved_10 : 3;
        unsigned long long reserved_11 : 4;
        unsigned long long reserved_12 : 1;
        unsigned long long reserved_13 : 3;
    } reg;
} SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_arcache_sq_START (0)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_arcache_sq_END (3)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_arsnoop_sq_START (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_arsnoop_sq_END (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_awcache_cq_START (8)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_awcache_cq_END (11)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_awsnoop_cq_START (12)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_awsnoop_cq_END (12)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_awcache_log_START (16)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_awcache_log_END (19)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_awsnoop_log_START (20)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_awsnoop_log_END (20)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_awcache_pct_START (24)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_awcache_pct_END (27)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_awsnoop_pct_START (28)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_awsnoop_pct_END (28)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_awcache_prof_START (32)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_awcache_prof_END (35)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_awsnoop_prof_START (36)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING0_hwts_awsnoop_prof_END (36)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long hwts_awcache_aic : 4;
        unsigned long long hwts_awsnoop_aic : 1;
        unsigned long long reserved_0 : 3;
        unsigned long long hwts_arcache_aic : 4;
        unsigned long long hwts_arsnoop_aic : 1;
        unsigned long long reserved_1 : 3;
        unsigned long long reserved_2 : 4;
        unsigned long long reserved_3 : 1;
        unsigned long long reserved_4 : 3;
        unsigned long long reserved_5 : 4;
        unsigned long long reserved_6 : 1;
        unsigned long long reserved_7 : 3;
        unsigned long long reserved_8 : 4;
        unsigned long long reserved_9 : 1;
        unsigned long long reserved_10 : 3;
        unsigned long long reserved_11 : 4;
        unsigned long long reserved_12 : 1;
        unsigned long long reserved_13 : 3;
        unsigned long long hwts_awcache_sdma_sq : 4;
        unsigned long long hwts_awsnoop_sdma_sq : 1;
        unsigned long long reserved_14 : 3;
        unsigned long long hwts_awcache_sdma_sqcq_db : 4;
        unsigned long long hwts_awsnoop_sdma_sqcq_db : 1;
        unsigned long long reserved_15 : 3;
    } reg;
} SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_hwts_awcache_aic_START (0)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_hwts_awcache_aic_END (3)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_hwts_awsnoop_aic_START (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_hwts_awsnoop_aic_END (4)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_hwts_arcache_aic_START (8)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_hwts_arcache_aic_END (11)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_hwts_arsnoop_aic_START (12)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_hwts_arsnoop_aic_END (12)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_hwts_awcache_sdma_sq_START (48)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_hwts_awcache_sdma_sq_END (51)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_hwts_awsnoop_sdma_sq_START (52)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_hwts_awsnoop_sdma_sq_END (52)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_hwts_awcache_sdma_sqcq_db_START (56)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_hwts_awcache_sdma_sqcq_db_END (59)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_hwts_awsnoop_sdma_sqcq_db_START (60)
#define SOC_NPU_HWTS_HWTS_AXCACHE_SETTING1_hwts_awsnoop_sdma_sqcq_db_END (60)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_AWUSER_L_SETTING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 4;
        unsigned long long reserved_1: 60;
    } reg;
} SOC_NPU_HWTS_HWTS_AWUSER_H_SETTING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_ARUSER_L_SETTING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 4;
        unsigned long long reserved_1: 60;
    } reg;
} SOC_NPU_HWTS_HWTS_ARUSER_H_SETTING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_base_addr : 48;
        unsigned long long aic_core_shift : 6;
        unsigned long long reserved : 10;
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG_aic_base_addr_START (0)
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG_aic_base_addr_END (47)
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG_aic_core_shift_START (48)
#define SOC_NPU_HWTS_HWTS_AIC_BASE_ADDR_CFG_aic_core_shift_END (53)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 48;
        unsigned long long reserved_1: 6;
        unsigned long long reserved_2: 9;
        unsigned long long reserved_3: 1;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_NS_MB_BASE_ADDR_CFG_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 48;
        unsigned long long reserved_1: 6;
        unsigned long long reserved_2: 9;
        unsigned long long reserved_3: 1;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_NS_RET_MB_BASE_ADDR_CFG_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 48;
        unsigned long long reserved_1: 6;
        unsigned long long reserved_2: 10;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_BASE_ADDR_CFG_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_ns_sq_base_addr : 48;
        unsigned long long sdma_ns_sq_shift : 6;
        unsigned long long reserved : 9;
        unsigned long long sdma_ns_sq_base_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG_sdma_ns_sq_base_addr_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG_sdma_ns_sq_base_addr_END (47)
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG_sdma_ns_sq_shift_START (48)
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG_sdma_ns_sq_shift_END (53)
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG_sdma_ns_sq_base_is_virtual_START (63)
#define SOC_NPU_HWTS_HWTS_SDMA_NS_SQ_BASE_ADDR_CFG_sdma_ns_sq_base_is_virtual_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 48;
        unsigned long long reserved_1: 6;
        unsigned long long reserved_2: 9;
        unsigned long long reserved_3: 1;
    } reg;
} SOC_NPU_HWTS_HWTS_NS_SQ_SWAP_BUF_BASE_ADDR_CFG_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_enable_ctrl_ns : 2;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_NS_aic_enable_ctrl_ns_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_NS_aic_enable_ctrl_ns_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_disable_ctrl_ns : 2;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_NS_aic_disable_ctrl_ns_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_NS_aic_disable_ctrl_ns_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_enabled_status0_ns : 2;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_NS_aic_enabled_status0_ns_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_NS_aic_enabled_status0_ns_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_enabled_status1_ns : 2;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_NS_aic_enabled_status1_ns_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_NS_aic_enabled_status1_ns_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_enabled_status2_ns : 2;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_NS_aic_enabled_status2_ns_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_NS_aic_enabled_status2_ns_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_enabled_status3_ns : 2;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_NS_aic_enabled_status3_ns_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_NS_aic_enabled_status3_ns_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_ENABLE_CTRL_NS_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_DISABLE_CTRL_NS_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS0_NS_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS1_NS_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS2_NS_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS3_NS_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_ENABLE_CTRL_NS_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_DISABLE_CTRL_NS_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS0_NS_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS1_NS_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS2_NS_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS3_NS_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_enable_ctrl_ns : 4;
        unsigned long long reserved : 60;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_NS_sdma_enable_ctrl_ns_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_NS_sdma_enable_ctrl_ns_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_disable_ctrl_ns : 4;
        unsigned long long reserved : 60;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_NS_sdma_disable_ctrl_ns_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_NS_sdma_disable_ctrl_ns_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_enabled_status0_ns : 4;
        unsigned long long reserved : 60;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_NS_sdma_enabled_status0_ns_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_NS_sdma_enabled_status0_ns_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_enabled_status1_ns : 4;
        unsigned long long reserved : 60;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_NS_sdma_enabled_status1_ns_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_NS_sdma_enabled_status1_ns_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_enabled_status2_ns : 4;
        unsigned long long reserved : 60;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_NS_sdma_enabled_status2_ns_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_NS_sdma_enabled_status2_ns_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_enabled_status3_ns : 4;
        unsigned long long reserved : 60;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_NS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_NS_sdma_enabled_status3_ns_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_NS_sdma_enabled_status3_ns_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_free_bitmap : 2;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_FREE_AI_CORE_BITMAP_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_FREE_AI_CORE_BITMAP_aic_free_bitmap_START (0)
#define SOC_NPU_HWTS_HWTS_FREE_AI_CORE_BITMAP_aic_free_bitmap_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_FREE_AICPU_CORE_BITMAP_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_FREE_VEC_CORE_BITMAP_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_ch_free_bitmap : 4;
        unsigned long long reserved : 60;
    } reg;
} SOC_NPU_HWTS_HWTS_FREE_SDMA_SQ_BITMAP_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_FREE_SDMA_SQ_BITMAP_sdma_ch_free_bitmap_START (0)
#define SOC_NPU_HWTS_HWTS_FREE_SDMA_SQ_BITMAP_sdma_ch_free_bitmap_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sqid_of_current_l2_owner : 7;
        unsigned long long reserved : 57;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_OWNER_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_OWNER_sqid_of_current_l2_owner_START (0)
#define SOC_NPU_HWTS_HWTS_L2_OWNER_sqid_of_current_l2_owner_END (6)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long bus_err_type : 3;
        unsigned long long reserved_0 : 13;
        unsigned long long bus_err_id : 6;
        unsigned long long reserved_1 : 42;
    } reg;
} SOC_NPU_HWTS_HWTS_BUS_ERR_INFO_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_BUS_ERR_INFO_bus_err_type_START (0)
#define SOC_NPU_HWTS_HWTS_BUS_ERR_INFO_bus_err_type_END (2)
#define SOC_NPU_HWTS_HWTS_BUS_ERR_INFO_bus_err_id_START (16)
#define SOC_NPU_HWTS_HWTS_BUS_ERR_INFO_bus_err_id_END (21)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 1;
        unsigned long long reserved_1: 15;
        unsigned long long reserved_2: 10;
        unsigned long long reserved_3: 6;
        unsigned long long reserved_4: 9;
        unsigned long long reserved_5: 7;
        unsigned long long reserved_6: 10;
        unsigned long long reserved_7: 6;
    } reg;
} SOC_NPU_HWTS_HWTS_ECC_ERR_INFO0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 16;
        unsigned long long reserved_1: 9;
        unsigned long long reserved_2: 7;
        unsigned long long reserved_3: 9;
        unsigned long long reserved_4: 7;
        unsigned long long reserved_5: 8;
        unsigned long long reserved_6: 8;
    } reg;
} SOC_NPU_HWTS_HWTS_ECC_ERR_INFO1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long dfx_aic_blk_fsm_sel : 1;
        unsigned long long reserved : 63;
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_SEL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_SEL_dfx_aic_blk_fsm_sel_START (0)
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_SEL_dfx_aic_blk_fsm_sel_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long dfx_aic_blk_fsm_state : 4;
        unsigned long long reserved_0 : 4;
        unsigned long long dfx_aic_blk_fsm_ost_cnt : 1;
        unsigned long long dfx_aic_blk_fsm_blk_log_ost_cnt : 2;
        unsigned long long dfx_aic_blk_fsm_trace_ost_cnt : 1;
        unsigned long long reserved_1 : 52;
    } reg;
} SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_dfx_aic_blk_fsm_state_START (0)
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_dfx_aic_blk_fsm_state_END (3)
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_dfx_aic_blk_fsm_ost_cnt_START (8)
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_dfx_aic_blk_fsm_ost_cnt_END (8)
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_dfx_aic_blk_fsm_blk_log_ost_cnt_START (9)
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_dfx_aic_blk_fsm_blk_log_ost_cnt_END (10)
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_dfx_aic_blk_fsm_trace_ost_cnt_START (11)
#define SOC_NPU_HWTS_HWTS_AIC_BLK_FSM_STATE_dfx_aic_blk_fsm_trace_ost_cnt_END (11)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 5;
        unsigned long long reserved_1: 59;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_BLK_FSM_SEL_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 5;
        unsigned long long reserved_1: 3;
        unsigned long long reserved_2: 1;
        unsigned long long reserved_3: 2;
        unsigned long long reserved_4: 1;
        unsigned long long reserved_5: 52;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_BLK_FSM_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 5;
        unsigned long long reserved_1: 59;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_SEL_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 5;
        unsigned long long reserved_1: 3;
        unsigned long long reserved_2: 1;
        unsigned long long reserved_3: 2;
        unsigned long long reserved_4: 1;
        unsigned long long reserved_5: 52;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_BLK_FSM_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long dfx_sdma_blk_fsm_sel : 2;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_SEL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_SEL_dfx_sdma_blk_fsm_sel_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_SEL_dfx_sdma_blk_fsm_sel_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long dfx_sdma_blk_fsm_state : 4;
        unsigned long long reserved_0 : 4;
        unsigned long long dfx_sdma_blk_fsm_ost_cnt : 1;
        unsigned long long reserved_1 : 2;
        unsigned long long reserved_2 : 1;
        unsigned long long reserved_3 : 52;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_STATE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_STATE_dfx_sdma_blk_fsm_state_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_STATE_dfx_sdma_blk_fsm_state_END (3)
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_STATE_dfx_sdma_blk_fsm_ost_cnt_START (8)
#define SOC_NPU_HWTS_HWTS_SDMA_BLK_FSM_STATE_dfx_sdma_blk_fsm_ost_cnt_END (8)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long eco0_cfg : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_CFG_ECO0_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_CFG_ECO0_RESERVED_eco0_cfg_START (0)
#define SOC_NPU_HWTS_HWTS_CFG_ECO0_RESERVED_eco0_cfg_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long eco1_cfg : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_CFG_ECO1_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_CFG_ECO1_RESERVED_eco1_cfg_START (0)
#define SOC_NPU_HWTS_HWTS_CFG_ECO1_RESERVED_eco1_cfg_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long eco2_cfg : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_CFG_ECO2_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_CFG_ECO2_RESERVED_eco2_cfg_START (0)
#define SOC_NPU_HWTS_HWTS_CFG_ECO2_RESERVED_eco2_cfg_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long eco3_cfg : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_CFG_ECO3_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_CFG_ECO3_RESERVED_eco3_cfg_START (0)
#define SOC_NPU_HWTS_HWTS_CFG_ECO3_RESERVED_eco3_cfg_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long eco0_state : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_ECO0_STATE_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_ECO0_STATE_RESERVED_eco0_state_START (0)
#define SOC_NPU_HWTS_HWTS_ECO0_STATE_RESERVED_eco0_state_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long eco1_state : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_ECO1_STATE_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_ECO1_STATE_RESERVED_eco1_state_START (0)
#define SOC_NPU_HWTS_HWTS_ECO1_STATE_RESERVED_eco1_state_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long eco2_state : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_ECO2_STATE_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_ECO2_STATE_RESERVED_eco2_state_START (0)
#define SOC_NPU_HWTS_HWTS_ECO2_STATE_RESERVED_eco2_state_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long eco3_state : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_ECO3_STATE_RESERVED_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_ECO3_STATE_RESERVED_eco3_state_START (0)
#define SOC_NPU_HWTS_HWTS_ECO3_STATE_RESERVED_eco3_state_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_ns_status : 1;
        unsigned long long l1_pre_paused_ns_status : 1;
        unsigned long long l1_post_paused_ns_status : 1;
        unsigned long long l1_cq_full_ns_status : 1;
        unsigned long long l1_task_paused_ns_status : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_ns_status : 1;
        unsigned long long l1_l2buf_swapout_ns_status : 1;
        unsigned long long l1_sq_done_ns_status : 1;
        unsigned long long l1_cqe_written_ns_status : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_sqe_done_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_sqe_done_ns_status_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_pre_paused_ns_status_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_pre_paused_ns_status_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_post_paused_ns_status_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_post_paused_ns_status_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_cq_full_ns_status_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_cq_full_ns_status_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_task_paused_ns_status_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_task_paused_ns_status_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_l2buf_swapin_ns_status_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_l2buf_swapin_ns_status_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_l2buf_swapout_ns_status_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_l2buf_swapout_ns_status_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_sq_done_ns_status_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_sq_done_ns_status_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_cqe_written_ns_status_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_l1_cqe_written_ns_status_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_ns_status : 1;
        unsigned long long l1_debug_paused_ns_status : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_l1_task_debug_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_l1_task_debug_ns_status_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_l1_debug_paused_ns_status_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_l1_debug_paused_ns_status_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_ns_status : 1;
        unsigned long long l1_task_timeout_ns_status : 1;
        unsigned long long l1_task_trap_ns_status : 1;
        unsigned long long l1_sqe_error_ns_status : 1;
        unsigned long long l1_sw_status_error_ns_status : 1;
        unsigned long long l1_bus_error_ns_status : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_ns_status : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_task_error_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_task_error_ns_status_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_task_timeout_ns_status_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_task_timeout_ns_status_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_task_trap_ns_status_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_task_trap_ns_status_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_sqe_error_ns_status_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_sqe_error_ns_status_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_sw_status_error_ns_status_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_sw_status_error_ns_status_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_bus_error_ns_status_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_bus_error_ns_status_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_pool_conflict_ns_status_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_l1_pool_conflict_ns_status_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_profile_almost_full : 1;
        unsigned long long l1_pc_trace_almost_full : 1;
        unsigned long long l1_log_almost_full : 1;
        unsigned long long reserved : 61;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_l1_profile_almost_full_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_l1_profile_almost_full_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_l1_pc_trace_almost_full_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_l1_pc_trace_almost_full_END (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_l1_log_almost_full_START (2)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_l1_log_almost_full_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_VIRTUALIZATION_INTERRUPT_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0 : 5;
        unsigned long long l1_bus_error_ns_force : 1;
        unsigned long long reserved_1 : 1;
        unsigned long long l1_pool_conflict_ns_force : 1;
        unsigned long long reserved_2 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_l1_bus_error_ns_force_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_l1_bus_error_ns_force_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_l1_pool_conflict_ns_force_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_FORCE_l1_pool_conflict_ns_force_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_profile_almost_full_force : 1;
        unsigned long long l1_trace_almost_full_force : 1;
        unsigned long long l1_log_almost_full_force : 1;
        unsigned long long reserved : 61;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_l1_profile_almost_full_force_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_l1_profile_almost_full_force_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_l1_trace_almost_full_force_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_l1_trace_almost_full_force_END (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_l1_log_almost_full_force_START (2)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_FORCE_l1_log_almost_full_force_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_VIRTUALIZATION_INTERRUPT_FORCE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_ns_mask0 : 1;
        unsigned long long l1_pre_paused_ns_mask0 : 1;
        unsigned long long l1_post_paused_ns_mask0 : 1;
        unsigned long long l1_cq_full_ns_mask0 : 1;
        unsigned long long l1_task_paused_ns_mask0 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_ns_mask0 : 1;
        unsigned long long l1_l2buf_swapout_ns_mask0 : 1;
        unsigned long long l1_sq_done_ns_mask0 : 1;
        unsigned long long l1_cqe_written_ns_mask0 : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_sqe_done_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_sqe_done_ns_mask0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_pre_paused_ns_mask0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_pre_paused_ns_mask0_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_post_paused_ns_mask0_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_post_paused_ns_mask0_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_cq_full_ns_mask0_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_cq_full_ns_mask0_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_task_paused_ns_mask0_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_task_paused_ns_mask0_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_l2buf_swapin_ns_mask0_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_l2buf_swapin_ns_mask0_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_l2buf_swapout_ns_mask0_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_l2buf_swapout_ns_mask0_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_sq_done_ns_mask0_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_sq_done_ns_mask0_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_cqe_written_ns_mask0_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_l1_cqe_written_ns_mask0_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_ns_mask0 : 1;
        unsigned long long l1_debug_paused_ns_mask0 : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_l1_task_debug_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_l1_task_debug_ns_mask0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_l1_debug_paused_ns_mask0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_l1_debug_paused_ns_mask0_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_ns_mask0 : 1;
        unsigned long long l1_task_timeout_ns_mask0 : 1;
        unsigned long long l1_task_trap_ns_mask0 : 1;
        unsigned long long l1_sqe_error_ns_mask0 : 1;
        unsigned long long l1_sw_status_error_ns_mask0 : 1;
        unsigned long long l1_bus_error_ns_mask0 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_ns_mask0 : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_task_error_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_task_error_ns_mask0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_task_timeout_ns_mask0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_task_timeout_ns_mask0_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_task_trap_ns_mask0_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_task_trap_ns_mask0_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_sqe_error_ns_mask0_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_sqe_error_ns_mask0_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_sw_status_error_ns_mask0_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_sw_status_error_ns_mask0_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_bus_error_ns_mask0_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_bus_error_ns_mask0_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_pool_conflict_ns_mask0_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_l1_pool_conflict_ns_mask0_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_ns_mask1 : 1;
        unsigned long long l1_pre_paused_ns_mask1 : 1;
        unsigned long long l1_post_paused_ns_mask1 : 1;
        unsigned long long l1_cq_full_ns_mask1 : 1;
        unsigned long long l1_task_paused_ns_mask1 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_ns_mask1 : 1;
        unsigned long long l1_l2buf_swapout_ns_mask1 : 1;
        unsigned long long l1_sq_done_ns_mask1 : 1;
        unsigned long long l1_cqe_written_ns_mask1 : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_sqe_done_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_sqe_done_ns_mask1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_pre_paused_ns_mask1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_pre_paused_ns_mask1_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_post_paused_ns_mask1_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_post_paused_ns_mask1_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_cq_full_ns_mask1_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_cq_full_ns_mask1_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_task_paused_ns_mask1_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_task_paused_ns_mask1_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_l2buf_swapin_ns_mask1_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_l2buf_swapin_ns_mask1_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_l2buf_swapout_ns_mask1_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_l2buf_swapout_ns_mask1_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_sq_done_ns_mask1_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_sq_done_ns_mask1_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_cqe_written_ns_mask1_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_l1_cqe_written_ns_mask1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_ns_mask1 : 1;
        unsigned long long l1_debug_paused_ns_mask1 : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_l1_task_debug_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_l1_task_debug_ns_mask1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_l1_debug_paused_ns_mask1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_l1_debug_paused_ns_mask1_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_ns_mask1 : 1;
        unsigned long long l1_task_timeout_ns_mask1 : 1;
        unsigned long long l1_task_trap_ns_mask1 : 1;
        unsigned long long l1_sqe_error_ns_mask1 : 1;
        unsigned long long l1_sw_status_error_ns_mask1 : 1;
        unsigned long long l1_bus_error_ns_mask1 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_ns_mask1 : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_task_error_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_task_error_ns_mask1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_task_timeout_ns_mask1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_task_timeout_ns_mask1_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_task_trap_ns_mask1_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_task_trap_ns_mask1_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_sqe_error_ns_mask1_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_sqe_error_ns_mask1_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_sw_status_error_ns_mask1_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_sw_status_error_ns_mask1_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_bus_error_ns_mask1_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_bus_error_ns_mask1_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_pool_conflict_ns_mask1_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_l1_pool_conflict_ns_mask1_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_ns_mask2 : 1;
        unsigned long long l1_pre_paused_ns_mask2 : 1;
        unsigned long long l1_post_paused_ns_mask2 : 1;
        unsigned long long l1_cq_full_ns_mask2 : 1;
        unsigned long long l1_task_paused_ns_mask2 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_ns_mask2 : 1;
        unsigned long long l1_l2buf_swapout_ns_mask2 : 1;
        unsigned long long l1_sq_done_ns_mask2 : 1;
        unsigned long long l1_cqe_written_ns_mask2 : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_sqe_done_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_sqe_done_ns_mask2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_pre_paused_ns_mask2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_pre_paused_ns_mask2_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_post_paused_ns_mask2_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_post_paused_ns_mask2_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_cq_full_ns_mask2_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_cq_full_ns_mask2_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_task_paused_ns_mask2_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_task_paused_ns_mask2_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_l2buf_swapin_ns_mask2_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_l2buf_swapin_ns_mask2_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_l2buf_swapout_ns_mask2_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_l2buf_swapout_ns_mask2_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_sq_done_ns_mask2_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_sq_done_ns_mask2_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_cqe_written_ns_mask2_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_l1_cqe_written_ns_mask2_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_ns_mask2 : 1;
        unsigned long long l1_debug_paused_ns_mask2 : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_l1_task_debug_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_l1_task_debug_ns_mask2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_l1_debug_paused_ns_mask2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_l1_debug_paused_ns_mask2_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_ns_mask2 : 1;
        unsigned long long l1_task_timeout_ns_mask2 : 1;
        unsigned long long l1_task_trap_ns_mask2 : 1;
        unsigned long long l1_sqe_error_ns_mask2 : 1;
        unsigned long long l1_sw_status_error_ns_mask2 : 1;
        unsigned long long l1_bus_error_ns_mask2 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_ns_mask2 : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_task_error_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_task_error_ns_mask2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_task_timeout_ns_mask2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_task_timeout_ns_mask2_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_task_trap_ns_mask2_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_task_trap_ns_mask2_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_sqe_error_ns_mask2_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_sqe_error_ns_mask2_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_sw_status_error_ns_mask2_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_sw_status_error_ns_mask2_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_bus_error_ns_mask2_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_bus_error_ns_mask2_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_pool_conflict_ns_mask2_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_l1_pool_conflict_ns_mask2_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_profile_almost_full_mask : 1;
        unsigned long long l1_pc_trace_almost_full_mask : 1;
        unsigned long long l1_log_almost_full_mask : 1;
        unsigned long long reserved : 61;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DFX_MASK_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_l1_profile_almost_full_mask_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_l1_profile_almost_full_mask_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_l1_pc_trace_almost_full_mask_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_l1_pc_trace_almost_full_mask_END (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_l1_log_almost_full_mask_START (2)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_l1_log_almost_full_mask_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_VIRTUALIZATION_MASK_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_ns_mask0_set : 1;
        unsigned long long l1_pre_paused_ns_mask0_set : 1;
        unsigned long long l1_post_paused_ns_mask0_set : 1;
        unsigned long long l1_cq_full_ns_mask0_set : 1;
        unsigned long long l1_task_paused_ns_mask0_set : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_ns_mask0_set : 1;
        unsigned long long l1_l2buf_swapout_ns_mask0_set : 1;
        unsigned long long l1_sq_done_ns_mask0_set : 1;
        unsigned long long l1_cqe_written_ns_mask0_set : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_sqe_done_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_sqe_done_ns_mask0_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_pre_paused_ns_mask0_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_pre_paused_ns_mask0_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_post_paused_ns_mask0_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_post_paused_ns_mask0_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_cq_full_ns_mask0_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_cq_full_ns_mask0_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_task_paused_ns_mask0_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_task_paused_ns_mask0_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_l2buf_swapin_ns_mask0_set_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_l2buf_swapin_ns_mask0_set_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_l2buf_swapout_ns_mask0_set_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_l2buf_swapout_ns_mask0_set_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_sq_done_ns_mask0_set_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_sq_done_ns_mask0_set_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_cqe_written_ns_mask0_set_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_SET_l1_cqe_written_ns_mask0_set_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_ns_mask0_set : 1;
        unsigned long long l1_debug_paused_ns_mask0_set : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_l1_task_debug_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_l1_task_debug_ns_mask0_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_l1_debug_paused_ns_mask0_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_SET_l1_debug_paused_ns_mask0_set_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_ns_mask0_set : 1;
        unsigned long long l1_task_timeout_ns_mask0_set : 1;
        unsigned long long l1_task_trap_ns_mask0_set : 1;
        unsigned long long l1_sqe_error_ns_mask0_set : 1;
        unsigned long long l1_sw_status_error_ns_mask0_set : 1;
        unsigned long long l1_bus_error_ns_mask0_set : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_ns_mask0_set : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_task_error_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_task_error_ns_mask0_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_task_timeout_ns_mask0_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_task_timeout_ns_mask0_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_task_trap_ns_mask0_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_task_trap_ns_mask0_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_sqe_error_ns_mask0_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_sqe_error_ns_mask0_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_sw_status_error_ns_mask0_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_sw_status_error_ns_mask0_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_bus_error_ns_mask0_set_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_bus_error_ns_mask0_set_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_pool_conflict_ns_mask0_set_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_SET_l1_pool_conflict_ns_mask0_set_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_ns_mask1_set : 1;
        unsigned long long l1_pre_paused_ns_mask1_set : 1;
        unsigned long long l1_post_paused_ns_mask1_set : 1;
        unsigned long long l1_cq_full_ns_mask1_set : 1;
        unsigned long long l1_task_paused_ns_mask1_set : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_ns_mask1_set : 1;
        unsigned long long l1_l2buf_swapout_ns_mask1_set : 1;
        unsigned long long l1_sq_done_ns_mask1_set : 1;
        unsigned long long l1_cqe_written_ns_mask1_set : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_sqe_done_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_sqe_done_ns_mask1_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_pre_paused_ns_mask1_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_pre_paused_ns_mask1_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_post_paused_ns_mask1_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_post_paused_ns_mask1_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_cq_full_ns_mask1_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_cq_full_ns_mask1_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_task_paused_ns_mask1_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_task_paused_ns_mask1_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_l2buf_swapin_ns_mask1_set_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_l2buf_swapin_ns_mask1_set_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_l2buf_swapout_ns_mask1_set_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_l2buf_swapout_ns_mask1_set_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_sq_done_ns_mask1_set_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_sq_done_ns_mask1_set_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_cqe_written_ns_mask1_set_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_SET_l1_cqe_written_ns_mask1_set_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_ns_mask1_set : 1;
        unsigned long long l1_debug_paused_ns_mask1_set : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_l1_task_debug_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_l1_task_debug_ns_mask1_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_l1_debug_paused_ns_mask1_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_SET_l1_debug_paused_ns_mask1_set_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_ns_mask1_set : 1;
        unsigned long long l1_task_timeout_ns_mask1_set : 1;
        unsigned long long l1_task_trap_ns_mask1_set : 1;
        unsigned long long l1_sqe_error_ns_mask1_set : 1;
        unsigned long long l1_sw_status_error_ns_mask1_set : 1;
        unsigned long long l1_bus_error_ns_mask1_set : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_ns_mask1_set : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_task_error_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_task_error_ns_mask1_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_task_timeout_ns_mask1_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_task_timeout_ns_mask1_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_task_trap_ns_mask1_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_task_trap_ns_mask1_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_sqe_error_ns_mask1_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_sqe_error_ns_mask1_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_sw_status_error_ns_mask1_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_sw_status_error_ns_mask1_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_bus_error_ns_mask1_set_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_bus_error_ns_mask1_set_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_pool_conflict_ns_mask1_set_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_SET_l1_pool_conflict_ns_mask1_set_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_ns_mask2_set : 1;
        unsigned long long l1_pre_paused_ns_mask2_set : 1;
        unsigned long long l1_post_paused_ns_mask2_set : 1;
        unsigned long long l1_cq_full_ns_mask2_set : 1;
        unsigned long long l1_task_paused_ns_mask2_set : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_ns_mask2_set : 1;
        unsigned long long l1_l2buf_swapout_ns_mask2_set : 1;
        unsigned long long l1_sq_done_ns_mask2_set : 1;
        unsigned long long l1_cqe_written_ns_mask2_set : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_sqe_done_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_sqe_done_ns_mask2_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_pre_paused_ns_mask2_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_pre_paused_ns_mask2_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_post_paused_ns_mask2_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_post_paused_ns_mask2_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_cq_full_ns_mask2_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_cq_full_ns_mask2_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_task_paused_ns_mask2_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_task_paused_ns_mask2_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_l2buf_swapin_ns_mask2_set_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_l2buf_swapin_ns_mask2_set_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_l2buf_swapout_ns_mask2_set_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_l2buf_swapout_ns_mask2_set_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_sq_done_ns_mask2_set_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_sq_done_ns_mask2_set_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_cqe_written_ns_mask2_set_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_SET_l1_cqe_written_ns_mask2_set_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_ns_mask2_set : 1;
        unsigned long long l1_debug_paused_ns_mask2_set : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_l1_task_debug_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_l1_task_debug_ns_mask2_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_l1_debug_paused_ns_mask2_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_SET_l1_debug_paused_ns_mask2_set_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_ns_mask2_set : 1;
        unsigned long long l1_task_timeout_ns_mask2_set : 1;
        unsigned long long l1_task_trap_ns_mask2_set : 1;
        unsigned long long l1_sqe_error_ns_mask2_set : 1;
        unsigned long long l1_sw_status_error_ns_mask2_set : 1;
        unsigned long long l1_bus_error_ns_mask2_set : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_ns_mask2_set : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_task_error_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_task_error_ns_mask2_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_task_timeout_ns_mask2_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_task_timeout_ns_mask2_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_task_trap_ns_mask2_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_task_trap_ns_mask2_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_sqe_error_ns_mask2_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_sqe_error_ns_mask2_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_sw_status_error_ns_mask2_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_sw_status_error_ns_mask2_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_bus_error_ns_mask2_set_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_bus_error_ns_mask2_set_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_pool_conflict_ns_mask2_set_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_SET_l1_pool_conflict_ns_mask2_set_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_profile_almost_full_mask_set : 1;
        unsigned long long l1_pc_trace_almost_full_mask_set : 1;
        unsigned long long l1_log_almost_full_mask_set : 1;
        unsigned long long reserved : 61;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_l1_profile_almost_full_mask_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_l1_profile_almost_full_mask_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_l1_pc_trace_almost_full_mask_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_l1_pc_trace_almost_full_mask_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_l1_log_almost_full_mask_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_SET_l1_log_almost_full_mask_set_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_VIRTUALIZATION_MASK_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_ns_mask0_clr : 1;
        unsigned long long l1_pre_paused_ns_mask0_clr : 1;
        unsigned long long l1_post_paused_ns_mask0_clr : 1;
        unsigned long long l1_cq_full_ns_mask0_clr : 1;
        unsigned long long l1_task_paused_ns_mask0_clr : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_ns_mask0_clr : 1;
        unsigned long long l1_l2buf_swapout_ns_mask0_clr : 1;
        unsigned long long l1_sq_done_ns_mask0_clr : 1;
        unsigned long long l1_cqe_written_ns_mask0_clr : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_sqe_done_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_sqe_done_ns_mask0_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_pre_paused_ns_mask0_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_pre_paused_ns_mask0_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_post_paused_ns_mask0_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_post_paused_ns_mask0_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_cq_full_ns_mask0_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_cq_full_ns_mask0_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_task_paused_ns_mask0_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_task_paused_ns_mask0_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_l2buf_swapin_ns_mask0_clr_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_l2buf_swapin_ns_mask0_clr_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_l2buf_swapout_ns_mask0_clr_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_l2buf_swapout_ns_mask0_clr_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_sq_done_ns_mask0_clr_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_sq_done_ns_mask0_clr_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_cqe_written_ns_mask0_clr_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK0_CLR_l1_cqe_written_ns_mask0_clr_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_ns_mask0_clr : 1;
        unsigned long long l1_debug_paused_ns_mask0_clr : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_l1_task_debug_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_l1_task_debug_ns_mask0_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_l1_debug_paused_ns_mask0_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK0_CLR_l1_debug_paused_ns_mask0_clr_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_ns_mask0_clr : 1;
        unsigned long long l1_task_timeout_ns_mask0_clr : 1;
        unsigned long long l1_task_trap_ns_mask0_clr : 1;
        unsigned long long l1_sqe_error_ns_mask0_clr : 1;
        unsigned long long l1_sw_status_error_ns_mask0_clr : 1;
        unsigned long long l1_bus_error_ns_mask0_clr : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_ns_mask0_clr : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_task_error_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_task_error_ns_mask0_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_task_timeout_ns_mask0_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_task_timeout_ns_mask0_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_task_trap_ns_mask0_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_task_trap_ns_mask0_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_sqe_error_ns_mask0_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_sqe_error_ns_mask0_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_sw_status_error_ns_mask0_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_sw_status_error_ns_mask0_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_bus_error_ns_mask0_clr_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_bus_error_ns_mask0_clr_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_pool_conflict_ns_mask0_clr_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK0_CLR_l1_pool_conflict_ns_mask0_clr_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_ns_mask1_clr : 1;
        unsigned long long l1_pre_paused_ns_mask1_clr : 1;
        unsigned long long l1_post_paused_ns_mask1_clr : 1;
        unsigned long long l1_cq_full_ns_mask1_clr : 1;
        unsigned long long l1_task_paused_ns_mask1_clr : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_ns_mask1_clr : 1;
        unsigned long long l1_l2buf_swapout_ns_mask1_clr : 1;
        unsigned long long l1_sq_done_ns_mask1_clr : 1;
        unsigned long long l1_cqe_written_ns_mask1_clr : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_sqe_done_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_sqe_done_ns_mask1_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_pre_paused_ns_mask1_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_pre_paused_ns_mask1_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_post_paused_ns_mask1_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_post_paused_ns_mask1_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_cq_full_ns_mask1_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_cq_full_ns_mask1_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_task_paused_ns_mask1_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_task_paused_ns_mask1_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_l2buf_swapin_ns_mask1_clr_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_l2buf_swapin_ns_mask1_clr_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_l2buf_swapout_ns_mask1_clr_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_l2buf_swapout_ns_mask1_clr_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_sq_done_ns_mask1_clr_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_sq_done_ns_mask1_clr_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_cqe_written_ns_mask1_clr_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK1_CLR_l1_cqe_written_ns_mask1_clr_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_ns_mask1_clr : 1;
        unsigned long long l1_debug_paused_ns_mask1_clr : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_l1_task_debug_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_l1_task_debug_ns_mask1_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_l1_debug_paused_ns_mask1_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK1_CLR_l1_debug_paused_ns_mask1_clr_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_ns_mask1_clr : 1;
        unsigned long long l1_task_timeout_ns_mask1_clr : 1;
        unsigned long long l1_task_trap_ns_mask1_clr : 1;
        unsigned long long l1_sqe_error_ns_mask1_clr : 1;
        unsigned long long l1_sw_status_error_ns_mask1_clr : 1;
        unsigned long long l1_bus_error_ns_mask1_clr : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_ns_mask1_clr : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_task_error_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_task_error_ns_mask1_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_task_timeout_ns_mask1_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_task_timeout_ns_mask1_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_task_trap_ns_mask1_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_task_trap_ns_mask1_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_sqe_error_ns_mask1_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_sqe_error_ns_mask1_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_sw_status_error_ns_mask1_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_sw_status_error_ns_mask1_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_bus_error_ns_mask1_clr_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_bus_error_ns_mask1_clr_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_pool_conflict_ns_mask1_clr_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK1_CLR_l1_pool_conflict_ns_mask1_clr_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_ns_mask2_clr : 1;
        unsigned long long l1_pre_paused_ns_mask2_clr : 1;
        unsigned long long l1_post_paused_ns_mask2_clr : 1;
        unsigned long long l1_cq_full_ns_mask2_clr : 1;
        unsigned long long l1_task_paused_ns_mask2_clr : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_ns_mask2_clr : 1;
        unsigned long long l1_l2buf_swapout_ns_mask2_clr : 1;
        unsigned long long l1_sq_done_ns_mask2_clr : 1;
        unsigned long long l1_cqe_written_ns_mask2_clr : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_sqe_done_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_sqe_done_ns_mask2_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_pre_paused_ns_mask2_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_pre_paused_ns_mask2_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_post_paused_ns_mask2_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_post_paused_ns_mask2_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_cq_full_ns_mask2_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_cq_full_ns_mask2_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_task_paused_ns_mask2_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_task_paused_ns_mask2_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_l2buf_swapin_ns_mask2_clr_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_l2buf_swapin_ns_mask2_clr_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_l2buf_swapout_ns_mask2_clr_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_l2buf_swapout_ns_mask2_clr_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_sq_done_ns_mask2_clr_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_sq_done_ns_mask2_clr_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_cqe_written_ns_mask2_clr_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_MASK2_CLR_l1_cqe_written_ns_mask2_clr_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_ns_mask2_clr : 1;
        unsigned long long l1_debug_paused_ns_mask2_clr : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_l1_task_debug_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_l1_task_debug_ns_mask2_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_l1_debug_paused_ns_mask2_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_MASK2_CLR_l1_debug_paused_ns_mask2_clr_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_ns_mask2_clr : 1;
        unsigned long long l1_task_timeout_ns_mask2_clr : 1;
        unsigned long long l1_task_trap_ns_mask2_clr : 1;
        unsigned long long l1_sqe_error_ns_mask2_clr : 1;
        unsigned long long l1_sw_status_error_ns_mask2_clr : 1;
        unsigned long long l1_bus_error_ns_mask2_clr : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_ns_mask2_clr : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_task_error_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_task_error_ns_mask2_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_task_timeout_ns_mask2_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_task_timeout_ns_mask2_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_task_trap_ns_mask2_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_task_trap_ns_mask2_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_sqe_error_ns_mask2_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_sqe_error_ns_mask2_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_sw_status_error_ns_mask2_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_sw_status_error_ns_mask2_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_bus_error_ns_mask2_clr_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_bus_error_ns_mask2_clr_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_pool_conflict_ns_mask2_clr_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_MASK2_CLR_l1_pool_conflict_ns_mask2_clr_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_profile_almost_full_mask_clr : 1;
        unsigned long long l1_pc_trace_almost_full_mask_clr : 1;
        unsigned long long l1_log_almost_full_mask_clr : 1;
        unsigned long long reserved : 61;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_l1_profile_almost_full_mask_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_l1_profile_almost_full_mask_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_l1_pc_trace_almost_full_mask_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_l1_pc_trace_almost_full_mask_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_l1_log_almost_full_mask_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_DFX_MASK_CLR_l1_log_almost_full_mask_clr_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_VIRTUALIZATION_MASK_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_ns_pending0 : 1;
        unsigned long long l1_pre_paused_ns_pending0 : 1;
        unsigned long long l1_post_paused_ns_pending0 : 1;
        unsigned long long l1_cq_full_ns_pending0 : 1;
        unsigned long long l1_task_paused_ns_pending0 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_ns_pending0 : 1;
        unsigned long long l1_l2buf_swapout_ns_pending0 : 1;
        unsigned long long l1_sq_done_ns_pending0 : 1;
        unsigned long long l1_cqe_written_ns_pending0 : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_sqe_done_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_sqe_done_ns_pending0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_pre_paused_ns_pending0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_pre_paused_ns_pending0_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_post_paused_ns_pending0_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_post_paused_ns_pending0_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_cq_full_ns_pending0_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_cq_full_ns_pending0_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_task_paused_ns_pending0_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_task_paused_ns_pending0_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_l2buf_swapin_ns_pending0_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_l2buf_swapin_ns_pending0_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_l2buf_swapout_ns_pending0_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_l2buf_swapout_ns_pending0_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_sq_done_ns_pending0_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_sq_done_ns_pending0_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_cqe_written_ns_pending0_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING0_l1_cqe_written_ns_pending0_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_ns_pending0 : 1;
        unsigned long long l1_debug_paused_ns_pending0 : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_l1_task_debug_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_l1_task_debug_ns_pending0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_l1_debug_paused_ns_pending0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING0_l1_debug_paused_ns_pending0_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_ns_pending0 : 1;
        unsigned long long l1_task_timeout_ns_pending0 : 1;
        unsigned long long l1_task_trap_ns_pending0 : 1;
        unsigned long long l1_sqe_error_ns_pending0 : 1;
        unsigned long long l1_sw_status_error_ns_pending0 : 1;
        unsigned long long l1_bus_error_ns_pending0 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_ns_pending0 : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_task_error_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_task_error_ns_pending0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_task_timeout_ns_pending0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_task_timeout_ns_pending0_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_task_trap_ns_pending0_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_task_trap_ns_pending0_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_sqe_error_ns_pending0_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_sqe_error_ns_pending0_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_sw_status_error_ns_pending0_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_sw_status_error_ns_pending0_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_bus_error_ns_pending0_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_bus_error_ns_pending0_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_pool_conflict_ns_pending0_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING0_l1_pool_conflict_ns_pending0_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_ns_pending1 : 1;
        unsigned long long l1_pre_paused_ns_pending1 : 1;
        unsigned long long l1_post_paused_ns_pending1 : 1;
        unsigned long long l1_cq_full_ns_pending1 : 1;
        unsigned long long l1_task_paused_ns_pending1 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_ns_pending1 : 1;
        unsigned long long l1_l2buf_swapout_ns_pending1 : 1;
        unsigned long long l1_sq_done_ns_pending1 : 1;
        unsigned long long l1_cqe_written_ns_pending1 : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_sqe_done_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_sqe_done_ns_pending1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_pre_paused_ns_pending1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_pre_paused_ns_pending1_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_post_paused_ns_pending1_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_post_paused_ns_pending1_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_cq_full_ns_pending1_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_cq_full_ns_pending1_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_task_paused_ns_pending1_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_task_paused_ns_pending1_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_l2buf_swapin_ns_pending1_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_l2buf_swapin_ns_pending1_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_l2buf_swapout_ns_pending1_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_l2buf_swapout_ns_pending1_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_sq_done_ns_pending1_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_sq_done_ns_pending1_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_cqe_written_ns_pending1_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING1_l1_cqe_written_ns_pending1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_ns_pending1 : 1;
        unsigned long long l1_debug_paused_ns_pending1 : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_l1_task_debug_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_l1_task_debug_ns_pending1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_l1_debug_paused_ns_pending1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING1_l1_debug_paused_ns_pending1_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_ns_pending1 : 1;
        unsigned long long l1_task_timeout_ns_pending1 : 1;
        unsigned long long l1_task_trap_ns_pending1 : 1;
        unsigned long long l1_sqe_error_ns_pending1 : 1;
        unsigned long long l1_sw_status_error_ns_pending1 : 1;
        unsigned long long l1_bus_error_ns_pending1 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_ns_pending1 : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_task_error_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_task_error_ns_pending1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_task_timeout_ns_pending1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_task_timeout_ns_pending1_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_task_trap_ns_pending1_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_task_trap_ns_pending1_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_sqe_error_ns_pending1_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_sqe_error_ns_pending1_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_sw_status_error_ns_pending1_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_sw_status_error_ns_pending1_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_bus_error_ns_pending1_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_bus_error_ns_pending1_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_pool_conflict_ns_pending1_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING1_l1_pool_conflict_ns_pending1_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_ns_pending2 : 1;
        unsigned long long l1_pre_paused_ns_pending2 : 1;
        unsigned long long l1_post_paused_ns_pending2 : 1;
        unsigned long long l1_cq_full_ns_pending2 : 1;
        unsigned long long l1_task_paused_ns_pending2 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_ns_pending2 : 1;
        unsigned long long l1_l2buf_swapout_ns_pending2 : 1;
        unsigned long long l1_sq_done_ns_pending2 : 1;
        unsigned long long l1_cqe_written_ns_pending2 : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_sqe_done_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_sqe_done_ns_pending2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_pre_paused_ns_pending2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_pre_paused_ns_pending2_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_post_paused_ns_pending2_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_post_paused_ns_pending2_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_cq_full_ns_pending2_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_cq_full_ns_pending2_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_task_paused_ns_pending2_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_task_paused_ns_pending2_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_l2buf_swapin_ns_pending2_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_l2buf_swapin_ns_pending2_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_l2buf_swapout_ns_pending2_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_l2buf_swapout_ns_pending2_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_sq_done_ns_pending2_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_sq_done_ns_pending2_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_cqe_written_ns_pending2_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_NS_INTERRUPT_PENDING2_l1_cqe_written_ns_pending2_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_ns_pending2 : 1;
        unsigned long long l1_debug_paused_ns_pending2 : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_l1_task_debug_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_l1_task_debug_ns_pending2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_l1_debug_paused_ns_pending2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_NS_INTERRUPT_PENDING2_l1_debug_paused_ns_pending2_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_ns_pending2 : 1;
        unsigned long long l1_task_timeout_ns_pending2 : 1;
        unsigned long long l1_task_trap_ns_pending2 : 1;
        unsigned long long l1_sqe_error_ns_pending2 : 1;
        unsigned long long l1_sw_status_error_ns_pending2 : 1;
        unsigned long long l1_bus_error_ns_pending2 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_ns_pending2 : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_task_error_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_task_error_ns_pending2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_task_timeout_ns_pending2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_task_timeout_ns_pending2_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_task_trap_ns_pending2_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_task_trap_ns_pending2_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_sqe_error_ns_pending2_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_sqe_error_ns_pending2_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_sw_status_error_ns_pending2_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_sw_status_error_ns_pending2_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_bus_error_ns_pending2_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_bus_error_ns_pending2_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_pool_conflict_ns_pending2_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_NS_INTERRUPT_PENDING2_l1_pool_conflict_ns_pending2_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_profile_almost_full_pending : 1;
        unsigned long long l1_pc_trace_almost_full_pending : 1;
        unsigned long long l1_log_almost_full_pending : 1;
        unsigned long long reserved : 61;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_l1_profile_almost_full_pending_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_l1_profile_almost_full_pending_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_l1_pc_trace_almost_full_pending_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_l1_pc_trace_almost_full_pending_END (1)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_l1_log_almost_full_pending_START (2)
#define SOC_NPU_HWTS_HWTS_L1_DFX_INTERRUPT_PENDING_l1_log_almost_full_pending_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_VIRTUALIZATION_PENDING_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_norm_ns_int0_pending : 64;
    } reg;
} SOC_NPU_HWTS_SQ_NORM_NS_INT0_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_SQ_NORM_NS_INT0_PENDING_sq_norm_ns_int0_pending_START (0)
#define SOC_NPU_HWTS_SQ_NORM_NS_INT0_PENDING_sq_norm_ns_int0_pending_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_debug_ns_int0_pending : 64;
    } reg;
} SOC_NPU_HWTS_SQ_DEBUG_NS_INT0_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_SQ_DEBUG_NS_INT0_PENDING_sq_debug_ns_int0_pending_START (0)
#define SOC_NPU_HWTS_SQ_DEBUG_NS_INT0_PENDING_sq_debug_ns_int0_pending_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_exception_ns_int0_pending : 64;
    } reg;
} SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT0_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT0_PENDING_sq_exception_ns_int0_pending_START (0)
#define SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT0_PENDING_sq_exception_ns_int0_pending_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_norm_ns_int1_pending : 64;
    } reg;
} SOC_NPU_HWTS_SQ_NORM_NS_INT1_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_SQ_NORM_NS_INT1_PENDING_sq_norm_ns_int1_pending_START (0)
#define SOC_NPU_HWTS_SQ_NORM_NS_INT1_PENDING_sq_norm_ns_int1_pending_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_debug_ns_int1_pending : 64;
    } reg;
} SOC_NPU_HWTS_SQ_DEBUG_NS_INT1_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_SQ_DEBUG_NS_INT1_PENDING_sq_debug_ns_int1_pending_START (0)
#define SOC_NPU_HWTS_SQ_DEBUG_NS_INT1_PENDING_sq_debug_ns_int1_pending_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_exception_ns_int1_pending : 64;
    } reg;
} SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT1_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT1_PENDING_sq_exception_ns_int1_pending_START (0)
#define SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT1_PENDING_sq_exception_ns_int1_pending_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_norm_ns_int2_pending : 64;
    } reg;
} SOC_NPU_HWTS_SQ_NORM_NS_INT2_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_SQ_NORM_NS_INT2_PENDING_sq_norm_ns_int2_pending_START (0)
#define SOC_NPU_HWTS_SQ_NORM_NS_INT2_PENDING_sq_norm_ns_int2_pending_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_debug_ns_int2_pending : 64;
    } reg;
} SOC_NPU_HWTS_SQ_DEBUG_NS_INT2_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_SQ_DEBUG_NS_INT2_PENDING_sq_debug_ns_int2_pending_START (0)
#define SOC_NPU_HWTS_SQ_DEBUG_NS_INT2_PENDING_sq_debug_ns_int2_pending_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_exception_ns_int2_pending : 64;
    } reg;
} SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT2_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT2_PENDING_sq_exception_ns_int2_pending_START (0)
#define SOC_NPU_HWTS_SQ_EXCEPTION_NS_INT2_PENDING_sq_exception_ns_int2_pending_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_ns_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_l2_sqe_done_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_l2_sqe_done_ns_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_ns_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_l2_pre_paused_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_l2_pre_paused_ns_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_ns_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_l2_post_paused_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_l2_post_paused_ns_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_ns_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_l2_cq_full_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_l2_cq_full_ns_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_ns_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_l2_task_paused_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_l2_task_paused_ns_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_NS_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_ns_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_l2_l2buf_swapin_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_l2_l2buf_swapin_ns_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_ns_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_l2_l2buf_swapout_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_l2_l2buf_swapout_ns_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_ns_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_l2_sq_done_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_l2_sq_done_ns_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_ns_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_l2_cqe_written_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_l2_cqe_written_ns_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_ns_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_l2_task_debug_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_l2_task_debug_ns_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_ns_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_l2_debug_paused_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_l2_debug_paused_ns_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_ns_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_l2_task_error_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_l2_task_error_ns_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_ns_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_l2_task_timeout_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_l2_task_timeout_ns_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_ns_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_l2_task_trap_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_l2_task_trap_ns_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_ns_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_l2_sqe_error_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_l2_sqe_error_ns_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_ns_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_l2_sw_status_error_ns_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_l2_sw_status_error_ns_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_ns_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_FORCE_l2_sqe_done_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_FORCE_l2_sqe_done_ns_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_ns_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_FORCE_l2_pre_paused_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_FORCE_l2_pre_paused_ns_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_ns_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_FORCE_l2_post_paused_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_FORCE_l2_post_paused_ns_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_ns_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_FORCE_l2_cq_full_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_FORCE_l2_cq_full_ns_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_ns_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_FORCE_l2_task_paused_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_FORCE_l2_task_paused_ns_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_FORCE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_NS_FORCE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_ns_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_FORCE_l2_l2buf_swapin_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_FORCE_l2_l2buf_swapin_ns_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_ns_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_FORCE_l2_l2buf_swapout_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_FORCE_l2_l2buf_swapout_ns_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_ns_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_FORCE_l2_sq_done_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_FORCE_l2_sq_done_ns_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_ns_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_FORCE_l2_cqe_written_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_FORCE_l2_cqe_written_ns_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_ns_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_FORCE_l2_task_debug_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_FORCE_l2_task_debug_ns_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_ns_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_FORCE_l2_debug_paused_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_FORCE_l2_debug_paused_ns_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_ns_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_FORCE_l2_task_error_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_FORCE_l2_task_error_ns_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_ns_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_FORCE_l2_task_timeout_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_FORCE_l2_task_timeout_ns_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_ns_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_FORCE_l2_task_trap_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_FORCE_l2_task_trap_ns_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_ns_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_FORCE_l2_sqe_error_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_FORCE_l2_sqe_error_ns_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_ns_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_FORCE_l2_sw_status_error_ns_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_FORCE_l2_sw_status_error_ns_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_ns_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_l2_sqe_done_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_l2_sqe_done_ns_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_ns_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_l2_pre_paused_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_l2_pre_paused_ns_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_ns_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_l2_post_paused_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_l2_post_paused_ns_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_ns_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_l2_cq_full_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_l2_cq_full_ns_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_ns_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_l2_task_paused_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_l2_task_paused_ns_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_ns_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_l2_l2buf_swapin_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_l2_l2buf_swapin_ns_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_ns_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_l2_l2buf_swapout_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_l2_l2buf_swapout_ns_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_ns_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_l2_sq_done_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_l2_sq_done_ns_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_ns_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_l2_cqe_written_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_l2_cqe_written_ns_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_ns_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_l2_task_debug_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_l2_task_debug_ns_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_ns_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_l2_debug_paused_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_l2_debug_paused_ns_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_ns_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_l2_task_error_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_l2_task_error_ns_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_ns_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_l2_task_timeout_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_l2_task_timeout_ns_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_ns_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_l2_task_trap_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_l2_task_trap_ns_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_ns_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_l2_sqe_error_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_l2_sqe_error_ns_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_ns_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_l2_sw_status_error_ns_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_l2_sw_status_error_ns_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_ns_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_l2_sqe_done_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_l2_sqe_done_ns_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_ns_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_l2_pre_paused_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_l2_pre_paused_ns_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_ns_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_l2_post_paused_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_l2_post_paused_ns_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_ns_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_l2_cq_full_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_l2_cq_full_ns_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_ns_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_l2_task_paused_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_l2_task_paused_ns_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_ns_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_l2_l2buf_swapin_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_l2_l2buf_swapin_ns_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_ns_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_l2_l2buf_swapout_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_l2_l2buf_swapout_ns_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_ns_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_l2_sq_done_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_l2_sq_done_ns_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_ns_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_l2_cqe_written_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_l2_cqe_written_ns_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_ns_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_l2_task_debug_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_l2_task_debug_ns_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_ns_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_l2_debug_paused_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_l2_debug_paused_ns_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_ns_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_l2_task_error_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_l2_task_error_ns_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_ns_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_l2_task_timeout_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_l2_task_timeout_ns_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_ns_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_l2_task_trap_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_l2_task_trap_ns_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_ns_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_l2_sqe_error_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_l2_sqe_error_ns_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_ns_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_l2_sw_status_error_ns_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_l2_sw_status_error_ns_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_ns_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_l2_sqe_done_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_l2_sqe_done_ns_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_ns_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_l2_pre_paused_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_l2_pre_paused_ns_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_ns_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_l2_post_paused_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_l2_post_paused_ns_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_ns_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_l2_cq_full_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_l2_cq_full_ns_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_ns_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_l2_task_paused_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_l2_task_paused_ns_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_ns_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_l2_l2buf_swapin_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_l2_l2buf_swapin_ns_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_ns_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_l2_l2buf_swapout_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_l2_l2buf_swapout_ns_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_ns_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_l2_sq_done_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_l2_sq_done_ns_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_ns_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_l2_cqe_written_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_l2_cqe_written_ns_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_ns_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_l2_task_debug_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_l2_task_debug_ns_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_ns_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_l2_debug_paused_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_l2_debug_paused_ns_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_ns_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_l2_task_error_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_l2_task_error_ns_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_ns_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_l2_task_timeout_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_l2_task_timeout_ns_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_ns_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_l2_task_trap_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_l2_task_trap_ns_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_ns_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_l2_sqe_error_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_l2_sqe_error_ns_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_ns_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_l2_sw_status_error_ns_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_l2_sw_status_error_ns_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_ns_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_SET_l2_sqe_done_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_SET_l2_sqe_done_ns_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_ns_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_SET_l2_pre_paused_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_SET_l2_pre_paused_ns_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_ns_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_SET_l2_post_paused_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_SET_l2_post_paused_ns_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_ns_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_SET_l2_cq_full_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_SET_l2_cq_full_ns_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_ns_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_SET_l2_task_paused_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_SET_l2_task_paused_ns_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK0_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_ns_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_SET_l2_l2buf_swapin_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_SET_l2_l2buf_swapin_ns_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_ns_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_SET_l2_l2buf_swapout_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_SET_l2_l2buf_swapout_ns_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_ns_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_SET_l2_sq_done_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_SET_l2_sq_done_ns_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_ns_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_SET_l2_cqe_written_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_SET_l2_cqe_written_ns_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_ns_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_SET_l2_task_debug_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_SET_l2_task_debug_ns_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_ns_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_SET_l2_debug_paused_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_SET_l2_debug_paused_ns_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_ns_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_SET_l2_task_error_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_SET_l2_task_error_ns_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_ns_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_SET_l2_task_timeout_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_SET_l2_task_timeout_ns_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_ns_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_SET_l2_task_trap_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_SET_l2_task_trap_ns_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_ns_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_SET_l2_sqe_error_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_SET_l2_sqe_error_ns_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_ns_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_SET_l2_sw_status_error_ns_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_SET_l2_sw_status_error_ns_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_ns_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_SET_l2_sqe_done_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_SET_l2_sqe_done_ns_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_ns_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_SET_l2_pre_paused_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_SET_l2_pre_paused_ns_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_ns_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_SET_l2_post_paused_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_SET_l2_post_paused_ns_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_ns_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_SET_l2_cq_full_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_SET_l2_cq_full_ns_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_ns_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_SET_l2_task_paused_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_SET_l2_task_paused_ns_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK1_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_ns_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_SET_l2_l2buf_swapin_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_SET_l2_l2buf_swapin_ns_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_ns_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_SET_l2_l2buf_swapout_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_SET_l2_l2buf_swapout_ns_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_ns_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_SET_l2_sq_done_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_SET_l2_sq_done_ns_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_ns_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_SET_l2_cqe_written_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_SET_l2_cqe_written_ns_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_ns_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_SET_l2_task_debug_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_SET_l2_task_debug_ns_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_ns_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_SET_l2_debug_paused_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_SET_l2_debug_paused_ns_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_ns_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_SET_l2_task_error_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_SET_l2_task_error_ns_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_ns_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_SET_l2_task_timeout_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_SET_l2_task_timeout_ns_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_ns_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_SET_l2_task_trap_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_SET_l2_task_trap_ns_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_ns_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_SET_l2_sqe_error_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_SET_l2_sqe_error_ns_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_ns_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_SET_l2_sw_status_error_ns_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_SET_l2_sw_status_error_ns_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_ns_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_SET_l2_sqe_done_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_SET_l2_sqe_done_ns_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_ns_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_SET_l2_pre_paused_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_SET_l2_pre_paused_ns_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_ns_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_SET_l2_post_paused_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_SET_l2_post_paused_ns_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_ns_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_SET_l2_cq_full_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_SET_l2_cq_full_ns_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_ns_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_SET_l2_task_paused_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_SET_l2_task_paused_ns_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK2_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_ns_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_SET_l2_l2buf_swapin_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_SET_l2_l2buf_swapin_ns_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_ns_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_SET_l2_l2buf_swapout_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_SET_l2_l2buf_swapout_ns_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_ns_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_SET_l2_sq_done_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_SET_l2_sq_done_ns_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_ns_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_SET_l2_cqe_written_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_SET_l2_cqe_written_ns_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_ns_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_SET_l2_task_debug_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_SET_l2_task_debug_ns_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_ns_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_SET_l2_debug_paused_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_SET_l2_debug_paused_ns_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_ns_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_SET_l2_task_error_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_SET_l2_task_error_ns_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_ns_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_SET_l2_task_timeout_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_SET_l2_task_timeout_ns_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_ns_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_SET_l2_task_trap_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_SET_l2_task_trap_ns_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_ns_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_SET_l2_sqe_error_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_SET_l2_sqe_error_ns_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_ns_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_SET_l2_sw_status_error_ns_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_SET_l2_sw_status_error_ns_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_ns_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_CLR_l2_sqe_done_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK0_CLR_l2_sqe_done_ns_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_ns_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_CLR_l2_pre_paused_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK0_CLR_l2_pre_paused_ns_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_ns_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_CLR_l2_post_paused_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK0_CLR_l2_post_paused_ns_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_ns_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_CLR_l2_cq_full_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK0_CLR_l2_cq_full_ns_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_ns_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_CLR_l2_task_paused_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK0_CLR_l2_task_paused_ns_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK0_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_ns_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_CLR_l2_l2buf_swapin_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK0_CLR_l2_l2buf_swapin_ns_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_ns_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_CLR_l2_l2buf_swapout_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK0_CLR_l2_l2buf_swapout_ns_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_ns_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_CLR_l2_sq_done_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK0_CLR_l2_sq_done_ns_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_ns_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_CLR_l2_cqe_written_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK0_CLR_l2_cqe_written_ns_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_ns_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_CLR_l2_task_debug_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK0_CLR_l2_task_debug_ns_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_ns_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_CLR_l2_debug_paused_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK0_CLR_l2_debug_paused_ns_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_ns_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_CLR_l2_task_error_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK0_CLR_l2_task_error_ns_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_ns_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_CLR_l2_task_timeout_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK0_CLR_l2_task_timeout_ns_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_ns_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_CLR_l2_task_trap_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK0_CLR_l2_task_trap_ns_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_ns_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_CLR_l2_sqe_error_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK0_CLR_l2_sqe_error_ns_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_ns_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_CLR_l2_sw_status_error_ns_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK0_CLR_l2_sw_status_error_ns_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_ns_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_CLR_l2_sqe_done_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK1_CLR_l2_sqe_done_ns_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_ns_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_CLR_l2_pre_paused_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK1_CLR_l2_pre_paused_ns_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_ns_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_CLR_l2_post_paused_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK1_CLR_l2_post_paused_ns_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_ns_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_CLR_l2_cq_full_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK1_CLR_l2_cq_full_ns_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_ns_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_CLR_l2_task_paused_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK1_CLR_l2_task_paused_ns_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK1_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_ns_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_CLR_l2_l2buf_swapin_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK1_CLR_l2_l2buf_swapin_ns_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_ns_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_CLR_l2_l2buf_swapout_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK1_CLR_l2_l2buf_swapout_ns_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_ns_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_CLR_l2_sq_done_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK1_CLR_l2_sq_done_ns_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_ns_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_CLR_l2_cqe_written_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK1_CLR_l2_cqe_written_ns_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_ns_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_CLR_l2_task_debug_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK1_CLR_l2_task_debug_ns_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_ns_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_CLR_l2_debug_paused_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK1_CLR_l2_debug_paused_ns_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_ns_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_CLR_l2_task_error_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK1_CLR_l2_task_error_ns_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_ns_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_CLR_l2_task_timeout_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK1_CLR_l2_task_timeout_ns_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_ns_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_CLR_l2_task_trap_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK1_CLR_l2_task_trap_ns_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_ns_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_CLR_l2_sqe_error_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK1_CLR_l2_sqe_error_ns_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_ns_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_CLR_l2_sw_status_error_ns_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK1_CLR_l2_sw_status_error_ns_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_ns_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_CLR_l2_sqe_done_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_MASK2_CLR_l2_sqe_done_ns_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_ns_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_CLR_l2_pre_paused_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_MASK2_CLR_l2_pre_paused_ns_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_ns_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_CLR_l2_post_paused_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_MASK2_CLR_l2_post_paused_ns_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_ns_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_CLR_l2_cq_full_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_MASK2_CLR_l2_cq_full_ns_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_ns_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_CLR_l2_task_paused_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_MASK2_CLR_l2_task_paused_ns_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_MASK2_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_ns_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_CLR_l2_l2buf_swapin_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_MASK2_CLR_l2_l2buf_swapin_ns_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_ns_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_CLR_l2_l2buf_swapout_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_MASK2_CLR_l2_l2buf_swapout_ns_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_ns_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_CLR_l2_sq_done_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_MASK2_CLR_l2_sq_done_ns_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_ns_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_CLR_l2_cqe_written_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_MASK2_CLR_l2_cqe_written_ns_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_ns_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_CLR_l2_task_debug_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_MASK2_CLR_l2_task_debug_ns_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_ns_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_CLR_l2_debug_paused_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_MASK2_CLR_l2_debug_paused_ns_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_ns_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_CLR_l2_task_error_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_MASK2_CLR_l2_task_error_ns_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_ns_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_CLR_l2_task_timeout_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_MASK2_CLR_l2_task_timeout_ns_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_ns_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_CLR_l2_task_trap_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_MASK2_CLR_l2_task_trap_ns_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_ns_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_CLR_l2_sqe_error_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_MASK2_CLR_l2_sqe_error_ns_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_ns_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_CLR_l2_sw_status_error_ns_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_MASK2_CLR_l2_sw_status_error_ns_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_ns_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING0_l2_sqe_done_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING0_l2_sqe_done_ns_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_ns_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING0_l2_pre_paused_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING0_l2_pre_paused_ns_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_ns_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING0_l2_post_paused_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING0_l2_post_paused_ns_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_ns_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING0_l2_cq_full_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING0_l2_cq_full_ns_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_ns_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING0_l2_task_paused_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING0_l2_task_paused_ns_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_PENDING0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_ns_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING0_l2_l2buf_swapin_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING0_l2_l2buf_swapin_ns_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_ns_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING0_l2_l2buf_swapout_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING0_l2_l2buf_swapout_ns_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_ns_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING0_l2_sq_done_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING0_l2_sq_done_ns_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_ns_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING0_l2_cqe_written_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING0_l2_cqe_written_ns_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_ns_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING0_l2_task_debug_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING0_l2_task_debug_ns_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_ns_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING0_l2_debug_paused_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING0_l2_debug_paused_ns_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_ns_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING0_l2_task_error_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING0_l2_task_error_ns_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_ns_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING0_l2_task_timeout_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING0_l2_task_timeout_ns_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_ns_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING0_l2_task_trap_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING0_l2_task_trap_ns_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_ns_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING0_l2_sqe_error_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING0_l2_sqe_error_ns_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_ns_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING0_l2_sw_status_error_ns_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING0_l2_sw_status_error_ns_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_ns_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING1_l2_sqe_done_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING1_l2_sqe_done_ns_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_ns_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING1_l2_pre_paused_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING1_l2_pre_paused_ns_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_ns_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING1_l2_post_paused_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING1_l2_post_paused_ns_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_ns_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING1_l2_cq_full_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING1_l2_cq_full_ns_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_ns_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING1_l2_task_paused_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING1_l2_task_paused_ns_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_PENDING1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_ns_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING1_l2_l2buf_swapin_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING1_l2_l2buf_swapin_ns_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_ns_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING1_l2_l2buf_swapout_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING1_l2_l2buf_swapout_ns_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_ns_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING1_l2_sq_done_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING1_l2_sq_done_ns_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_ns_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING1_l2_cqe_written_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING1_l2_cqe_written_ns_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_ns_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING1_l2_task_debug_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING1_l2_task_debug_ns_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_ns_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING1_l2_debug_paused_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING1_l2_debug_paused_ns_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_ns_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING1_l2_task_error_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING1_l2_task_error_ns_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_ns_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING1_l2_task_timeout_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING1_l2_task_timeout_ns_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_ns_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING1_l2_task_trap_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING1_l2_task_trap_ns_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_ns_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING1_l2_sqe_error_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING1_l2_sqe_error_ns_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_ns_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING1_l2_sw_status_error_ns_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING1_l2_sw_status_error_ns_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_ns_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING2_l2_sqe_done_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_NS_INTERRUPT_PENDING2_l2_sqe_done_ns_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_ns_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING2_l2_pre_paused_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_NS_INTERRUPT_PENDING2_l2_pre_paused_ns_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_ns_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING2_l2_post_paused_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_NS_INTERRUPT_PENDING2_l2_post_paused_ns_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_ns_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING2_l2_cq_full_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_NS_INTERRUPT_PENDING2_l2_cq_full_ns_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_ns_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING2_l2_task_paused_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_NS_INTERRUPT_PENDING2_l2_task_paused_ns_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_NS_INTERRUPT_PENDING2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_ns_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING2_l2_l2buf_swapin_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_NS_INTERRUPT_PENDING2_l2_l2buf_swapin_ns_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_ns_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING2_l2_l2buf_swapout_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_NS_INTERRUPT_PENDING2_l2_l2buf_swapout_ns_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_ns_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING2_l2_sq_done_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_NS_INTERRUPT_PENDING2_l2_sq_done_ns_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_ns_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING2_l2_cqe_written_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_NS_INTERRUPT_PENDING2_l2_cqe_written_ns_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_ns_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING2_l2_task_debug_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_NS_INTERRUPT_PENDING2_l2_task_debug_ns_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_ns_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING2_l2_debug_paused_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_NS_INTERRUPT_PENDING2_l2_debug_paused_ns_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_ns_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING2_l2_task_error_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_NS_INTERRUPT_PENDING2_l2_task_error_ns_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_ns_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING2_l2_task_timeout_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_NS_INTERRUPT_PENDING2_l2_task_timeout_ns_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_ns_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING2_l2_task_trap_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_NS_INTERRUPT_PENDING2_l2_task_trap_ns_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_ns_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING2_l2_sqe_error_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_NS_INTERRUPT_PENDING2_l2_sqe_error_ns_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_ns_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING2_l2_sw_status_error_ns_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_NS_INTERRUPT_PENDING2_l2_sw_status_error_ns_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_base_addr : 48;
        unsigned long long reserved : 15;
        unsigned long long sq_base_addr_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_BASE_ADDR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_BASE_ADDR_sq_base_addr_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_BASE_ADDR_sq_base_addr_END (47)
#define SOC_NPU_HWTS_HWTS_SQ_BASE_ADDR_sq_base_addr_is_virtual_START (63)
#define SOC_NPU_HWTS_HWTS_SQ_BASE_ADDR_sq_base_addr_is_virtual_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_smmu_substream_id : 16;
        unsigned long long sq_smmu_two_stage_stream_id : 16;
        unsigned long long sq_smmu_two_stage_en : 1;
        unsigned long long reserved_0 : 3;
        unsigned long long sq_ban_wr_cqe : 1;
        unsigned long long sq_profile_en : 1;
        unsigned long long sq_pct_en : 1;
        unsigned long long sq_log_en : 1;
        unsigned long long sq_aic_poolid : 2;
        unsigned long long reserved_1 : 2;
        unsigned long long reserved_2 : 2;
        unsigned long long sq_sdma_poolid : 2;
        unsigned long long sq_cqid : 6;
        unsigned long long reserved_3 : 6;
        unsigned long long sq_priority : 3;
        unsigned long long reserved_4 : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_CFG1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_smmu_substream_id_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_smmu_substream_id_END (15)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_smmu_two_stage_stream_id_START (16)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_smmu_two_stage_stream_id_END (31)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_smmu_two_stage_en_START (32)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_smmu_two_stage_en_END (32)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_ban_wr_cqe_START (36)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_ban_wr_cqe_END (36)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_profile_en_START (37)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_profile_en_END (37)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_pct_en_START (38)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_pct_en_END (38)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_log_en_START (39)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_log_en_END (39)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_aic_poolid_START (40)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_aic_poolid_END (41)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_sdma_poolid_START (46)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_sdma_poolid_END (47)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_cqid_START (48)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_cqid_END (53)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_priority_START (60)
#define SOC_NPU_HWTS_HWTS_SQ_CFG1_sq_priority_END (62)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 16;
        unsigned long long reserved_1: 16;
        unsigned long long reserved_2: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_CFG2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long cq_base_addr : 48;
        unsigned long long reserved : 15;
        unsigned long long cq_base_addr_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_CQ_BASE_ADDR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_CQ_BASE_ADDR_cq_base_addr_START (0)
#define SOC_NPU_HWTS_HWTS_CQ_BASE_ADDR_cq_base_addr_END (47)
#define SOC_NPU_HWTS_HWTS_CQ_BASE_ADDR_cq_base_addr_is_virtual_START (63)
#define SOC_NPU_HWTS_HWTS_CQ_BASE_ADDR_cq_base_addr_is_virtual_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_own_bitmap : 2;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_AIC_OWN_STATE_UNION;
#endif
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_OWN_STATE_aic_own_bitmap_START (0)
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_OWN_STATE_aic_own_bitmap_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_debug_bitmap : 2;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_AIC_DEBUG_STATE_UNION;
#endif
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_DEBUG_STATE_aic_debug_bitmap_START (0)
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_DEBUG_STATE_aic_debug_bitmap_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_exception_bitmap : 2;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_AIC_EXCEPTION_STATE_UNION;
#endif
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_EXCEPTION_STATE_aic_exception_bitmap_START (0)
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_EXCEPTION_STATE_aic_exception_bitmap_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_trap_bitmap : 2;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_AIC_TRAP_STATE_UNION;
#endif
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_TRAP_STATE_aic_trap_bitmap_START (0)
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_TRAP_STATE_aic_trap_bitmap_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_done_bitmap : 2;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_AIC_DONE_STATE_UNION;
#endif
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_DONE_STATE_aic_done_bitmap_START (0)
#define SOC_NPU_HWTS_SQCQ_FSM_AIC_DONE_STATE_aic_done_bitmap_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_AICPU_OWN_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_AICPU_DEBUG_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_AICPU_EXCEPTION_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_AICPU_TRAP_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_AICPU_DONE_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_VEC_OWN_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_VEC_DEBUG_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_VEC_EXCEPTION_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_VEC_TRAP_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_VEC_DONE_STATE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long owned_sdma_ch_bitmap : 4;
        unsigned long long reserved : 60;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_SDMA_OWN_STATE_UNION;
#endif
#define SOC_NPU_HWTS_SQCQ_FSM_SDMA_OWN_STATE_owned_sdma_ch_bitmap_START (0)
#define SOC_NPU_HWTS_SQCQ_FSM_SDMA_OWN_STATE_owned_sdma_ch_bitmap_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sqe_type : 8;
        unsigned long long reserved_0 : 8;
        unsigned long long blk_id : 16;
        unsigned long long blk_dim : 16;
        unsigned long long num_aicore_own_cnt : 2;
        unsigned long long reserved_1 : 6;
        unsigned long long kernel_credit : 8;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE_UNION;
#endif
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE_sqe_type_START (0)
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE_sqe_type_END (7)
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE_blk_id_START (16)
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE_blk_id_END (31)
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE_blk_dim_START (32)
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE_blk_dim_END (47)
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE_num_aicore_own_cnt_START (48)
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE_num_aicore_own_cnt_END (49)
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE_kernel_credit_START (56)
#define SOC_NPU_HWTS_SQCQ_FSM_MISC_STATE_kernel_credit_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long dfx_sqcq_fsm_state : 5;
        unsigned long long reserved_0 : 3;
        unsigned long long dfx_sqcq_fsm_task_log_ost_cnt : 2;
        unsigned long long dfx_sqcq_fsm_profile_ost_cnt : 1;
        unsigned long long dfx_sqcq_fsm_write_value_ost_cnt : 1;
        unsigned long long dfx_sqcq_fsm_cq_write_ost_cnt : 1;
        unsigned long long reserved_1 : 20;
        unsigned long long sq_prefetch_busy : 1;
        unsigned long long reserved_2 : 30;
    } reg;
} SOC_NPU_HWTS_SQCQ_FSM_STATE_UNION;
#endif
#define SOC_NPU_HWTS_SQCQ_FSM_STATE_dfx_sqcq_fsm_state_START (0)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE_dfx_sqcq_fsm_state_END (4)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE_dfx_sqcq_fsm_task_log_ost_cnt_START (8)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE_dfx_sqcq_fsm_task_log_ost_cnt_END (9)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE_dfx_sqcq_fsm_profile_ost_cnt_START (10)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE_dfx_sqcq_fsm_profile_ost_cnt_END (10)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE_dfx_sqcq_fsm_write_value_ost_cnt_START (11)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE_dfx_sqcq_fsm_write_value_ost_cnt_END (11)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE_dfx_sqcq_fsm_cq_write_ost_cnt_START (12)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE_dfx_sqcq_fsm_cq_write_ost_cnt_END (12)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE_sq_prefetch_busy_START (33)
#define SOC_NPU_HWTS_SQCQ_FSM_STATE_sq_prefetch_busy_END (33)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 10;
        unsigned long long reserved_1: 22;
        unsigned long long reserved_2: 1;
        unsigned long long reserved_3: 31;
    } reg;
} SOC_NPU_HWTS_ACTIVE_TO_SQ_MAP_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_tail : 16;
        unsigned long long reserved : 48;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_DB_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_DB_sq_tail_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_DB_sq_tail_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_head : 16;
        unsigned long long sq_length : 16;
        unsigned long long sq_en : 1;
        unsigned long long reserved : 31;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_CFG0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_CFG0_sq_head_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_CFG0_sq_head_END (15)
#define SOC_NPU_HWTS_HWTS_SQ_CFG0_sq_length_START (16)
#define SOC_NPU_HWTS_HWTS_SQ_CFG0_sq_length_END (31)
#define SOC_NPU_HWTS_HWTS_SQ_CFG0_sq_en_START (32)
#define SOC_NPU_HWTS_HWTS_SQ_CFG0_sq_en_END (32)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long debug_pause : 1;
        unsigned long long task_pause : 1;
        unsigned long long task_kill : 1;
        unsigned long long reserved_0 : 13;
        unsigned long long debug_resume : 1;
        unsigned long long task_resume : 1;
        unsigned long long exception_handled : 1;
        unsigned long long task_terminate : 1;
        unsigned long long reserved_1 : 13;
        unsigned long long prefetch_clear : 1;
        unsigned long long reserved_2 : 14;
        unsigned long long l2buf_swapin_done : 1;
        unsigned long long l2buf_swapout_done : 1;
        unsigned long long reserved_3 : 14;
    } reg;
} SOC_NPU_HWTS_HWTS_TASK_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_debug_pause_START (0)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_debug_pause_END (0)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_task_pause_START (1)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_task_pause_END (1)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_task_kill_START (2)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_task_kill_END (2)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_debug_resume_START (16)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_debug_resume_END (16)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_task_resume_START (17)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_task_resume_END (17)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_exception_handled_START (18)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_exception_handled_END (18)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_task_terminate_START (19)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_task_terminate_END (19)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_prefetch_clear_START (33)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_prefetch_clear_END (33)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_l2buf_swapin_done_START (48)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_l2buf_swapin_done_END (48)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_l2buf_swapout_done_START (49)
#define SOC_NPU_HWTS_HWTS_TASK_CTRL_l2buf_swapout_done_END (49)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_cond : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_COND_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_COND_sq_cond_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_COND_sq_cond_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_sw_status : 32;
        unsigned long long reserved : 32;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_SW_STATUS_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_SW_STATUS_sq_sw_status_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_SW_STATUS_sq_sw_status_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long cq_head : 16;
        unsigned long long reserved : 48;
    } reg;
} SOC_NPU_HWTS_HWTS_CQ_DB_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_CQ_DB_cq_head_START (0)
#define SOC_NPU_HWTS_HWTS_CQ_DB_cq_head_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long cq_tail : 16;
        unsigned long long cq_length : 16;
        unsigned long long cq_phase_bit : 1;
        unsigned long long cq_tail_update : 1;
        unsigned long long reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_CQ_CFG_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_CQ_CFG_cq_tail_START (0)
#define SOC_NPU_HWTS_HWTS_CQ_CFG_cq_tail_END (15)
#define SOC_NPU_HWTS_HWTS_CQ_CFG_cq_length_START (16)
#define SOC_NPU_HWTS_HWTS_CQ_CFG_cq_length_END (31)
#define SOC_NPU_HWTS_HWTS_CQ_CFG_cq_phase_bit_START (32)
#define SOC_NPU_HWTS_HWTS_CQ_CFG_cq_phase_bit_END (32)
#define SOC_NPU_HWTS_HWTS_CQ_CFG_cq_tail_update_START (33)
#define SOC_NPU_HWTS_HWTS_CQ_CFG_cq_tail_update_END (33)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 6;
        unsigned long long reserved_1: 26;
        unsigned long long reserved_2: 1;
        unsigned long long reserved_3: 31;
    } reg;
} SOC_NPU_HWTS_SQ_TO_ACTIVE_SQ_MAP_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long event_table_flag : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long reserved_1 : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_EVENT_TABLE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_EVENT_TABLE_event_table_flag_START (0)
#define SOC_NPU_HWTS_HWTS_EVENT_TABLE_event_table_flag_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long cross_soc_event_table_flag : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long reserved_1 : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_CROSS_SOC_EVENT_TABLE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_CROSS_SOC_EVENT_TABLE_cross_soc_event_table_flag_START (0)
#define SOC_NPU_HWTS_HWTS_CROSS_SOC_EVENT_TABLE_cross_soc_event_table_flag_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long notify_table_flag : 1;
        unsigned long long reserved : 63;
    } reg;
} SOC_NPU_HWTS_HWTS_NOTIFY_TABLE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NOTIFY_TABLE_notify_table_flag_START (0)
#define SOC_NPU_HWTS_HWTS_NOTIFY_TABLE_notify_table_flag_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long profile_en : 1;
        unsigned long long reserved_0 : 15;
        unsigned long long profile_buf_length : 16;
        unsigned long long profile_af_threshold : 16;
        unsigned long long reserved_1 : 16;
    } reg;
} SOC_NPU_HWTS_DFX_PROFILE_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_DFX_PROFILE_CTRL_profile_en_START (0)
#define SOC_NPU_HWTS_DFX_PROFILE_CTRL_profile_en_END (0)
#define SOC_NPU_HWTS_DFX_PROFILE_CTRL_profile_buf_length_START (16)
#define SOC_NPU_HWTS_DFX_PROFILE_CTRL_profile_buf_length_END (31)
#define SOC_NPU_HWTS_DFX_PROFILE_CTRL_profile_af_threshold_START (32)
#define SOC_NPU_HWTS_DFX_PROFILE_CTRL_profile_af_threshold_END (47)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long profile_base_addr : 48;
        unsigned long long reserved : 15;
        unsigned long long profile_base_addr_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_DFX_PROFILE_BASE_ADDR_UNION;
#endif
#define SOC_NPU_HWTS_DFX_PROFILE_BASE_ADDR_profile_base_addr_START (0)
#define SOC_NPU_HWTS_DFX_PROFILE_BASE_ADDR_profile_base_addr_END (47)
#define SOC_NPU_HWTS_DFX_PROFILE_BASE_ADDR_profile_base_addr_is_virtual_START (63)
#define SOC_NPU_HWTS_DFX_PROFILE_BASE_ADDR_profile_base_addr_is_virtual_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long profile_wptr : 16;
        unsigned long long profile_rptr : 16;
        unsigned long long reserved : 32;
    } reg;
} SOC_NPU_HWTS_DFX_PROFILE_PTR_UNION;
#endif
#define SOC_NPU_HWTS_DFX_PROFILE_PTR_profile_wptr_START (0)
#define SOC_NPU_HWTS_DFX_PROFILE_PTR_profile_wptr_END (15)
#define SOC_NPU_HWTS_DFX_PROFILE_PTR_profile_rptr_START (16)
#define SOC_NPU_HWTS_DFX_PROFILE_PTR_profile_rptr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long pct_en : 1;
        unsigned long long reserved_0 : 15;
        unsigned long long pct_buf_length : 16;
        unsigned long long pct_af_threshold : 16;
        unsigned long long reserved_1 : 16;
    } reg;
} SOC_NPU_HWTS_DFX_PCT_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_DFX_PCT_CTRL_pct_en_START (0)
#define SOC_NPU_HWTS_DFX_PCT_CTRL_pct_en_END (0)
#define SOC_NPU_HWTS_DFX_PCT_CTRL_pct_buf_length_START (16)
#define SOC_NPU_HWTS_DFX_PCT_CTRL_pct_buf_length_END (31)
#define SOC_NPU_HWTS_DFX_PCT_CTRL_pct_af_threshold_START (32)
#define SOC_NPU_HWTS_DFX_PCT_CTRL_pct_af_threshold_END (47)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long pct_base_addr : 48;
        unsigned long long reserved : 15;
        unsigned long long pct_base_addr_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_DFX_PCT_BASE_ADDR_UNION;
#endif
#define SOC_NPU_HWTS_DFX_PCT_BASE_ADDR_pct_base_addr_START (0)
#define SOC_NPU_HWTS_DFX_PCT_BASE_ADDR_pct_base_addr_END (47)
#define SOC_NPU_HWTS_DFX_PCT_BASE_ADDR_pct_base_addr_is_virtual_START (63)
#define SOC_NPU_HWTS_DFX_PCT_BASE_ADDR_pct_base_addr_is_virtual_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long pct_wptr : 16;
        unsigned long long pct_rptr : 16;
        unsigned long long reserved : 32;
    } reg;
} SOC_NPU_HWTS_DFX_PCT_PTR_UNION;
#endif
#define SOC_NPU_HWTS_DFX_PCT_PTR_pct_wptr_START (0)
#define SOC_NPU_HWTS_DFX_PCT_PTR_pct_wptr_END (15)
#define SOC_NPU_HWTS_DFX_PCT_PTR_pct_rptr_START (16)
#define SOC_NPU_HWTS_DFX_PCT_PTR_pct_rptr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long task_log_en : 1;
        unsigned long long block_log_en : 1;
        unsigned long long pmu_log_en : 1;
        unsigned long long reserved_0 : 13;
        unsigned long long log_buf_length : 16;
        unsigned long long log_af_threshold : 16;
        unsigned long long reserved_1 : 16;
    } reg;
} SOC_NPU_HWTS_DFX_LOG_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_DFX_LOG_CTRL_task_log_en_START (0)
#define SOC_NPU_HWTS_DFX_LOG_CTRL_task_log_en_END (0)
#define SOC_NPU_HWTS_DFX_LOG_CTRL_block_log_en_START (1)
#define SOC_NPU_HWTS_DFX_LOG_CTRL_block_log_en_END (1)
#define SOC_NPU_HWTS_DFX_LOG_CTRL_pmu_log_en_START (2)
#define SOC_NPU_HWTS_DFX_LOG_CTRL_pmu_log_en_END (2)
#define SOC_NPU_HWTS_DFX_LOG_CTRL_log_buf_length_START (16)
#define SOC_NPU_HWTS_DFX_LOG_CTRL_log_buf_length_END (31)
#define SOC_NPU_HWTS_DFX_LOG_CTRL_log_af_threshold_START (32)
#define SOC_NPU_HWTS_DFX_LOG_CTRL_log_af_threshold_END (47)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long log_base_addr : 48;
        unsigned long long reserved : 15;
        unsigned long long log_base_addr_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_DFX_LOG_BASE_ADDR_UNION;
#endif
#define SOC_NPU_HWTS_DFX_LOG_BASE_ADDR_log_base_addr_START (0)
#define SOC_NPU_HWTS_DFX_LOG_BASE_ADDR_log_base_addr_END (47)
#define SOC_NPU_HWTS_DFX_LOG_BASE_ADDR_log_base_addr_is_virtual_START (63)
#define SOC_NPU_HWTS_DFX_LOG_BASE_ADDR_log_base_addr_is_virtual_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long log_wptr : 16;
        unsigned long long log_rptr : 16;
        unsigned long long reserved : 32;
    } reg;
} SOC_NPU_HWTS_DFX_LOG_PTR_UNION;
#endif
#define SOC_NPU_HWTS_DFX_LOG_PTR_log_wptr_START (0)
#define SOC_NPU_HWTS_DFX_LOG_PTR_log_wptr_END (15)
#define SOC_NPU_HWTS_DFX_LOG_PTR_log_rptr_START (16)
#define SOC_NPU_HWTS_DFX_LOG_PTR_log_rptr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_cfg_addr_base : 48;
        unsigned long long reserved_0 : 8;
        unsigned long long sdma_ch_addr_shift : 5;
        unsigned long long reserved_1 : 3;
    } reg;
} SOC_NPU_HWTS_SDMA_GLB_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_SDMA_GLB_SETTING1_sdma_cfg_addr_base_START (0)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING1_sdma_cfg_addr_base_END (47)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING1_sdma_ch_addr_shift_START (56)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING1_sdma_ch_addr_shift_END (60)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_sq_tdb_offset : 16;
        unsigned long long sdma_sq_len : 16;
        unsigned long long sdma_cq_hdb_offset : 16;
        unsigned long long sdma_cq_len : 9;
        unsigned long long reserved : 7;
    } reg;
} SOC_NPU_HWTS_SDMA_GLB_SETTING2_UNION;
#endif
#define SOC_NPU_HWTS_SDMA_GLB_SETTING2_sdma_sq_tdb_offset_START (0)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING2_sdma_sq_tdb_offset_END (15)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING2_sdma_sq_len_START (16)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING2_sdma_sq_len_END (31)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING2_sdma_cq_hdb_offset_START (32)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING2_sdma_cq_hdb_offset_END (47)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING2_sdma_cq_len_START (48)
#define SOC_NPU_HWTS_SDMA_GLB_SETTING2_sdma_cq_len_END (56)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 6;
        unsigned long long reserved_1: 58;
    } reg;
} SOC_NPU_HWTS_SDMA_GLB_SETTING3_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0 : 16;
        unsigned long long sdma_sq_tdb : 16;
        unsigned long long sdma_cq_hdb : 9;
        unsigned long long reserved_1 : 23;
    } reg;
} SOC_NPU_HWTS_SDMA_SQCQ_DB_UNION;
#endif
#define SOC_NPU_HWTS_SDMA_SQCQ_DB_sdma_sq_tdb_START (16)
#define SOC_NPU_HWTS_SDMA_SQCQ_DB_sdma_sq_tdb_END (31)
#define SOC_NPU_HWTS_SDMA_SQCQ_DB_sdma_cq_hdb_START (32)
#define SOC_NPU_HWTS_SDMA_SQCQ_DB_sdma_cq_hdb_END (40)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_cqe_status0 : 64;
    } reg;
} SOC_NPU_HWTS_SDMA_CQE_STATUS0_UNION;
#endif
#define SOC_NPU_HWTS_SDMA_CQE_STATUS0_sdma_cqe_status0_START (0)
#define SOC_NPU_HWTS_SDMA_CQE_STATUS0_sdma_cqe_status0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_cqe_status1 : 64;
    } reg;
} SOC_NPU_HWTS_SDMA_CQE_STATUS1_UNION;
#endif
#define SOC_NPU_HWTS_SDMA_CQE_STATUS1_sdma_cqe_status1_START (0)
#define SOC_NPU_HWTS_SDMA_CQE_STATUS1_sdma_cqe_status1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long profile_bin0_upper : 34;
        unsigned long long reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_NOTIFY_PROFILE_GLOBAL_SETTING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILE_GLOBAL_SETTING0_profile_bin0_upper_START (0)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILE_GLOBAL_SETTING0_profile_bin0_upper_END (33)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long profile_bin1_upper : 34;
        unsigned long long reserved : 30;
    } reg;
} SOC_NPU_HWTS_HWTS_NOTIFY_PROFILE_GLOBAL_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILE_GLOBAL_SETTING1_profile_bin1_upper_START (0)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILE_GLOBAL_SETTING1_profile_bin1_upper_END (33)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long notify_profiler0_id : 10;
        unsigned long long reserved_0 : 5;
        unsigned long long notify_profiler0_en : 1;
        unsigned long long notify_profiler1_id : 10;
        unsigned long long reserved_1 : 5;
        unsigned long long notify_profiler1_en : 1;
        unsigned long long notify_profiler2_id : 10;
        unsigned long long reserved_2 : 5;
        unsigned long long notify_profiler2_en : 1;
        unsigned long long notify_profiler3_id : 10;
        unsigned long long reserved_3 : 5;
        unsigned long long notify_profiler3_en : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_0_SEL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_0_SEL_notify_profiler0_id_START (0)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_0_SEL_notify_profiler0_id_END (9)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_0_SEL_notify_profiler0_en_START (15)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_0_SEL_notify_profiler0_en_END (15)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_0_SEL_notify_profiler1_id_START (16)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_0_SEL_notify_profiler1_id_END (25)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_0_SEL_notify_profiler1_en_START (31)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_0_SEL_notify_profiler1_en_END (31)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_0_SEL_notify_profiler2_id_START (32)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_0_SEL_notify_profiler2_id_END (41)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_0_SEL_notify_profiler2_en_START (47)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_0_SEL_notify_profiler2_en_END (47)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_0_SEL_notify_profiler3_id_START (48)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_0_SEL_notify_profiler3_id_END (57)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_0_SEL_notify_profiler3_en_START (63)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_0_SEL_notify_profiler3_en_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long notify_profiler4_id : 10;
        unsigned long long reserved_0 : 5;
        unsigned long long notify_profiler4_en : 1;
        unsigned long long notify_profiler5_id : 10;
        unsigned long long reserved_1 : 5;
        unsigned long long notify_profiler5_en : 1;
        unsigned long long notify_profiler6_id : 10;
        unsigned long long reserved_2 : 5;
        unsigned long long notify_profiler6_en : 1;
        unsigned long long notify_profiler7_id : 10;
        unsigned long long reserved_3 : 5;
        unsigned long long notify_profiler7_en : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_1_SEL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_1_SEL_notify_profiler4_id_START (0)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_1_SEL_notify_profiler4_id_END (9)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_1_SEL_notify_profiler4_en_START (15)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_1_SEL_notify_profiler4_en_END (15)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_1_SEL_notify_profiler5_id_START (16)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_1_SEL_notify_profiler5_id_END (25)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_1_SEL_notify_profiler5_en_START (31)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_1_SEL_notify_profiler5_en_END (31)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_1_SEL_notify_profiler6_id_START (32)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_1_SEL_notify_profiler6_id_END (41)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_1_SEL_notify_profiler6_en_START (47)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_1_SEL_notify_profiler6_en_END (47)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_1_SEL_notify_profiler7_id_START (48)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_1_SEL_notify_profiler7_id_END (57)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_1_SEL_notify_profiler7_en_START (63)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_1_SEL_notify_profiler7_en_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long notify_profiler8_id : 10;
        unsigned long long reserved_0 : 5;
        unsigned long long notify_profiler8_en : 1;
        unsigned long long notify_profiler9_id : 10;
        unsigned long long reserved_1 : 5;
        unsigned long long notify_profiler9_en : 1;
        unsigned long long notify_profiler10_id : 10;
        unsigned long long reserved_2 : 5;
        unsigned long long notify_profiler10_en : 1;
        unsigned long long notify_profiler11_id : 10;
        unsigned long long reserved_3 : 5;
        unsigned long long notify_profiler11_en : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_2_SEL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_2_SEL_notify_profiler8_id_START (0)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_2_SEL_notify_profiler8_id_END (9)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_2_SEL_notify_profiler8_en_START (15)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_2_SEL_notify_profiler8_en_END (15)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_2_SEL_notify_profiler9_id_START (16)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_2_SEL_notify_profiler9_id_END (25)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_2_SEL_notify_profiler9_en_START (31)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_2_SEL_notify_profiler9_en_END (31)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_2_SEL_notify_profiler10_id_START (32)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_2_SEL_notify_profiler10_id_END (41)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_2_SEL_notify_profiler10_en_START (47)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_2_SEL_notify_profiler10_en_END (47)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_2_SEL_notify_profiler11_id_START (48)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_2_SEL_notify_profiler11_id_END (57)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_2_SEL_notify_profiler11_en_START (63)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_2_SEL_notify_profiler11_en_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long notify_profiler12_id : 10;
        unsigned long long reserved_0 : 5;
        unsigned long long notify_profiler12_en : 1;
        unsigned long long notify_profiler13_id : 10;
        unsigned long long reserved_1 : 5;
        unsigned long long notify_profiler13_en : 1;
        unsigned long long notify_profiler14_id : 10;
        unsigned long long reserved_2 : 5;
        unsigned long long notify_profiler14_en : 1;
        unsigned long long notify_profiler15_id : 10;
        unsigned long long reserved_3 : 5;
        unsigned long long notify_profiler15_en : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_3_SEL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_3_SEL_notify_profiler12_id_START (0)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_3_SEL_notify_profiler12_id_END (9)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_3_SEL_notify_profiler12_en_START (15)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_3_SEL_notify_profiler12_en_END (15)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_3_SEL_notify_profiler13_id_START (16)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_3_SEL_notify_profiler13_id_END (25)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_3_SEL_notify_profiler13_en_START (31)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_3_SEL_notify_profiler13_en_END (31)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_3_SEL_notify_profiler14_id_START (32)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_3_SEL_notify_profiler14_id_END (41)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_3_SEL_notify_profiler14_en_START (47)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_3_SEL_notify_profiler14_en_END (47)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_3_SEL_notify_profiler15_id_START (48)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_3_SEL_notify_profiler15_id_END (57)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_3_SEL_notify_profiler15_en_START (63)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_3_SEL_notify_profiler15_en_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long notify_profiler16_id : 10;
        unsigned long long reserved_0 : 5;
        unsigned long long notify_profiler16_en : 1;
        unsigned long long notify_profiler17_id : 10;
        unsigned long long reserved_1 : 5;
        unsigned long long notify_profiler17_en : 1;
        unsigned long long notify_profiler18_id : 10;
        unsigned long long reserved_2 : 5;
        unsigned long long notify_profiler18_en : 1;
        unsigned long long notify_profiler19_id : 10;
        unsigned long long reserved_3 : 5;
        unsigned long long notify_profiler19_en : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_4_SEL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_4_SEL_notify_profiler16_id_START (0)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_4_SEL_notify_profiler16_id_END (9)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_4_SEL_notify_profiler16_en_START (15)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_4_SEL_notify_profiler16_en_END (15)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_4_SEL_notify_profiler17_id_START (16)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_4_SEL_notify_profiler17_id_END (25)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_4_SEL_notify_profiler17_en_START (31)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_4_SEL_notify_profiler17_en_END (31)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_4_SEL_notify_profiler18_id_START (32)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_4_SEL_notify_profiler18_id_END (41)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_4_SEL_notify_profiler18_en_START (47)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_4_SEL_notify_profiler18_en_END (47)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_4_SEL_notify_profiler19_id_START (48)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_4_SEL_notify_profiler19_id_END (57)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_4_SEL_notify_profiler19_en_START (63)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_4_SEL_notify_profiler19_en_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long notify_profiler20_id : 10;
        unsigned long long reserved_0 : 5;
        unsigned long long notify_profiler20_en : 1;
        unsigned long long notify_profiler21_id : 10;
        unsigned long long reserved_1 : 5;
        unsigned long long notify_profiler21_en : 1;
        unsigned long long notify_profiler22_id : 10;
        unsigned long long reserved_2 : 5;
        unsigned long long notify_profiler22_en : 1;
        unsigned long long notify_profiler23_id : 10;
        unsigned long long reserved_3 : 5;
        unsigned long long notify_profiler23_en : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_5_SEL_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_5_SEL_notify_profiler20_id_START (0)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_5_SEL_notify_profiler20_id_END (9)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_5_SEL_notify_profiler20_en_START (15)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_5_SEL_notify_profiler20_en_END (15)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_5_SEL_notify_profiler21_id_START (16)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_5_SEL_notify_profiler21_id_END (25)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_5_SEL_notify_profiler21_en_START (31)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_5_SEL_notify_profiler21_en_END (31)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_5_SEL_notify_profiler22_id_START (32)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_5_SEL_notify_profiler22_id_END (41)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_5_SEL_notify_profiler22_en_START (47)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_5_SEL_notify_profiler22_en_END (47)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_5_SEL_notify_profiler23_id_START (48)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_5_SEL_notify_profiler23_id_END (57)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_5_SEL_notify_profiler23_en_START (63)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_5_SEL_notify_profiler23_en_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long notify_profiler_bin0_cnt : 21;
        unsigned long long notify_profiler_bin1_cnt : 21;
        unsigned long long notify_profiler_bin2_cnt : 21;
        unsigned long long reserved : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_CNT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_CNT_notify_profiler_bin0_cnt_START (0)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_CNT_notify_profiler_bin0_cnt_END (20)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_CNT_notify_profiler_bin1_cnt_START (21)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_CNT_notify_profiler_bin1_cnt_END (41)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_CNT_notify_profiler_bin2_cnt_START (42)
#define SOC_NPU_HWTS_HWTS_NOTIFY_PROFILER_CNT_notify_profiler_bin2_cnt_END (62)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 6;
        unsigned long long reserved_1: 58;
    } reg;
} SOC_NPU_HWTS_VIRTUALIZATION_GLB_CFG_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 6;
        unsigned long long reserved_1: 58;
    } reg;
} SOC_NPU_HWTS_VIRTUALIZATION_TOKEN_REFRESH_CTRL_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 11;
        unsigned long long reserved_1: 53;
    } reg;
} SOC_NPU_HWTS_VIRTUALIZATION_GROUP_BOUNDARY_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 41;
        unsigned long long reserved_1: 23;
    } reg;
} SOC_NPU_HWTS_VIRTUALIZATION_THRESHOLD_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 40;
        unsigned long long reserved_1: 24;
    } reg;
} SOC_NPU_HWTS_VIRTUALIZATION_RUNTIME_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 40;
        unsigned long long reserved_1: 24;
    } reg;
} SOC_NPU_HWTS_VIRTUALIZATION_MAX_THRESHOLD_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 40;
        unsigned long long reserved_1: 24;
    } reg;
} SOC_NPU_HWTS_VIRTUALIZATION_THRESHOLD_REFILL_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long hwhs_forced_ping_pong_mode : 1;
        unsigned long long reserved : 63;
    } reg;
} SOC_NPU_HWTS_HW_HS_GLB_CFG_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_GLB_CFG_hwhs_forced_ping_pong_mode_START (0)
#define SOC_NPU_HWTS_HW_HS_GLB_CFG_hwhs_forced_ping_pong_mode_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long hwhs_ch_en : 1;
        unsigned long long reserved_0 : 15;
        unsigned long long hwhs_associated_sqid : 6;
        unsigned long long reserved_1 : 10;
        unsigned long long hwhs_sqe_step : 16;
        unsigned long long hwhs_pulse_width : 8;
        unsigned long long reserved_2 : 8;
    } reg;
} SOC_NPU_HWTS_HW_HS_CHANNEL_CFG_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG_hwhs_ch_en_START (0)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG_hwhs_ch_en_END (0)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG_hwhs_associated_sqid_START (16)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG_hwhs_associated_sqid_END (21)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG_hwhs_sqe_step_START (32)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG_hwhs_sqe_step_END (47)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG_hwhs_pulse_width_START (48)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CFG_hwhs_pulse_width_END (55)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long hwhs_change_pending : 1;
        unsigned long long reserved : 63;
    } reg;
} SOC_NPU_HWTS_HW_HS_CHANNEL_CTRL_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CTRL_hwhs_change_pending_START (0)
#define SOC_NPU_HWTS_HW_HS_CHANNEL_CTRL_hwhs_change_pending_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long hw_hs_sq_base_addr : 48;
        unsigned long long reserved : 15;
        unsigned long long hw_hs_sq_base_addr_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_HW_HS_SHADOW0_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_SHADOW0_hw_hs_sq_base_addr_START (0)
#define SOC_NPU_HWTS_HW_HS_SHADOW0_hw_hs_sq_base_addr_END (47)
#define SOC_NPU_HWTS_HW_HS_SHADOW0_hw_hs_sq_base_addr_is_virtual_START (63)
#define SOC_NPU_HWTS_HW_HS_SHADOW0_hw_hs_sq_base_addr_is_virtual_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long hw_hs_sq_len : 16;
        unsigned long long hw_hs_sqe_step : 16;
        unsigned long long reserved : 32;
    } reg;
} SOC_NPU_HWTS_HW_HS_SHADOW1_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_SHADOW1_hw_hs_sq_len_START (0)
#define SOC_NPU_HWTS_HW_HS_SHADOW1_hw_hs_sq_len_END (15)
#define SOC_NPU_HWTS_HW_HS_SHADOW1_hw_hs_sqe_step_START (16)
#define SOC_NPU_HWTS_HW_HS_SHADOW1_hw_hs_sqe_step_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long isp_wr_end_ost_cnt : 16;
        unsigned long long hwhs_sqe_done_cnt : 16;
        unsigned long long vsync_error : 1;
        unsigned long long hwhs_state : 1;
        unsigned long long reserved : 30;
    } reg;
} SOC_NPU_HWTS_HW_HS_DFX0_UNION;
#endif
#define SOC_NPU_HWTS_HW_HS_DFX0_isp_wr_end_ost_cnt_START (0)
#define SOC_NPU_HWTS_HW_HS_DFX0_isp_wr_end_ost_cnt_END (15)
#define SOC_NPU_HWTS_HW_HS_DFX0_hwhs_sqe_done_cnt_START (16)
#define SOC_NPU_HWTS_HW_HS_DFX0_hwhs_sqe_done_cnt_END (31)
#define SOC_NPU_HWTS_HW_HS_DFX0_vsync_error_START (32)
#define SOC_NPU_HWTS_HW_HS_DFX0_vsync_error_END (32)
#define SOC_NPU_HWTS_HW_HS_DFX0_hwhs_state_START (33)
#define SOC_NPU_HWTS_HW_HS_DFX0_hwhs_state_END (33)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 48;
        unsigned long long reserved_1: 6;
        unsigned long long reserved_2: 9;
        unsigned long long reserved_3: 1;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_S_MB_BASE_ADDR_CFG_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 48;
        unsigned long long reserved_1: 6;
        unsigned long long reserved_2: 9;
        unsigned long long reserved_3: 1;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_S_RET_MB_BASE_ADDR_CFG_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_s_sq_base_addr : 48;
        unsigned long long sdma_s_sq_shift : 6;
        unsigned long long reserved : 9;
        unsigned long long sdma_s_sq_base_is_virtual : 1;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG_sdma_s_sq_base_addr_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG_sdma_s_sq_base_addr_END (47)
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG_sdma_s_sq_shift_START (48)
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG_sdma_s_sq_shift_END (53)
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG_sdma_s_sq_base_is_virtual_START (63)
#define SOC_NPU_HWTS_HWTS_SDMA_S_SQ_BASE_ADDR_CFG_sdma_s_sq_base_is_virtual_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 48;
        unsigned long long reserved_1: 6;
        unsigned long long reserved_2: 9;
        unsigned long long reserved_3: 1;
    } reg;
} SOC_NPU_HWTS_HWTS_S_SQ_SWAP_BUF_BASE_ADDR_CFG_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0 : 16;
        unsigned long long hwts_awprot_log : 3;
        unsigned long long reserved_1 : 5;
        unsigned long long hwts_awprot_pct : 3;
        unsigned long long reserved_2 : 5;
        unsigned long long hwts_awprot_prof : 3;
        unsigned long long reserved_3 : 29;
    } reg;
} SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_hwts_awprot_log_START (16)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_hwts_awprot_log_END (18)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_hwts_awprot_pct_START (24)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_hwts_awprot_pct_END (26)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_hwts_awprot_prof_START (32)
#define SOC_NPU_HWTS_HWTS_AXPROT_SETTING0_hwts_awprot_prof_END (34)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long ns_sq_awprot_aic : 3;
        unsigned long long reserved_0 : 5;
        unsigned long long ns_sq_arprot_aic : 3;
        unsigned long long reserved_1 : 5;
        unsigned long long reserved_2 : 3;
        unsigned long long reserved_3 : 5;
        unsigned long long reserved_4 : 3;
        unsigned long long reserved_5 : 5;
        unsigned long long reserved_6 : 3;
        unsigned long long reserved_7 : 5;
        unsigned long long reserved_8 : 3;
        unsigned long long reserved_9 : 5;
        unsigned long long ns_sq_awprot_sdma_sq : 3;
        unsigned long long reserved_10 : 5;
        unsigned long long ns_sq_awprot_sdma_sqcq_db : 3;
        unsigned long long reserved_11 : 5;
    } reg;
} SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ns_sq_awprot_aic_START (0)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ns_sq_awprot_aic_END (2)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ns_sq_arprot_aic_START (8)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ns_sq_arprot_aic_END (10)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ns_sq_awprot_sdma_sq_START (48)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ns_sq_awprot_sdma_sq_END (50)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ns_sq_awprot_sdma_sqcq_db_START (56)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING1_ns_sq_awprot_sdma_sqcq_db_END (58)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long ns_sq_arprot_sq : 3;
        unsigned long long reserved_0 : 5;
        unsigned long long ns_sq_awprot_cq : 3;
        unsigned long long reserved_1 : 29;
        unsigned long long reserved_2 : 1;
        unsigned long long reserved_3 : 7;
        unsigned long long reserved_4 : 3;
        unsigned long long reserved_5 : 5;
        unsigned long long reserved_6 : 3;
        unsigned long long reserved_7 : 5;
    } reg;
} SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING2_ns_sq_arprot_sq_START (0)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING2_ns_sq_arprot_sq_END (2)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING2_ns_sq_awprot_cq_START (8)
#define SOC_NPU_HWTS_HWTS_NS_SQ_AXPROT_SETTING2_ns_sq_awprot_cq_END (10)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long s_sq_awprot_aic : 3;
        unsigned long long reserved_0 : 5;
        unsigned long long s_sq_arprot_aic : 3;
        unsigned long long reserved_1 : 5;
        unsigned long long reserved_2 : 3;
        unsigned long long reserved_3 : 5;
        unsigned long long reserved_4 : 3;
        unsigned long long reserved_5 : 5;
        unsigned long long reserved_6 : 3;
        unsigned long long reserved_7 : 5;
        unsigned long long reserved_8 : 3;
        unsigned long long reserved_9 : 5;
        unsigned long long s_sq_awprot_sdma_sq : 3;
        unsigned long long reserved_10 : 5;
        unsigned long long s_sq_awprot_sdma_sqcq_db : 3;
        unsigned long long reserved_11 : 5;
    } reg;
} SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_s_sq_awprot_aic_START (0)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_s_sq_awprot_aic_END (2)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_s_sq_arprot_aic_START (8)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_s_sq_arprot_aic_END (10)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_s_sq_awprot_sdma_sq_START (48)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_s_sq_awprot_sdma_sq_END (50)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_s_sq_awprot_sdma_sqcq_db_START (56)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING1_s_sq_awprot_sdma_sqcq_db_END (58)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long s_sq_arprot_sq : 3;
        unsigned long long reserved_0 : 5;
        unsigned long long s_sq_awprot_cq : 3;
        unsigned long long reserved_1 : 29;
        unsigned long long s_sq_awprot_write_value : 1;
        unsigned long long reserved_2 : 7;
        unsigned long long reserved_3 : 3;
        unsigned long long reserved_4 : 5;
        unsigned long long reserved_5 : 3;
        unsigned long long reserved_6 : 5;
    } reg;
} SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING2_s_sq_arprot_sq_START (0)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING2_s_sq_arprot_sq_END (2)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING2_s_sq_awprot_cq_START (8)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING2_s_sq_awprot_cq_END (10)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING2_s_sq_awprot_write_value_START (40)
#define SOC_NPU_HWTS_HWTS_S_SQ_AXPROT_SETTING2_s_sq_awprot_write_value_END (40)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_enable_ctrl_s : 2;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_S_aic_enable_ctrl_s_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_ENABLE_CTRL_S_aic_enable_ctrl_s_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_disable_ctrl_s : 2;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_S_aic_disable_ctrl_s_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_DISABLE_CTRL_S_aic_disable_ctrl_s_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_enabled_status0_s : 2;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_S_aic_enabled_status0_s_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS0_S_aic_enabled_status0_s_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_enabled_status1_s : 2;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_S_aic_enabled_status1_s_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS1_S_aic_enabled_status1_s_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_enabled_status2_s : 2;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_S_aic_enabled_status2_s_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS2_S_aic_enabled_status2_s_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long aic_enabled_status3_s : 2;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_S_aic_enabled_status3_s_START (0)
#define SOC_NPU_HWTS_HWTS_AICORE_POOL_STATUS3_S_aic_enabled_status3_s_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_ENABLE_CTRL_S_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_DISABLE_CTRL_S_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS0_S_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS1_S_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS2_S_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_AICPU_POOL_STATUS3_S_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_ENABLE_CTRL_S_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_DISABLE_CTRL_S_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS0_S_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS1_S_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS2_S_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0: 32;
        unsigned long long reserved_1: 32;
    } reg;
} SOC_NPU_HWTS_HWTS_VEC_POOL_STATUS3_S_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_enable_ctrl_s : 4;
        unsigned long long reserved : 60;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_S_sdma_enable_ctrl_s_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_ENABLE_CTRL_S_sdma_enable_ctrl_s_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_disable_ctrl_s : 4;
        unsigned long long reserved : 60;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_S_sdma_disable_ctrl_s_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_DISABLE_CTRL_S_sdma_disable_ctrl_s_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_enabled_status0_s : 4;
        unsigned long long reserved : 60;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_S_sdma_enabled_status0_s_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS0_S_sdma_enabled_status0_s_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_enabled_status1_s : 4;
        unsigned long long reserved : 60;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_S_sdma_enabled_status1_s_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS1_S_sdma_enabled_status1_s_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_enabled_status2_s : 4;
        unsigned long long reserved : 60;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_S_sdma_enabled_status2_s_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS2_S_sdma_enabled_status2_s_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sdma_enabled_status3_s : 4;
        unsigned long long reserved : 60;
    } reg;
} SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_S_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_S_sdma_enabled_status3_s_START (0)
#define SOC_NPU_HWTS_HWTS_SDMA_POOL_STATUS3_S_sdma_enabled_status3_s_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long hwts_sec_en : 1;
        unsigned long long cqe_buf_sec_en : 1;
        unsigned long long write_value_bypass : 1;
        unsigned long long ns_sq_to_use_sec_pool : 1;
        unsigned long long reserved : 60;
    } reg;
} SOC_NPU_HWTS_HWTS_SEC_EN_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SEC_EN_hwts_sec_en_START (0)
#define SOC_NPU_HWTS_HWTS_SEC_EN_hwts_sec_en_END (0)
#define SOC_NPU_HWTS_HWTS_SEC_EN_cqe_buf_sec_en_START (1)
#define SOC_NPU_HWTS_HWTS_SEC_EN_cqe_buf_sec_en_END (1)
#define SOC_NPU_HWTS_HWTS_SEC_EN_write_value_bypass_START (2)
#define SOC_NPU_HWTS_HWTS_SEC_EN_write_value_bypass_END (2)
#define SOC_NPU_HWTS_HWTS_SEC_EN_ns_sq_to_use_sec_pool_START (3)
#define SOC_NPU_HWTS_HWTS_SEC_EN_ns_sq_to_use_sec_pool_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long hwts_arns_sq : 1;
        unsigned long long reserved_0 : 7;
        unsigned long long hwts_awns_cq : 1;
        unsigned long long reserved_1 : 7;
        unsigned long long hwts_awns_log : 1;
        unsigned long long reserved_2 : 7;
        unsigned long long hwts_awns_pct : 1;
        unsigned long long reserved_3 : 7;
        unsigned long long hwts_awns_prof : 1;
        unsigned long long reserved_4 : 7;
        unsigned long long hwts_awns_write_value : 1;
        unsigned long long reserved_5 : 7;
        unsigned long long reserved_6 : 1;
        unsigned long long reserved_7 : 7;
        unsigned long long reserved_8 : 1;
        unsigned long long reserved_9 : 7;
    } reg;
} SOC_NPU_HWTS_HWTS_NS_SETTING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_hwts_arns_sq_START (0)
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_hwts_arns_sq_END (0)
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_hwts_awns_cq_START (8)
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_hwts_awns_cq_END (8)
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_hwts_awns_log_START (16)
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_hwts_awns_log_END (16)
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_hwts_awns_pct_START (24)
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_hwts_awns_pct_END (24)
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_hwts_awns_prof_START (32)
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_hwts_awns_prof_END (32)
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_hwts_awns_write_value_START (40)
#define SOC_NPU_HWTS_HWTS_NS_SETTING1_hwts_awns_write_value_END (40)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long hwts_awns_aic : 1;
        unsigned long long reserved_0 : 7;
        unsigned long long hwts_arns_aic : 1;
        unsigned long long reserved_1 : 7;
        unsigned long long reserved_2 : 1;
        unsigned long long reserved_3 : 7;
        unsigned long long reserved_4 : 1;
        unsigned long long reserved_5 : 7;
        unsigned long long reserved_6 : 1;
        unsigned long long reserved_7 : 7;
        unsigned long long reserved_8 : 1;
        unsigned long long reserved_9 : 7;
        unsigned long long hwts_awns_sdma_sq : 1;
        unsigned long long reserved_10 : 7;
        unsigned long long hwts_awns_sdma_sqcq_db : 1;
        unsigned long long reserved_11 : 7;
    } reg;
} SOC_NPU_HWTS_HWTS_NS_SETTING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_NS_SETTING2_hwts_awns_aic_START (0)
#define SOC_NPU_HWTS_HWTS_NS_SETTING2_hwts_awns_aic_END (0)
#define SOC_NPU_HWTS_HWTS_NS_SETTING2_hwts_arns_aic_START (8)
#define SOC_NPU_HWTS_HWTS_NS_SETTING2_hwts_arns_aic_END (8)
#define SOC_NPU_HWTS_HWTS_NS_SETTING2_hwts_awns_sdma_sq_START (48)
#define SOC_NPU_HWTS_HWTS_NS_SETTING2_hwts_awns_sdma_sq_END (48)
#define SOC_NPU_HWTS_HWTS_NS_SETTING2_hwts_awns_sdma_sqcq_db_START (56)
#define SOC_NPU_HWTS_HWTS_NS_SETTING2_hwts_awns_sdma_sqcq_db_END (56)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long hwts_sq_sec_en : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_SQ_SEC_EN_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_SQ_SEC_EN_hwts_sq_sec_en_START (0)
#define SOC_NPU_HWTS_HWTS_SQ_SEC_EN_hwts_sq_sec_en_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_s_status : 1;
        unsigned long long l1_pre_paused_s_status : 1;
        unsigned long long l1_post_paused_s_status : 1;
        unsigned long long l1_cq_full_s_status : 1;
        unsigned long long l1_task_paused_s_status : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_s_status : 1;
        unsigned long long l1_l2buf_swapout_s_status : 1;
        unsigned long long l1_sq_done_s_status : 1;
        unsigned long long l1_cqe_written_s_status : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_sqe_done_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_sqe_done_s_status_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_pre_paused_s_status_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_pre_paused_s_status_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_post_paused_s_status_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_post_paused_s_status_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_cq_full_s_status_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_cq_full_s_status_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_task_paused_s_status_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_task_paused_s_status_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_l2buf_swapin_s_status_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_l2buf_swapin_s_status_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_l2buf_swapout_s_status_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_l2buf_swapout_s_status_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_sq_done_s_status_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_sq_done_s_status_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_cqe_written_s_status_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_l1_cqe_written_s_status_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_s_status : 1;
        unsigned long long l1_debug_paused_s_status : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_l1_task_debug_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_l1_task_debug_s_status_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_l1_debug_paused_s_status_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_l1_debug_paused_s_status_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_s_status : 1;
        unsigned long long l1_task_timeout_s_status : 1;
        unsigned long long l1_task_trap_s_status : 1;
        unsigned long long l1_sqe_error_s_status : 1;
        unsigned long long l1_sw_status_error_s_status : 1;
        unsigned long long l1_bus_error_s_status : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_s_status : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_task_error_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_task_error_s_status_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_task_timeout_s_status_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_task_timeout_s_status_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_task_trap_s_status_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_task_trap_s_status_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_sqe_error_s_status_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_sqe_error_s_status_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_sw_status_error_s_status_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_sw_status_error_s_status_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_bus_error_s_status_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_bus_error_s_status_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_pool_conflict_s_status_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_l1_pool_conflict_s_status_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved_0 : 5;
        unsigned long long l1_bus_error_s_force : 1;
        unsigned long long reserved_1 : 1;
        unsigned long long l1_pool_conflict_s_force : 1;
        unsigned long long reserved_2 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_l1_bus_error_s_force_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_l1_bus_error_s_force_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_l1_pool_conflict_s_force_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_FORCE_l1_pool_conflict_s_force_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_s_mask0 : 1;
        unsigned long long l1_pre_paused_s_mask0 : 1;
        unsigned long long l1_post_paused_s_mask0 : 1;
        unsigned long long l1_cq_full_s_mask0 : 1;
        unsigned long long l1_task_paused_s_mask0 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_s_mask0 : 1;
        unsigned long long l1_l2buf_swapout_s_mask0 : 1;
        unsigned long long l1_sq_done_s_mask0 : 1;
        unsigned long long l1_cqe_written_s_mask0 : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_sqe_done_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_sqe_done_s_mask0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_pre_paused_s_mask0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_pre_paused_s_mask0_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_post_paused_s_mask0_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_post_paused_s_mask0_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_cq_full_s_mask0_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_cq_full_s_mask0_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_task_paused_s_mask0_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_task_paused_s_mask0_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_l2buf_swapin_s_mask0_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_l2buf_swapin_s_mask0_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_l2buf_swapout_s_mask0_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_l2buf_swapout_s_mask0_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_sq_done_s_mask0_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_sq_done_s_mask0_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_cqe_written_s_mask0_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_l1_cqe_written_s_mask0_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_s_mask0 : 1;
        unsigned long long l1_debug_paused_s_mask0 : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_l1_task_debug_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_l1_task_debug_s_mask0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_l1_debug_paused_s_mask0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_l1_debug_paused_s_mask0_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_s_mask0 : 1;
        unsigned long long l1_task_timeout_s_mask0 : 1;
        unsigned long long l1_task_trap_s_mask0 : 1;
        unsigned long long l1_sqe_error_s_mask0 : 1;
        unsigned long long l1_sw_status_error_s_mask0 : 1;
        unsigned long long l1_bus_error_s_mask0 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_s_mask0 : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_task_error_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_task_error_s_mask0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_task_timeout_s_mask0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_task_timeout_s_mask0_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_task_trap_s_mask0_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_task_trap_s_mask0_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_sqe_error_s_mask0_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_sqe_error_s_mask0_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_sw_status_error_s_mask0_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_sw_status_error_s_mask0_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_bus_error_s_mask0_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_bus_error_s_mask0_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_pool_conflict_s_mask0_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_l1_pool_conflict_s_mask0_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_s_mask1 : 1;
        unsigned long long l1_pre_paused_s_mask1 : 1;
        unsigned long long l1_post_paused_s_mask1 : 1;
        unsigned long long l1_cq_full_s_mask1 : 1;
        unsigned long long l1_task_paused_s_mask1 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_s_mask1 : 1;
        unsigned long long l1_l2buf_swapout_s_mask1 : 1;
        unsigned long long l1_sq_done_s_mask1 : 1;
        unsigned long long l1_cqe_written_s_mask1 : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_sqe_done_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_sqe_done_s_mask1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_pre_paused_s_mask1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_pre_paused_s_mask1_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_post_paused_s_mask1_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_post_paused_s_mask1_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_cq_full_s_mask1_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_cq_full_s_mask1_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_task_paused_s_mask1_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_task_paused_s_mask1_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_l2buf_swapin_s_mask1_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_l2buf_swapin_s_mask1_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_l2buf_swapout_s_mask1_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_l2buf_swapout_s_mask1_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_sq_done_s_mask1_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_sq_done_s_mask1_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_cqe_written_s_mask1_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_l1_cqe_written_s_mask1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_s_mask1 : 1;
        unsigned long long l1_debug_paused_s_mask1 : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_l1_task_debug_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_l1_task_debug_s_mask1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_l1_debug_paused_s_mask1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_l1_debug_paused_s_mask1_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_s_mask1 : 1;
        unsigned long long l1_task_timeout_s_mask1 : 1;
        unsigned long long l1_task_trap_s_mask1 : 1;
        unsigned long long l1_sqe_error_s_mask1 : 1;
        unsigned long long l1_sw_status_error_s_mask1 : 1;
        unsigned long long l1_bus_error_s_mask1 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_s_mask1 : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_task_error_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_task_error_s_mask1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_task_timeout_s_mask1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_task_timeout_s_mask1_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_task_trap_s_mask1_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_task_trap_s_mask1_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_sqe_error_s_mask1_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_sqe_error_s_mask1_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_sw_status_error_s_mask1_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_sw_status_error_s_mask1_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_bus_error_s_mask1_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_bus_error_s_mask1_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_pool_conflict_s_mask1_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_l1_pool_conflict_s_mask1_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_s_mask2 : 1;
        unsigned long long l1_pre_paused_s_mask2 : 1;
        unsigned long long l1_post_paused_s_mask2 : 1;
        unsigned long long l1_cq_full_s_mask2 : 1;
        unsigned long long l1_task_paused_s_mask2 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_s_mask2 : 1;
        unsigned long long l1_l2buf_swapout_s_mask2 : 1;
        unsigned long long l1_sq_done_s_mask2 : 1;
        unsigned long long l1_cqe_written_s_mask2 : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_sqe_done_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_sqe_done_s_mask2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_pre_paused_s_mask2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_pre_paused_s_mask2_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_post_paused_s_mask2_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_post_paused_s_mask2_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_cq_full_s_mask2_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_cq_full_s_mask2_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_task_paused_s_mask2_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_task_paused_s_mask2_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_l2buf_swapin_s_mask2_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_l2buf_swapin_s_mask2_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_l2buf_swapout_s_mask2_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_l2buf_swapout_s_mask2_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_sq_done_s_mask2_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_sq_done_s_mask2_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_cqe_written_s_mask2_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_l1_cqe_written_s_mask2_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_s_mask2 : 1;
        unsigned long long l1_debug_paused_s_mask2 : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_l1_task_debug_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_l1_task_debug_s_mask2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_l1_debug_paused_s_mask2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_l1_debug_paused_s_mask2_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_s_mask2 : 1;
        unsigned long long l1_task_timeout_s_mask2 : 1;
        unsigned long long l1_task_trap_s_mask2 : 1;
        unsigned long long l1_sqe_error_s_mask2 : 1;
        unsigned long long l1_sw_status_error_s_mask2 : 1;
        unsigned long long l1_bus_error_s_mask2 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_s_mask2 : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_task_error_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_task_error_s_mask2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_task_timeout_s_mask2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_task_timeout_s_mask2_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_task_trap_s_mask2_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_task_trap_s_mask2_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_sqe_error_s_mask2_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_sqe_error_s_mask2_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_sw_status_error_s_mask2_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_sw_status_error_s_mask2_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_bus_error_s_mask2_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_bus_error_s_mask2_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_pool_conflict_s_mask2_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_l1_pool_conflict_s_mask2_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_s_mask0_set : 1;
        unsigned long long l1_pre_paused_s_mask0_set : 1;
        unsigned long long l1_post_paused_s_mask0_set : 1;
        unsigned long long l1_cq_full_s_mask0_set : 1;
        unsigned long long l1_task_paused_s_mask0_set : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_s_mask0_set : 1;
        unsigned long long l1_l2buf_swapout_s_mask0_set : 1;
        unsigned long long l1_sq_done_s_mask0_set : 1;
        unsigned long long l1_cqe_written_s_mask0_set : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_sqe_done_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_sqe_done_s_mask0_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_pre_paused_s_mask0_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_pre_paused_s_mask0_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_post_paused_s_mask0_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_post_paused_s_mask0_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_cq_full_s_mask0_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_cq_full_s_mask0_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_task_paused_s_mask0_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_task_paused_s_mask0_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_l2buf_swapin_s_mask0_set_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_l2buf_swapin_s_mask0_set_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_l2buf_swapout_s_mask0_set_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_l2buf_swapout_s_mask0_set_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_sq_done_s_mask0_set_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_sq_done_s_mask0_set_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_cqe_written_s_mask0_set_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_SET_l1_cqe_written_s_mask0_set_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_s_mask0_set : 1;
        unsigned long long l1_debug_paused_s_mask0_set : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_l1_task_debug_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_l1_task_debug_s_mask0_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_l1_debug_paused_s_mask0_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_SET_l1_debug_paused_s_mask0_set_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_s_mask0_set : 1;
        unsigned long long l1_task_timeout_s_mask0_set : 1;
        unsigned long long l1_task_trap_s_mask0_set : 1;
        unsigned long long l1_sqe_error_s_mask0_set : 1;
        unsigned long long l1_sw_status_error_s_mask0_set : 1;
        unsigned long long l1_bus_error_s_mask0_set : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_s_mask0_set : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_task_error_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_task_error_s_mask0_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_task_timeout_s_mask0_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_task_timeout_s_mask0_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_task_trap_s_mask0_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_task_trap_s_mask0_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_sqe_error_s_mask0_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_sqe_error_s_mask0_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_sw_status_error_s_mask0_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_sw_status_error_s_mask0_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_bus_error_s_mask0_set_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_bus_error_s_mask0_set_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_pool_conflict_s_mask0_set_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_SET_l1_pool_conflict_s_mask0_set_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_s_mask1_set : 1;
        unsigned long long l1_pre_paused_s_mask1_set : 1;
        unsigned long long l1_post_paused_s_mask1_set : 1;
        unsigned long long l1_cq_full_s_mask1_set : 1;
        unsigned long long l1_task_paused_s_mask1_set : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_s_mask1_set : 1;
        unsigned long long l1_l2buf_swapout_s_mask1_set : 1;
        unsigned long long l1_sq_done_s_mask1_set : 1;
        unsigned long long l1_cqe_written_s_mask1_set : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_sqe_done_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_sqe_done_s_mask1_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_pre_paused_s_mask1_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_pre_paused_s_mask1_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_post_paused_s_mask1_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_post_paused_s_mask1_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_cq_full_s_mask1_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_cq_full_s_mask1_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_task_paused_s_mask1_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_task_paused_s_mask1_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_l2buf_swapin_s_mask1_set_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_l2buf_swapin_s_mask1_set_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_l2buf_swapout_s_mask1_set_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_l2buf_swapout_s_mask1_set_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_sq_done_s_mask1_set_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_sq_done_s_mask1_set_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_cqe_written_s_mask1_set_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_SET_l1_cqe_written_s_mask1_set_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_s_mask1_set : 1;
        unsigned long long l1_debug_paused_s_mask1_set : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_l1_task_debug_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_l1_task_debug_s_mask1_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_l1_debug_paused_s_mask1_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_SET_l1_debug_paused_s_mask1_set_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_s_mask1_set : 1;
        unsigned long long l1_task_timeout_s_mask1_set : 1;
        unsigned long long l1_task_trap_s_mask1_set : 1;
        unsigned long long l1_sqe_error_s_mask1_set : 1;
        unsigned long long l1_sw_status_error_s_mask1_set : 1;
        unsigned long long l1_bus_error_s_mask1_set : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_s_mask1_set : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_task_error_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_task_error_s_mask1_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_task_timeout_s_mask1_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_task_timeout_s_mask1_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_task_trap_s_mask1_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_task_trap_s_mask1_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_sqe_error_s_mask1_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_sqe_error_s_mask1_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_sw_status_error_s_mask1_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_sw_status_error_s_mask1_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_bus_error_s_mask1_set_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_bus_error_s_mask1_set_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_pool_conflict_s_mask1_set_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_SET_l1_pool_conflict_s_mask1_set_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_s_mask2_set : 1;
        unsigned long long l1_pre_paused_s_mask2_set : 1;
        unsigned long long l1_post_paused_s_mask2_set : 1;
        unsigned long long l1_cq_full_s_mask2_set : 1;
        unsigned long long l1_task_paused_s_mask2_set : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_s_mask2_set : 1;
        unsigned long long l1_l2buf_swapout_s_mask2_set : 1;
        unsigned long long l1_sq_done_s_mask2_set : 1;
        unsigned long long l1_cqe_written_s_mask2_set : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_sqe_done_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_sqe_done_s_mask2_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_pre_paused_s_mask2_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_pre_paused_s_mask2_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_post_paused_s_mask2_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_post_paused_s_mask2_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_cq_full_s_mask2_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_cq_full_s_mask2_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_task_paused_s_mask2_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_task_paused_s_mask2_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_l2buf_swapin_s_mask2_set_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_l2buf_swapin_s_mask2_set_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_l2buf_swapout_s_mask2_set_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_l2buf_swapout_s_mask2_set_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_sq_done_s_mask2_set_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_sq_done_s_mask2_set_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_cqe_written_s_mask2_set_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_SET_l1_cqe_written_s_mask2_set_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_s_mask2_set : 1;
        unsigned long long l1_debug_paused_s_mask2_set : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_l1_task_debug_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_l1_task_debug_s_mask2_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_l1_debug_paused_s_mask2_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_SET_l1_debug_paused_s_mask2_set_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_s_mask2_set : 1;
        unsigned long long l1_task_timeout_s_mask2_set : 1;
        unsigned long long l1_task_trap_s_mask2_set : 1;
        unsigned long long l1_sqe_error_s_mask2_set : 1;
        unsigned long long l1_sw_status_error_s_mask2_set : 1;
        unsigned long long l1_bus_error_s_mask2_set : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_s_mask2_set : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_task_error_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_task_error_s_mask2_set_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_task_timeout_s_mask2_set_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_task_timeout_s_mask2_set_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_task_trap_s_mask2_set_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_task_trap_s_mask2_set_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_sqe_error_s_mask2_set_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_sqe_error_s_mask2_set_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_sw_status_error_s_mask2_set_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_sw_status_error_s_mask2_set_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_bus_error_s_mask2_set_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_bus_error_s_mask2_set_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_pool_conflict_s_mask2_set_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_SET_l1_pool_conflict_s_mask2_set_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_s_mask0_clr : 1;
        unsigned long long l1_pre_paused_s_mask0_clr : 1;
        unsigned long long l1_post_paused_s_mask0_clr : 1;
        unsigned long long l1_cq_full_s_mask0_clr : 1;
        unsigned long long l1_task_paused_s_mask0_clr : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_s_mask0_clr : 1;
        unsigned long long l1_l2buf_swapout_s_mask0_clr : 1;
        unsigned long long l1_sq_done_s_mask0_clr : 1;
        unsigned long long l1_cqe_written_s_mask0_clr : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_sqe_done_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_sqe_done_s_mask0_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_pre_paused_s_mask0_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_pre_paused_s_mask0_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_post_paused_s_mask0_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_post_paused_s_mask0_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_cq_full_s_mask0_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_cq_full_s_mask0_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_task_paused_s_mask0_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_task_paused_s_mask0_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_l2buf_swapin_s_mask0_clr_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_l2buf_swapin_s_mask0_clr_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_l2buf_swapout_s_mask0_clr_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_l2buf_swapout_s_mask0_clr_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_sq_done_s_mask0_clr_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_sq_done_s_mask0_clr_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_cqe_written_s_mask0_clr_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK0_CLR_l1_cqe_written_s_mask0_clr_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_s_mask0_clr : 1;
        unsigned long long l1_debug_paused_s_mask0_clr : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_l1_task_debug_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_l1_task_debug_s_mask0_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_l1_debug_paused_s_mask0_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK0_CLR_l1_debug_paused_s_mask0_clr_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_s_mask0_clr : 1;
        unsigned long long l1_task_timeout_s_mask0_clr : 1;
        unsigned long long l1_task_trap_s_mask0_clr : 1;
        unsigned long long l1_sqe_error_s_mask0_clr : 1;
        unsigned long long l1_sw_status_error_s_mask0_clr : 1;
        unsigned long long l1_bus_error_s_mask0_clr : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_s_mask0_clr : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_task_error_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_task_error_s_mask0_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_task_timeout_s_mask0_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_task_timeout_s_mask0_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_task_trap_s_mask0_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_task_trap_s_mask0_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_sqe_error_s_mask0_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_sqe_error_s_mask0_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_sw_status_error_s_mask0_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_sw_status_error_s_mask0_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_bus_error_s_mask0_clr_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_bus_error_s_mask0_clr_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_pool_conflict_s_mask0_clr_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK0_CLR_l1_pool_conflict_s_mask0_clr_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_s_mask1_clr : 1;
        unsigned long long l1_pre_paused_s_mask1_clr : 1;
        unsigned long long l1_post_paused_s_mask1_clr : 1;
        unsigned long long l1_cq_full_s_mask1_clr : 1;
        unsigned long long l1_task_paused_s_mask1_clr : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_s_mask1_clr : 1;
        unsigned long long l1_l2buf_swapout_s_mask1_clr : 1;
        unsigned long long l1_sq_done_s_mask1_clr : 1;
        unsigned long long l1_cqe_written_s_mask1_clr : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_sqe_done_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_sqe_done_s_mask1_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_pre_paused_s_mask1_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_pre_paused_s_mask1_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_post_paused_s_mask1_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_post_paused_s_mask1_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_cq_full_s_mask1_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_cq_full_s_mask1_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_task_paused_s_mask1_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_task_paused_s_mask1_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_l2buf_swapin_s_mask1_clr_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_l2buf_swapin_s_mask1_clr_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_l2buf_swapout_s_mask1_clr_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_l2buf_swapout_s_mask1_clr_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_sq_done_s_mask1_clr_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_sq_done_s_mask1_clr_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_cqe_written_s_mask1_clr_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK1_CLR_l1_cqe_written_s_mask1_clr_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_s_mask1_clr : 1;
        unsigned long long l1_debug_paused_s_mask1_clr : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_l1_task_debug_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_l1_task_debug_s_mask1_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_l1_debug_paused_s_mask1_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK1_CLR_l1_debug_paused_s_mask1_clr_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_s_mask1_clr : 1;
        unsigned long long l1_task_timeout_s_mask1_clr : 1;
        unsigned long long l1_task_trap_s_mask1_clr : 1;
        unsigned long long l1_sqe_error_s_mask1_clr : 1;
        unsigned long long l1_sw_status_error_s_mask1_clr : 1;
        unsigned long long l1_bus_error_s_mask1_clr : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_s_mask1_clr : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_task_error_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_task_error_s_mask1_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_task_timeout_s_mask1_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_task_timeout_s_mask1_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_task_trap_s_mask1_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_task_trap_s_mask1_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_sqe_error_s_mask1_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_sqe_error_s_mask1_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_sw_status_error_s_mask1_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_sw_status_error_s_mask1_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_bus_error_s_mask1_clr_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_bus_error_s_mask1_clr_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_pool_conflict_s_mask1_clr_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK1_CLR_l1_pool_conflict_s_mask1_clr_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_s_mask2_clr : 1;
        unsigned long long l1_pre_paused_s_mask2_clr : 1;
        unsigned long long l1_post_paused_s_mask2_clr : 1;
        unsigned long long l1_cq_full_s_mask2_clr : 1;
        unsigned long long l1_task_paused_s_mask2_clr : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_s_mask2_clr : 1;
        unsigned long long l1_l2buf_swapout_s_mask2_clr : 1;
        unsigned long long l1_sq_done_s_mask2_clr : 1;
        unsigned long long l1_cqe_written_s_mask2_clr : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_sqe_done_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_sqe_done_s_mask2_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_pre_paused_s_mask2_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_pre_paused_s_mask2_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_post_paused_s_mask2_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_post_paused_s_mask2_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_cq_full_s_mask2_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_cq_full_s_mask2_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_task_paused_s_mask2_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_task_paused_s_mask2_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_l2buf_swapin_s_mask2_clr_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_l2buf_swapin_s_mask2_clr_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_l2buf_swapout_s_mask2_clr_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_l2buf_swapout_s_mask2_clr_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_sq_done_s_mask2_clr_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_sq_done_s_mask2_clr_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_cqe_written_s_mask2_clr_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_MASK2_CLR_l1_cqe_written_s_mask2_clr_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_s_mask2_clr : 1;
        unsigned long long l1_debug_paused_s_mask2_clr : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_l1_task_debug_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_l1_task_debug_s_mask2_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_l1_debug_paused_s_mask2_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_MASK2_CLR_l1_debug_paused_s_mask2_clr_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_s_mask2_clr : 1;
        unsigned long long l1_task_timeout_s_mask2_clr : 1;
        unsigned long long l1_task_trap_s_mask2_clr : 1;
        unsigned long long l1_sqe_error_s_mask2_clr : 1;
        unsigned long long l1_sw_status_error_s_mask2_clr : 1;
        unsigned long long l1_bus_error_s_mask2_clr : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_s_mask2_clr : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_task_error_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_task_error_s_mask2_clr_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_task_timeout_s_mask2_clr_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_task_timeout_s_mask2_clr_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_task_trap_s_mask2_clr_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_task_trap_s_mask2_clr_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_sqe_error_s_mask2_clr_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_sqe_error_s_mask2_clr_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_sw_status_error_s_mask2_clr_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_sw_status_error_s_mask2_clr_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_bus_error_s_mask2_clr_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_bus_error_s_mask2_clr_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_pool_conflict_s_mask2_clr_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_MASK2_CLR_l1_pool_conflict_s_mask2_clr_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_s_pending0 : 1;
        unsigned long long l1_pre_paused_s_pending0 : 1;
        unsigned long long l1_post_paused_s_pending0 : 1;
        unsigned long long l1_cq_full_s_pending0 : 1;
        unsigned long long l1_task_paused_s_pending0 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_s_pending0 : 1;
        unsigned long long l1_l2buf_swapout_s_pending0 : 1;
        unsigned long long l1_sq_done_s_pending0 : 1;
        unsigned long long l1_cqe_written_s_pending0 : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_sqe_done_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_sqe_done_s_pending0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_pre_paused_s_pending0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_pre_paused_s_pending0_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_post_paused_s_pending0_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_post_paused_s_pending0_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_cq_full_s_pending0_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_cq_full_s_pending0_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_task_paused_s_pending0_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_task_paused_s_pending0_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_l2buf_swapin_s_pending0_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_l2buf_swapin_s_pending0_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_l2buf_swapout_s_pending0_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_l2buf_swapout_s_pending0_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_sq_done_s_pending0_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_sq_done_s_pending0_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_cqe_written_s_pending0_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING0_l1_cqe_written_s_pending0_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_s_pending0 : 1;
        unsigned long long l1_debug_paused_s_pending0 : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_l1_task_debug_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_l1_task_debug_s_pending0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_l1_debug_paused_s_pending0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING0_l1_debug_paused_s_pending0_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_s_pending0 : 1;
        unsigned long long l1_task_timeout_s_pending0 : 1;
        unsigned long long l1_task_trap_s_pending0 : 1;
        unsigned long long l1_sqe_error_s_pending0 : 1;
        unsigned long long l1_sw_status_error_s_pending0 : 1;
        unsigned long long l1_bus_error_s_pending0 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_s_pending0 : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_task_error_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_task_error_s_pending0_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_task_timeout_s_pending0_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_task_timeout_s_pending0_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_task_trap_s_pending0_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_task_trap_s_pending0_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_sqe_error_s_pending0_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_sqe_error_s_pending0_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_sw_status_error_s_pending0_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_sw_status_error_s_pending0_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_bus_error_s_pending0_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_bus_error_s_pending0_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_pool_conflict_s_pending0_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING0_l1_pool_conflict_s_pending0_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_s_pending1 : 1;
        unsigned long long l1_pre_paused_s_pending1 : 1;
        unsigned long long l1_post_paused_s_pending1 : 1;
        unsigned long long l1_cq_full_s_pending1 : 1;
        unsigned long long l1_task_paused_s_pending1 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_s_pending1 : 1;
        unsigned long long l1_l2buf_swapout_s_pending1 : 1;
        unsigned long long l1_sq_done_s_pending1 : 1;
        unsigned long long l1_cqe_written_s_pending1 : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_sqe_done_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_sqe_done_s_pending1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_pre_paused_s_pending1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_pre_paused_s_pending1_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_post_paused_s_pending1_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_post_paused_s_pending1_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_cq_full_s_pending1_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_cq_full_s_pending1_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_task_paused_s_pending1_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_task_paused_s_pending1_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_l2buf_swapin_s_pending1_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_l2buf_swapin_s_pending1_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_l2buf_swapout_s_pending1_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_l2buf_swapout_s_pending1_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_sq_done_s_pending1_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_sq_done_s_pending1_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_cqe_written_s_pending1_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING1_l1_cqe_written_s_pending1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_s_pending1 : 1;
        unsigned long long l1_debug_paused_s_pending1 : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_l1_task_debug_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_l1_task_debug_s_pending1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_l1_debug_paused_s_pending1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING1_l1_debug_paused_s_pending1_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_s_pending1 : 1;
        unsigned long long l1_task_timeout_s_pending1 : 1;
        unsigned long long l1_task_trap_s_pending1 : 1;
        unsigned long long l1_sqe_error_s_pending1 : 1;
        unsigned long long l1_sw_status_error_s_pending1 : 1;
        unsigned long long l1_bus_error_s_pending1 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_s_pending1 : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_task_error_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_task_error_s_pending1_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_task_timeout_s_pending1_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_task_timeout_s_pending1_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_task_trap_s_pending1_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_task_trap_s_pending1_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_sqe_error_s_pending1_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_sqe_error_s_pending1_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_sw_status_error_s_pending1_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_sw_status_error_s_pending1_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_bus_error_s_pending1_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_bus_error_s_pending1_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_pool_conflict_s_pending1_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING1_l1_pool_conflict_s_pending1_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_sqe_done_s_pending2 : 1;
        unsigned long long l1_pre_paused_s_pending2 : 1;
        unsigned long long l1_post_paused_s_pending2 : 1;
        unsigned long long l1_cq_full_s_pending2 : 1;
        unsigned long long l1_task_paused_s_pending2 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_l2buf_swapin_s_pending2 : 1;
        unsigned long long l1_l2buf_swapout_s_pending2 : 1;
        unsigned long long l1_sq_done_s_pending2 : 1;
        unsigned long long l1_cqe_written_s_pending2 : 1;
        unsigned long long reserved_1 : 54;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_sqe_done_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_sqe_done_s_pending2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_pre_paused_s_pending2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_pre_paused_s_pending2_END (1)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_post_paused_s_pending2_START (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_post_paused_s_pending2_END (2)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_cq_full_s_pending2_START (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_cq_full_s_pending2_END (3)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_task_paused_s_pending2_START (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_task_paused_s_pending2_END (4)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_l2buf_swapin_s_pending2_START (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_l2buf_swapin_s_pending2_END (6)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_l2buf_swapout_s_pending2_START (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_l2buf_swapout_s_pending2_END (7)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_sq_done_s_pending2_START (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_sq_done_s_pending2_END (8)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_cqe_written_s_pending2_START (9)
#define SOC_NPU_HWTS_HWTS_L1_NORMAL_S_INTERRUPT_PENDING2_l1_cqe_written_s_pending2_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_debug_s_pending2 : 1;
        unsigned long long l1_debug_paused_s_pending2 : 1;
        unsigned long long reserved : 62;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_l1_task_debug_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_l1_task_debug_s_pending2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_l1_debug_paused_s_pending2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_DEBUG_S_INTERRUPT_PENDING2_l1_debug_paused_s_pending2_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l1_task_error_s_pending2 : 1;
        unsigned long long l1_task_timeout_s_pending2 : 1;
        unsigned long long l1_task_trap_s_pending2 : 1;
        unsigned long long l1_sqe_error_s_pending2 : 1;
        unsigned long long l1_sw_status_error_s_pending2 : 1;
        unsigned long long l1_bus_error_s_pending2 : 1;
        unsigned long long reserved_0 : 1;
        unsigned long long l1_pool_conflict_s_pending2 : 1;
        unsigned long long reserved_1 : 56;
    } reg;
} SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_task_error_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_task_error_s_pending2_END (0)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_task_timeout_s_pending2_START (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_task_timeout_s_pending2_END (1)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_task_trap_s_pending2_START (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_task_trap_s_pending2_END (2)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_sqe_error_s_pending2_START (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_sqe_error_s_pending2_END (3)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_sw_status_error_s_pending2_START (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_sw_status_error_s_pending2_END (4)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_bus_error_s_pending2_START (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_bus_error_s_pending2_END (5)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_pool_conflict_s_pending2_START (7)
#define SOC_NPU_HWTS_HWTS_L1_ERROR_S_INTERRUPT_PENDING2_l1_pool_conflict_s_pending2_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_norm_s_int0_pending : 64;
    } reg;
} SOC_NPU_HWTS_SQ_NORM_S_INT0_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_SQ_NORM_S_INT0_PENDING_sq_norm_s_int0_pending_START (0)
#define SOC_NPU_HWTS_SQ_NORM_S_INT0_PENDING_sq_norm_s_int0_pending_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_debug_s_int0_pending : 64;
    } reg;
} SOC_NPU_HWTS_SQ_DEBUG_S_INT0_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_SQ_DEBUG_S_INT0_PENDING_sq_debug_s_int0_pending_START (0)
#define SOC_NPU_HWTS_SQ_DEBUG_S_INT0_PENDING_sq_debug_s_int0_pending_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_exception_s_int0_pending : 64;
    } reg;
} SOC_NPU_HWTS_SQ_EXCEPTION_S_INT0_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_SQ_EXCEPTION_S_INT0_PENDING_sq_exception_s_int0_pending_START (0)
#define SOC_NPU_HWTS_SQ_EXCEPTION_S_INT0_PENDING_sq_exception_s_int0_pending_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_norm_s_int1_pending : 64;
    } reg;
} SOC_NPU_HWTS_SQ_NORM_S_INT1_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_SQ_NORM_S_INT1_PENDING_sq_norm_s_int1_pending_START (0)
#define SOC_NPU_HWTS_SQ_NORM_S_INT1_PENDING_sq_norm_s_int1_pending_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_debug_s_int1_pending : 64;
    } reg;
} SOC_NPU_HWTS_SQ_DEBUG_S_INT1_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_SQ_DEBUG_S_INT1_PENDING_sq_debug_s_int1_pending_START (0)
#define SOC_NPU_HWTS_SQ_DEBUG_S_INT1_PENDING_sq_debug_s_int1_pending_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_exception_s_int1_pending : 64;
    } reg;
} SOC_NPU_HWTS_SQ_EXCEPTION_S_INT1_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_SQ_EXCEPTION_S_INT1_PENDING_sq_exception_s_int1_pending_START (0)
#define SOC_NPU_HWTS_SQ_EXCEPTION_S_INT1_PENDING_sq_exception_s_int1_pending_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_norm_s_int2_pending : 64;
    } reg;
} SOC_NPU_HWTS_SQ_NORM_S_INT2_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_SQ_NORM_S_INT2_PENDING_sq_norm_s_int2_pending_START (0)
#define SOC_NPU_HWTS_SQ_NORM_S_INT2_PENDING_sq_norm_s_int2_pending_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_debug_s_int2_pending : 64;
    } reg;
} SOC_NPU_HWTS_SQ_DEBUG_S_INT2_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_SQ_DEBUG_S_INT2_PENDING_sq_debug_s_int2_pending_START (0)
#define SOC_NPU_HWTS_SQ_DEBUG_S_INT2_PENDING_sq_debug_s_int2_pending_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long sq_exception_s_int2_pending : 64;
    } reg;
} SOC_NPU_HWTS_SQ_EXCEPTION_S_INT2_PENDING_UNION;
#endif
#define SOC_NPU_HWTS_SQ_EXCEPTION_S_INT2_PENDING_sq_exception_s_int2_pending_START (0)
#define SOC_NPU_HWTS_SQ_EXCEPTION_S_INT2_PENDING_sq_exception_s_int2_pending_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_s_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_l2_sqe_done_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_l2_sqe_done_s_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_s_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_l2_pre_paused_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_l2_pre_paused_s_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_s_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_l2_post_paused_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_l2_post_paused_s_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_s_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_l2_cq_full_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_l2_cq_full_s_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_s_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_l2_task_paused_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_l2_task_paused_s_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_S_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_s_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_l2_l2buf_swapin_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_l2_l2buf_swapin_s_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_s_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_l2_l2buf_swapout_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_l2_l2buf_swapout_s_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_s_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_l2_sq_done_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_l2_sq_done_s_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_s_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_l2_cqe_written_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_l2_cqe_written_s_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_s_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_l2_task_debug_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_l2_task_debug_s_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_s_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_l2_debug_paused_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_l2_debug_paused_s_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_s_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_l2_task_error_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_l2_task_error_s_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_s_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_l2_task_timeout_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_l2_task_timeout_s_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_s_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_l2_task_trap_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_l2_task_trap_s_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_s_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_l2_sqe_error_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_l2_sqe_error_s_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_s_status : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_l2_sw_status_error_s_status_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_l2_sw_status_error_s_status_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_s_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_FORCE_l2_sqe_done_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_FORCE_l2_sqe_done_s_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_s_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_FORCE_l2_pre_paused_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_FORCE_l2_pre_paused_s_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_s_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_FORCE_l2_post_paused_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_FORCE_l2_post_paused_s_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_s_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_FORCE_l2_cq_full_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_FORCE_l2_cq_full_s_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_s_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_FORCE_l2_task_paused_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_FORCE_l2_task_paused_s_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_FORCE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_ID_S_FORCE_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_s_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_FORCE_l2_l2buf_swapin_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_FORCE_l2_l2buf_swapin_s_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_s_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_FORCE_l2_l2buf_swapout_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_FORCE_l2_l2buf_swapout_s_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_s_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_FORCE_l2_sq_done_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_FORCE_l2_sq_done_s_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_s_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_FORCE_l2_cqe_written_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_FORCE_l2_cqe_written_s_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_s_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_FORCE_l2_task_debug_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_FORCE_l2_task_debug_s_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_s_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_FORCE_l2_debug_paused_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_FORCE_l2_debug_paused_s_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_s_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_FORCE_l2_task_error_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_FORCE_l2_task_error_s_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_s_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_FORCE_l2_task_timeout_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_FORCE_l2_task_timeout_s_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_s_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_FORCE_l2_task_trap_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_FORCE_l2_task_trap_s_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_s_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_FORCE_l2_sqe_error_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_FORCE_l2_sqe_error_s_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_s_force : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_FORCE_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_FORCE_l2_sw_status_error_s_force_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_FORCE_l2_sw_status_error_s_force_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_s_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_l2_sqe_done_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_l2_sqe_done_s_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_s_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_l2_pre_paused_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_l2_pre_paused_s_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_s_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_l2_post_paused_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_l2_post_paused_s_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_s_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_l2_cq_full_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_l2_cq_full_s_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_s_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_l2_task_paused_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_l2_task_paused_s_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_s_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_l2_l2buf_swapin_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_l2_l2buf_swapin_s_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_s_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_l2_l2buf_swapout_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_l2_l2buf_swapout_s_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_s_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_l2_sq_done_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_l2_sq_done_s_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_s_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_l2_cqe_written_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_l2_cqe_written_s_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_s_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_l2_task_debug_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_l2_task_debug_s_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_s_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_l2_debug_paused_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_l2_debug_paused_s_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_s_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_l2_task_error_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_l2_task_error_s_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_s_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_l2_task_timeout_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_l2_task_timeout_s_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_s_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_l2_task_trap_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_l2_task_trap_s_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_s_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_l2_sqe_error_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_l2_sqe_error_s_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_s_mask0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_l2_sw_status_error_s_mask0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_l2_sw_status_error_s_mask0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_s_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_l2_sqe_done_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_l2_sqe_done_s_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_s_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_l2_pre_paused_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_l2_pre_paused_s_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_s_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_l2_post_paused_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_l2_post_paused_s_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_s_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_l2_cq_full_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_l2_cq_full_s_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_s_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_l2_task_paused_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_l2_task_paused_s_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_s_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_l2_l2buf_swapin_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_l2_l2buf_swapin_s_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_s_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_l2_l2buf_swapout_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_l2_l2buf_swapout_s_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_s_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_l2_sq_done_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_l2_sq_done_s_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_s_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_l2_cqe_written_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_l2_cqe_written_s_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_s_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_l2_task_debug_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_l2_task_debug_s_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_s_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_l2_debug_paused_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_l2_debug_paused_s_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_s_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_l2_task_error_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_l2_task_error_s_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_s_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_l2_task_timeout_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_l2_task_timeout_s_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_s_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_l2_task_trap_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_l2_task_trap_s_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_s_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_l2_sqe_error_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_l2_sqe_error_s_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_s_mask1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_l2_sw_status_error_s_mask1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_l2_sw_status_error_s_mask1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_s_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_l2_sqe_done_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_l2_sqe_done_s_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_s_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_l2_pre_paused_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_l2_pre_paused_s_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_s_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_l2_post_paused_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_l2_post_paused_s_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_s_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_l2_cq_full_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_l2_cq_full_s_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_s_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_l2_task_paused_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_l2_task_paused_s_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_s_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_l2_l2buf_swapin_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_l2_l2buf_swapin_s_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_s_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_l2_l2buf_swapout_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_l2_l2buf_swapout_s_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_s_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_l2_sq_done_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_l2_sq_done_s_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_s_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_l2_cqe_written_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_l2_cqe_written_s_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_s_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_l2_task_debug_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_l2_task_debug_s_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_s_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_l2_debug_paused_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_l2_debug_paused_s_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_s_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_l2_task_error_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_l2_task_error_s_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_s_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_l2_task_timeout_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_l2_task_timeout_s_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_s_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_l2_task_trap_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_l2_task_trap_s_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_s_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_l2_sqe_error_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_l2_sqe_error_s_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_s_mask2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_l2_sw_status_error_s_mask2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_l2_sw_status_error_s_mask2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_s_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_SET_l2_sqe_done_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_SET_l2_sqe_done_s_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_s_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_SET_l2_pre_paused_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_SET_l2_pre_paused_s_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_s_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_SET_l2_post_paused_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_SET_l2_post_paused_s_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_s_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_SET_l2_cq_full_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_SET_l2_cq_full_s_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_s_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_SET_l2_task_paused_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_SET_l2_task_paused_s_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK0_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_s_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_SET_l2_l2buf_swapin_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_SET_l2_l2buf_swapin_s_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_s_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_SET_l2_l2buf_swapout_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_SET_l2_l2buf_swapout_s_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_s_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_SET_l2_sq_done_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_SET_l2_sq_done_s_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_s_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_SET_l2_cqe_written_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_SET_l2_cqe_written_s_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_s_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_SET_l2_task_debug_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_SET_l2_task_debug_s_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_s_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_SET_l2_debug_paused_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_SET_l2_debug_paused_s_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_s_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_SET_l2_task_error_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_SET_l2_task_error_s_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_s_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_SET_l2_task_timeout_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_SET_l2_task_timeout_s_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_s_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_SET_l2_task_trap_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_SET_l2_task_trap_s_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_s_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_SET_l2_sqe_error_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_SET_l2_sqe_error_s_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_s_mask0_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_SET_l2_sw_status_error_s_mask0_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_SET_l2_sw_status_error_s_mask0_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_s_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_SET_l2_sqe_done_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_SET_l2_sqe_done_s_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_s_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_SET_l2_pre_paused_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_SET_l2_pre_paused_s_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_s_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_SET_l2_post_paused_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_SET_l2_post_paused_s_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_s_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_SET_l2_cq_full_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_SET_l2_cq_full_s_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_s_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_SET_l2_task_paused_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_SET_l2_task_paused_s_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK1_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_s_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_SET_l2_l2buf_swapin_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_SET_l2_l2buf_swapin_s_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_s_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_SET_l2_l2buf_swapout_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_SET_l2_l2buf_swapout_s_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_s_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_SET_l2_sq_done_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_SET_l2_sq_done_s_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_s_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_SET_l2_cqe_written_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_SET_l2_cqe_written_s_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_s_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_SET_l2_task_debug_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_SET_l2_task_debug_s_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_s_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_SET_l2_debug_paused_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_SET_l2_debug_paused_s_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_s_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_SET_l2_task_error_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_SET_l2_task_error_s_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_s_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_SET_l2_task_timeout_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_SET_l2_task_timeout_s_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_s_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_SET_l2_task_trap_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_SET_l2_task_trap_s_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_s_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_SET_l2_sqe_error_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_SET_l2_sqe_error_s_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_s_mask1_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_SET_l2_sw_status_error_s_mask1_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_SET_l2_sw_status_error_s_mask1_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_s_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_SET_l2_sqe_done_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_SET_l2_sqe_done_s_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_s_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_SET_l2_pre_paused_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_SET_l2_pre_paused_s_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_s_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_SET_l2_post_paused_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_SET_l2_post_paused_s_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_s_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_SET_l2_cq_full_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_SET_l2_cq_full_s_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_s_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_SET_l2_task_paused_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_SET_l2_task_paused_s_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK2_SET_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_s_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_SET_l2_l2buf_swapin_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_SET_l2_l2buf_swapin_s_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_s_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_SET_l2_l2buf_swapout_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_SET_l2_l2buf_swapout_s_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_s_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_SET_l2_sq_done_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_SET_l2_sq_done_s_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_s_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_SET_l2_cqe_written_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_SET_l2_cqe_written_s_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_s_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_SET_l2_task_debug_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_SET_l2_task_debug_s_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_s_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_SET_l2_debug_paused_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_SET_l2_debug_paused_s_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_s_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_SET_l2_task_error_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_SET_l2_task_error_s_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_s_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_SET_l2_task_timeout_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_SET_l2_task_timeout_s_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_s_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_SET_l2_task_trap_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_SET_l2_task_trap_s_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_s_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_SET_l2_sqe_error_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_SET_l2_sqe_error_s_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_s_mask2_set : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_SET_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_SET_l2_sw_status_error_s_mask2_set_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_SET_l2_sw_status_error_s_mask2_set_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_s_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_CLR_l2_sqe_done_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK0_CLR_l2_sqe_done_s_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_s_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_CLR_l2_pre_paused_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK0_CLR_l2_pre_paused_s_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_s_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_CLR_l2_post_paused_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK0_CLR_l2_post_paused_s_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_s_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_CLR_l2_cq_full_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK0_CLR_l2_cq_full_s_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_s_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_CLR_l2_task_paused_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK0_CLR_l2_task_paused_s_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK0_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_s_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_CLR_l2_l2buf_swapin_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK0_CLR_l2_l2buf_swapin_s_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_s_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_CLR_l2_l2buf_swapout_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK0_CLR_l2_l2buf_swapout_s_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_s_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_CLR_l2_sq_done_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK0_CLR_l2_sq_done_s_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_s_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_CLR_l2_cqe_written_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK0_CLR_l2_cqe_written_s_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_s_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_CLR_l2_task_debug_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK0_CLR_l2_task_debug_s_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_s_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_CLR_l2_debug_paused_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK0_CLR_l2_debug_paused_s_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_s_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_CLR_l2_task_error_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK0_CLR_l2_task_error_s_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_s_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_CLR_l2_task_timeout_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK0_CLR_l2_task_timeout_s_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_s_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_CLR_l2_task_trap_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK0_CLR_l2_task_trap_s_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_s_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_CLR_l2_sqe_error_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK0_CLR_l2_sqe_error_s_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_s_mask0_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_CLR_l2_sw_status_error_s_mask0_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK0_CLR_l2_sw_status_error_s_mask0_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_s_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_CLR_l2_sqe_done_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK1_CLR_l2_sqe_done_s_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_s_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_CLR_l2_pre_paused_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK1_CLR_l2_pre_paused_s_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_s_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_CLR_l2_post_paused_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK1_CLR_l2_post_paused_s_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_s_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_CLR_l2_cq_full_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK1_CLR_l2_cq_full_s_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_s_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_CLR_l2_task_paused_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK1_CLR_l2_task_paused_s_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK1_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_s_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_CLR_l2_l2buf_swapin_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK1_CLR_l2_l2buf_swapin_s_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_s_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_CLR_l2_l2buf_swapout_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK1_CLR_l2_l2buf_swapout_s_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_s_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_CLR_l2_sq_done_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK1_CLR_l2_sq_done_s_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_s_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_CLR_l2_cqe_written_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK1_CLR_l2_cqe_written_s_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_s_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_CLR_l2_task_debug_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK1_CLR_l2_task_debug_s_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_s_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_CLR_l2_debug_paused_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK1_CLR_l2_debug_paused_s_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_s_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_CLR_l2_task_error_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK1_CLR_l2_task_error_s_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_s_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_CLR_l2_task_timeout_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK1_CLR_l2_task_timeout_s_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_s_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_CLR_l2_task_trap_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK1_CLR_l2_task_trap_s_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_s_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_CLR_l2_sqe_error_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK1_CLR_l2_sqe_error_s_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_s_mask1_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_CLR_l2_sw_status_error_s_mask1_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK1_CLR_l2_sw_status_error_s_mask1_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_s_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_CLR_l2_sqe_done_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_MASK2_CLR_l2_sqe_done_s_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_s_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_CLR_l2_pre_paused_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_MASK2_CLR_l2_pre_paused_s_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_s_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_CLR_l2_post_paused_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_MASK2_CLR_l2_post_paused_s_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_s_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_CLR_l2_cq_full_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_MASK2_CLR_l2_cq_full_s_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_s_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_CLR_l2_task_paused_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_MASK2_CLR_l2_task_paused_s_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_MASK2_CLR_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_s_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_CLR_l2_l2buf_swapin_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_MASK2_CLR_l2_l2buf_swapin_s_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_s_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_CLR_l2_l2buf_swapout_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_MASK2_CLR_l2_l2buf_swapout_s_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_s_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_CLR_l2_sq_done_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_MASK2_CLR_l2_sq_done_s_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_s_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_CLR_l2_cqe_written_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_MASK2_CLR_l2_cqe_written_s_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_s_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_CLR_l2_task_debug_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_MASK2_CLR_l2_task_debug_s_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_s_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_CLR_l2_debug_paused_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_MASK2_CLR_l2_debug_paused_s_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_s_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_CLR_l2_task_error_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_MASK2_CLR_l2_task_error_s_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_s_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_CLR_l2_task_timeout_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_MASK2_CLR_l2_task_timeout_s_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_s_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_CLR_l2_task_trap_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_MASK2_CLR_l2_task_trap_s_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_s_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_CLR_l2_sqe_error_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_MASK2_CLR_l2_sqe_error_s_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_s_mask2_clr : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_CLR_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_CLR_l2_sw_status_error_s_mask2_clr_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_MASK2_CLR_l2_sw_status_error_s_mask2_clr_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_s_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING0_l2_sqe_done_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING0_l2_sqe_done_s_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_s_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING0_l2_pre_paused_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING0_l2_pre_paused_s_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_s_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING0_l2_post_paused_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING0_l2_post_paused_s_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_s_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING0_l2_cq_full_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING0_l2_cq_full_s_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_s_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING0_l2_task_paused_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING0_l2_task_paused_s_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_PENDING0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_s_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING0_l2_l2buf_swapin_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING0_l2_l2buf_swapin_s_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_s_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING0_l2_l2buf_swapout_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING0_l2_l2buf_swapout_s_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_s_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING0_l2_sq_done_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING0_l2_sq_done_s_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_s_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING0_l2_cqe_written_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING0_l2_cqe_written_s_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_s_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING0_l2_task_debug_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING0_l2_task_debug_s_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_s_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING0_l2_debug_paused_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING0_l2_debug_paused_s_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_s_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING0_l2_task_error_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING0_l2_task_error_s_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_s_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING0_l2_task_timeout_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING0_l2_task_timeout_s_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_s_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING0_l2_task_trap_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING0_l2_task_trap_s_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_s_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING0_l2_sqe_error_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING0_l2_sqe_error_s_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_s_pending0 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING0_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING0_l2_sw_status_error_s_pending0_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING0_l2_sw_status_error_s_pending0_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_s_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING1_l2_sqe_done_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING1_l2_sqe_done_s_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_s_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING1_l2_pre_paused_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING1_l2_pre_paused_s_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_s_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING1_l2_post_paused_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING1_l2_post_paused_s_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_s_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING1_l2_cq_full_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING1_l2_cq_full_s_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_s_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING1_l2_task_paused_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING1_l2_task_paused_s_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_PENDING1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_s_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING1_l2_l2buf_swapin_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING1_l2_l2buf_swapin_s_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_s_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING1_l2_l2buf_swapout_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING1_l2_l2buf_swapout_s_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_s_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING1_l2_sq_done_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING1_l2_sq_done_s_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_s_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING1_l2_cqe_written_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING1_l2_cqe_written_s_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_s_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING1_l2_task_debug_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING1_l2_task_debug_s_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_s_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING1_l2_debug_paused_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING1_l2_debug_paused_s_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_s_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING1_l2_task_error_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING1_l2_task_error_s_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_s_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING1_l2_task_timeout_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING1_l2_task_timeout_s_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_s_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING1_l2_task_trap_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING1_l2_task_trap_s_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_s_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING1_l2_sqe_error_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING1_l2_sqe_error_s_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_s_pending1 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING1_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING1_l2_sw_status_error_s_pending1_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING1_l2_sw_status_error_s_pending1_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_done_s_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING2_l2_sqe_done_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQE_DONE_S_INTERRUPT_PENDING2_l2_sqe_done_s_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_pre_paused_s_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING2_l2_pre_paused_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_PRE_PAUSED_S_INTERRUPT_PENDING2_l2_pre_paused_s_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_post_paused_s_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING2_l2_post_paused_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_POST_PAUSED_S_INTERRUPT_PENDING2_l2_post_paused_s_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cq_full_s_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING2_l2_cq_full_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQ_FULL_S_INTERRUPT_PENDING2_l2_cq_full_s_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_paused_s_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING2_l2_task_paused_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_TASK_PAUSED_S_INTERRUPT_PENDING2_l2_task_paused_s_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long reserved : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_EVENT_RECORD_S_INTERRUPT_PENDING2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapin_s_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING2_l2_l2buf_swapin_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPIN_S_INTERRUPT_PENDING2_l2_l2buf_swapin_s_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_l2buf_swapout_s_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING2_l2_l2buf_swapout_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_L2BUF_SWAPOUT_S_INTERRUPT_PENDING2_l2_l2buf_swapout_s_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sq_done_s_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING2_l2_sq_done_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_SQ_DONE_S_INTERRUPT_PENDING2_l2_sq_done_s_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_cqe_written_s_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING2_l2_cqe_written_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_NORMAL_CQE_WRITTEN_S_INTERRUPT_PENDING2_l2_cqe_written_s_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_debug_s_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING2_l2_task_debug_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_DEBUG_S_INTERRUPT_PENDING2_l2_task_debug_s_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_debug_paused_s_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING2_l2_debug_paused_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_DEBUG_PAUSED_S_INTERRUPT_PENDING2_l2_debug_paused_s_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_error_s_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING2_l2_task_error_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_ERROR_S_INTERRUPT_PENDING2_l2_task_error_s_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_timeout_s_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING2_l2_task_timeout_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TIMEOUT_S_INTERRUPT_PENDING2_l2_task_timeout_s_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_task_trap_s_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING2_l2_task_trap_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_TASK_TRAP_S_INTERRUPT_PENDING2_l2_task_trap_s_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sqe_error_s_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING2_l2_sqe_error_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SQE_ERROR_S_INTERRUPT_PENDING2_l2_sqe_error_s_pending2_END (63)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned long long value;
    struct
    {
        unsigned long long l2_sw_status_error_s_pending2 : 64;
    } reg;
} SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING2_UNION;
#endif
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING2_l2_sw_status_error_s_pending2_START (0)
#define SOC_NPU_HWTS_HWTS_L2_SW_STATUS_ERROR_S_INTERRUPT_PENDING2_l2_sw_status_error_s_pending2_END (63)
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
