`timescale 1ns/1ps
`include "simulation/NangateOpenCellLibrary_typical_conditional.v"
{includes}


`define WIDTH {width}

module tb;
{wire_declares}


{module_declares}


	initial begin
{cases}
		$finish;
	end
endmodule