<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>cntrl_strm_rd</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">m00_axis:s00_axis:S_CNTRL_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">resetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_CNTRL_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cntrl_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cntrl_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cntrl_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cntrl_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_cntrl_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>cntrl_strm_rd</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>983ae3ea</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>cntrl_strm_rd</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>983ae3ea</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6a2f0a86</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>archive_project</spirit:name>
        <spirit:displayName>Miscellaneous</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:misc.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>archive_project_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>94b902fe</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cntrl_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cntrl_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_CNTRL_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cntrl_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_CNTRL_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cntrl_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_cntrl_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csum_done</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_flag</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csum_cntrl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csum_init</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csum_insert</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>csum_begin</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_CNTRL_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S Cntrl Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_CNTRL_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/cntrl_strm_rd.vp</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/cntrl_strm_rd.vp</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/cntrl_strm_rd_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6a2f0a86</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>archive_project_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ip_project_archive.zip</spirit:name>
        <spirit:userFileType>zip</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>cntrl_strm_rd_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">cntrl_strm_rd_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_CNTRL_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S Cntrl Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_CNTRL_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artixuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>cntrl_strm_rd_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>12</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-08-30T09:18:58Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a2549d9_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_cntrl_stream_rd_ip/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6451bc0_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_cntrl_stream_rd_ip/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@180c8134_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_cntrl_stream_rd_ip/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@729621c7_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_cntrl_stream_rd_ip/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58067e4e_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_cntrl_stream_rd_ip/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c80b8a7_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_cntrl_stream_rd_ip/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@652cc124_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7324b17a_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b2fc83c_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28f93537_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a46de79_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f420047_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66e3f1a_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@496e54e3_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2982e0d_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25075b84_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74973672_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6237aa82_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a1767a_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6acf5ac6_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b651ff5_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3895c0f0_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a67f6cd_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b425d3_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e7333be_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2365cbae_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a286bed_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fb79e66_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11da8c7c_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7beb4ccf_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39a203ce_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7accc6fb_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f332ab7_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52df745b_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1736a0d9_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63e218ba_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a8be78e_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23c0b7af_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4795c447_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c283240_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@796778b4_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bc3ea9_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63f88bd0_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a8a9cde_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c28e9e8_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3443aff5_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a3c9416_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cc78de6_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50ee24b2_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48a28192_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@571accbb_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c350e4a_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@614ed2e7_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28d7dade_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@702181a9_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9910e5e_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c618b83_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@88a0673_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cb6c7f7_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@619bb11d_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39c923e5_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2069a702_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@530491fe_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d404183_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f8aa551_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7942346_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6198a058_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bbfb468_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43315126_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29efbd6b_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b8e3a0f_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ed1ddd7_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2321df68_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74d9fa37_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update_cpy/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21c45ff7_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update_cpy/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b5247c6_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update_cpy/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34e5ea_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update_cpy/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cd6dbf0_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update_cpy/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@430ebb63_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update_cpy/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d9a8e61_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update_cpy/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43987a50_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update_cpy/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38ef9c89_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update_cpy/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63a8396_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update_cpy/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46426c01_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update_cpy/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e471930_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update_cpy/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5aeb38d5_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_dt_no_cso_ext_cntrl_app_update_cpy/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d7ed45e_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@564ddab9_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25103908_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@88b6f9e_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b7c8b9d_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f7b555b_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34488aed_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bae05ff_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d88698f_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@155b7c4d_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ab56581_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@449ccfa9_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73d3574e_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11b7be8_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6749cf9b_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d5688c6_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e594a42_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fb022ae_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47915142_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6428469b_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@194e0353_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62056d9d_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37f2ecfa_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@433f29c8_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b8d7d1a_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2762bc6b_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@431f84ae_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3479a0d0_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15426faa_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a1de254_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53996e44_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a243068_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44f1064a_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11cf358_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10e39d4c_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38638cd0_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f25eee1_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27525191_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4494bd76_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68ced830_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25304327_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@450d2aac_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f286f7a_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36337a48_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e6bb870_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6967ec77_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10c97e51_ARCHIVE_LOCATION">/wrk/paeg/users/sbibins/ethernet/1220/tx_rx_cso_300Mhz_new_ip/myproj/project1.tmp/cntrl_strm_rd_v1_0_project/tmp_edit_project/tmp_edit_project.srcs/sources_1/imports/cntrl_strm_rd</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2022.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="49328419"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="11df6a1e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="39ad8dc8"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="5182036a"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5b6dc1a3"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
