Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'flush' on this module [C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/riscvsingle.v:80]
ERROR: [VRFC 10-8530] module 'mux2(WIDTH=32)' is ignored due to previous errors [C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/mux2.v:3]
ERROR: [VRFC 10-8530] module 'flopr(WIDTH=32)' is ignored due to previous errors [C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/flopr.v:3]
ERROR: [VRFC 10-8530] module 'mux3(WIDTH=32)' is ignored due to previous errors [C:/Users/sofia/Desktop/Documentos/2025/arqui/project_final/Src_files/mux3.v:3]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
