INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tkodera/Desktop/CPU/Fpu/fdiv_testbench.sv" into library work
INFO: [VRFC 10-311] analyzing module fdiv_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tkodera/Desktop/CPU/Fpu/fdiv.v" into library work
INFO: [VRFC 10-311] analyzing module fdiv
