<stg><name>MixColumns</name>


<trans_list>

<trans id="262" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:0 %state_addr = getelementptr i8 %state, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="4">
<![CDATA[
.split.0:1 %state_load = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:5 %state_addr_27 = getelementptr i8 %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr_27"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="4">
<![CDATA[
.split.0:6 %state_load_27 = load i4 %state_addr_27

]]></Node>
<StgValue><ssdm name="state_load_27"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="4">
<![CDATA[
.split.0:1 %state_load = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="8">
<![CDATA[
.split.0:2 %zext_ln77 = zext i8 %state_load

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:3 %mul02_addr = getelementptr i8 %mul02, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="mul02_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8">
<![CDATA[
.split.0:4 %mul02_load = load i8 %mul02_addr

]]></Node>
<StgValue><ssdm name="mul02_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="4">
<![CDATA[
.split.0:6 %state_load_27 = load i4 %state_addr_27

]]></Node>
<StgValue><ssdm name="state_load_27"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="8">
<![CDATA[
.split.0:7 %zext_ln77_1 = zext i8 %state_load_27

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:8 %mul03_addr = getelementptr i8 %mul03, i64 0, i64 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="mul03_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8">
<![CDATA[
.split.0:9 %mul03_load = load i8 %mul03_addr

]]></Node>
<StgValue><ssdm name="mul03_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:10 %state_addr_28 = getelementptr i8 %state, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="state_addr_28"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="4">
<![CDATA[
.split.0:11 %state_load_28 = load i4 %state_addr_28

]]></Node>
<StgValue><ssdm name="state_load_28"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:12 %state_addr_29 = getelementptr i8 %state, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="state_addr_29"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="4">
<![CDATA[
.split.0:13 %state_load_29 = load i4 %state_addr_29

]]></Node>
<StgValue><ssdm name="state_load_29"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8">
<![CDATA[
.split.0:4 %mul02_load = load i8 %mul02_addr

]]></Node>
<StgValue><ssdm name="mul02_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8">
<![CDATA[
.split.0:9 %mul03_load = load i8 %mul03_addr

]]></Node>
<StgValue><ssdm name="mul03_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="4">
<![CDATA[
.split.0:11 %state_load_28 = load i4 %state_addr_28

]]></Node>
<StgValue><ssdm name="state_load_28"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="4">
<![CDATA[
.split.0:13 %state_load_29 = load i4 %state_addr_29

]]></Node>
<StgValue><ssdm name="state_load_29"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:14 %xor_ln77 = xor i8 %mul03_load, i8 %mul02_load

]]></Node>
<StgValue><ssdm name="xor_ln77"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:15 %xor_ln77_1 = xor i8 %state_load_28, i8 %state_load_29

]]></Node>
<StgValue><ssdm name="xor_ln77_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:16 %xor_ln77_2 = xor i8 %xor_ln77_1, i8 %xor_ln77

]]></Node>
<StgValue><ssdm name="xor_ln77_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:17 %mul02_addr_1 = getelementptr i8 %mul02, i64 0, i64 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="mul02_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8">
<![CDATA[
.split.0:18 %mul02_load_1 = load i8 %mul02_addr_1

]]></Node>
<StgValue><ssdm name="mul02_load_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="8">
<![CDATA[
.split.0:19 %zext_ln78 = zext i8 %state_load_28

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:20 %mul03_addr_1 = getelementptr i8 %mul03, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="mul03_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8">
<![CDATA[
.split.0:21 %mul03_load_1 = load i8 %mul03_addr_1

]]></Node>
<StgValue><ssdm name="mul03_load_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:40 %state_addr_30 = getelementptr i8 %state, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="state_addr_30"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="4">
<![CDATA[
.split.0:41 %state_load_30 = load i4 %state_addr_30

]]></Node>
<StgValue><ssdm name="state_load_30"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:45 %state_addr_31 = getelementptr i8 %state, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="state_addr_31"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="4">
<![CDATA[
.split.0:46 %state_load_31 = load i4 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_31"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8">
<![CDATA[
.split.0:18 %mul02_load_1 = load i8 %mul02_addr_1

]]></Node>
<StgValue><ssdm name="mul02_load_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8">
<![CDATA[
.split.0:21 %mul03_load_1 = load i8 %mul03_addr_1

]]></Node>
<StgValue><ssdm name="mul03_load_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:22 %xor_ln78 = xor i8 %state_load_29, i8 %state_load

]]></Node>
<StgValue><ssdm name="xor_ln78"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:23 %xor_ln78_1 = xor i8 %mul02_load_1, i8 %mul03_load_1

]]></Node>
<StgValue><ssdm name="xor_ln78_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:24 %xor_ln78_2 = xor i8 %xor_ln78_1, i8 %xor_ln78

]]></Node>
<StgValue><ssdm name="xor_ln78_2"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:25 %mul02_addr_2 = getelementptr i8 %mul02, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="mul02_addr_2"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8">
<![CDATA[
.split.0:26 %mul02_load_2 = load i8 %mul02_addr_2

]]></Node>
<StgValue><ssdm name="mul02_load_2"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="8">
<![CDATA[
.split.0:27 %zext_ln79 = zext i8 %state_load_29

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:28 %mul03_addr_2 = getelementptr i8 %mul03, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="mul03_addr_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
.split.0:29 %mul03_load_2 = load i8 %mul03_addr_2

]]></Node>
<StgValue><ssdm name="mul03_load_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="4">
<![CDATA[
.split.0:41 %state_load_30 = load i4 %state_addr_30

]]></Node>
<StgValue><ssdm name="state_load_30"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="4">
<![CDATA[
.split.0:46 %state_load_31 = load i4 %state_addr_31

]]></Node>
<StgValue><ssdm name="state_load_31"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:50 %state_addr_32 = getelementptr i8 %state, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="state_addr_32"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4">
<![CDATA[
.split.0:51 %state_load_32 = load i4 %state_addr_32

]]></Node>
<StgValue><ssdm name="state_load_32"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:52 %state_addr_33 = getelementptr i8 %state, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="state_addr_33"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4">
<![CDATA[
.split.0:53 %state_load_33 = load i4 %state_addr_33

]]></Node>
<StgValue><ssdm name="state_load_33"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8">
<![CDATA[
.split.0:26 %mul02_load_2 = load i8 %mul02_addr_2

]]></Node>
<StgValue><ssdm name="mul02_load_2"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
.split.0:29 %mul03_load_2 = load i8 %mul03_addr_2

]]></Node>
<StgValue><ssdm name="mul03_load_2"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:30 %xor_ln79 = xor i8 %state_load_27, i8 %state_load

]]></Node>
<StgValue><ssdm name="xor_ln79"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:31 %xor_ln79_1 = xor i8 %mul02_load_2, i8 %mul03_load_2

]]></Node>
<StgValue><ssdm name="xor_ln79_1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:32 %xor_ln79_2 = xor i8 %xor_ln79_1, i8 %xor_ln79

]]></Node>
<StgValue><ssdm name="xor_ln79_2"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:33 %mul03_addr_3 = getelementptr i8 %mul03, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="mul03_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8">
<![CDATA[
.split.0:34 %mul03_load_3 = load i8 %mul03_addr_3

]]></Node>
<StgValue><ssdm name="mul03_load_3"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:35 %mul02_addr_3 = getelementptr i8 %mul02, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="mul02_addr_3"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8">
<![CDATA[
.split.0:36 %mul02_load_3 = load i8 %mul02_addr_3

]]></Node>
<StgValue><ssdm name="mul02_load_3"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4">
<![CDATA[
.split.0:51 %state_load_32 = load i4 %state_addr_32

]]></Node>
<StgValue><ssdm name="state_load_32"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4">
<![CDATA[
.split.0:53 %state_load_33 = load i4 %state_addr_33

]]></Node>
<StgValue><ssdm name="state_load_33"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:80 %state_addr_34 = getelementptr i8 %state, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="state_addr_34"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4">
<![CDATA[
.split.0:81 %state_load_34 = load i4 %state_addr_34

]]></Node>
<StgValue><ssdm name="state_load_34"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:85 %state_addr_35 = getelementptr i8 %state, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="state_addr_35"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="4">
<![CDATA[
.split.0:86 %state_load_35 = load i4 %state_addr_35

]]></Node>
<StgValue><ssdm name="state_load_35"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="82" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8">
<![CDATA[
.split.0:34 %mul03_load_3 = load i8 %mul03_addr_3

]]></Node>
<StgValue><ssdm name="mul03_load_3"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8">
<![CDATA[
.split.0:36 %mul02_load_3 = load i8 %mul02_addr_3

]]></Node>
<StgValue><ssdm name="mul02_load_3"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:37 %xor_ln80 = xor i8 %state_load_28, i8 %state_load_27

]]></Node>
<StgValue><ssdm name="xor_ln80"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:38 %xor_ln80_1 = xor i8 %mul03_load_3, i8 %mul02_load_3

]]></Node>
<StgValue><ssdm name="xor_ln80_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:39 %xor_ln80_2 = xor i8 %xor_ln80_1, i8 %xor_ln80

]]></Node>
<StgValue><ssdm name="xor_ln80_2"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="8">
<![CDATA[
.split.0:42 %zext_ln82 = zext i8 %state_load_30

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:43 %mul02_addr_4 = getelementptr i8 %mul02, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="mul02_addr_4"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8">
<![CDATA[
.split.0:44 %mul02_load_4 = load i8 %mul02_addr_4

]]></Node>
<StgValue><ssdm name="mul02_load_4"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
.split.0:47 %zext_ln82_1 = zext i8 %state_load_31

]]></Node>
<StgValue><ssdm name="zext_ln82_1"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:48 %mul03_addr_4 = getelementptr i8 %mul03, i64 0, i64 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="mul03_addr_4"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
.split.0:49 %mul03_load_4 = load i8 %mul03_addr_4

]]></Node>
<StgValue><ssdm name="mul03_load_4"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4">
<![CDATA[
.split.0:81 %state_load_34 = load i4 %state_addr_34

]]></Node>
<StgValue><ssdm name="state_load_34"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="4">
<![CDATA[
.split.0:86 %state_load_35 = load i4 %state_addr_35

]]></Node>
<StgValue><ssdm name="state_load_35"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:90 %state_addr_36 = getelementptr i8 %state, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="state_addr_36"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="4">
<![CDATA[
.split.0:91 %state_load_36 = load i4 %state_addr_36

]]></Node>
<StgValue><ssdm name="state_load_36"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:92 %state_addr_37 = getelementptr i8 %state, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="state_addr_37"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="4">
<![CDATA[
.split.0:93 %state_load_37 = load i4 %state_addr_37

]]></Node>
<StgValue><ssdm name="state_load_37"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8">
<![CDATA[
.split.0:44 %mul02_load_4 = load i8 %mul02_addr_4

]]></Node>
<StgValue><ssdm name="mul02_load_4"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
.split.0:49 %mul03_load_4 = load i8 %mul03_addr_4

]]></Node>
<StgValue><ssdm name="mul03_load_4"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:54 %xor_ln82 = xor i8 %mul03_load_4, i8 %mul02_load_4

]]></Node>
<StgValue><ssdm name="xor_ln82"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:55 %xor_ln82_1 = xor i8 %state_load_32, i8 %state_load_33

]]></Node>
<StgValue><ssdm name="xor_ln82_1"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:56 %xor_ln82_2 = xor i8 %xor_ln82_1, i8 %xor_ln82

]]></Node>
<StgValue><ssdm name="xor_ln82_2"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:57 %mul02_addr_5 = getelementptr i8 %mul02, i64 0, i64 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="mul02_addr_5"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
.split.0:58 %mul02_load_5 = load i8 %mul02_addr_5

]]></Node>
<StgValue><ssdm name="mul02_load_5"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="8">
<![CDATA[
.split.0:59 %zext_ln83 = zext i8 %state_load_32

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:60 %mul03_addr_5 = getelementptr i8 %mul03, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="mul03_addr_5"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8">
<![CDATA[
.split.0:61 %mul03_load_5 = load i8 %mul03_addr_5

]]></Node>
<StgValue><ssdm name="mul03_load_5"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="4">
<![CDATA[
.split.0:91 %state_load_36 = load i4 %state_addr_36

]]></Node>
<StgValue><ssdm name="state_load_36"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="4">
<![CDATA[
.split.0:93 %state_load_37 = load i4 %state_addr_37

]]></Node>
<StgValue><ssdm name="state_load_37"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:120 %state_addr_38 = getelementptr i8 %state, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="state_addr_38"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="4">
<![CDATA[
.split.0:121 %state_load_38 = load i4 %state_addr_38

]]></Node>
<StgValue><ssdm name="state_load_38"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:125 %state_addr_39 = getelementptr i8 %state, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="state_addr_39"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="4">
<![CDATA[
.split.0:126 %state_load_39 = load i4 %state_addr_39

]]></Node>
<StgValue><ssdm name="state_load_39"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="115" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
.split.0:58 %mul02_load_5 = load i8 %mul02_addr_5

]]></Node>
<StgValue><ssdm name="mul02_load_5"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8">
<![CDATA[
.split.0:61 %mul03_load_5 = load i8 %mul03_addr_5

]]></Node>
<StgValue><ssdm name="mul03_load_5"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:62 %xor_ln83 = xor i8 %state_load_33, i8 %state_load_30

]]></Node>
<StgValue><ssdm name="xor_ln83"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:63 %xor_ln83_1 = xor i8 %mul02_load_5, i8 %mul03_load_5

]]></Node>
<StgValue><ssdm name="xor_ln83_1"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:64 %xor_ln83_2 = xor i8 %xor_ln83_1, i8 %xor_ln83

]]></Node>
<StgValue><ssdm name="xor_ln83_2"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:65 %mul02_addr_6 = getelementptr i8 %mul02, i64 0, i64 %zext_ln83

]]></Node>
<StgValue><ssdm name="mul02_addr_6"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
.split.0:66 %mul02_load_6 = load i8 %mul02_addr_6

]]></Node>
<StgValue><ssdm name="mul02_load_6"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
.split.0:67 %zext_ln84 = zext i8 %state_load_33

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:68 %mul03_addr_6 = getelementptr i8 %mul03, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="mul03_addr_6"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
.split.0:69 %mul03_load_6 = load i8 %mul03_addr_6

]]></Node>
<StgValue><ssdm name="mul03_load_6"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="4">
<![CDATA[
.split.0:121 %state_load_38 = load i4 %state_addr_38

]]></Node>
<StgValue><ssdm name="state_load_38"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="4">
<![CDATA[
.split.0:126 %state_load_39 = load i4 %state_addr_39

]]></Node>
<StgValue><ssdm name="state_load_39"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:130 %state_addr_40 = getelementptr i8 %state, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="state_addr_40"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="4">
<![CDATA[
.split.0:131 %state_load_40 = load i4 %state_addr_40

]]></Node>
<StgValue><ssdm name="state_load_40"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:132 %state_addr_41 = getelementptr i8 %state, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="state_addr_41"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="4">
<![CDATA[
.split.0:133 %state_load_41 = load i4 %state_addr_41

]]></Node>
<StgValue><ssdm name="state_load_41"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
.split.0:66 %mul02_load_6 = load i8 %mul02_addr_6

]]></Node>
<StgValue><ssdm name="mul02_load_6"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
.split.0:69 %mul03_load_6 = load i8 %mul03_addr_6

]]></Node>
<StgValue><ssdm name="mul03_load_6"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:70 %xor_ln84 = xor i8 %state_load_31, i8 %state_load_30

]]></Node>
<StgValue><ssdm name="xor_ln84"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:71 %xor_ln84_1 = xor i8 %mul02_load_6, i8 %mul03_load_6

]]></Node>
<StgValue><ssdm name="xor_ln84_1"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:72 %xor_ln84_2 = xor i8 %xor_ln84_1, i8 %xor_ln84

]]></Node>
<StgValue><ssdm name="xor_ln84_2"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:73 %mul03_addr_7 = getelementptr i8 %mul03, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="mul03_addr_7"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
.split.0:74 %mul03_load_7 = load i8 %mul03_addr_7

]]></Node>
<StgValue><ssdm name="mul03_load_7"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:75 %mul02_addr_7 = getelementptr i8 %mul02, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="mul02_addr_7"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8">
<![CDATA[
.split.0:76 %mul02_load_7 = load i8 %mul02_addr_7

]]></Node>
<StgValue><ssdm name="mul02_load_7"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="4">
<![CDATA[
.split.0:131 %state_load_40 = load i4 %state_addr_40

]]></Node>
<StgValue><ssdm name="state_load_40"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="4">
<![CDATA[
.split.0:133 %state_load_41 = load i4 %state_addr_41

]]></Node>
<StgValue><ssdm name="state_load_41"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:160 %store_ln97 = store i8 %xor_ln77_2, i4 %state_addr

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:161 %store_ln97 = store i8 %xor_ln78_2, i4 %state_addr_27

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="144" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
.split.0:74 %mul03_load_7 = load i8 %mul03_addr_7

]]></Node>
<StgValue><ssdm name="mul03_load_7"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8">
<![CDATA[
.split.0:76 %mul02_load_7 = load i8 %mul02_addr_7

]]></Node>
<StgValue><ssdm name="mul02_load_7"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:77 %xor_ln85 = xor i8 %state_load_32, i8 %state_load_31

]]></Node>
<StgValue><ssdm name="xor_ln85"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:78 %xor_ln85_1 = xor i8 %mul03_load_7, i8 %mul02_load_7

]]></Node>
<StgValue><ssdm name="xor_ln85_1"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:79 %xor_ln85_2 = xor i8 %xor_ln85_1, i8 %xor_ln85

]]></Node>
<StgValue><ssdm name="xor_ln85_2"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
.split.0:82 %zext_ln87 = zext i8 %state_load_34

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:83 %mul02_addr_8 = getelementptr i8 %mul02, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="mul02_addr_8"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8">
<![CDATA[
.split.0:84 %mul02_load_8 = load i8 %mul02_addr_8

]]></Node>
<StgValue><ssdm name="mul02_load_8"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="8">
<![CDATA[
.split.0:87 %zext_ln87_1 = zext i8 %state_load_35

]]></Node>
<StgValue><ssdm name="zext_ln87_1"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:88 %mul03_addr_8 = getelementptr i8 %mul03, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="mul03_addr_8"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8">
<![CDATA[
.split.0:89 %mul03_load_8 = load i8 %mul03_addr_8

]]></Node>
<StgValue><ssdm name="mul03_load_8"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:162 %store_ln97 = store i8 %xor_ln79_2, i4 %state_addr_28

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:163 %store_ln97 = store i8 %xor_ln80_2, i4 %state_addr_29

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="157" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8">
<![CDATA[
.split.0:84 %mul02_load_8 = load i8 %mul02_addr_8

]]></Node>
<StgValue><ssdm name="mul02_load_8"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8">
<![CDATA[
.split.0:89 %mul03_load_8 = load i8 %mul03_addr_8

]]></Node>
<StgValue><ssdm name="mul03_load_8"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:94 %xor_ln87 = xor i8 %mul03_load_8, i8 %mul02_load_8

]]></Node>
<StgValue><ssdm name="xor_ln87"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:95 %xor_ln87_1 = xor i8 %state_load_36, i8 %state_load_37

]]></Node>
<StgValue><ssdm name="xor_ln87_1"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:96 %xor_ln87_2 = xor i8 %xor_ln87_1, i8 %xor_ln87

]]></Node>
<StgValue><ssdm name="xor_ln87_2"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:97 %mul02_addr_9 = getelementptr i8 %mul02, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="mul02_addr_9"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8">
<![CDATA[
.split.0:98 %mul02_load_9 = load i8 %mul02_addr_9

]]></Node>
<StgValue><ssdm name="mul02_load_9"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="8">
<![CDATA[
.split.0:99 %zext_ln88 = zext i8 %state_load_36

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:100 %mul03_addr_9 = getelementptr i8 %mul03, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="mul03_addr_9"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8">
<![CDATA[
.split.0:101 %mul03_load_9 = load i8 %mul03_addr_9

]]></Node>
<StgValue><ssdm name="mul03_load_9"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:164 %store_ln97 = store i8 %xor_ln82_2, i4 %state_addr_30

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:165 %store_ln97 = store i8 %xor_ln83_2, i4 %state_addr_31

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="169" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8">
<![CDATA[
.split.0:98 %mul02_load_9 = load i8 %mul02_addr_9

]]></Node>
<StgValue><ssdm name="mul02_load_9"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8">
<![CDATA[
.split.0:101 %mul03_load_9 = load i8 %mul03_addr_9

]]></Node>
<StgValue><ssdm name="mul03_load_9"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:102 %xor_ln88 = xor i8 %state_load_37, i8 %state_load_34

]]></Node>
<StgValue><ssdm name="xor_ln88"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:103 %xor_ln88_1 = xor i8 %mul02_load_9, i8 %mul03_load_9

]]></Node>
<StgValue><ssdm name="xor_ln88_1"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:104 %xor_ln88_2 = xor i8 %xor_ln88_1, i8 %xor_ln88

]]></Node>
<StgValue><ssdm name="xor_ln88_2"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:105 %mul02_addr_10 = getelementptr i8 %mul02, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="mul02_addr_10"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8">
<![CDATA[
.split.0:106 %mul02_load_10 = load i8 %mul02_addr_10

]]></Node>
<StgValue><ssdm name="mul02_load_10"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="8">
<![CDATA[
.split.0:107 %zext_ln89 = zext i8 %state_load_37

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:108 %mul03_addr_10 = getelementptr i8 %mul03, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="mul03_addr_10"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8">
<![CDATA[
.split.0:109 %mul03_load_10 = load i8 %mul03_addr_10

]]></Node>
<StgValue><ssdm name="mul03_load_10"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:166 %store_ln97 = store i8 %xor_ln84_2, i4 %state_addr_32

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:167 %store_ln97 = store i8 %xor_ln85_2, i4 %state_addr_33

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="181" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8">
<![CDATA[
.split.0:106 %mul02_load_10 = load i8 %mul02_addr_10

]]></Node>
<StgValue><ssdm name="mul02_load_10"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8">
<![CDATA[
.split.0:109 %mul03_load_10 = load i8 %mul03_addr_10

]]></Node>
<StgValue><ssdm name="mul03_load_10"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:110 %xor_ln89 = xor i8 %state_load_35, i8 %state_load_34

]]></Node>
<StgValue><ssdm name="xor_ln89"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:111 %xor_ln89_1 = xor i8 %mul02_load_10, i8 %mul03_load_10

]]></Node>
<StgValue><ssdm name="xor_ln89_1"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:112 %xor_ln89_2 = xor i8 %xor_ln89_1, i8 %xor_ln89

]]></Node>
<StgValue><ssdm name="xor_ln89_2"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:113 %mul03_addr_11 = getelementptr i8 %mul03, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="mul03_addr_11"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8">
<![CDATA[
.split.0:114 %mul03_load_11 = load i8 %mul03_addr_11

]]></Node>
<StgValue><ssdm name="mul03_load_11"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:115 %mul02_addr_11 = getelementptr i8 %mul02, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="mul02_addr_11"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8">
<![CDATA[
.split.0:116 %mul02_load_11 = load i8 %mul02_addr_11

]]></Node>
<StgValue><ssdm name="mul02_load_11"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:168 %store_ln97 = store i8 %xor_ln87_2, i4 %state_addr_34

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:169 %store_ln97 = store i8 %xor_ln88_2, i4 %state_addr_35

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="192" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8">
<![CDATA[
.split.0:114 %mul03_load_11 = load i8 %mul03_addr_11

]]></Node>
<StgValue><ssdm name="mul03_load_11"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8">
<![CDATA[
.split.0:116 %mul02_load_11 = load i8 %mul02_addr_11

]]></Node>
<StgValue><ssdm name="mul02_load_11"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:117 %xor_ln90 = xor i8 %state_load_36, i8 %state_load_35

]]></Node>
<StgValue><ssdm name="xor_ln90"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:118 %xor_ln90_1 = xor i8 %mul03_load_11, i8 %mul02_load_11

]]></Node>
<StgValue><ssdm name="xor_ln90_1"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:119 %xor_ln90_2 = xor i8 %xor_ln90_1, i8 %xor_ln90

]]></Node>
<StgValue><ssdm name="xor_ln90_2"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="8">
<![CDATA[
.split.0:122 %zext_ln92 = zext i8 %state_load_38

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:123 %mul02_addr_12 = getelementptr i8 %mul02, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="mul02_addr_12"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8">
<![CDATA[
.split.0:124 %mul02_load_12 = load i8 %mul02_addr_12

]]></Node>
<StgValue><ssdm name="mul02_load_12"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="8">
<![CDATA[
.split.0:127 %zext_ln92_1 = zext i8 %state_load_39

]]></Node>
<StgValue><ssdm name="zext_ln92_1"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:128 %mul03_addr_12 = getelementptr i8 %mul03, i64 0, i64 %zext_ln92_1

]]></Node>
<StgValue><ssdm name="mul03_addr_12"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8">
<![CDATA[
.split.0:129 %mul03_load_12 = load i8 %mul03_addr_12

]]></Node>
<StgValue><ssdm name="mul03_load_12"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:170 %store_ln97 = store i8 %xor_ln89_2, i4 %state_addr_36

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:171 %store_ln97 = store i8 %xor_ln90_2, i4 %state_addr_37

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="205" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8">
<![CDATA[
.split.0:124 %mul02_load_12 = load i8 %mul02_addr_12

]]></Node>
<StgValue><ssdm name="mul02_load_12"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8">
<![CDATA[
.split.0:129 %mul03_load_12 = load i8 %mul03_addr_12

]]></Node>
<StgValue><ssdm name="mul03_load_12"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:134 %xor_ln92 = xor i8 %mul03_load_12, i8 %mul02_load_12

]]></Node>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:135 %xor_ln92_1 = xor i8 %state_load_40, i8 %state_load_41

]]></Node>
<StgValue><ssdm name="xor_ln92_1"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:136 %xor_ln92_2 = xor i8 %xor_ln92_1, i8 %xor_ln92

]]></Node>
<StgValue><ssdm name="xor_ln92_2"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:137 %mul02_addr_13 = getelementptr i8 %mul02, i64 0, i64 %zext_ln92_1

]]></Node>
<StgValue><ssdm name="mul02_addr_13"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8">
<![CDATA[
.split.0:138 %mul02_load_13 = load i8 %mul02_addr_13

]]></Node>
<StgValue><ssdm name="mul02_load_13"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="8">
<![CDATA[
.split.0:139 %zext_ln93 = zext i8 %state_load_40

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:140 %mul03_addr_13 = getelementptr i8 %mul03, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul03_addr_13"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8">
<![CDATA[
.split.0:141 %mul03_load_13 = load i8 %mul03_addr_13

]]></Node>
<StgValue><ssdm name="mul03_load_13"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:172 %store_ln97 = store i8 %xor_ln92_2, i4 %state_addr_38

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="216" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8">
<![CDATA[
.split.0:138 %mul02_load_13 = load i8 %mul02_addr_13

]]></Node>
<StgValue><ssdm name="mul02_load_13"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8">
<![CDATA[
.split.0:141 %mul03_load_13 = load i8 %mul03_addr_13

]]></Node>
<StgValue><ssdm name="mul03_load_13"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:142 %xor_ln93 = xor i8 %state_load_41, i8 %state_load_38

]]></Node>
<StgValue><ssdm name="xor_ln93"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:143 %xor_ln93_1 = xor i8 %mul02_load_13, i8 %mul03_load_13

]]></Node>
<StgValue><ssdm name="xor_ln93_1"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:144 %xor_ln93_2 = xor i8 %xor_ln93_1, i8 %xor_ln93

]]></Node>
<StgValue><ssdm name="xor_ln93_2"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:145 %mul02_addr_14 = getelementptr i8 %mul02, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="mul02_addr_14"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8">
<![CDATA[
.split.0:146 %mul02_load_14 = load i8 %mul02_addr_14

]]></Node>
<StgValue><ssdm name="mul02_load_14"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="8">
<![CDATA[
.split.0:147 %zext_ln94 = zext i8 %state_load_41

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:148 %mul03_addr_14 = getelementptr i8 %mul03, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="mul03_addr_14"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8">
<![CDATA[
.split.0:149 %mul03_load_14 = load i8 %mul03_addr_14

]]></Node>
<StgValue><ssdm name="mul03_load_14"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:173 %store_ln97 = store i8 %xor_ln93_2, i4 %state_addr_39

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="227" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8">
<![CDATA[
.split.0:146 %mul02_load_14 = load i8 %mul02_addr_14

]]></Node>
<StgValue><ssdm name="mul02_load_14"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8">
<![CDATA[
.split.0:149 %mul03_load_14 = load i8 %mul03_addr_14

]]></Node>
<StgValue><ssdm name="mul03_load_14"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:150 %xor_ln94 = xor i8 %state_load_39, i8 %state_load_38

]]></Node>
<StgValue><ssdm name="xor_ln94"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:151 %xor_ln94_1 = xor i8 %mul02_load_14, i8 %mul03_load_14

]]></Node>
<StgValue><ssdm name="xor_ln94_1"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:152 %xor_ln94_2 = xor i8 %xor_ln94_1, i8 %xor_ln94

]]></Node>
<StgValue><ssdm name="xor_ln94_2"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:153 %mul03_addr_15 = getelementptr i8 %mul03, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="mul03_addr_15"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8">
<![CDATA[
.split.0:154 %mul03_load_15 = load i8 %mul03_addr_15

]]></Node>
<StgValue><ssdm name="mul03_load_15"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.0:155 %mul02_addr_15 = getelementptr i8 %mul02, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="mul02_addr_15"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8">
<![CDATA[
.split.0:156 %mul02_load_15 = load i8 %mul02_addr_15

]]></Node>
<StgValue><ssdm name="mul02_load_15"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:174 %store_ln97 = store i8 %xor_ln94_2, i4 %state_addr_40

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="237" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8">
<![CDATA[
.split.0:154 %mul03_load_15 = load i8 %mul03_addr_15

]]></Node>
<StgValue><ssdm name="mul03_load_15"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8">
<![CDATA[
.split.0:156 %mul02_load_15 = load i8 %mul02_addr_15

]]></Node>
<StgValue><ssdm name="mul02_load_15"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:157 %xor_ln95 = xor i8 %state_load_40, i8 %state_load_39

]]></Node>
<StgValue><ssdm name="xor_ln95"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:158 %xor_ln95_1 = xor i8 %mul03_load_15, i8 %mul02_load_15

]]></Node>
<StgValue><ssdm name="xor_ln95_1"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.0:159 %xor_ln95_2 = xor i8 %xor_ln95_1, i8 %xor_ln95

]]></Node>
<StgValue><ssdm name="xor_ln95_2"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split.0:175 %store_ln97 = store i8 %xor_ln95_2, i4 %state_addr_41

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0">
<![CDATA[
.split.0:176 %ret_ln99 = ret

]]></Node>
<StgValue><ssdm name="ret_ln99"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
