Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Dec  2 11:48:47 2017
| Host         : DESKTOP-NF4ET5G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    43 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             129 |           46 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              24 |           11 |
| Yes          | No                    | No                     |              44 |           14 |
| Yes          | No                    | Yes                    |             479 |          159 |
| Yes          | Yes                   | No                     |              34 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------------------------------+------------------------+------------------+----------------+
|          Clock Signal          |             Enable Signal             |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------------------+---------------------------------------+------------------------+------------------+----------------+
| ~touch_btn_IBUF_BUFG[5]        |                                       |                        |                1 |              1 |
|  n_0_1020_BUFG                 | u17/flash_oe0                         |                        |                1 |              1 |
|  n_0_1020_BUFG                 |                                       | touch_btn_IBUF_BUFG[5] |                1 |              1 |
|  n_0_1020_BUFG                 | u17/flash_we0                         |                        |                1 |              1 |
|  n_0_1020_BUFG                 | u17/ram2_we_i_1_n_1                   | touch_btn_IBUF_BUFG[5] |                1 |              1 |
|  n_0_1020_BUFG                 | u17/flash_byte0                       | u17/flash_byte02_out   |                2 |              2 |
|  u18/clk1_i_2_n_1              |                                       | touch_btn_IBUF_BUFG[5] |                1 |              3 |
|  n_0_1020_BUFG                 |                                       |                        |                2 |              3 |
|  n_0_1020_BUFG                 | u17/wrn_i_1_n_1                       | touch_btn_IBUF_BUFG[5] |                2 |              3 |
|  n_0_1020_BUFG                 | u17/flash_finished                    | touch_btn_IBUF_BUFG[5] |                3 |              4 |
|  n_0_1020_BUFG                 | u17/FSM_onehot_flash_state[5]_i_1_n_1 | touch_btn_IBUF_BUFG[5] |                1 |              6 |
|  n_0_1020_BUFG                 | u17/ram1_data_retimed_reg[0]_1[0]     |                        |                2 |              9 |
|  u5/imme_out_reg[14][0]        |                                       |                        |                4 |             13 |
|  u8/E[0]                       |                                       |                        |                5 |             16 |
|  u3/E[0]                       |                                       |                        |                7 |             16 |
|  clk_3_BUFG                    | u17/PC_out_reg[0][0]                  | touch_btn_IBUF_BUFG[5] |                3 |             16 |
|  n_0_1020_BUFG                 | u13/E[0]                              | touch_btn_IBUF_BUFG[5] |                4 |             16 |
|  n_0_1020_BUFG                 | u14/SP_reg[15][0]                     | touch_btn_IBUF_BUFG[5] |                3 |             16 |
|  n_0_1020_BUFG                 | u14/T_reg[15][0]                      | touch_btn_IBUF_BUFG[5] |                6 |             16 |
|  n_0_1020_BUFG                 | u14/E[0]                              | touch_btn_IBUF_BUFG[5] |                3 |             16 |
|  n_0_1020_BUFG                 | u14/IH_reg[15][0]                     | touch_btn_IBUF_BUFG[5] |                2 |             16 |
|  n_0_1020_BUFG                 | u14/r0_reg[15][0]                     | touch_btn_IBUF_BUFG[5] |                2 |             16 |
|  n_0_1020_BUFG                 | u14/r1_reg[15][0]                     | touch_btn_IBUF_BUFG[5] |                2 |             16 |
|  n_0_1020_BUFG                 | u14/r2_reg[15][0]                     | touch_btn_IBUF_BUFG[5] |                6 |             16 |
|  n_0_1020_BUFG                 | u14/r3_reg[15][0]                     | touch_btn_IBUF_BUFG[5] |               12 |             16 |
|  n_0_1020_BUFG                 | u14/r4_reg[15][0]                     | touch_btn_IBUF_BUFG[5] |                2 |             16 |
|  n_0_1020_BUFG                 | u14/r5_reg[15][0]                     | touch_btn_IBUF_BUFG[5] |                3 |             16 |
|  n_0_1020_BUFG                 | u14/r6_reg[15][0]                     | touch_btn_IBUF_BUFG[5] |                3 |             16 |
|  n_0_1020_BUFG                 | u14/r7_reg[15][0]                     | touch_btn_IBUF_BUFG[5] |                8 |             16 |
|  n_0_1020_BUFG                 | u17/flash_addr[16]_i_1_n_1            | touch_btn_IBUF_BUFG[5] |                3 |             16 |
|  n_0_1020_BUFG                 | u17/ram2_addr[15]_i_1_n_1             | touch_btn_IBUF_BUFG[5] |                6 |             16 |
|  u5/E[0]                       |                                       |                        |                6 |             16 |
|  n_0_1020_BUFG                 | u17/ReadIns[15]_i_1_n_1               | touch_btn_IBUF_BUFG[5] |                5 |             16 |
|  n_0_1020_BUFG                 | u17/current_addr[0]_i_1_n_1           | touch_btn_IBUF_BUFG[5] |                4 |             16 |
|  u5/PC_out_reg[15]_0[0]        |                                       |                        |                4 |             16 |
|  u8/ReadData2_out_reg[15]_2[0] |                                       |                        |                6 |             16 |
|  u8/ALUResult_out_reg[13]_1[0] |                                       |                        |                7 |             16 |
|  u5/tmpCommand_reg[0]_0[0]     |                                       |                        |                4 |             16 |
|  u3/MemToReg_out_reg[0]        |                                       | touch_btn_IBUF_BUFG[5] |               11 |             24 |
|  n_0_1020_BUFG                 | u17/cnt0                              | u17/cnt[31]_i_1_n_1    |                9 |             32 |
|  n_0_1020_BUFG                 | u17/E[0]                              |                        |               10 |             33 |
|  clk_3_BUFG                    | u5/tmpT_reg                           | touch_btn_IBUF_BUFG[5] |               14 |             33 |
|  clk_3_BUFG                    | u17/flash_finished                    | touch_btn_IBUF_BUFG[5] |               61 |            144 |
+--------------------------------+---------------------------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     1 |
| 3      |                     3 |
| 4      |                     1 |
| 6      |                     1 |
| 9      |                     1 |
| 13     |                     1 |
| 16+    |                    30 |
+--------+-----------------------+


