Analysis & Synthesis report for recop
Sat May 18 13:34:20 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sat May 18 13:34:20 2024           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; recop                                       ;
; Top-level Entity Name       ; top_level                                   ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_level          ; recop              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat May 18 13:34:08 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off recop -c recop
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file noc/synthesis/noc.vhd
    Info (12022): Found design unit 1: NOC-rtl File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd Line: 29
    Info (12023): Found entity 1: NOC File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/NOC.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_irq_mapper.sv
    Info (12023): Found entity 1: NOC_irq_mapper File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0.v
    Info (12023): Found entity 1: NOC_mm_interconnect_0 File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: NOC_mm_interconnect_0_avalon_st_adapter File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: NOC_mm_interconnect_0_rsp_mux_001 File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: NOC_mm_interconnect_0_rsp_mux File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: NOC_mm_interconnect_0_rsp_demux_001 File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: NOC_mm_interconnect_0_rsp_demux File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: NOC_mm_interconnect_0_cmd_mux_001 File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: NOC_mm_interconnect_0_cmd_mux File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: NOC_mm_interconnect_0_cmd_demux_001 File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: NOC_mm_interconnect_0_cmd_demux File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: NOC_mm_interconnect_0_router_003_default_decode File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: NOC_mm_interconnect_0_router_003 File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: NOC_mm_interconnect_0_router_002_default_decode File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: NOC_mm_interconnect_0_router_002 File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: NOC_mm_interconnect_0_router_001_default_decode File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: NOC_mm_interconnect_0_router_001 File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file noc/synthesis/submodules/noc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: NOC_mm_interconnect_0_router_default_decode File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: NOC_mm_interconnect_0_router File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_switches_pio.v
    Info (12023): Found entity 1: NOC_switches_pio File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_switches_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_onchip_memory.v
    Info (12023): Found entity 1: NOC_onchip_memory File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_onchip_memory.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_led_pio.v
    Info (12023): Found entity 1: NOC_led_pio File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_led_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_display0_pio.v
    Info (12023): Found entity 1: NOC_display0_pio File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_display0_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_data_out_pio.v
    Info (12023): Found entity 1: NOC_data_out_pio File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_data_out_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_data_in_pio.v
    Info (12023): Found entity 1: NOC_data_in_pio File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_data_in_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu.v
    Info (12023): Found entity 1: NOC_cpu File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file noc/synthesis/submodules/noc_cpu_cpu.v
    Info (12023): Found entity 1: NOC_cpu_cpu_ic_data_module File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: NOC_cpu_cpu_ic_tag_module File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: NOC_cpu_cpu_bht_module File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: NOC_cpu_cpu_register_bank_a_module File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: NOC_cpu_cpu_register_bank_b_module File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: NOC_cpu_cpu_dc_tag_module File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: NOC_cpu_cpu_dc_data_module File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: NOC_cpu_cpu_dc_victim_module File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: NOC_cpu_cpu_nios2_oci_debug File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: NOC_cpu_cpu_nios2_oci_break File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: NOC_cpu_cpu_nios2_oci_xbrk File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: NOC_cpu_cpu_nios2_oci_dbrk File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: NOC_cpu_cpu_nios2_oci_itrace File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: NOC_cpu_cpu_nios2_oci_td_mode File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: NOC_cpu_cpu_nios2_oci_dtrace File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: NOC_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: NOC_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: NOC_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: NOC_cpu_cpu_nios2_oci_fifo File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: NOC_cpu_cpu_nios2_oci_pib File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: NOC_cpu_cpu_nios2_oci_im File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: NOC_cpu_cpu_nios2_performance_monitors File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: NOC_cpu_cpu_nios2_avalon_reg File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: NOC_cpu_cpu_ociram_sp_ram_module File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: NOC_cpu_cpu_nios2_ocimem File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: NOC_cpu_cpu_nios2_oci File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: NOC_cpu_cpu File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: NOC_cpu_cpu_debug_slave_sysclk File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: NOC_cpu_cpu_debug_slave_tck File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: NOC_cpu_cpu_debug_slave_wrapper File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: NOC_cpu_cpu_mult_cell File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: NOC_cpu_cpu_test_bench File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_buttons_pio.v
    Info (12023): Found entity 1: NOC_buttons_pio File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_buttons_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_addr_out_pio.v
    Info (12023): Found entity 1: NOC_addr_out_pio File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_addr_out_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file noc/synthesis/submodules/noc_addr_in_pio.v
    Info (12023): Found entity 1: NOC_addr_in_pio File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/NOC/synthesis/submodules/NOC_addr_in_pio.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file recop.vhd
    Info (12022): Found design unit 1: recopDesign-bdf_type File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.vhd Line: 63
    Info (12023): Found entity 1: recopDesign File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.vhd Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file recop.bdf
    Info (12023): Found entity 1: recop
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: control_unit-behavioral File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd Line: 49
    Info (12023): Found entity 1: control_unit File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file various_constants.vhd
    Info (12022): Found design unit 1: various_constants File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/various_constants.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file registers.vhd
    Info (12022): Found design unit 1: registers-beh File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registers.vhd Line: 48
    Info (12023): Found entity 1: registers File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registers.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: registerfile-SYN File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registerfile.vhd Line: 60
    Info (12023): Found entity 1: registerfile File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/registerfile.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file regfile.vhd
    Info (12022): Found design unit 1: regfile-beh File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd Line: 43
    Info (12023): Found entity 1: regfile File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/regfile.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file recop_types.vhd
    Info (12022): Found design unit 1: recop_types File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_types.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file recop_pll.vhd
    Info (12022): Found design unit 1: recop_pll-SYN File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_pll.vhd Line: 52
    Info (12023): Found entity 1: recop_pll File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop_pll.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file prog_mem.vhd
    Info (12022): Found design unit 1: prog_mem-SYN File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd Line: 53
    Info (12023): Found entity 1: prog_mem File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/prog_mem.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/pll.vhd Line: 52
    Info (12023): Found entity 1: pll File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/pll.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file opcodes.vhd
    Info (12022): Found design unit 1: opcodes File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/opcodes.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file memory_model.vhd
    Info (12022): Found design unit 1: memory-beh File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd Line: 28
    Info (12023): Found entity 1: memory File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_model.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file memory_arbiter.vhd
    Info (12022): Found design unit 1: memory_arbiter-behaviour File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_arbiter.vhd Line: 35
    Info (12023): Found entity 1: memory_arbiter File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/memory_arbiter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhd
    Info (12022): Found design unit 1: data_mem-SYN File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd Line: 19
    Info (12023): Found entity 1: data_mem File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/data_mem.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-combined File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd Line: 33
    Info (12023): Found entity 1: alu File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/ALU.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file program_counter.vhd
    Info (12022): Found design unit 1: program_counter-pc File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/program_counter.vhd Line: 27
    Info (12023): Found entity 1: program_counter File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/program_counter.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file instruction_reg.vhd
    Info (12022): Found design unit 1: instruction_reg-behaviour File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd Line: 21
    Info (12023): Found entity 1: instruction_reg File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/instruction_reg.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file datapath.bdf
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file dataaddrmux.vhd
    Info (12022): Found design unit 1: dataAddrMux-behaviour File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd Line: 32
    Info (12023): Found entity 1: dataAddrMux File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/dataAddrMux.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-rtl File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level.vhd Line: 34
    Info (12023): Found entity 1: top_level File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level.vhd Line: 7
Error (10346): VHDL error at top_level.vhd(70): formal port or parameter "sip" must have actual or default value File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/top_level.vhd Line: 70
Error (10784): HDL error at recop.vhd(29): see declaration for object "sip" File: C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/recop.vhd Line: 29
Info (144001): Generated suppressed messages file C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/output_files/recop.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 4863 megabytes
    Error: Processing ended: Sat May 18 13:34:21 2024
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/output_files/recop.map.smsg.


