<!DOCTYPE Register_Definition_File>
<Processor name="STM32H7x3" description="STM32H7x3">
  <RegisterGroup name="COMP1" start="0x58003800" description="COMP1">
    <Register start="+0x0" size="0" name="COMP1_SR" access="ReadOnly" description="Comparator status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="C1VAL" description="COMP channel 1 output status&#xa;              bit" />
      <BitField start="1" size="1" name="C2VAL" description="COMP channel 2 output status&#xa;              bit" />
      <BitField start="16" size="1" name="C1IF" description="COMP channel 1 Interrupt&#xa;              Flag" />
      <BitField start="17" size="1" name="C2IF" description="COMP channel 2 Interrupt&#xa;              Flag" />
    </Register>
    <Register start="+0x4" size="0" name="COMP1_ICFR" access="WriteOnly" description="Comparator interrupt clear flag&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="CC1IF" description="Clear COMP channel 1 Interrupt&#xa;              Flag" />
      <BitField start="17" size="1" name="CC2IF" description="Clear COMP channel 2 Interrupt&#xa;              Flag" />
    </Register>
    <Register start="+0x8" size="0" name="COMP1_OR" access="Read/Write" description="Comparator option register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="AFOP" description="Selection of source for alternate&#xa;              function of output ports" />
      <BitField start="11" size="21" name="OR" description="Option Register" />
    </Register>
    <Register start="+0xC" size="0" name="COMP1_CFGR1" access="Read/Write" description="Comparator configuration register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="COMP channel 1 enable bit" />
      <BitField start="1" size="1" name="BRGEN" description="Scaler bridge enable" />
      <BitField start="2" size="1" name="SCALEN" description="Voltage scaler enable bit" />
      <BitField start="3" size="1" name="POLARITY" description="COMP channel 1 polarity selection&#xa;              bit" />
      <BitField start="6" size="1" name="ITEN" description="COMP channel 1 interrupt&#xa;              enable" />
      <BitField start="8" size="2" name="HYST" description="COMP channel 1 hysteresis selection&#xa;              bits" />
      <BitField start="12" size="2" name="PWRMODE" description="Power Mode of the COMP channel&#xa;              1" />
      <BitField start="16" size="3" name="INMSEL" description="COMP channel 1 inverting input selection&#xa;              field" />
      <BitField start="20" size="1" name="INPSEL" description="COMP channel 1 non-inverting input&#xa;              selection bit" />
      <BitField start="24" size="4" name="BLANKING" description="COMP channel 1 blanking source selection&#xa;              bits" />
      <BitField start="31" size="1" name="LOCK" description="Lock bit" />
    </Register>
    <Register start="+0x10" size="0" name="COMP1_CFGR2" access="Read/Write" description="Comparator configuration register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="COMP channel 1 enable bit" />
      <BitField start="1" size="1" name="BRGEN" description="Scaler bridge enable" />
      <BitField start="2" size="1" name="SCALEN" description="Voltage scaler enable bit" />
      <BitField start="3" size="1" name="POLARITY" description="COMP channel 1 polarity selection&#xa;              bit" />
      <BitField start="4" size="1" name="WINMODE" description="Window comparator mode selection&#xa;              bit" />
      <BitField start="6" size="1" name="ITEN" description="COMP channel 1 interrupt&#xa;              enable" />
      <BitField start="8" size="2" name="HYST" description="COMP channel 1 hysteresis selection&#xa;              bits" />
      <BitField start="12" size="2" name="PWRMODE" description="Power Mode of the COMP channel&#xa;              1" />
      <BitField start="16" size="3" name="INMSEL" description="COMP channel 1 inverting input selection&#xa;              field" />
      <BitField start="20" size="1" name="INPSEL" description="COMP channel 1 non-inverting input&#xa;              selection bit" />
      <BitField start="24" size="4" name="BLANKING" description="COMP channel 1 blanking source selection&#xa;              bits" />
      <BitField start="31" size="1" name="LOCK" description="Lock bit" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRS" start="0x40008400" description="CRS">
    <Register start="+0x0" size="0" name="CRS_CR" access="Read/Write" description="CRS control register" reset_value="0x00002000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SYNCOKIE" description="SYNC event OK interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="SYNCWARNIE" description="SYNC warning interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="ERRIE" description="Synchronization or trimming error&#xa;              interrupt enable" />
      <BitField start="3" size="1" name="ESYNCIE" description="Expected SYNC interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="CEN" description="Frequency error counter enable This bit&#xa;              enables the oscillator clock for the frequency error&#xa;              counter. When this bit is set, the CRS_CFGR register&#xa;              is write-protected and cannot be&#xa;              modified." />
      <BitField start="6" size="1" name="AUTOTRIMEN" description="Automatic trimming enable This bit&#xa;              enables the automatic hardware adjustment of TRIM&#xa;              bits according to the measured frequency error&#xa;              between two SYNC events. If this bit is set, the TRIM&#xa;              bits are read-only. The TRIM value can be adjusted by&#xa;              hardware by one or two steps at a time, depending on&#xa;              the measured frequency error value. Refer to&#xa;              Section7.3.4: Frequency error evaluation and&#xa;              automatic trimming for more details." />
      <BitField start="7" size="1" name="SWSYNC" description="Generate software SYNC event This bit is&#xa;              set by software in order to generate a software SYNC&#xa;              event. It is automatically cleared by&#xa;              hardware." />
      <BitField start="8" size="6" name="TRIM" description="HSI48 oscillator smooth trimming These&#xa;              bits provide a user-programmable trimming value to&#xa;              the HSI48 oscillator. They can be programmed to&#xa;              adjust to variations in voltage and temperature that&#xa;              influence the frequency of the HSI48. The default&#xa;              value is 32, which corresponds to the middle of the&#xa;              trimming interval. The trimming step is around 67 kHz&#xa;              between two consecutive TRIM steps. A higher TRIM&#xa;              value corresponds to a higher output frequency. When&#xa;              the AUTOTRIMEN bit is set, this field is controlled&#xa;              by hardware and is read-only." />
    </Register>
    <Register start="+0x4" size="0" name="CRS_CFGR" access="Read/Write" description="This register can be written only when the&#xa;          frequency error counter is disabled (CEN bit is cleared&#xa;          in CRS_CR). When the counter is enabled, this register is&#xa;          write-protected." reset_value="0x2022BB7F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RELOAD" description="Counter reload value RELOAD is the value&#xa;              to be loaded in the frequency error counter with each&#xa;              SYNC event. Refer to Section7.3.3: Frequency error&#xa;              measurement for more details about counter&#xa;              behavior." />
      <BitField start="16" size="8" name="FELIM" description="Frequency error limit FELIM contains the&#xa;              value to be used to evaluate the captured frequency&#xa;              error value latched in the FECAP[15:0] bits of the&#xa;              CRS_ISR register. Refer to Section7.3.4: Frequency&#xa;              error evaluation and automatic trimming for more&#xa;              details about FECAP evaluation." />
      <BitField start="24" size="3" name="SYNCDIV" description="SYNC divider These bits are set and&#xa;              cleared by software to control the division factor of&#xa;              the SYNC signal." />
      <BitField start="28" size="2" name="SYNCSRC" description="SYNC signal source selection These bits&#xa;              are set and cleared by software to select the SYNC&#xa;              signal source. Note: When using USB LPM (Link Power&#xa;              Management) and the device is in Sleep mode, the&#xa;              periodic USB SOF will not be generated by the host.&#xa;              No SYNC signal will therefore be provided to the CRS&#xa;              to calibrate the HSI48 on the run. To guarantee the&#xa;              required clock precision after waking up from Sleep&#xa;              mode, the LSE or reference clock on the GPIOs should&#xa;              be used as SYNC signal." />
      <BitField start="31" size="1" name="SYNCPOL" description="SYNC polarity selection This bit is set&#xa;              and cleared by software to select the input polarity&#xa;              for the SYNC signal source." />
    </Register>
    <Register start="+0x8" size="0" name="CRS_ISR" access="ReadOnly" description="CRS interrupt and status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SYNCOKF" description="SYNC event OK flag This flag is set by&#xa;              hardware when the measured frequency error is smaller&#xa;              than FELIM * 3. This means that either no adjustment&#xa;              of the TRIM value is needed or that an adjustment by&#xa;              one trimming step is enough to compensate the&#xa;              frequency error. An interrupt is generated if the&#xa;              SYNCOKIE bit is set in the CRS_CR register. It is&#xa;              cleared by software by setting the SYNCOKC bit in the&#xa;              CRS_ICR register." />
      <BitField start="1" size="1" name="SYNCWARNF" description="SYNC warning flag This flag is set by&#xa;              hardware when the measured frequency error is greater&#xa;              than or equal to FELIM * 3, but smaller than FELIM *&#xa;              128. This means that to compensate the frequency&#xa;              error, the TRIM value must be adjusted by two steps&#xa;              or more. An interrupt is generated if the SYNCWARNIE&#xa;              bit is set in the CRS_CR register. It is cleared by&#xa;              software by setting the SYNCWARNC bit in the CRS_ICR&#xa;              register." />
      <BitField start="2" size="1" name="ERRF" description="Error flag This flag is set by hardware&#xa;              in case of any synchronization or trimming error. It&#xa;              is the logical OR of the TRIMOVF, SYNCMISS and&#xa;              SYNCERR bits. An interrupt is generated if the ERRIE&#xa;              bit is set in the CRS_CR register. It is cleared by&#xa;              software in reaction to setting the ERRC bit in the&#xa;              CRS_ICR register, which clears the TRIMOVF, SYNCMISS&#xa;              and SYNCERR bits." />
      <BitField start="3" size="1" name="ESYNCF" description="Expected SYNC flag This flag is set by&#xa;              hardware when the frequency error counter reached a&#xa;              zero value. An interrupt is generated if the ESYNCIE&#xa;              bit is set in the CRS_CR register. It is cleared by&#xa;              software by setting the ESYNCC bit in the CRS_ICR&#xa;              register." />
      <BitField start="8" size="1" name="SYNCERR" description="SYNC error This flag is set by hardware&#xa;              when the SYNC pulse arrives before the ESYNC event&#xa;              and the measured frequency error is greater than or&#xa;              equal to FELIM * 128. This means that the frequency&#xa;              error is too big (internal frequency too low) to be&#xa;              compensated by adjusting the TRIM value, and that&#xa;              some other action should be taken. An interrupt is&#xa;              generated if the ERRIE bit is set in the CRS_CR&#xa;              register. It is cleared by software by setting the&#xa;              ERRC bit in the CRS_ICR register." />
      <BitField start="9" size="1" name="SYNCMISS" description="SYNC missed This flag is set by hardware&#xa;              when the frequency error counter reached value FELIM&#xa;              * 128 and no SYNC was detected, meaning either that a&#xa;              SYNC pulse was missed or that the frequency error is&#xa;              too big (internal frequency too high) to be&#xa;              compensated by adjusting the TRIM value, and that&#xa;              some other action should be taken. At this point, the&#xa;              frequency error counter is stopped (waiting for a&#xa;              next SYNC) and an interrupt is generated if the ERRIE&#xa;              bit is set in the CRS_CR register. It is cleared by&#xa;              software by setting the ERRC bit in the CRS_ICR&#xa;              register." />
      <BitField start="10" size="1" name="TRIMOVF" description="Trimming overflow or underflow This flag&#xa;              is set by hardware when the automatic trimming tries&#xa;              to over- or under-flow the TRIM value. An interrupt&#xa;              is generated if the ERRIE bit is set in the CRS_CR&#xa;              register. It is cleared by software by setting the&#xa;              ERRC bit in the CRS_ICR register." />
      <BitField start="15" size="1" name="FEDIR" description="Frequency error direction FEDIR is the&#xa;              counting direction of the frequency error counter&#xa;              latched in the time of the last SYNC event. It shows&#xa;              whether the actual frequency is below or above the&#xa;              target." />
      <BitField start="16" size="16" name="FECAP" description="Frequency error capture FECAP is the&#xa;              frequency error counter value latched in the time of&#xa;              the last SYNC event. Refer to Section7.3.4: Frequency&#xa;              error evaluation and automatic trimming for more&#xa;              details about FECAP usage." />
    </Register>
    <Register start="+0xC" size="0" name="CRS_ICR" access="Read/Write" description="CRS interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SYNCOKC" description="SYNC event OK clear flag Writing 1 to&#xa;              this bit clears the SYNCOKF flag in the CRS_ISR&#xa;              register." />
      <BitField start="1" size="1" name="SYNCWARNC" description="SYNC warning clear flag Writing 1 to&#xa;              this bit clears the SYNCWARNF flag in the CRS_ISR&#xa;              register." />
      <BitField start="2" size="1" name="ERRC" description="Error clear flag Writing 1 to this bit&#xa;              clears TRIMOVF, SYNCMISS and SYNCERR bits and&#xa;              consequently also the ERRF flag in the CRS_ISR&#xa;              register." />
      <BitField start="3" size="1" name="ESYNCC" description="Expected SYNC clear flag Writing 1 to&#xa;              this bit clears the ESYNCF flag in the CRS_ISR&#xa;              register." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DAC" start="0x40007400" description="DAC">
    <Register start="+0x0" size="0" name="DAC_CR" access="Read/Write" description="DAC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN1" description="DAC channel1 enable This bit is set and&#xa;              cleared by software to enable/disable DAC&#xa;              channel1." />
      <BitField start="1" size="1" name="TEN1" description="DAC channel1 trigger&#xa;              enable" />
      <BitField start="2" size="3" name="TSEL1" description="DAC channel1 trigger selection These&#xa;              bits select the external event used to trigger DAC&#xa;              channel1. Note: Only used if bit TEN1 = 1 (DAC&#xa;              channel1 trigger enabled)." />
      <BitField start="6" size="2" name="WAVE1" description="DAC channel1 noise/triangle wave&#xa;              generation enable These bits are set and cleared by&#xa;              software. Note: Only used if bit TEN1 = 1 (DAC&#xa;              channel1 trigger enabled)." />
      <BitField start="8" size="4" name="MAMP1" description="DAC channel1 mask/amplitude selector&#xa;              These bits are written by software to select mask in&#xa;              wave generation mode or amplitude in triangle&#xa;              generation mode. = 1011: Unmask bits[11:0] of LFSR/&#xa;              triangle amplitude equal to 4095" />
      <BitField start="12" size="1" name="DMAEN1" description="DAC channel1 DMA enable This bit is set&#xa;              and cleared by software." />
      <BitField start="13" size="1" name="DMAUDRIE1" description="DAC channel1 DMA Underrun Interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="14" size="1" name="CEN1" description="DAC Channel 1 calibration enable This&#xa;              bit is set and cleared by software to enable/disable&#xa;              DAC channel 1 calibration, it can be written only if&#xa;              bit EN1=0 into DAC_CR (the calibration mode can be&#xa;              entered/exit only when the DAC channel is disabled)&#xa;              Otherwise, the write operation is&#xa;              ignored." />
      <BitField start="16" size="1" name="EN2" description="DAC channel2 enable This bit is set and&#xa;              cleared by software to enable/disable DAC&#xa;              channel2." />
      <BitField start="17" size="1" name="TEN2" description="DAC channel2 trigger&#xa;              enable" />
      <BitField start="18" size="3" name="TSEL2" description="DAC channel2 trigger selection These&#xa;              bits select the external event used to trigger DAC&#xa;              channel2 Note: Only used if bit TEN2 = 1 (DAC&#xa;              channel2 trigger enabled)." />
      <BitField start="22" size="2" name="WAVE2" description="DAC channel2 noise/triangle wave&#xa;              generation enable These bits are set/reset by&#xa;              software. 1x: Triangle wave generation enabled Note:&#xa;              Only used if bit TEN2 = 1 (DAC channel2 trigger&#xa;              enabled)" />
      <BitField start="24" size="4" name="MAMP2" description="DAC channel2 mask/amplitude selector&#xa;              These bits are written by software to select mask in&#xa;              wave generation mode or amplitude in triangle&#xa;              generation mode. = 1011: Unmask bits[11:0] of LFSR/&#xa;              triangle amplitude equal to 4095" />
      <BitField start="28" size="1" name="DMAEN2" description="DAC channel2 DMA enable This bit is set&#xa;              and cleared by software." />
      <BitField start="29" size="1" name="DMAUDRIE2" description="DAC channel2 DMA underrun interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="30" size="1" name="CEN2" description="DAC Channel 2 calibration enable This&#xa;              bit is set and cleared by software to enable/disable&#xa;              DAC channel 2 calibration, it can be written only if&#xa;              bit EN2=0 into DAC_CR (the calibration mode can be&#xa;              entered/exit only when the DAC channel is disabled)&#xa;              Otherwise, the write operation is&#xa;              ignored." />
    </Register>
    <Register start="+0x4" size="0" name="DAC_SWTRGR" access="WriteOnly" description="DAC software trigger register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWTRIG1" description="DAC channel1 software trigger This bit&#xa;              is set by software to trigger the DAC in software&#xa;              trigger mode. Note: This bit is cleared by hardware&#xa;              (one APB1 clock cycle later) once the DAC_DHR1&#xa;              register value has been loaded into the DAC_DOR1&#xa;              register." />
      <BitField start="1" size="1" name="SWTRIG2" description="DAC channel2 software trigger This bit&#xa;              is set by software to trigger the DAC in software&#xa;              trigger mode. Note: This bit is cleared by hardware&#xa;              (one APB1 clock cycle later) once the DAC_DHR2&#xa;              register value has been loaded into the DAC_DOR2&#xa;              register." />
    </Register>
    <Register start="+0x8" size="0" name="DAC_DHR12R1" access="Read/Write" description="DAC channel1 12-bit right-aligned data&#xa;          holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DACC1DHR" description="DAC channel1 12-bit right-aligned data&#xa;              These bits are written by software which specifies&#xa;              12-bit data for DAC channel1." />
    </Register>
    <Register start="+0xC" size="0" name="DAC_DHR12L1" access="Read/Write" description="DAC channel1 12-bit left aligned data&#xa;          holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="12" name="DACC1DHR" description="DAC channel1 12-bit left-aligned data&#xa;              These bits are written by software which specifies&#xa;              12-bit data for DAC channel1." />
    </Register>
    <Register start="+0x10" size="0" name="DAC_DHR8R1" access="Read/Write" description="DAC channel1 8-bit right aligned data&#xa;          holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DACC1DHR" description="DAC channel1 8-bit right-aligned data&#xa;              These bits are written by software which specifies&#xa;              8-bit data for DAC channel1." />
    </Register>
    <Register start="+0x14" size="0" name="DAC_DHR12R2" access="Read/Write" description="DAC channel2 12-bit right aligned data&#xa;          holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DACC2DHR" description="DAC channel2 12-bit right-aligned data&#xa;              These bits are written by software which specifies&#xa;              12-bit data for DAC channel2." />
    </Register>
    <Register start="+0x18" size="0" name="DAC_DHR12L2" access="Read/Write" description="DAC channel2 12-bit left aligned data&#xa;          holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="12" name="DACC2DHR" description="DAC channel2 12-bit left-aligned data&#xa;              These bits are written by software which specify&#xa;              12-bit data for DAC channel2." />
    </Register>
    <Register start="+0x1C" size="0" name="DAC_DHR8R2" access="Read/Write" description="DAC channel2 8-bit right-aligned data&#xa;          holding register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DACC2DHR" description="DAC channel2 8-bit right-aligned data&#xa;              These bits are written by software which specifies&#xa;              8-bit data for DAC channel2." />
    </Register>
    <Register start="+0x20" size="0" name="DAC_DHR12RD" access="Read/Write" description="Dual DAC 12-bit right-aligned data holding&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DACC1DHR" description="DAC channel1 12-bit right-aligned data&#xa;              These bits are written by software which specifies&#xa;              12-bit data for DAC channel1." />
      <BitField start="16" size="12" name="DACC2DHR" description="DAC channel2 12-bit right-aligned data&#xa;              These bits are written by software which specifies&#xa;              12-bit data for DAC channel2." />
    </Register>
    <Register start="+0x24" size="0" name="DAC_DHR12LD" access="Read/Write" description="DUAL DAC 12-bit left aligned data holding&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="12" name="DACC1DHR" description="DAC channel1 12-bit left-aligned data&#xa;              These bits are written by software which specifies&#xa;              12-bit data for DAC channel1." />
      <BitField start="20" size="12" name="DACC2DHR" description="DAC channel2 12-bit left-aligned data&#xa;              These bits are written by software which specifies&#xa;              12-bit data for DAC channel2." />
    </Register>
    <Register start="+0x28" size="0" name="DAC_DHR8RD" access="Read/Write" description="DUAL DAC 8-bit right aligned data holding&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DACC1DHR" description="DAC channel1 8-bit right-aligned data&#xa;              These bits are written by software which specifies&#xa;              8-bit data for DAC channel1." />
      <BitField start="8" size="8" name="DACC2DHR" description="DAC channel2 8-bit right-aligned data&#xa;              These bits are written by software which specifies&#xa;              8-bit data for DAC channel2." />
    </Register>
    <Register start="+0x2C" size="0" name="DAC_DOR1" access="ReadOnly" description="DAC channel1 data output&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DACC1DOR" description="DAC channel1 data output These bits are&#xa;              read-only, they contain data output for DAC&#xa;              channel1." />
    </Register>
    <Register start="+0x30" size="0" name="DAC_DOR2" access="ReadOnly" description="DAC channel2 data output&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DACC2DOR" description="DAC channel2 data output These bits are&#xa;              read-only, they contain data output for DAC&#xa;              channel2." />
    </Register>
    <Register start="+0x34" size="0" name="DAC_SR" access="Read/Write" description="DAC status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="13" size="1" name="DMAUDR1" description="DAC channel1 DMA underrun flag This bit&#xa;              is set by hardware and cleared by software (by&#xa;              writing it to 1)." />
      <BitField start="14" size="1" name="CAL_FLAG1" description="DAC Channel 1 calibration offset status&#xa;              This bit is set and cleared by hardware" />
      <BitField start="15" size="1" name="BWST1" description="DAC Channel 1 busy writing sample time&#xa;              flag This bit is systematically set just after Sample&#xa;              &amp; Hold mode enable and is set each time the&#xa;              software writes the register DAC_SHSR1, It is cleared&#xa;              by hardware when the write operation of DAC_SHSR1 is&#xa;              complete. (It takes about 3LSI periods of&#xa;              synchronization)." />
      <BitField start="29" size="1" name="DMAUDR2" description="DAC channel2 DMA underrun flag This bit&#xa;              is set by hardware and cleared by software (by&#xa;              writing it to 1)." />
      <BitField start="30" size="1" name="CAL_FLAG2" description="DAC Channel 2 calibration offset status&#xa;              This bit is set and cleared by hardware" />
      <BitField start="31" size="1" name="BWST2" description="DAC Channel 2 busy writing sample time&#xa;              flag This bit is systematically set just after Sample&#xa;              &amp; Hold mode enable and is set each time the&#xa;              software writes the register DAC_SHSR2, It is cleared&#xa;              by hardware when the write operation of DAC_SHSR2 is&#xa;              complete. (It takes about 3 LSI periods of&#xa;              synchronization)." />
    </Register>
    <Register start="+0x38" size="0" name="DAC_CCR" access="Read/Write" description="DAC calibration control&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="OTRIM1" description="DAC Channel 1 offset trimming&#xa;              value" />
      <BitField start="16" size="5" name="OTRIM2" description="DAC Channel 2 offset trimming&#xa;              value" />
    </Register>
    <Register start="+0x3C" size="0" name="DAC_MCR" access="Read/Write" description="DAC mode control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MODE1" description="DAC Channel 1 mode These bits can be&#xa;              written only when the DAC is disabled and not in the&#xa;              calibration mode (when bit EN1=0 and bit CEN1 =0 in&#xa;              the DAC_CR register). If EN1=1 or CEN1 =1 the write&#xa;              operation is ignored. They can be set and cleared by&#xa;              software to select the DAC Channel 1 mode: DAC&#xa;              Channel 1 in normal Mode DAC Channel 1 in sample&#xa;              &amp;amp; hold mode" />
      <BitField start="16" size="3" name="MODE2" description="DAC Channel 2 mode These bits can be&#xa;              written only when the DAC is disabled and not in the&#xa;              calibration mode (when bit EN2=0 and bit CEN2 =0 in&#xa;              the DAC_CR register). If EN2=1 or CEN2 =1 the write&#xa;              operation is ignored. They can be set and cleared by&#xa;              software to select the DAC Channel 2 mode: DAC&#xa;              Channel 2 in normal Mode DAC Channel 2 in sample&#xa;              &amp;amp; hold mode" />
    </Register>
    <Register start="+0x40" size="0" name="DAC_SHSR1" access="Read/Write" description="DAC Sample and Hold sample time register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="TSAMPLE1" description="DAC Channel 1 sample Time (only valid in&#xa;              sample &amp;amp; hold mode) These bits can be written&#xa;              when the DAC channel1 is disabled or also during&#xa;              normal operation. in the latter case, the write can&#xa;              be done only when BWSTx of DAC_SR register is low, If&#xa;              BWSTx=1, the write operation is&#xa;              ignored." />
    </Register>
    <Register start="+0x44" size="0" name="DAC_SHSR2" access="Read/Write" description="DAC Sample and Hold sample time register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="TSAMPLE2" description="DAC Channel 2 sample Time (only valid in&#xa;              sample &amp;amp; hold mode) These bits can be written&#xa;              when the DAC channel2 is disabled or also during&#xa;              normal operation. in the latter case, the write can&#xa;              be done only when BWSTx of DAC_SR register is low, if&#xa;              BWSTx=1, the write operation is&#xa;              ignored." />
    </Register>
    <Register start="+0x48" size="0" name="DAC_SHHR" access="Read/Write" description="DAC Sample and Hold hold time&#xa;          register" reset_value="0x00010001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="THOLD1" description="DAC Channel 1 hold Time (only valid in&#xa;              sample &amp;amp; hold mode) Hold time= (THOLD[9:0]) x&#xa;              T LSI" />
      <BitField start="16" size="10" name="THOLD2" description="DAC Channel 2 hold time (only valid in&#xa;              sample &amp;amp; hold mode). Hold time= (THOLD[9:0])&#xa;              x T LSI" />
    </Register>
    <Register start="+0x4C" size="0" name="DAC_SHRR" access="Read/Write" description="DAC Sample and Hold refresh time&#xa;          register" reset_value="0x00010001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TREFRESH1" description="DAC Channel 1 refresh Time (only valid&#xa;              in sample &amp;amp; hold mode) Refresh time=&#xa;              (TREFRESH[7:0]) x T LSI" />
      <BitField start="16" size="8" name="TREFRESH2" description="DAC Channel 2 refresh Time (only valid&#xa;              in sample &amp;amp; hold mode) Refresh time=&#xa;              (TREFRESH[7:0]) x T LSI" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="BDMA" start="0x58025400" description="BDMA">
    <Register start="+0x0" size="0" name="BDMA_ISR" access="ReadOnly" description="DMA interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIF1" description="Channel x global interrupt flag (x =&#xa;              1..8) This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="1" size="1" name="TCIF1" description="Channel x transfer complete flag (x =&#xa;              1..8) This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="2" size="1" name="HTIF1" description="Channel x half transfer flag (x = 1..8)&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="3" size="1" name="TEIF1" description="Channel x transfer error flag (x = 1..8)&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="4" size="1" name="GIF2" description="Channel x global interrupt flag (x =&#xa;              1..8) This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="5" size="1" name="TCIF2" description="Channel x transfer complete flag (x =&#xa;              1..8) This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="6" size="1" name="HTIF2" description="Channel x half transfer flag (x = 1..8)&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="7" size="1" name="TEIF2" description="Channel x transfer error flag (x = 1..8)&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="8" size="1" name="GIF3" description="Channel x global interrupt flag (x =&#xa;              1..8) This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="9" size="1" name="TCIF3" description="Channel x transfer complete flag (x =&#xa;              1..8) This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="10" size="1" name="HTIF3" description="Channel x half transfer flag (x = 1..8)&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="11" size="1" name="TEIF3" description="Channel x transfer error flag (x = 1..8)&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="12" size="1" name="GIF4" description="Channel x global interrupt flag (x =&#xa;              1..8) This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="13" size="1" name="TCIF4" description="Channel x transfer complete flag (x =&#xa;              1..8) This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="14" size="1" name="HTIF4" description="Channel x half transfer flag (x = 1..8)&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="15" size="1" name="TEIF4" description="Channel x transfer error flag (x = 1..8)&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="16" size="1" name="GIF5" description="Channel x global interrupt flag (x =&#xa;              1..8) This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="17" size="1" name="TCIF5" description="Channel x transfer complete flag (x =&#xa;              1..8) This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="18" size="1" name="HTIF5" description="Channel x half transfer flag (x = 1..8)&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="19" size="1" name="TEIF5" description="Channel x transfer error flag (x = 1..8)&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="20" size="1" name="GIF6" description="Channel x global interrupt flag (x =&#xa;              1..8) This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="21" size="1" name="TCIF6" description="Channel x transfer complete flag (x =&#xa;              1..8) This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="22" size="1" name="HTIF6" description="Channel x half transfer flag (x = 1..8)&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="23" size="1" name="TEIF6" description="Channel x transfer error flag (x = 1..8)&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="24" size="1" name="GIF7" description="Channel x global interrupt flag (x =&#xa;              1..8) This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="25" size="1" name="TCIF7" description="Channel x transfer complete flag (x =&#xa;              1..8) This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="26" size="1" name="HTIF7" description="Channel x half transfer flag (x = 1..8)&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="27" size="1" name="TEIF7" description="Channel x transfer error flag (x = 1..8)&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="28" size="1" name="GIF8" description="Channel x global interrupt flag (x =&#xa;              1..8) This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="29" size="1" name="TCIF8" description="Channel x transfer complete flag (x =&#xa;              1..8) This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="30" size="1" name="HTIF8" description="Channel x half transfer flag (x = 1..8)&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
      <BitField start="31" size="1" name="TEIF8" description="Channel x transfer error flag (x = 1..8)&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCR register." />
    </Register>
    <Register start="+0x4" size="0" name="BDMA_IFCR" access="WriteOnly" description="DMA interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CGIF1" description="Channel x global interrupt clear This&#xa;              bit is set and cleared by software." />
      <BitField start="1" size="1" name="CTCIF1" description="Channel x transfer complete clear This&#xa;              bit is set and cleared by software." />
      <BitField start="2" size="1" name="CHTIF1" description="Channel x half transfer clear This bit&#xa;              is set and cleared by software." />
      <BitField start="3" size="1" name="CTEIF1" description="Channel x transfer error clear This bit&#xa;              is set and cleared by software." />
      <BitField start="4" size="1" name="CGIF2" description="Channel x global interrupt clear This&#xa;              bit is set and cleared by software." />
      <BitField start="5" size="1" name="CTCIF2" description="Channel x transfer complete clear This&#xa;              bit is set and cleared by software." />
      <BitField start="6" size="1" name="CHTIF2" description="Channel x half transfer clear This bit&#xa;              is set and cleared by software." />
      <BitField start="7" size="1" name="CTEIF2" description="Channel x transfer error clear This bit&#xa;              is set and cleared by software." />
      <BitField start="8" size="1" name="CGIF3" description="Channel x global interrupt clear This&#xa;              bit is set and cleared by software." />
      <BitField start="9" size="1" name="CTCIF3" description="Channel x transfer complete clear This&#xa;              bit is set and cleared by software." />
      <BitField start="10" size="1" name="CHTIF3" description="Channel x half transfer clear This bit&#xa;              is set and cleared by software." />
      <BitField start="11" size="1" name="CTEIF3" description="Channel x transfer error clear This bit&#xa;              is set and cleared by software." />
      <BitField start="12" size="1" name="CGIF4" description="Channel x global interrupt clear This&#xa;              bit is set and cleared by software." />
      <BitField start="13" size="1" name="CTCIF4" description="Channel x transfer complete clear This&#xa;              bit is set and cleared by software." />
      <BitField start="14" size="1" name="CHTIF4" description="Channel x half transfer clear This bit&#xa;              is set and cleared by software." />
      <BitField start="15" size="1" name="CTEIF4" description="Channel x transfer error clear This bit&#xa;              is set and cleared by software." />
      <BitField start="16" size="1" name="CGIF5" description="Channel x global interrupt clear This&#xa;              bit is set and cleared by software." />
      <BitField start="17" size="1" name="CTCIF5" description="Channel x transfer complete clear This&#xa;              bit is set and cleared by software." />
      <BitField start="18" size="1" name="CHTIF5" description="Channel x half transfer clear This bit&#xa;              is set and cleared by software." />
      <BitField start="19" size="1" name="CTEIF5" description="Channel x transfer error clear This bit&#xa;              is set and cleared by software." />
      <BitField start="20" size="1" name="CGIF6" description="Channel x global interrupt clear This&#xa;              bit is set and cleared by software." />
      <BitField start="21" size="1" name="CTCIF6" description="Channel x transfer complete clear This&#xa;              bit is set and cleared by software." />
      <BitField start="22" size="1" name="CHTIF6" description="Channel x half transfer clear This bit&#xa;              is set and cleared by software." />
      <BitField start="23" size="1" name="CTEIF6" description="Channel x transfer error clear This bit&#xa;              is set and cleared by software." />
      <BitField start="24" size="1" name="CGIF7" description="Channel x global interrupt clear This&#xa;              bit is set and cleared by software." />
      <BitField start="25" size="1" name="CTCIF7" description="Channel x transfer complete clear This&#xa;              bit is set and cleared by software." />
      <BitField start="26" size="1" name="CHTIF7" description="Channel x half transfer clear This bit&#xa;              is set and cleared by software." />
      <BitField start="27" size="1" name="CTEIF7" description="Channel x transfer error clear This bit&#xa;              is set and cleared by software." />
      <BitField start="28" size="1" name="CGIF8" description="Channel x global interrupt clear This&#xa;              bit is set and cleared by software." />
      <BitField start="29" size="1" name="CTCIF8" description="Channel x transfer complete clear This&#xa;              bit is set and cleared by software." />
      <BitField start="30" size="1" name="CHTIF8" description="Channel x half transfer clear This bit&#xa;              is set and cleared by software." />
      <BitField start="31" size="1" name="CTEIF8" description="Channel x transfer error clear This bit&#xa;              is set and cleared by software." />
    </Register>
    <Register start="+0x8" size="0" name="BDMA_CCR1" access="Read/Write" description="DMA channel x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and&#xa;              cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This&#xa;              bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set&#xa;              and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and&#xa;              cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is&#xa;              set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set&#xa;              and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and&#xa;              cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and&#xa;              cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are&#xa;              set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set&#xa;              and cleared by software." />
    </Register>
    <Register start="+0xC" size="0" name="BDMA_CNDTR1" access="Read/Write" description="DMA channel x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of&#xa;              data to be transferred (0 up to 65535). This register&#xa;              can only be written when the channel is disabled.&#xa;              Once the channel is enabled, this register is&#xa;              read-only, indicating the remaining bytes to be&#xa;              transmitted. This register decrements after each DMA&#xa;              transfer. Once the transfer is completed, this&#xa;              register can either stay at zero or be reloaded&#xa;              automatically by the value previously programmed if&#xa;              the channel is configured in auto-reload mode. If&#xa;              this register is zero, no transaction can be served&#xa;              whether the channel is enabled or not." />
    </Register>
    <Register start="+0x10" size="0" name="BDMA_CPAR1" access="Read/Write" description="This register must not be written when the&#xa;          channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the&#xa;              peripheral data register from/to which the data will&#xa;              be read/written. When PSIZE is 01 (16-bit), the PA[0]&#xa;              bit is ignored. Access is automatically aligned to a&#xa;              half-word address. When PSIZE is 10 (32-bit), PA[1:0]&#xa;              are ignored. Access is automatically aligned to a&#xa;              word address." />
    </Register>
    <Register start="+0x14" size="0" name="BDMA_CMAR1" access="Read/Write" description="This register must not be written when the&#xa;          channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the&#xa;              memory area from/to which the data will be&#xa;              read/written. When MSIZE is 01 (16-bit), the MA[0]&#xa;              bit is ignored. Access is automatically aligned to a&#xa;              half-word address. When MSIZE is 10 (32-bit), MA[1:0]&#xa;              are ignored. Access is automatically aligned to a&#xa;              word address." />
    </Register>
    <Register start="+0x1C" size="0" name="BDMA_CCR2" access="Read/Write" description="DMA channel x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and&#xa;              cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This&#xa;              bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set&#xa;              and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and&#xa;              cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is&#xa;              set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set&#xa;              and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and&#xa;              cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and&#xa;              cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are&#xa;              set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set&#xa;              and cleared by software." />
    </Register>
    <Register start="+0x20" size="0" name="BDMA_CNDTR2" access="Read/Write" description="DMA channel x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of&#xa;              data to be transferred (0 up to 65535). This register&#xa;              can only be written when the channel is disabled.&#xa;              Once the channel is enabled, this register is&#xa;              read-only, indicating the remaining bytes to be&#xa;              transmitted. This register decrements after each DMA&#xa;              transfer. Once the transfer is completed, this&#xa;              register can either stay at zero or be reloaded&#xa;              automatically by the value previously programmed if&#xa;              the channel is configured in auto-reload mode. If&#xa;              this register is zero, no transaction can be served&#xa;              whether the channel is enabled or not." />
    </Register>
    <Register start="+0x24" size="0" name="BDMA_CPAR2" access="Read/Write" description="This register must not be written when the&#xa;          channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the&#xa;              peripheral data register from/to which the data will&#xa;              be read/written. When PSIZE is 01 (16-bit), the PA[0]&#xa;              bit is ignored. Access is automatically aligned to a&#xa;              half-word address. When PSIZE is 10 (32-bit), PA[1:0]&#xa;              are ignored. Access is automatically aligned to a&#xa;              word address." />
    </Register>
    <Register start="+0x28" size="0" name="BDMA_CMAR2" access="Read/Write" description="This register must not be written when the&#xa;          channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the&#xa;              memory area from/to which the data will be&#xa;              read/written. When MSIZE is 01 (16-bit), the MA[0]&#xa;              bit is ignored. Access is automatically aligned to a&#xa;              half-word address. When MSIZE is 10 (32-bit), MA[1:0]&#xa;              are ignored. Access is automatically aligned to a&#xa;              word address." />
    </Register>
    <Register start="+0x30" size="0" name="BDMA_CCR3" access="Read/Write" description="DMA channel x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and&#xa;              cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This&#xa;              bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set&#xa;              and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and&#xa;              cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is&#xa;              set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set&#xa;              and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and&#xa;              cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and&#xa;              cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are&#xa;              set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set&#xa;              and cleared by software." />
    </Register>
    <Register start="+0x34" size="0" name="BDMA_CNDTR3" access="Read/Write" description="DMA channel x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of&#xa;              data to be transferred (0 up to 65535). This register&#xa;              can only be written when the channel is disabled.&#xa;              Once the channel is enabled, this register is&#xa;              read-only, indicating the remaining bytes to be&#xa;              transmitted. This register decrements after each DMA&#xa;              transfer. Once the transfer is completed, this&#xa;              register can either stay at zero or be reloaded&#xa;              automatically by the value previously programmed if&#xa;              the channel is configured in auto-reload mode. If&#xa;              this register is zero, no transaction can be served&#xa;              whether the channel is enabled or not." />
    </Register>
    <Register start="+0x38" size="0" name="BDMA_CPAR3" access="Read/Write" description="This register must not be written when the&#xa;          channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the&#xa;              peripheral data register from/to which the data will&#xa;              be read/written. When PSIZE is 01 (16-bit), the PA[0]&#xa;              bit is ignored. Access is automatically aligned to a&#xa;              half-word address. When PSIZE is 10 (32-bit), PA[1:0]&#xa;              are ignored. Access is automatically aligned to a&#xa;              word address." />
    </Register>
    <Register start="+0x3C" size="0" name="BDMA_CMAR3" access="Read/Write" description="This register must not be written when the&#xa;          channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the&#xa;              memory area from/to which the data will be&#xa;              read/written. When MSIZE is 01 (16-bit), the MA[0]&#xa;              bit is ignored. Access is automatically aligned to a&#xa;              half-word address. When MSIZE is 10 (32-bit), MA[1:0]&#xa;              are ignored. Access is automatically aligned to a&#xa;              word address." />
    </Register>
    <Register start="+0x44" size="0" name="BDMA_CCR4" access="Read/Write" description="DMA channel x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and&#xa;              cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This&#xa;              bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set&#xa;              and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and&#xa;              cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is&#xa;              set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set&#xa;              and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and&#xa;              cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and&#xa;              cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are&#xa;              set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set&#xa;              and cleared by software." />
    </Register>
    <Register start="+0x48" size="0" name="BDMA_CNDTR4" access="Read/Write" description="DMA channel x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of&#xa;              data to be transferred (0 up to 65535). This register&#xa;              can only be written when the channel is disabled.&#xa;              Once the channel is enabled, this register is&#xa;              read-only, indicating the remaining bytes to be&#xa;              transmitted. This register decrements after each DMA&#xa;              transfer. Once the transfer is completed, this&#xa;              register can either stay at zero or be reloaded&#xa;              automatically by the value previously programmed if&#xa;              the channel is configured in auto-reload mode. If&#xa;              this register is zero, no transaction can be served&#xa;              whether the channel is enabled or not." />
    </Register>
    <Register start="+0x4C" size="0" name="BDMA_CPAR4" access="Read/Write" description="This register must not be written when the&#xa;          channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the&#xa;              peripheral data register from/to which the data will&#xa;              be read/written. When PSIZE is 01 (16-bit), the PA[0]&#xa;              bit is ignored. Access is automatically aligned to a&#xa;              half-word address. When PSIZE is 10 (32-bit), PA[1:0]&#xa;              are ignored. Access is automatically aligned to a&#xa;              word address." />
    </Register>
    <Register start="+0x50" size="0" name="BDMA_CMAR4" access="Read/Write" description="This register must not be written when the&#xa;          channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the&#xa;              memory area from/to which the data will be&#xa;              read/written. When MSIZE is 01 (16-bit), the MA[0]&#xa;              bit is ignored. Access is automatically aligned to a&#xa;              half-word address. When MSIZE is 10 (32-bit), MA[1:0]&#xa;              are ignored. Access is automatically aligned to a&#xa;              word address." />
    </Register>
    <Register start="+0x58" size="0" name="BDMA_CCR5" access="Read/Write" description="DMA channel x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and&#xa;              cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This&#xa;              bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set&#xa;              and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and&#xa;              cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is&#xa;              set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set&#xa;              and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and&#xa;              cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and&#xa;              cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are&#xa;              set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set&#xa;              and cleared by software." />
    </Register>
    <Register start="+0x5C" size="0" name="BDMA_CNDTR5" access="Read/Write" description="DMA channel x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of&#xa;              data to be transferred (0 up to 65535). This register&#xa;              can only be written when the channel is disabled.&#xa;              Once the channel is enabled, this register is&#xa;              read-only, indicating the remaining bytes to be&#xa;              transmitted. This register decrements after each DMA&#xa;              transfer. Once the transfer is completed, this&#xa;              register can either stay at zero or be reloaded&#xa;              automatically by the value previously programmed if&#xa;              the channel is configured in auto-reload mode. If&#xa;              this register is zero, no transaction can be served&#xa;              whether the channel is enabled or not." />
    </Register>
    <Register start="+0x60" size="0" name="BDMA_CPAR5" access="Read/Write" description="This register must not be written when the&#xa;          channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the&#xa;              peripheral data register from/to which the data will&#xa;              be read/written. When PSIZE is 01 (16-bit), the PA[0]&#xa;              bit is ignored. Access is automatically aligned to a&#xa;              half-word address. When PSIZE is 10 (32-bit), PA[1:0]&#xa;              are ignored. Access is automatically aligned to a&#xa;              word address." />
    </Register>
    <Register start="+0x64" size="0" name="BDMA_CMAR5" access="Read/Write" description="This register must not be written when the&#xa;          channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the&#xa;              memory area from/to which the data will be&#xa;              read/written. When MSIZE is 01 (16-bit), the MA[0]&#xa;              bit is ignored. Access is automatically aligned to a&#xa;              half-word address. When MSIZE is 10 (32-bit), MA[1:0]&#xa;              are ignored. Access is automatically aligned to a&#xa;              word address." />
    </Register>
    <Register start="+0x6C" size="0" name="BDMA_CCR6" access="Read/Write" description="DMA channel x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and&#xa;              cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This&#xa;              bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set&#xa;              and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and&#xa;              cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is&#xa;              set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set&#xa;              and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and&#xa;              cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and&#xa;              cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are&#xa;              set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set&#xa;              and cleared by software." />
    </Register>
    <Register start="+0x70" size="0" name="BDMA_CNDTR6" access="Read/Write" description="DMA channel x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of&#xa;              data to be transferred (0 up to 65535). This register&#xa;              can only be written when the channel is disabled.&#xa;              Once the channel is enabled, this register is&#xa;              read-only, indicating the remaining bytes to be&#xa;              transmitted. This register decrements after each DMA&#xa;              transfer. Once the transfer is completed, this&#xa;              register can either stay at zero or be reloaded&#xa;              automatically by the value previously programmed if&#xa;              the channel is configured in auto-reload mode. If&#xa;              this register is zero, no transaction can be served&#xa;              whether the channel is enabled or not." />
    </Register>
    <Register start="+0x74" size="0" name="BDMA_CPAR6" access="Read/Write" description="This register must not be written when the&#xa;          channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the&#xa;              peripheral data register from/to which the data will&#xa;              be read/written. When PSIZE is 01 (16-bit), the PA[0]&#xa;              bit is ignored. Access is automatically aligned to a&#xa;              half-word address. When PSIZE is 10 (32-bit), PA[1:0]&#xa;              are ignored. Access is automatically aligned to a&#xa;              word address." />
    </Register>
    <Register start="+0x78" size="0" name="BDMA_CMAR6" access="Read/Write" description="This register must not be written when the&#xa;          channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the&#xa;              memory area from/to which the data will be&#xa;              read/written. When MSIZE is 01 (16-bit), the MA[0]&#xa;              bit is ignored. Access is automatically aligned to a&#xa;              half-word address. When MSIZE is 10 (32-bit), MA[1:0]&#xa;              are ignored. Access is automatically aligned to a&#xa;              word address." />
    </Register>
    <Register start="+0x80" size="0" name="BDMA_CCR7" access="Read/Write" description="DMA channel x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and&#xa;              cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This&#xa;              bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set&#xa;              and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and&#xa;              cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is&#xa;              set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set&#xa;              and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and&#xa;              cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and&#xa;              cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are&#xa;              set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set&#xa;              and cleared by software." />
    </Register>
    <Register start="+0x84" size="0" name="BDMA_CNDTR7" access="Read/Write" description="DMA channel x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of&#xa;              data to be transferred (0 up to 65535). This register&#xa;              can only be written when the channel is disabled.&#xa;              Once the channel is enabled, this register is&#xa;              read-only, indicating the remaining bytes to be&#xa;              transmitted. This register decrements after each DMA&#xa;              transfer. Once the transfer is completed, this&#xa;              register can either stay at zero or be reloaded&#xa;              automatically by the value previously programmed if&#xa;              the channel is configured in auto-reload mode. If&#xa;              this register is zero, no transaction can be served&#xa;              whether the channel is enabled or not." />
    </Register>
    <Register start="+0x88" size="0" name="BDMA_CPAR7" access="Read/Write" description="This register must not be written when the&#xa;          channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the&#xa;              peripheral data register from/to which the data will&#xa;              be read/written. When PSIZE is 01 (16-bit), the PA[0]&#xa;              bit is ignored. Access is automatically aligned to a&#xa;              half-word address. When PSIZE is 10 (32-bit), PA[1:0]&#xa;              are ignored. Access is automatically aligned to a&#xa;              word address." />
    </Register>
    <Register start="+0x8C" size="0" name="BDMA_CMAR7" access="Read/Write" description="This register must not be written when the&#xa;          channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the&#xa;              memory area from/to which the data will be&#xa;              read/written. When MSIZE is 01 (16-bit), the MA[0]&#xa;              bit is ignored. Access is automatically aligned to a&#xa;              half-word address. When MSIZE is 10 (32-bit), MA[1:0]&#xa;              are ignored. Access is automatically aligned to a&#xa;              word address." />
    </Register>
    <Register start="+0x94" size="0" name="BDMA_CCR8" access="Read/Write" description="DMA channel x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Channel enable This bit is set and&#xa;              cleared by software." />
      <BitField start="1" size="1" name="TCIE" description="Transfer complete interrupt enable This&#xa;              bit is set and cleared by software." />
      <BitField start="2" size="1" name="HTIE" description="Half transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="3" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="4" size="1" name="DIR" description="Data transfer direction This bit is set&#xa;              and cleared by software." />
      <BitField start="5" size="1" name="CIRC" description="Circular mode This bit is set and&#xa;              cleared by software." />
      <BitField start="6" size="1" name="PINC" description="Peripheral increment mode This bit is&#xa;              set and cleared by software." />
      <BitField start="7" size="1" name="MINC" description="Memory increment mode This bit is set&#xa;              and cleared by software." />
      <BitField start="8" size="2" name="PSIZE" description="Peripheral size These bits are set and&#xa;              cleared by software." />
      <BitField start="10" size="2" name="MSIZE" description="Memory size These bits are set and&#xa;              cleared by software." />
      <BitField start="12" size="2" name="PL" description="Channel priority level These bits are&#xa;              set and cleared by software." />
      <BitField start="14" size="1" name="MEM2MEM" description="Memory to memory mode This bit is set&#xa;              and cleared by software." />
    </Register>
    <Register start="+0x98" size="0" name="BDMA_CNDTR8" access="Read/Write" description="DMA channel x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data to transfer Number of&#xa;              data to be transferred (0 up to 65535). This register&#xa;              can only be written when the channel is disabled.&#xa;              Once the channel is enabled, this register is&#xa;              read-only, indicating the remaining bytes to be&#xa;              transmitted. This register decrements after each DMA&#xa;              transfer. Once the transfer is completed, this&#xa;              register can either stay at zero or be reloaded&#xa;              automatically by the value previously programmed if&#xa;              the channel is configured in auto-reload mode. If&#xa;              this register is zero, no transaction can be served&#xa;              whether the channel is enabled or not." />
    </Register>
    <Register start="+0x9C" size="0" name="BDMA_CPAR8" access="Read/Write" description="This register must not be written when the&#xa;          channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address Base address of the&#xa;              peripheral data register from/to which the data will&#xa;              be read/written. When PSIZE is 01 (16-bit), the PA[0]&#xa;              bit is ignored. Access is automatically aligned to a&#xa;              half-word address. When PSIZE is 10 (32-bit), PA[1:0]&#xa;              are ignored. Access is automatically aligned to a&#xa;              word address." />
    </Register>
    <Register start="+0xA0" size="0" name="BDMA_CMAR8" access="Read/Write" description="This register must not be written when the&#xa;          channel is enabled." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Base address of the&#xa;              memory area from/to which the data will be&#xa;              read/written. When MSIZE is 01 (16-bit), the MA[0]&#xa;              bit is ignored. Access is automatically aligned to a&#xa;              half-word address. When MSIZE is 10 (32-bit), MA[1:0]&#xa;              are ignored. Access is automatically aligned to a&#xa;              word address." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA2D" start="0x52001000" description="DMA2D">
    <Register start="+0x0" size="0" name="DMA2D_CR" access="Read/Write" description="DMA2D control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="START" description="Start This bit can be used to launch the&#xa;              DMA2D according to the parameters loaded in the&#xa;              various configuration registers" />
      <BitField start="1" size="1" name="SUSP" description="Suspend This bit can be used to suspend&#xa;              the current transfer. This bit is set and reset by&#xa;              software. It is automatically reset by hardware when&#xa;              the START bit is reset." />
      <BitField start="2" size="1" name="ABORT" description="Abort This bit can be used to abort the&#xa;              current transfer. This bit is set by software and is&#xa;              automatically reset by hardware when the START bit is&#xa;              reset." />
      <BitField start="8" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="9" size="1" name="TCIE" description="Transfer complete interrupt enable This&#xa;              bit is set and cleared by software." />
      <BitField start="10" size="1" name="TWIE" description="Transfer watermark interrupt enable This&#xa;              bit is set and cleared by software." />
      <BitField start="11" size="1" name="CAEIE" description="CLUT access error interrupt enable This&#xa;              bit is set and cleared by software." />
      <BitField start="12" size="1" name="CTCIE" description="CLUT transfer complete interrupt enable&#xa;              This bit is set and cleared by&#xa;              software." />
      <BitField start="13" size="1" name="CEIE" description="Configuration Error Interrupt Enable&#xa;              This bit is set and cleared by&#xa;              software." />
      <BitField start="16" size="2" name="MODE" description="DMA2D mode This bit is set and cleared&#xa;              by software. It cannot be modified while a transfer&#xa;              is ongoing." />
    </Register>
    <Register start="+0x4" size="0" name="DMA2D_ISR" access="ReadOnly" description="DMA2D Interrupt Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF" description="Transfer error interrupt flag This bit&#xa;              is set when an error occurs during a DMA transfer&#xa;              (data transfer or automatic CLUT&#xa;              loading)." />
      <BitField start="1" size="1" name="TCIF" description="Transfer complete interrupt flag This&#xa;              bit is set when a DMA2D transfer operation is&#xa;              complete (data transfer only)." />
      <BitField start="2" size="1" name="TWIF" description="Transfer watermark interrupt flag This&#xa;              bit is set when the last pixel of the watermarked&#xa;              line has been transferred." />
      <BitField start="3" size="1" name="CAEIF" description="CLUT access error interrupt flag This&#xa;              bit is set when the CPU accesses the CLUT while the&#xa;              CLUT is being automatically copied from a system&#xa;              memory to the internal DMA2D." />
      <BitField start="4" size="1" name="CTCIF" description="CLUT transfer complete interrupt flag&#xa;              This bit is set when the CLUT copy from a system&#xa;              memory area to the internal DMA2D memory is&#xa;              complete." />
      <BitField start="5" size="1" name="CEIF" description="Configuration error interrupt flag This&#xa;              bit is set when the START bit of DMA2D_CR,&#xa;              DMA2DFGPFCCR or DMA2D_BGPFCCR is set and a wrong&#xa;              configuration has been programmed." />
    </Register>
    <Register start="+0x8" size="0" name="DMA2D_IFCR" access="Read/Write" description="DMA2D interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF" description="Clear Transfer error interrupt flag&#xa;              Programming this bit to 1 clears the TEIF flag in the&#xa;              DMA2D_ISR register" />
      <BitField start="1" size="1" name="CTCIF" description="Clear transfer complete interrupt flag&#xa;              Programming this bit to 1 clears the TCIF flag in the&#xa;              DMA2D_ISR register" />
      <BitField start="2" size="1" name="CTWIF" description="Clear transfer watermark interrupt flag&#xa;              Programming this bit to 1 clears the TWIF flag in the&#xa;              DMA2D_ISR register" />
      <BitField start="3" size="1" name="CAECIF" description="Clear CLUT access error interrupt flag&#xa;              Programming this bit to 1 clears the CAEIF flag in&#xa;              the DMA2D_ISR register" />
      <BitField start="4" size="1" name="CCTCIF" description="Clear CLUT transfer complete interrupt&#xa;              flag Programming this bit to 1 clears the CTCIF flag&#xa;              in the DMA2D_ISR register" />
      <BitField start="5" size="1" name="CCEIF" description="Clear configuration error interrupt flag&#xa;              Programming this bit to 1 clears the CEIF flag in the&#xa;              DMA2D_ISR register" />
    </Register>
    <Register start="+0xC" size="0" name="DMA2D_FGMAR" access="Read/Write" description="DMA2D foreground memory address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Address of the data used&#xa;              for the foreground image. This register can only be&#xa;              written when data transfers are disabled. Once the&#xa;              data transfer has started, this register is&#xa;              read-only. The address alignment must match the image&#xa;              format selected e.g. a 32-bit per pixel format must&#xa;              be 32-bit aligned, a 16-bit per pixel format must be&#xa;              16-bit aligned and a 4-bit per pixel format must be&#xa;              8-bit aligned." />
    </Register>
    <Register start="+0x10" size="0" name="DMA2D_FGOR" access="Read/Write" description="DMA2D foreground offset&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="LO" description="Line offset Line offset used for the&#xa;              foreground expressed in pixel. This value is used to&#xa;              generate the address. It is added at the end of each&#xa;              line to determine the starting address of the next&#xa;              line. These bits can only be written when data&#xa;              transfers are disabled. Once a data transfer has&#xa;              started, they become read-only. If the image format&#xa;              is 4-bit per pixel, the line offset must be&#xa;              even." />
    </Register>
    <Register start="+0x14" size="0" name="DMA2D_BGMAR" access="Read/Write" description="DMA2D background memory address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Address of the data used&#xa;              for the background image. This register can only be&#xa;              written when data transfers are disabled. Once a data&#xa;              transfer has started, this register is read-only. The&#xa;              address alignment must match the image format&#xa;              selected e.g. a 32-bit per pixel format must be&#xa;              32-bit aligned, a 16-bit per pixel format must be&#xa;              16-bit aligned and a 4-bit per pixel format must be&#xa;              8-bit aligned." />
    </Register>
    <Register start="+0x18" size="0" name="DMA2D_BGOR" access="Read/Write" description="DMA2D background offset&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="LO" description="Line offset Line offset used for the&#xa;              background image (expressed in pixel). This value is&#xa;              used for the address generation. It is added at the&#xa;              end of each line to determine the starting address of&#xa;              the next line. These bits can only be written when&#xa;              data transfers are disabled. Once data transfer has&#xa;              started, they become read-only. If the image format&#xa;              is 4-bit per pixel, the line offset must be&#xa;              even." />
    </Register>
    <Register start="+0x1C" size="0" name="DMA2D_FGPFCCR" access="Read/Write" description="DMA2D foreground PFC control&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CM" description="Color mode These bits defines the color&#xa;              format of the foreground image. They can only be&#xa;              written when data transfers are disabled. Once the&#xa;              transfer has started, they are read-only. others:&#xa;              meaningless" />
      <BitField start="4" size="1" name="CCM" description="CLUT color mode This bit defines the&#xa;              color format of the CLUT. It can only be written when&#xa;              the transfer is disabled. Once the CLUT transfer has&#xa;              started, this bit is read-only." />
      <BitField start="5" size="1" name="START" description="Start This bit can be set to start the&#xa;              automatic loading of the CLUT. It is automatically&#xa;              reset: ** at the end of the transfer ** when the&#xa;              transfer is aborted by the user application by&#xa;              setting the ABORT bit in DMA2D_CR ** when a transfer&#xa;              error occurs ** when the transfer has not started due&#xa;              to a configuration error or another transfer&#xa;              operation already ongoing (data transfer or automatic&#xa;              background CLUT transfer)." />
      <BitField start="8" size="8" name="CS" description="CLUT size These bits define the size of&#xa;              the CLUT used for the foreground image. Once the CLUT&#xa;              transfer has started, this field is read-only. The&#xa;              number of CLUT entries is equal to CS[7:0] +&#xa;              1." />
      <BitField start="16" size="2" name="AM" description="Alpha mode These bits select the alpha&#xa;              channel value to be used for the foreground image.&#xa;              They can only be written data the transfer are&#xa;              disabled. Once the transfer has started, they become&#xa;              read-only. other configurations are&#xa;              meaningless" />
      <BitField start="18" size="2" name="CSS" description="Chroma Sub-Sampling These bits define&#xa;              the chroma sub-sampling mode for YCbCr color mode.&#xa;              Once the transfer has started, these bits are&#xa;              read-only. others: meaningless" />
      <BitField start="20" size="1" name="AI" description="Alpha Inverted This bit inverts the&#xa;              alpha value. Once the transfer has started, this bit&#xa;              is read-only." />
      <BitField start="21" size="1" name="RBS" description="Red Blue Swap This bit allows to swap&#xa;              the R &amp;amp; B to support BGR or ABGR color&#xa;              formats. Once the transfer has started, this bit is&#xa;              read-only." />
      <BitField start="24" size="8" name="ALPHA" description="Alpha value These bits define a fixed&#xa;              alpha channel value which can replace the original&#xa;              alpha value or be multiplied by the original alpha&#xa;              value according to the alpha mode selected through&#xa;              the AM[1:0] bits. These bits can only be written when&#xa;              data transfers are disabled. Once a transfer has&#xa;              started, they become read-only." />
    </Register>
    <Register start="+0x20" size="0" name="DMA2D_FGCOLR" access="Read/Write" description="DMA2D foreground color&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BLUE" description="Blue Value These bits defines the blue&#xa;              value for the A4 or A8 mode of the foreground image.&#xa;              They can only be written when data transfers are&#xa;              disabled. Once the transfer has started, They are&#xa;              read-only." />
      <BitField start="8" size="8" name="GREEN" description="Green Value These bits defines the green&#xa;              value for the A4 or A8 mode of the foreground image.&#xa;              They can only be written when data transfers are&#xa;              disabled. Once the transfer has started, They are&#xa;              read-only." />
      <BitField start="16" size="8" name="RED" description="Red Value These bits defines the red&#xa;              value for the A4 or A8 mode of the foreground image.&#xa;              They can only be written when data transfers are&#xa;              disabled. Once the transfer has started, they are&#xa;              read-only." />
    </Register>
    <Register start="+0x24" size="0" name="DMA2D_BGPFCCR" access="Read/Write" description="DMA2D background PFC control&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CM" description="Color mode These bits define the color&#xa;              format of the foreground image. These bits can only&#xa;              be written when data transfers are disabled. Once the&#xa;              transfer has started, they are read-only. others:&#xa;              meaningless" />
      <BitField start="4" size="1" name="CCM" description="CLUT Color mode These bits define the&#xa;              color format of the CLUT. This register can only be&#xa;              written when the transfer is disabled. Once the CLUT&#xa;              transfer has started, this bit is&#xa;              read-only." />
      <BitField start="5" size="1" name="START" description="Start This bit is set to start the&#xa;              automatic loading of the CLUT. This bit is&#xa;              automatically reset: ** at the end of the transfer **&#xa;              when the transfer is aborted by the user application&#xa;              by setting the ABORT bit in the DMA2D_CR ** when a&#xa;              transfer error occurs ** when the transfer has not&#xa;              started due to a configuration error or another&#xa;              transfer operation already on going (data transfer or&#xa;              automatic BackGround CLUT transfer)." />
      <BitField start="8" size="8" name="CS" description="CLUT size These bits define the size of&#xa;              the CLUT used for the BG. Once the CLUT transfer has&#xa;              started, this field is read-only. The number of CLUT&#xa;              entries is equal to CS[7:0] + 1." />
      <BitField start="16" size="2" name="AM" description="Alpha mode These bits define which alpha&#xa;              channel value to be used for the background image.&#xa;              These bits can only be written when data transfers&#xa;              are disabled. Once the transfer has started, they are&#xa;              read-only. others: meaningless" />
      <BitField start="20" size="1" name="AI" description="Alpha Inverted This bit inverts the&#xa;              alpha value. Once the transfer has started, this bit&#xa;              is read-only." />
      <BitField start="21" size="1" name="RBS" description="Red Blue Swap This bit allows to swap&#xa;              the R &amp;amp; B to support BGR or ABGR color&#xa;              formats. Once the transfer has started, this bit is&#xa;              read-only." />
      <BitField start="24" size="8" name="ALPHA" description="Alpha value These bits define a fixed&#xa;              alpha channel value which can replace the original&#xa;              alpha value or be multiplied with the original alpha&#xa;              value according to the alpha mode selected with bits&#xa;              AM[1: 0]. These bits can only be written when data&#xa;              transfers are disabled. Once the transfer has&#xa;              started, they are read-only." />
    </Register>
    <Register start="+0x28" size="0" name="DMA2D_BGCOLR" access="Read/Write" description="DMA2D background color&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BLUE" description="Blue Value These bits define the blue&#xa;              value for the A4 or A8 mode of the background. These&#xa;              bits can only be written when data transfers are&#xa;              disabled. Once the transfer has started, they are&#xa;              read-only." />
      <BitField start="8" size="8" name="GREEN" description="Green Value These bits define the green&#xa;              value for the A4 or A8 mode of the background. These&#xa;              bits can only be written when data transfers are&#xa;              disabled. Once the transfer has started, they are&#xa;              read-only." />
      <BitField start="16" size="8" name="RED" description="Red Value These bits define the red&#xa;              value for the A4 or A8 mode of the background. These&#xa;              bits can only be written when data transfers are&#xa;              disabled. Once the transfer has started, they are&#xa;              read-only." />
    </Register>
    <Register start="+0x2C" size="0" name="DMA2D_FGCMAR" access="Read/Write" description="DMA2D foreground CLUT memory address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory Address Address of the data used&#xa;              for the CLUT address dedicated to the foreground&#xa;              image. This register can only be written when no&#xa;              transfer is ongoing. Once the CLUT transfer has&#xa;              started, this register is read-only. If the&#xa;              foreground CLUT format is 32-bit, the address must be&#xa;              32-bit aligned." />
    </Register>
    <Register start="+0x30" size="0" name="DMA2D_BGCMAR" access="Read/Write" description="DMA2D background CLUT memory address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory address Address of the data used&#xa;              for the CLUT address dedicated to the background&#xa;              image. This register can only be written when no&#xa;              transfer is on going. Once the CLUT transfer has&#xa;              started, this register is read-only. If the&#xa;              background CLUT format is 32-bit, the address must be&#xa;              32-bit aligned." />
    </Register>
    <Register start="+0x34" size="0" name="DMA2D_OPFCCR" access="Read/Write" description="DMA2D output PFC control&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="CM" description="Color mode These bits define the color&#xa;              format of the output image. These bits can only be&#xa;              written when data transfers are disabled. Once the&#xa;              transfer has started, they are read-only. others:&#xa;              meaningless" />
      <BitField start="20" size="1" name="AI" description="Alpha Inverted This bit inverts the&#xa;              alpha value. Once the transfer has started, this bit&#xa;              is read-only." />
      <BitField start="21" size="1" name="RBS" description="Red Blue Swap This bit allows to swap&#xa;              the R &amp;amp; B to support BGR or ABGR color&#xa;              formats. Once the transfer has started, this bit is&#xa;              read-only." />
    </Register>
    <Register start="+0x38" size="0" name="DMA2D_OCOLR" access="Read/Write" description="DMA2D output color register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BLUE" description="Blue Value These bits define the blue&#xa;              value of the output image. These bits can only be&#xa;              written when data transfers are disabled. Once the&#xa;              transfer has started, they are&#xa;              read-only." />
      <BitField start="8" size="8" name="GREEN" description="Green Value These bits define the green&#xa;              value of the output image. These bits can only be&#xa;              written when data transfers are disabled. Once the&#xa;              transfer has started, they are&#xa;              read-only." />
      <BitField start="16" size="8" name="RED" description="Red Value These bits define the red&#xa;              value of the output image. These bits can only be&#xa;              written when data transfers are disabled. Once the&#xa;              transfer has started, they are&#xa;              read-only." />
      <BitField start="24" size="8" name="ALPHA" description="Alpha Channel Value These bits define&#xa;              the alpha channel of the output color. These bits can&#xa;              only be written when data transfers are disabled.&#xa;              Once the transfer has started, they are&#xa;              read-only." />
    </Register>
    <Register start="+0x3C" size="0" name="DMA2D_OMAR" access="Read/Write" description="DMA2D output memory address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MA" description="Memory Address Address of the data used&#xa;              for the output FIFO. These bits can only be written&#xa;              when data transfers are disabled. Once the transfer&#xa;              has started, they are read-only. The address&#xa;              alignment must match the image format selected e.g. a&#xa;              32-bit per pixel format must be 32-bit aligned and a&#xa;              16-bit per pixel format must be 16-bit&#xa;              aligned." />
    </Register>
    <Register start="+0x40" size="0" name="DMA2D_OOR" access="Read/Write" description="DMA2D output offset register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="LO" description="Line Offset Line offset used for the&#xa;              output (expressed in pixels). This value is used for&#xa;              the address generation. It is added at the end of&#xa;              each line to determine the starting address of the&#xa;              next line. These bits can only be written when data&#xa;              transfers are disabled. Once the transfer has&#xa;              started, they are read-only." />
    </Register>
    <Register start="+0x44" size="0" name="DMA2D_NLR" access="Read/Write" description="DMA2D number of line register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NL" description="Number of lines Number of lines of the&#xa;              area to be transferred. These bits can only be&#xa;              written when data transfers are disabled. Once the&#xa;              transfer has started, they are&#xa;              read-only." />
      <BitField start="16" size="14" name="PL" description="Pixel per lines Number of pixels per&#xa;              lines of the area to be transferred. These bits can&#xa;              only be written when data transfers are disabled.&#xa;              Once the transfer has started, they are read-only. If&#xa;              any of the input image format is 4-bit per pixel,&#xa;              pixel per lines must be even." />
    </Register>
    <Register start="+0x48" size="0" name="DMA2D_LWR" access="Read/Write" description="DMA2D line watermark register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LW" description="Line watermark These bits allow to&#xa;              configure the line watermark for interrupt&#xa;              generation. An interrupt is raised when the last&#xa;              pixel of the watermarked line has been transferred.&#xa;              These bits can only be written when data transfers&#xa;              are disabled. Once the transfer has started, they are&#xa;              read-only." />
    </Register>
    <Register start="+0x4C" size="0" name="DMA2D_AMTCR" access="Read/Write" description="DMA2D AXI master timer configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Enable Enables the dead time&#xa;              functionality." />
      <BitField start="8" size="8" name="DT" description="Dead Time Dead time value in the AXI&#xa;              clock cycle inserted between two consecutive accesses&#xa;              on the AXI master port. These bits represent the&#xa;              minimum guaranteed number of cycles between two&#xa;              consecutive AXI accesses." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX2" start="0x58025800" description="DMAMUX">
    <Register start="+0x0" size="0" name="DMAMUX2_C0CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x4" size="0" name="DMAMUX2_C1CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x8" size="0" name="DMAMUX2_C2CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0xC" size="0" name="DMAMUX2_C3CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x10" size="0" name="DMAMUX2_C4CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x14" size="0" name="DMAMUX2_C5CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x18" size="0" name="DMAMUX2_C6CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x1C" size="0" name="DMAMUX2_C7CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x100" size="0" name="DMAMUX2_RG0CR" access="Read/Write" description="DMAMux - DMA request generator channel x&#xa;          control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input&#xa;              selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event&#xa;              overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel&#xa;              enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type&#xa;              selection Defines the trigger event on the selected&#xa;              DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate&#xa;              Defines the number of DMA requests generated after a&#xa;              trigger event, then stop generating. The actual&#xa;              number of generated DMA requests is GNBREQ+1. Note:&#xa;              This field can only be written when GE bit is&#xa;              reset." />
    </Register>
    <Register start="+0x104" size="0" name="DMAMUX2_RG1CR" access="Read/Write" description="DMAMux - DMA request generator channel x&#xa;          control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input&#xa;              selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event&#xa;              overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel&#xa;              enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type&#xa;              selection Defines the trigger event on the selected&#xa;              DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate&#xa;              Defines the number of DMA requests generated after a&#xa;              trigger event, then stop generating. The actual&#xa;              number of generated DMA requests is GNBREQ+1. Note:&#xa;              This field can only be written when GE bit is&#xa;              reset." />
    </Register>
    <Register start="+0x108" size="0" name="DMAMUX2_RG2CR" access="Read/Write" description="DMAMux - DMA request generator channel x&#xa;          control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input&#xa;              selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event&#xa;              overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel&#xa;              enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type&#xa;              selection Defines the trigger event on the selected&#xa;              DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate&#xa;              Defines the number of DMA requests generated after a&#xa;              trigger event, then stop generating. The actual&#xa;              number of generated DMA requests is GNBREQ+1. Note:&#xa;              This field can only be written when GE bit is&#xa;              reset." />
    </Register>
    <Register start="+0x10C" size="0" name="DMAMUX2_RG3CR" access="Read/Write" description="DMAMux - DMA request generator channel x&#xa;          control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input&#xa;              selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event&#xa;              overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel&#xa;              enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type&#xa;              selection Defines the trigger event on the selected&#xa;              DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate&#xa;              Defines the number of DMA requests generated after a&#xa;              trigger event, then stop generating. The actual&#xa;              number of generated DMA requests is GNBREQ+1. Note:&#xa;              This field can only be written when GE bit is&#xa;              reset." />
    </Register>
    <Register start="+0x110" size="0" name="DMAMUX2_RG4CR" access="Read/Write" description="DMAMux - DMA request generator channel x&#xa;          control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input&#xa;              selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event&#xa;              overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel&#xa;              enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type&#xa;              selection Defines the trigger event on the selected&#xa;              DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate&#xa;              Defines the number of DMA requests generated after a&#xa;              trigger event, then stop generating. The actual&#xa;              number of generated DMA requests is GNBREQ+1. Note:&#xa;              This field can only be written when GE bit is&#xa;              reset." />
    </Register>
    <Register start="+0x114" size="0" name="DMAMUX2_RG5CR" access="Read/Write" description="DMAMux - DMA request generator channel x&#xa;          control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input&#xa;              selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event&#xa;              overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel&#xa;              enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type&#xa;              selection Defines the trigger event on the selected&#xa;              DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate&#xa;              Defines the number of DMA requests generated after a&#xa;              trigger event, then stop generating. The actual&#xa;              number of generated DMA requests is GNBREQ+1. Note:&#xa;              This field can only be written when GE bit is&#xa;              reset." />
    </Register>
    <Register start="+0x118" size="0" name="DMAMUX2_RG6CR" access="Read/Write" description="DMAMux - DMA request generator channel x&#xa;          control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input&#xa;              selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event&#xa;              overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel&#xa;              enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type&#xa;              selection Defines the trigger event on the selected&#xa;              DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate&#xa;              Defines the number of DMA requests generated after a&#xa;              trigger event, then stop generating. The actual&#xa;              number of generated DMA requests is GNBREQ+1. Note:&#xa;              This field can only be written when GE bit is&#xa;              reset." />
    </Register>
    <Register start="+0x11C" size="0" name="DMAMUX2_RG7CR" access="Read/Write" description="DMAMux - DMA request generator channel x&#xa;          control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input&#xa;              selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event&#xa;              overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel&#xa;              enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type&#xa;              selection Defines the trigger event on the selected&#xa;              DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate&#xa;              Defines the number of DMA requests generated after a&#xa;              trigger event, then stop generating. The actual&#xa;              number of generated DMA requests is GNBREQ+1. Note:&#xa;              This field can only be written when GE bit is&#xa;              reset." />
    </Register>
    <Register start="+0x140" size="0" name="DMAMUX2_RGSR" access="ReadOnly" description="DMAMux - DMA request generator status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OF" description="Trigger event overrun flag The flag is&#xa;              set when a trigger event occurs on DMA request&#xa;              generator channel x, while the DMA request generator&#xa;              counter value is lower than GNBREQ. The flag is&#xa;              cleared by writing 1 to the corresponding COFx bit in&#xa;              DMAMUX_RGCFR register." />
    </Register>
    <Register start="+0x144" size="0" name="DMAMUX2_RGCFR" access="WriteOnly" description="DMAMux - DMA request generator clear flag&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="COF" description="Clear trigger event overrun flag Upon&#xa;              setting, this bit clears the corresponding overrun&#xa;              flag OFx in the DMAMUX_RGCSR register." />
    </Register>
    <Register start="+0x80" size="0" name="DMAMUX2_CSR" access="ReadOnly" description="DMAMUX request line multiplexer interrupt&#xa;          channel status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SOF" description="Synchronization overrun event&#xa;              flag" />
    </Register>
    <Register start="+0x84" size="0" name="DMAMUX2_CFR" access="WriteOnly" description="DMAMUX request line multiplexer interrupt&#xa;          clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CSOF" description="Clear synchronization overrun event&#xa;              flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FMC" start="0x52004000" description="FMC">
    <Register start="+0x0" size="0" name="FMC_BCR1" access="Read/Write" description="This register contains the control&#xa;          information of each memory bank, used for SRAMs, PSRAM&#xa;          and NOR Flash memories." reset_value="0x000030DB" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MBKEN" description="Memory bank enable bit This bit enables&#xa;              the memory bank. After reset Bank1 is enabled, all&#xa;              others are disabled. Accessing a disabled bank causes&#xa;              an ERROR on AXI bus." />
      <BitField start="1" size="1" name="MUXEN" description="Address/data multiplexing enable bit&#xa;              When this bit is set, the address and data values are&#xa;              multiplexed on the data bus, valid only with NOR and&#xa;              PSRAM memories:" />
      <BitField start="2" size="2" name="MTYP" description="Memory type These bits define the type&#xa;              of external memory attached to the corresponding&#xa;              memory bank:" />
      <BitField start="4" size="2" name="MWID" description="Memory data bus width Defines the&#xa;              external memory device width, valid for all type of&#xa;              memories." />
      <BitField start="6" size="1" name="FACCEN" description="Flash access enable This bit enables NOR&#xa;              Flash memory access operations." />
      <BitField start="8" size="1" name="BURSTEN" description="Burst enable bit This bit&#xa;              enables/disables synchronous accesses during read&#xa;              operations. It is valid only for synchronous memories&#xa;              operating in Burst mode:" />
      <BitField start="9" size="1" name="WAITPOL" description="Wait signal polarity bit This bit&#xa;              defines the polarity of the wait signal from memory&#xa;              used for either in synchronous or asynchronous&#xa;              mode:" />
      <BitField start="11" size="1" name="WAITCFG" description="Wait timing configuration The NWAIT&#xa;              signal indicates whether the data from the memory are&#xa;              valid or if a wait state must be inserted when&#xa;              accessing the memory in synchronous mode. This&#xa;              configuration bit determines if NWAIT is asserted by&#xa;              the memory one clock cycle before the wait state or&#xa;              during the wait state:" />
      <BitField start="12" size="1" name="WREN" description="Write enable bit This bit indicates&#xa;              whether write operations are enabled/disabled in the&#xa;              bank by the FMC:" />
      <BitField start="13" size="1" name="WAITEN" description="Wait enable bit This bit&#xa;              enables/disables wait-state insertion via the NWAIT&#xa;              signal when accessing the memory in synchronous&#xa;              mode." />
      <BitField start="14" size="1" name="EXTMOD" description="Extended mode enable. This bit enables&#xa;              the FMC to program the write timings for asynchronous&#xa;              accesses inside the FMC_BWTR register, thus resulting&#xa;              in different timings for read and write operations.&#xa;              Note: When the extended mode is disabled, the FMC can&#xa;              operate in Mode1 or Mode2 as follows: ** Mode 1 is&#xa;              the default mode when the SRAM/PSRAM memory type is&#xa;              selected (MTYP =0x0 or 0x01) ** Mode 2 is the default&#xa;              mode when the NOR memory type is selected (MTYP =&#xa;              0x10)." />
      <BitField start="15" size="1" name="ASYNCWAIT" description="Wait signal during asynchronous&#xa;              transfers This bit enables/disables the FMC to use&#xa;              the wait signal even during an asynchronous&#xa;              protocol." />
      <BitField start="16" size="3" name="CPSIZE" description="CRAM Page Size These are used for&#xa;              Cellular RAM 1.5 which does not allow burst access to&#xa;              cross the address boundaries between pages. When&#xa;              these bits are configured, the FMC controller splits&#xa;              automatically the burst access when the memory page&#xa;              size is reached (refer to memory datasheet for page&#xa;              size). Other configuration: reserved." />
      <BitField start="19" size="1" name="CBURSTRW" description="Write burst enable For PSRAM (CRAM)&#xa;              operating in Burst mode, the bit enables synchronous&#xa;              accesses during write operations. The enable bit for&#xa;              synchronous read accesses is the BURSTEN bit in the&#xa;              FMC_BCRx register." />
      <BitField start="20" size="1" name="CCLKEN" description="Continuous Clock Enable This bit enables&#xa;              the FMC_CLK clock output to external memory devices.&#xa;              Note: The CCLKEN bit of the FMC_BCR2..4 registers is&#xa;              dont care. It is only enabled through the FMC_BCR1&#xa;              register. Bank 1 must be configured in synchronous&#xa;              mode to generate the FMC_CLK continuous clock. If&#xa;              CCLKEN bit is set, the FMC_CLK clock ratio is&#xa;              specified by CLKDIV value in the FMC_BTR1 register.&#xa;              CLKDIV in FMC_BWTR1 is dont care. If the synchronous&#xa;              mode is used and CCLKEN bit is set, the synchronous&#xa;              memories connected to other banks than Bank 1 are&#xa;              clocked by the same clock (the CLKDIV value in the&#xa;              FMC_BTR2..4 and FMC_BWTR2..4 registers for other&#xa;              banks has no effect.)" />
      <BitField start="21" size="1" name="WFDIS" description="Write FIFO Disable This bit disables the&#xa;              Write FIFO used by the FMC controller. Note: The&#xa;              WFDIS bit of the FMC_BCR2..4 registers is dont care.&#xa;              It is only enabled through the FMC_BCR1&#xa;              register." />
      <BitField start="24" size="2" name="BMAP" description="FMC bank mapping These bits allows&#xa;              different to remap SDRAM bank2 or swap the FMC&#xa;              NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note:&#xa;              The BMAP bits of the FMC_BCR2..4 registers are dont&#xa;              care. It is only enabled through the FMC_BCR1&#xa;              register." />
      <BitField start="31" size="1" name="FMCEN" description="FMC controller Enable This bit&#xa;              enables/disables the FMC controller. Note: The FMCEN&#xa;              bit of the FMC_BCR2..4 registers is dont care. It is&#xa;              only enabled through the FMC_BCR1&#xa;              register." />
    </Register>
    <Register start="+0x4" size="0" name="FMC_BTR1" access="Read/Write" description="This register contains the control&#xa;          information of each memory bank, used for SRAMs, PSRAM&#xa;          and NOR Flash memories.If the EXTMOD bit is set in the&#xa;          FMC_BCRx register, then this register is partitioned for&#xa;          write and read access, that is, 2 registers are&#xa;          available: one to configure read accesses (this register)&#xa;          and one to configure write accesses (FMC_BWTRx&#xa;          registers)." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration These bits&#xa;              are written by software to define the duration of the&#xa;              address setup phase (refer to Figure81 to Figure93),&#xa;              used in SRAMs, ROMs and asynchronous NOR Flash: For&#xa;              each access mode address setup phase duration, please&#xa;              refer to the respective figure (refer to Figure81 to&#xa;              Figure93). Note: In synchronous accesses, this value&#xa;              is dont care. In Muxed mode or Mode D, the minimum&#xa;              value for ADDSET is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration These bits&#xa;              are written by software to define the duration of the&#xa;              address hold phase (refer to Figure81 to Figure93),&#xa;              used in mode D or multiplexed accesses: For each&#xa;              access mode address-hold phase duration, please refer&#xa;              to the respective figure (Figure81 to Figure93).&#xa;              Note: In synchronous accesses, this value is not&#xa;              used, the address hold phase is always 1 memory clock&#xa;              period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration These bits are&#xa;              written by software to define the duration of the&#xa;              data phase (refer to Figure81 to Figure93), used in&#xa;              asynchronous accesses: For each memory type and&#xa;              access mode data-phase duration, please refer to the&#xa;              respective figure (Figure81 to Figure93). Example:&#xa;              Mode1, write access, DATAST=1: Data-phase duration=&#xa;              DATAST+1 = 2 KCK_FMC clock cycles. Note: In&#xa;              synchronous accesses, this value is dont&#xa;              care." />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits&#xa;              are written by software to add a delay at the end of&#xa;              a write-to-read or read-to write transaction. The&#xa;              programmed bus turnaround delay is inserted between&#xa;              an asynchronous read (in muxed or mode D) or write&#xa;              transaction and any other asynchronous /synchronous&#xa;              read/write from/to a static bank. If a read operation&#xa;              is performed, the bank can be the same or a different&#xa;              one, whereas it must be different in case of write&#xa;              operation to the bank, except in muxed mode or mode&#xa;              D. In some cases, whatever the programmed BUSTRUN&#xa;              values, the bus turnaround delay is fixed as follows:&#xa;              The bus turnaround delay is not inserted between two&#xa;              consecutive asynchronous write transfers to the same&#xa;              static memory bank except in muxed mode and mode D.&#xa;              There is a bus turnaround delay of 1 FMC clock cycle&#xa;              between: Two consecutive asynchronous read transfers&#xa;              to the same static memory bank except for modes muxed&#xa;              and D. An asynchronous read to an asynchronous or&#xa;              synchronous write to any static bank or dynamic bank&#xa;              except in modes muxed and D mode. There is a bus&#xa;              turnaround delay of 2 FMC clock cycle between: Two&#xa;              consecutive synchronous write operations (in Burst or&#xa;              Single mode) to the same bank. A synchronous write&#xa;              (burst or single) access and an asynchronous write or&#xa;              read transfer to or from static memory bank (the bank&#xa;              can be the same or a different one in case of a read&#xa;              operation. Two consecutive synchronous read&#xa;              operations (in Burst or Single mode) followed by any&#xa;              synchronous/asynchronous read or write from/to&#xa;              another static memory bank. There is a bus turnaround&#xa;              delay of 3 FMC clock cycle between: Two consecutive&#xa;              synchronous write operations (in Burst or Single&#xa;              mode) to different static banks. A synchronous write&#xa;              access (in Burst or Single mode) and a synchronous&#xa;              read from the same or a different bank. The bus&#xa;              turnaround delay allows to match the minimum time&#xa;              between consecutive transactions (tEHEL from NEx high&#xa;              to NEx low) and the maximum time required by the&#xa;              memory to free the data bus after a read access&#xa;              (tEHQZ): (BUSTRUN + 1) KCK_FMC period &amp;#8805;&#xa;              tEHELmin and (BUSTRUN + 2)KCK_FMC period &amp;#8805;&#xa;              tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period&#xa;              &amp;#8805; max (tEHELmin, tEHQZmax) if EXTMOD = 126.&#xa;              ..." />
      <BitField start="20" size="4" name="CLKDIV" description="Clock divide ratio (for FMC_CLK signal)&#xa;              These bits define the period of FMC_CLK clock output&#xa;              signal, expressed in number of KCK_FMC cycles: In&#xa;              asynchronous NOR Flash, SRAM or PSRAM accesses, this&#xa;              value is dont care. Note: Refer to Section20.6.5:&#xa;              Synchronous transactions for FMC_CLK divider ratio&#xa;              formula)" />
      <BitField start="24" size="4" name="DATLAT" description="Data latency for synchronous memory For&#xa;              synchronous access with read write burst mode enabled&#xa;              these bits define the number of memory clock&#xa;              cycles" />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode These bits specify the&#xa;              asynchronous access modes as shown in the timing&#xa;              diagrams. They are taken into account only when the&#xa;              EXTMOD bit in the FMC_BCRx register is&#xa;              1." />
    </Register>
    <Register start="+0x8" size="0" name="FMC_BCR2" access="Read/Write" description="This register contains the control&#xa;          information of each memory bank, used for SRAMs, PSRAM&#xa;          and NOR Flash memories." reset_value="0x000030D2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MBKEN" description="Memory bank enable bit This bit enables&#xa;              the memory bank. After reset Bank1 is enabled, all&#xa;              others are disabled. Accessing a disabled bank causes&#xa;              an ERROR on AXI bus." />
      <BitField start="1" size="1" name="MUXEN" description="Address/data multiplexing enable bit&#xa;              When this bit is set, the address and data values are&#xa;              multiplexed on the data bus, valid only with NOR and&#xa;              PSRAM memories:" />
      <BitField start="2" size="2" name="MTYP" description="Memory type These bits define the type&#xa;              of external memory attached to the corresponding&#xa;              memory bank:" />
      <BitField start="4" size="2" name="MWID" description="Memory data bus width Defines the&#xa;              external memory device width, valid for all type of&#xa;              memories." />
      <BitField start="6" size="1" name="FACCEN" description="Flash access enable This bit enables NOR&#xa;              Flash memory access operations." />
      <BitField start="8" size="1" name="BURSTEN" description="Burst enable bit This bit&#xa;              enables/disables synchronous accesses during read&#xa;              operations. It is valid only for synchronous memories&#xa;              operating in Burst mode:" />
      <BitField start="9" size="1" name="WAITPOL" description="Wait signal polarity bit This bit&#xa;              defines the polarity of the wait signal from memory&#xa;              used for either in synchronous or asynchronous&#xa;              mode:" />
      <BitField start="11" size="1" name="WAITCFG" description="Wait timing configuration The NWAIT&#xa;              signal indicates whether the data from the memory are&#xa;              valid or if a wait state must be inserted when&#xa;              accessing the memory in synchronous mode. This&#xa;              configuration bit determines if NWAIT is asserted by&#xa;              the memory one clock cycle before the wait state or&#xa;              during the wait state:" />
      <BitField start="12" size="1" name="WREN" description="Write enable bit This bit indicates&#xa;              whether write operations are enabled/disabled in the&#xa;              bank by the FMC:" />
      <BitField start="13" size="1" name="WAITEN" description="Wait enable bit This bit&#xa;              enables/disables wait-state insertion via the NWAIT&#xa;              signal when accessing the memory in synchronous&#xa;              mode." />
      <BitField start="14" size="1" name="EXTMOD" description="Extended mode enable. This bit enables&#xa;              the FMC to program the write timings for asynchronous&#xa;              accesses inside the FMC_BWTR register, thus resulting&#xa;              in different timings for read and write operations.&#xa;              Note: When the extended mode is disabled, the FMC can&#xa;              operate in Mode1 or Mode2 as follows: ** Mode 1 is&#xa;              the default mode when the SRAM/PSRAM memory type is&#xa;              selected (MTYP =0x0 or 0x01) ** Mode 2 is the default&#xa;              mode when the NOR memory type is selected (MTYP =&#xa;              0x10)." />
      <BitField start="15" size="1" name="ASYNCWAIT" description="Wait signal during asynchronous&#xa;              transfers This bit enables/disables the FMC to use&#xa;              the wait signal even during an asynchronous&#xa;              protocol." />
      <BitField start="16" size="3" name="CPSIZE" description="CRAM Page Size These are used for&#xa;              Cellular RAM 1.5 which does not allow burst access to&#xa;              cross the address boundaries between pages. When&#xa;              these bits are configured, the FMC controller splits&#xa;              automatically the burst access when the memory page&#xa;              size is reached (refer to memory datasheet for page&#xa;              size). Other configuration: reserved." />
      <BitField start="19" size="1" name="CBURSTRW" description="Write burst enable For PSRAM (CRAM)&#xa;              operating in Burst mode, the bit enables synchronous&#xa;              accesses during write operations. The enable bit for&#xa;              synchronous read accesses is the BURSTEN bit in the&#xa;              FMC_BCRx register." />
      <BitField start="20" size="1" name="CCLKEN" description="Continuous Clock Enable This bit enables&#xa;              the FMC_CLK clock output to external memory devices.&#xa;              Note: The CCLKEN bit of the FMC_BCR2..4 registers is&#xa;              dont care. It is only enabled through the FMC_BCR1&#xa;              register. Bank 1 must be configured in synchronous&#xa;              mode to generate the FMC_CLK continuous clock. If&#xa;              CCLKEN bit is set, the FMC_CLK clock ratio is&#xa;              specified by CLKDIV value in the FMC_BTR1 register.&#xa;              CLKDIV in FMC_BWTR1 is dont care. If the synchronous&#xa;              mode is used and CCLKEN bit is set, the synchronous&#xa;              memories connected to other banks than Bank 1 are&#xa;              clocked by the same clock (the CLKDIV value in the&#xa;              FMC_BTR2..4 and FMC_BWTR2..4 registers for other&#xa;              banks has no effect.)" />
      <BitField start="21" size="1" name="WFDIS" description="Write FIFO Disable This bit disables the&#xa;              Write FIFO used by the FMC controller. Note: The&#xa;              WFDIS bit of the FMC_BCR2..4 registers is dont care.&#xa;              It is only enabled through the FMC_BCR1&#xa;              register." />
      <BitField start="24" size="2" name="BMAP" description="FMC bank mapping These bits allows&#xa;              different to remap SDRAM bank2 or swap the FMC&#xa;              NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note:&#xa;              The BMAP bits of the FMC_BCR2..4 registers are dont&#xa;              care. It is only enabled through the FMC_BCR1&#xa;              register." />
      <BitField start="31" size="1" name="FMCEN" description="FMC controller Enable This bit&#xa;              enables/disables the FMC controller. Note: The FMCEN&#xa;              bit of the FMC_BCR2..4 registers is dont care. It is&#xa;              only enabled through the FMC_BCR1&#xa;              register." />
    </Register>
    <Register start="+0xC" size="0" name="FMC_BTR2" access="Read/Write" description="This register contains the control&#xa;          information of each memory bank, used for SRAMs, PSRAM&#xa;          and NOR Flash memories.If the EXTMOD bit is set in the&#xa;          FMC_BCRx register, then this register is partitioned for&#xa;          write and read access, that is, 2 registers are&#xa;          available: one to configure read accesses (this register)&#xa;          and one to configure write accesses (FMC_BWTRx&#xa;          registers)." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration These bits&#xa;              are written by software to define the duration of the&#xa;              address setup phase (refer to Figure81 to Figure93),&#xa;              used in SRAMs, ROMs and asynchronous NOR Flash: For&#xa;              each access mode address setup phase duration, please&#xa;              refer to the respective figure (refer to Figure81 to&#xa;              Figure93). Note: In synchronous accesses, this value&#xa;              is dont care. In Muxed mode or Mode D, the minimum&#xa;              value for ADDSET is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration These bits&#xa;              are written by software to define the duration of the&#xa;              address hold phase (refer to Figure81 to Figure93),&#xa;              used in mode D or multiplexed accesses: For each&#xa;              access mode address-hold phase duration, please refer&#xa;              to the respective figure (Figure81 to Figure93).&#xa;              Note: In synchronous accesses, this value is not&#xa;              used, the address hold phase is always 1 memory clock&#xa;              period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration These bits are&#xa;              written by software to define the duration of the&#xa;              data phase (refer to Figure81 to Figure93), used in&#xa;              asynchronous accesses: For each memory type and&#xa;              access mode data-phase duration, please refer to the&#xa;              respective figure (Figure81 to Figure93). Example:&#xa;              Mode1, write access, DATAST=1: Data-phase duration=&#xa;              DATAST+1 = 2 KCK_FMC clock cycles. Note: In&#xa;              synchronous accesses, this value is dont&#xa;              care." />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits&#xa;              are written by software to add a delay at the end of&#xa;              a write-to-read or read-to write transaction. The&#xa;              programmed bus turnaround delay is inserted between&#xa;              an asynchronous read (in muxed or mode D) or write&#xa;              transaction and any other asynchronous /synchronous&#xa;              read/write from/to a static bank. If a read operation&#xa;              is performed, the bank can be the same or a different&#xa;              one, whereas it must be different in case of write&#xa;              operation to the bank, except in muxed mode or mode&#xa;              D. In some cases, whatever the programmed BUSTRUN&#xa;              values, the bus turnaround delay is fixed as follows:&#xa;              The bus turnaround delay is not inserted between two&#xa;              consecutive asynchronous write transfers to the same&#xa;              static memory bank except in muxed mode and mode D.&#xa;              There is a bus turnaround delay of 1 FMC clock cycle&#xa;              between: Two consecutive asynchronous read transfers&#xa;              to the same static memory bank except for modes muxed&#xa;              and D. An asynchronous read to an asynchronous or&#xa;              synchronous write to any static bank or dynamic bank&#xa;              except in modes muxed and D mode. There is a bus&#xa;              turnaround delay of 2 FMC clock cycle between: Two&#xa;              consecutive synchronous write operations (in Burst or&#xa;              Single mode) to the same bank. A synchronous write&#xa;              (burst or single) access and an asynchronous write or&#xa;              read transfer to or from static memory bank (the bank&#xa;              can be the same or a different one in case of a read&#xa;              operation. Two consecutive synchronous read&#xa;              operations (in Burst or Single mode) followed by any&#xa;              synchronous/asynchronous read or write from/to&#xa;              another static memory bank. There is a bus turnaround&#xa;              delay of 3 FMC clock cycle between: Two consecutive&#xa;              synchronous write operations (in Burst or Single&#xa;              mode) to different static banks. A synchronous write&#xa;              access (in Burst or Single mode) and a synchronous&#xa;              read from the same or a different bank. The bus&#xa;              turnaround delay allows to match the minimum time&#xa;              between consecutive transactions (tEHEL from NEx high&#xa;              to NEx low) and the maximum time required by the&#xa;              memory to free the data bus after a read access&#xa;              (tEHQZ): (BUSTRUN + 1) KCK_FMC period &amp;#8805;&#xa;              tEHELmin and (BUSTRUN + 2)KCK_FMC period &amp;#8805;&#xa;              tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period&#xa;              &amp;#8805; max (tEHELmin, tEHQZmax) if EXTMOD = 1.&#xa;              ..." />
      <BitField start="20" size="4" name="CLKDIV" description="Clock divide ratio (for FMC_CLK signal)&#xa;              These bits define the period of FMC_CLK clock output&#xa;              signal, expressed in number of KCK_FMC cycles: In&#xa;              asynchronous NOR Flash, SRAM or PSRAM accesses, this&#xa;              value is dont care. Note: Refer to Section20.6.5:&#xa;              Synchronous transactions for FMC_CLK divider ratio&#xa;              formula)" />
      <BitField start="24" size="4" name="DATLAT" description="Data latency for synchronous memory For&#xa;              synchronous access with read write burst mode enabled&#xa;              these bits define the number of memory clock&#xa;              cycles" />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode These bits specify the&#xa;              asynchronous access modes as shown in the timing&#xa;              diagrams. They are taken into account only when the&#xa;              EXTMOD bit in the FMC_BCRx register is&#xa;              1." />
    </Register>
    <Register start="+0x10" size="0" name="FMC_BCR3" access="Read/Write" description="This register contains the control&#xa;          information of each memory bank, used for SRAMs, PSRAM&#xa;          and NOR Flash memories." reset_value="0x000030D2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MBKEN" description="Memory bank enable bit This bit enables&#xa;              the memory bank. After reset Bank1 is enabled, all&#xa;              others are disabled. Accessing a disabled bank causes&#xa;              an ERROR on AXI bus." />
      <BitField start="1" size="1" name="MUXEN" description="Address/data multiplexing enable bit&#xa;              When this bit is set, the address and data values are&#xa;              multiplexed on the data bus, valid only with NOR and&#xa;              PSRAM memories:" />
      <BitField start="2" size="2" name="MTYP" description="Memory type These bits define the type&#xa;              of external memory attached to the corresponding&#xa;              memory bank:" />
      <BitField start="4" size="2" name="MWID" description="Memory data bus width Defines the&#xa;              external memory device width, valid for all type of&#xa;              memories." />
      <BitField start="6" size="1" name="FACCEN" description="Flash access enable This bit enables NOR&#xa;              Flash memory access operations." />
      <BitField start="8" size="1" name="BURSTEN" description="Burst enable bit This bit&#xa;              enables/disables synchronous accesses during read&#xa;              operations. It is valid only for synchronous memories&#xa;              operating in Burst mode:" />
      <BitField start="9" size="1" name="WAITPOL" description="Wait signal polarity bit This bit&#xa;              defines the polarity of the wait signal from memory&#xa;              used for either in synchronous or asynchronous&#xa;              mode:" />
      <BitField start="11" size="1" name="WAITCFG" description="Wait timing configuration The NWAIT&#xa;              signal indicates whether the data from the memory are&#xa;              valid or if a wait state must be inserted when&#xa;              accessing the memory in synchronous mode. This&#xa;              configuration bit determines if NWAIT is asserted by&#xa;              the memory one clock cycle before the wait state or&#xa;              during the wait state:" />
      <BitField start="12" size="1" name="WREN" description="Write enable bit This bit indicates&#xa;              whether write operations are enabled/disabled in the&#xa;              bank by the FMC:" />
      <BitField start="13" size="1" name="WAITEN" description="Wait enable bit This bit&#xa;              enables/disables wait-state insertion via the NWAIT&#xa;              signal when accessing the memory in synchronous&#xa;              mode." />
      <BitField start="14" size="1" name="EXTMOD" description="Extended mode enable. This bit enables&#xa;              the FMC to program the write timings for asynchronous&#xa;              accesses inside the FMC_BWTR register, thus resulting&#xa;              in different timings for read and write operations.&#xa;              Note: When the extended mode is disabled, the FMC can&#xa;              operate in Mode1 or Mode2 as follows: ** Mode 1 is&#xa;              the default mode when the SRAM/PSRAM memory type is&#xa;              selected (MTYP =0x0 or 0x01) ** Mode 2 is the default&#xa;              mode when the NOR memory type is selected (MTYP =&#xa;              0x10)." />
      <BitField start="15" size="1" name="ASYNCWAIT" description="Wait signal during asynchronous&#xa;              transfers This bit enables/disables the FMC to use&#xa;              the wait signal even during an asynchronous&#xa;              protocol." />
      <BitField start="16" size="3" name="CPSIZE" description="CRAM Page Size These are used for&#xa;              Cellular RAM 1.5 which does not allow burst access to&#xa;              cross the address boundaries between pages. When&#xa;              these bits are configured, the FMC controller splits&#xa;              automatically the burst access when the memory page&#xa;              size is reached (refer to memory datasheet for page&#xa;              size). Other configuration: reserved." />
      <BitField start="19" size="1" name="CBURSTRW" description="Write burst enable For PSRAM (CRAM)&#xa;              operating in Burst mode, the bit enables synchronous&#xa;              accesses during write operations. The enable bit for&#xa;              synchronous read accesses is the BURSTEN bit in the&#xa;              FMC_BCRx register." />
      <BitField start="20" size="1" name="CCLKEN" description="Continuous Clock Enable This bit enables&#xa;              the FMC_CLK clock output to external memory devices.&#xa;              Note: The CCLKEN bit of the FMC_BCR2..4 registers is&#xa;              dont care. It is only enabled through the FMC_BCR1&#xa;              register. Bank 1 must be configured in synchronous&#xa;              mode to generate the FMC_CLK continuous clock. If&#xa;              CCLKEN bit is set, the FMC_CLK clock ratio is&#xa;              specified by CLKDIV value in the FMC_BTR1 register.&#xa;              CLKDIV in FMC_BWTR1 is dont care. If the synchronous&#xa;              mode is used and CCLKEN bit is set, the synchronous&#xa;              memories connected to other banks than Bank 1 are&#xa;              clocked by the same clock (the CLKDIV value in the&#xa;              FMC_BTR2..4 and FMC_BWTR2..4 registers for other&#xa;              banks has no effect.)" />
      <BitField start="21" size="1" name="WFDIS" description="Write FIFO Disable This bit disables the&#xa;              Write FIFO used by the FMC controller. Note: The&#xa;              WFDIS bit of the FMC_BCR2..4 registers is dont care.&#xa;              It is only enabled through the FMC_BCR1&#xa;              register." />
      <BitField start="24" size="2" name="BMAP" description="FMC bank mapping These bits allows&#xa;              different to remap SDRAM bank2 or swap the FMC&#xa;              NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note:&#xa;              The BMAP bits of the FMC_BCR2..4 registers are dont&#xa;              care. It is only enabled through the FMC_BCR1&#xa;              register." />
      <BitField start="31" size="1" name="FMCEN" description="FMC controller Enable This bit&#xa;              enables/disables the FMC controller. Note: The FMCEN&#xa;              bit of the FMC_BCR2..4 registers is dont care. It is&#xa;              only enabled through the FMC_BCR1&#xa;              register." />
    </Register>
    <Register start="+0x14" size="0" name="FMC_BTR3" access="Read/Write" description="This register contains the control&#xa;          information of each memory bank, used for SRAMs, PSRAM&#xa;          and NOR Flash memories.If the EXTMOD bit is set in the&#xa;          FMC_BCRx register, then this register is partitioned for&#xa;          write and read access, that is, 2 registers are&#xa;          available: one to configure read accesses (this register)&#xa;          and one to configure write accesses (FMC_BWTRx&#xa;          registers)." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration These bits&#xa;              are written by software to define the duration of the&#xa;              address setup phase (refer to Figure81 to Figure93),&#xa;              used in SRAMs, ROMs and asynchronous NOR Flash: For&#xa;              each access mode address setup phase duration, please&#xa;              refer to the respective figure (refer to Figure81 to&#xa;              Figure93). Note: In synchronous accesses, this value&#xa;              is dont care. In Muxed mode or Mode D, the minimum&#xa;              value for ADDSET is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration These bits&#xa;              are written by software to define the duration of the&#xa;              address hold phase (refer to Figure81 to Figure93),&#xa;              used in mode D or multiplexed accesses: For each&#xa;              access mode address-hold phase duration, please refer&#xa;              to the respective figure (Figure81 to Figure93).&#xa;              Note: In synchronous accesses, this value is not&#xa;              used, the address hold phase is always 1 memory clock&#xa;              period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration These bits are&#xa;              written by software to define the duration of the&#xa;              data phase (refer to Figure81 to Figure93), used in&#xa;              asynchronous accesses: For each memory type and&#xa;              access mode data-phase duration, please refer to the&#xa;              respective figure (Figure81 to Figure93). Example:&#xa;              Mode1, write access, DATAST=1: Data-phase duration=&#xa;              DATAST+1 = 2 KCK_FMC clock cycles. Note: In&#xa;              synchronous accesses, this value is dont&#xa;              care." />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits&#xa;              are written by software to add a delay at the end of&#xa;              a write-to-read or read-to write transaction. The&#xa;              programmed bus turnaround delay is inserted between&#xa;              an asynchronous read (in muxed or mode D) or write&#xa;              transaction and any other asynchronous /synchronous&#xa;              read/write from/to a static bank. If a read operation&#xa;              is performed, the bank can be the same or a different&#xa;              one, whereas it must be different in case of write&#xa;              operation to the bank, except in muxed mode or mode&#xa;              D. In some cases, whatever the programmed BUSTRUN&#xa;              values, the bus turnaround delay is fixed as follows:&#xa;              The bus turnaround delay is not inserted between two&#xa;              consecutive asynchronous write transfers to the same&#xa;              static memory bank except in muxed mode and mode D.&#xa;              There is a bus turnaround delay of 1 FMC clock cycle&#xa;              between: Two consecutive asynchronous read transfers&#xa;              to the same static memory bank except for modes muxed&#xa;              and D. An asynchronous read to an asynchronous or&#xa;              synchronous write to any static bank or dynamic bank&#xa;              except in modes muxed and D mode. There is a bus&#xa;              turnaround delay of 2 FMC clock cycle between: Two&#xa;              consecutive synchronous write operations (in Burst or&#xa;              Single mode) to the same bank. A synchronous write&#xa;              (burst or single) access and an asynchronous write or&#xa;              read transfer to or from static memory bank (the bank&#xa;              can be the same or a different one in case of a read&#xa;              operation. Two consecutive synchronous read&#xa;              operations (in Burst or Single mode) followed by any&#xa;              synchronous/asynchronous read or write from/to&#xa;              another static memory bank. There is a bus turnaround&#xa;              delay of 3 FMC clock cycle between: Two consecutive&#xa;              synchronous write operations (in Burst or Single&#xa;              mode) to different static banks. A synchronous write&#xa;              access (in Burst or Single mode) and a synchronous&#xa;              read from the same or a different bank. The bus&#xa;              turnaround delay allows to match the minimum time&#xa;              between consecutive transactions (tEHEL from NEx high&#xa;              to NEx low) and the maximum time required by the&#xa;              memory to free the data bus after a read access&#xa;              (tEHQZ): (BUSTRUN + 1) KCK_FMC period &amp;#8805;&#xa;              tEHELmin and (BUSTRUN + 2)KCK_FMC period &amp;#8805;&#xa;              tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period&#xa;              &amp;#8805; max (tEHELmin, tEHQZmax) if EXTMOD =1.&#xa;              ..." />
      <BitField start="20" size="4" name="CLKDIV" description="Clock divide ratio (for FMC_CLK signal)&#xa;              These bits define the period of FMC_CLK clock output&#xa;              signal, expressed in number of KCK_FMC cycles: In&#xa;              asynchronous NOR Flash, SRAM or PSRAM accesses, this&#xa;              value is dont care. Note: Refer to Section20.6.5:&#xa;              Synchronous transactions for FMC_CLK divider ratio&#xa;              formula)" />
      <BitField start="24" size="4" name="DATLAT" description="Data latency for synchronous memory For&#xa;              synchronous access with read write burst mode enabled&#xa;              these bits define the number of memory clock&#xa;              cycles" />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode These bits specify the&#xa;              asynchronous access modes as shown in the timing&#xa;              diagrams. They are taken into account only when the&#xa;              EXTMOD bit in the FMC_BCRx register is&#xa;              1." />
    </Register>
    <Register start="+0x18" size="0" name="FMC_BCR4" access="Read/Write" description="This register contains the control&#xa;          information of each memory bank, used for SRAMs, PSRAM&#xa;          and NOR Flash memories." reset_value="0x000030D2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MBKEN" description="Memory bank enable bit This bit enables&#xa;              the memory bank. After reset Bank1 is enabled, all&#xa;              others are disabled. Accessing a disabled bank causes&#xa;              an ERROR on AXI bus." />
      <BitField start="1" size="1" name="MUXEN" description="Address/data multiplexing enable bit&#xa;              When this bit is set, the address and data values are&#xa;              multiplexed on the data bus, valid only with NOR and&#xa;              PSRAM memories:" />
      <BitField start="2" size="2" name="MTYP" description="Memory type These bits define the type&#xa;              of external memory attached to the corresponding&#xa;              memory bank:" />
      <BitField start="4" size="2" name="MWID" description="Memory data bus width Defines the&#xa;              external memory device width, valid for all type of&#xa;              memories." />
      <BitField start="6" size="1" name="FACCEN" description="Flash access enable This bit enables NOR&#xa;              Flash memory access operations." />
      <BitField start="8" size="1" name="BURSTEN" description="Burst enable bit This bit&#xa;              enables/disables synchronous accesses during read&#xa;              operations. It is valid only for synchronous memories&#xa;              operating in Burst mode:" />
      <BitField start="9" size="1" name="WAITPOL" description="Wait signal polarity bit This bit&#xa;              defines the polarity of the wait signal from memory&#xa;              used for either in synchronous or asynchronous&#xa;              mode:" />
      <BitField start="11" size="1" name="WAITCFG" description="Wait timing configuration The NWAIT&#xa;              signal indicates whether the data from the memory are&#xa;              valid or if a wait state must be inserted when&#xa;              accessing the memory in synchronous mode. This&#xa;              configuration bit determines if NWAIT is asserted by&#xa;              the memory one clock cycle before the wait state or&#xa;              during the wait state:" />
      <BitField start="12" size="1" name="WREN" description="Write enable bit This bit indicates&#xa;              whether write operations are enabled/disabled in the&#xa;              bank by the FMC:" />
      <BitField start="13" size="1" name="WAITEN" description="Wait enable bit This bit&#xa;              enables/disables wait-state insertion via the NWAIT&#xa;              signal when accessing the memory in synchronous&#xa;              mode." />
      <BitField start="14" size="1" name="EXTMOD" description="Extended mode enable. This bit enables&#xa;              the FMC to program the write timings for asynchronous&#xa;              accesses inside the FMC_BWTR register, thus resulting&#xa;              in different timings for read and write operations.&#xa;              Note: When the extended mode is disabled, the FMC can&#xa;              operate in Mode1 or Mode2 as follows: ** Mode 1 is&#xa;              the default mode when the SRAM/PSRAM memory type is&#xa;              selected (MTYP =0x0 or 0x01) ** Mode 2 is the default&#xa;              mode when the NOR memory type is selected (MTYP =&#xa;              0x10)." />
      <BitField start="15" size="1" name="ASYNCWAIT" description="Wait signal during asynchronous&#xa;              transfers This bit enables/disables the FMC to use&#xa;              the wait signal even during an asynchronous&#xa;              protocol." />
      <BitField start="16" size="3" name="CPSIZE" description="CRAM Page Size These are used for&#xa;              Cellular RAM 1.5 which does not allow burst access to&#xa;              cross the address boundaries between pages. When&#xa;              these bits are configured, the FMC controller splits&#xa;              automatically the burst access when the memory page&#xa;              size is reached (refer to memory datasheet for page&#xa;              size). Other configuration: reserved." />
      <BitField start="19" size="1" name="CBURSTRW" description="Write burst enable For PSRAM (CRAM)&#xa;              operating in Burst mode, the bit enables synchronous&#xa;              accesses during write operations. The enable bit for&#xa;              synchronous read accesses is the BURSTEN bit in the&#xa;              FMC_BCRx register." />
      <BitField start="20" size="1" name="CCLKEN" description="Continuous Clock Enable This bit enables&#xa;              the FMC_CLK clock output to external memory devices.&#xa;              Note: The CCLKEN bit of the FMC_BCR2..4 registers is&#xa;              dont care. It is only enabled through the FMC_BCR1&#xa;              register. Bank 1 must be configured in synchronous&#xa;              mode to generate the FMC_CLK continuous clock. If&#xa;              CCLKEN bit is set, the FMC_CLK clock ratio is&#xa;              specified by CLKDIV value in the FMC_BTR1 register.&#xa;              CLKDIV in FMC_BWTR1 is dont care. If the synchronous&#xa;              mode is used and CCLKEN bit is set, the synchronous&#xa;              memories connected to other banks than Bank 1 are&#xa;              clocked by the same clock (the CLKDIV value in the&#xa;              FMC_BTR2..4 and FMC_BWTR2..4 registers for other&#xa;              banks has no effect.)" />
      <BitField start="21" size="1" name="WFDIS" description="Write FIFO Disable This bit disables the&#xa;              Write FIFO used by the FMC controller. Note: The&#xa;              WFDIS bit of the FMC_BCR2..4 registers is dont care.&#xa;              It is only enabled through the FMC_BCR1&#xa;              register." />
      <BitField start="24" size="2" name="BMAP" description="FMC bank mapping These bits allows&#xa;              different to remap SDRAM bank2 or swap the FMC&#xa;              NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note:&#xa;              The BMAP bits of the FMC_BCR2..4 registers are dont&#xa;              care. It is only enabled through the FMC_BCR1&#xa;              register." />
      <BitField start="31" size="1" name="FMCEN" description="FMC controller Enable This bit&#xa;              enables/disables the FMC controller. Note: The FMCEN&#xa;              bit of the FMC_BCR2..4 registers is dont care. It is&#xa;              only enabled through the FMC_BCR1&#xa;              register." />
    </Register>
    <Register start="+0x1C" size="0" name="FMC_BTR4" access="Read/Write" description="This register contains the control&#xa;          information of each memory bank, used for SRAMs, PSRAM&#xa;          and NOR Flash memories.If the EXTMOD bit is set in the&#xa;          FMC_BCRx register, then this register is partitioned for&#xa;          write and read access, that is, 2 registers are&#xa;          available: one to configure read accesses (this register)&#xa;          and one to configure write accesses (FMC_BWTRx&#xa;          registers)." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration These bits&#xa;              are written by software to define the duration of the&#xa;              address setup phase (refer to Figure81 to Figure93),&#xa;              used in SRAMs, ROMs and asynchronous NOR Flash: For&#xa;              each access mode address setup phase duration, please&#xa;              refer to the respective figure (refer to Figure81 to&#xa;              Figure93). Note: In synchronous accesses, this value&#xa;              is dont care. In Muxed mode or Mode D, the minimum&#xa;              value for ADDSET is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration These bits&#xa;              are written by software to define the duration of the&#xa;              address hold phase (refer to Figure81 to Figure93),&#xa;              used in mode D or multiplexed accesses: For each&#xa;              access mode address-hold phase duration, please refer&#xa;              to the respective figure (Figure81 to Figure93).&#xa;              Note: In synchronous accesses, this value is not&#xa;              used, the address hold phase is always 1 memory clock&#xa;              period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration These bits are&#xa;              written by software to define the duration of the&#xa;              data phase (refer to Figure81 to Figure93), used in&#xa;              asynchronous accesses: For each memory type and&#xa;              access mode data-phase duration, please refer to the&#xa;              respective figure (Figure81 to Figure93). Example:&#xa;              Mode1, write access, DATAST=1: Data-phase duration=&#xa;              DATAST+1 = 2 KCK_FMC clock cycles. Note: In&#xa;              synchronous accesses, this value is dont&#xa;              care." />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits&#xa;              are written by software to add a delay at the end of&#xa;              a write-to-read or read-to write transaction. The&#xa;              programmed bus turnaround delay is inserted between&#xa;              an asynchronous read (in muxed or mode D) or write&#xa;              transaction and any other asynchronous /synchronous&#xa;              read/write from/to a static bank. If a read operation&#xa;              is performed, the bank can be the same or a different&#xa;              one, whereas it must be different in case of write&#xa;              operation to the bank, except in muxed mode or mode&#xa;              D. In some cases, whatever the programmed BUSTRUN&#xa;              values, the bus turnaround delay is fixed as follows:&#xa;              The bus turnaround delay is not inserted between two&#xa;              consecutive asynchronous write transfers to the same&#xa;              static memory bank except in muxed mode and mode D.&#xa;              There is a bus turnaround delay of 1 FMC clock cycle&#xa;              between: Two consecutive asynchronous read transfers&#xa;              to the same static memory bank except for modes muxed&#xa;              and D. An asynchronous read to an asynchronous or&#xa;              synchronous write to any static bank or dynamic bank&#xa;              except in modes muxed and D mode. There is a bus&#xa;              turnaround delay of 2 FMC clock cycle between: Two&#xa;              consecutive synchronous write operations (in Burst or&#xa;              Single mode) to the same bank. A synchronous write&#xa;              (burst or single) access and an asynchronous write or&#xa;              read transfer to or from static memory bank (the bank&#xa;              can be the same or a different one in case of a read&#xa;              operation. Two consecutive synchronous read&#xa;              operations (in Burst or Single mode) followed by any&#xa;              synchronous/asynchronous read or write from/to&#xa;              another static memory bank. There is a bus turnaround&#xa;              delay of 3 FMC clock cycle between: Two consecutive&#xa;              synchronous write operations (in Burst or Single&#xa;              mode) to different static banks. A synchronous write&#xa;              access (in Burst or Single mode) and a synchronous&#xa;              read from the same or a different bank. The bus&#xa;              turnaround delay allows to match the minimum time&#xa;              between consecutive transactions (tEHEL from NEx high&#xa;              to NEx low) and the maximum time required by the&#xa;              memory to free the data bus after a read access&#xa;              (tEHQZ): (BUSTRUN + 1) KCK_FMC period &amp;#8805;&#xa;              tEHELmin and (BUSTRUN + 2)KCK_FMC period &amp;#8805;&#xa;              tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period&#xa;              &amp;#8805; max (tEHELmin, tEHQZmax) if EXTMOD =1.&#xa;              ..." />
      <BitField start="20" size="4" name="CLKDIV" description="Clock divide ratio (for FMC_CLK signal)&#xa;              These bits define the period of FMC_CLK clock output&#xa;              signal, expressed in number of KCK_FMC cycles: In&#xa;              asynchronous NOR Flash, SRAM or PSRAM accesses, this&#xa;              value is dont care. Note: Refer to Section20.6.5:&#xa;              Synchronous transactions for FMC_CLK divider ratio&#xa;              formula)" />
      <BitField start="24" size="4" name="DATLAT" description="Data latency for synchronous memory For&#xa;              synchronous access with read write burst mode enabled&#xa;              these bits define the number of memory clock&#xa;              cycles" />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode These bits specify the&#xa;              asynchronous access modes as shown in the timing&#xa;              diagrams. They are taken into account only when the&#xa;              EXTMOD bit in the FMC_BCRx register is&#xa;              1." />
    </Register>
    <Register start="+0x80" size="0" name="FMC_PCR" access="Read/Write" description="NAND Flash control registers" reset_value="0x00000018" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="PWAITEN" description="Wait feature enable bit. This bit&#xa;              enables the Wait feature for the NAND Flash memory&#xa;              bank:" />
      <BitField start="2" size="1" name="PBKEN" description="NAND Flash memory bank enable bit. This&#xa;              bit enables the memory bank. Accessing a disabled&#xa;              memory bank causes an ERROR on AXI bus" />
      <BitField start="4" size="2" name="PWID" description="Data bus width. These bits define the&#xa;              external memory device width." />
      <BitField start="6" size="1" name="ECCEN" description="ECC computation logic enable&#xa;              bit" />
      <BitField start="9" size="4" name="TCLR" description="CLE to RE delay. These bits set time&#xa;              from CLE low to RE low in number of KCK_FMC clock&#xa;              cycles. The time is give by the following formula:&#xa;              t_clr = (TCLR + SET + 2) TKCK_FMC where TKCK_FMC is&#xa;              the KCK_FMC clock period Note: Set is MEMSET or&#xa;              ATTSET according to the addressed&#xa;              space." />
      <BitField start="13" size="4" name="TAR" description="ALE to RE delay. These bits set time&#xa;              from ALE low to RE low in number of KCK_FMC clock&#xa;              cycles. Time is: t_ar = (TAR + SET + 2) TKCK_FMC&#xa;              where TKCK_FMC is the FMC clock period Note: Set is&#xa;              MEMSET or ATTSET according to the addressed&#xa;              space." />
      <BitField start="17" size="3" name="ECCPS" description="ECC page size. These bits define the&#xa;              page size for the extended ECC:" />
    </Register>
    <Register start="+0x84" size="0" name="FMC_SR" access="Read/Write" description="This register contains information about the&#xa;          FIFO status and interrupt. The FMC features a FIFO that&#xa;          is used when writing to memories to transfer up to 16&#xa;          words of data.This is used to quickly write to the FIFO&#xa;          and free the AXI bus for transactions to peripherals&#xa;          other than the FMC, while the FMC is draining its FIFO&#xa;          into the memory. One of these register bits indicates the&#xa;          status of the FIFO, for ECC purposes.The ECC is&#xa;          calculated while the data are written to the memory. To&#xa;          read the correct ECC, the software must consequently wait&#xa;          until the FIFO is empty." reset_value="0x00000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IRS" description="Interrupt rising edge status The flag is&#xa;              set by hardware and reset by software. Note: If this&#xa;              bit is written by software to 1 it will be&#xa;              set." />
      <BitField start="1" size="1" name="ILS" description="Interrupt high-level status The flag is&#xa;              set by hardware and reset by software." />
      <BitField start="2" size="1" name="IFS" description="Interrupt falling edge status The flag&#xa;              is set by hardware and reset by software. Note: If&#xa;              this bit is written by software to 1 it will be&#xa;              set." />
      <BitField start="3" size="1" name="IREN" description="Interrupt rising edge detection enable&#xa;              bit" />
      <BitField start="4" size="1" name="ILEN" description="Interrupt high-level detection enable&#xa;              bit" />
      <BitField start="5" size="1" name="IFEN" description="Interrupt falling edge detection enable&#xa;              bit" />
      <BitField start="6" size="1" name="FEMPT" description="FIFO empty. Read-only bit that provides&#xa;              the status of the FIFO" />
    </Register>
    <Register start="+0x88" size="0" name="FMC_PMEM" access="Read/Write" description="The FMC_PMEM read/write register contains&#xa;          the timing information for NAND Flash memory bank. This&#xa;          information is used to access either the common memory&#xa;          space of the NAND Flash for command, address write access&#xa;          and data read/write access." reset_value="0xFCFCFCFC" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MEMSET" description="Common memory x setup time These bits&#xa;              define the number of KCK_FMC (+1) clock cycles to set&#xa;              up the address before the command assertion (NWE,&#xa;              NOE), for NAND Flash read or write access to common&#xa;              memory space:" />
      <BitField start="8" size="8" name="MEMWAIT" description="Common memory wait time These bits&#xa;              define the minimum number of KCK_FMC (+1) clock&#xa;              cycles to assert the command (NWE, NOE), for NAND&#xa;              Flash read or write access to common memory space.&#xa;              The duration of command assertion is extended if the&#xa;              wait signal (NWAIT) is active (low) at the end of the&#xa;              programmed value of KCK_FMC:" />
      <BitField start="16" size="8" name="MEMHOLD" description="Common memory hold time These bits&#xa;              define the number of KCK_FMC clock cycles for write&#xa;              accesses and KCK_FMC+1 clock cycles for read accesses&#xa;              during which the address is held (and data for write&#xa;              accesses) after the command is de-asserted (NWE,&#xa;              NOE), for NAND Flash read or write access to common&#xa;              memory space:" />
      <BitField start="24" size="8" name="MEMHIZ" description="Common memory x data bus Hi-Z time These&#xa;              bits define the number of KCK_FMC clock cycles during&#xa;              which the data bus is kept Hi-Z after the start of a&#xa;              NAND Flash write access to common memory space. This&#xa;              is only valid for write transactions:" />
    </Register>
    <Register start="+0x8C" size="0" name="FMC_PATT" access="Read/Write" description="The FMC_PATT read/write register contains&#xa;          the timing information for NAND Flash memory bank. It is&#xa;          used for 8-bit accesses to the attribute memory space of&#xa;          the NAND Flash for the last address write access if the&#xa;          timing must differ from that of previous accesses (for&#xa;          Ready/Busy management, refer to Section20.8.5: NAND Flash&#xa;          prewait feature)." reset_value="0xFCFCFCFC" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ATTSET" description="Attribute memory setup time These bits&#xa;              define the number of KCK_FMC (+1) clock cycles to set&#xa;              up address before the command assertion (NWE, NOE),&#xa;              for NAND Flash read or write access to attribute&#xa;              memory space:" />
      <BitField start="8" size="8" name="ATTWAIT" description="Attribute memory wait time These bits&#xa;              define the minimum number of x KCK_FMC (+1) clock&#xa;              cycles to assert the command (NWE, NOE), for NAND&#xa;              Flash read or write access to attribute memory space.&#xa;              The duration for command assertion is extended if the&#xa;              wait signal (NWAIT) is active (low) at the end of the&#xa;              programmed value of KCK_FMC:" />
      <BitField start="16" size="8" name="ATTHOLD" description="Attribute memory hold time These bits&#xa;              define the number of KCK_FMC clock cycles during&#xa;              which the address is held (and data for write access)&#xa;              after the command de-assertion (NWE, NOE), for NAND&#xa;              Flash read or write access to attribute memory&#xa;              space:" />
      <BitField start="24" size="8" name="ATTHIZ" description="Attribute memory data bus Hi-Z time&#xa;              These bits define the number of KCK_FMC clock cycles&#xa;              during which the data bus is kept in Hi-Z after the&#xa;              start of a NAND Flash write access to attribute&#xa;              memory space on socket. Only valid for writ&#xa;              transaction:" />
    </Register>
    <Register start="+0x94" size="0" name="FMC_ECCR" access="ReadOnly" description="This register contain the current error&#xa;          correction code value computed by the ECC computation&#xa;          modules of the FMC NAND controller. When the CPU&#xa;          reads/writes the data from a NAND Flash memory page at&#xa;          the correct address (refer to Section20.8.6: Computation&#xa;          of the error correction code (ECC) in NAND Flash memory),&#xa;          the data read/written from/to the NAND Flash memory are&#xa;          processed automatically by the ECC computation module.&#xa;          When X bytes have been read (according to the ECCPS field&#xa;          in the FMC_PCR registers), the CPU must read the computed&#xa;          ECC value from the FMC_ECC registers. It then verifies if&#xa;          these computed parity data are the same as the parity&#xa;          value recorded in the spare area, to determine whether a&#xa;          page is valid, and, to correct it otherwise. The FMC_ECCR&#xa;          register should be cleared after being read by setting&#xa;          the ECCEN bit to 0. To compute a new data block, the&#xa;          ECCEN bit must be set to 1." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ECC" description="ECC result This field contains the value&#xa;              computed by the ECC computation logic. Table167&#xa;              describes the contents of these bit&#xa;              fields." />
    </Register>
    <Register start="+0x104" size="0" name="FMC_BWTR1" access="Read/Write" description="This register contains the control&#xa;          information of each memory bank. It is used for SRAMs,&#xa;          PSRAMs and NOR Flash memories. When the EXTMOD bit is set&#xa;          in the FMC_BCRx register, then this register is active&#xa;          for write access." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration. These bits&#xa;              are written by software to define the duration of the&#xa;              address setup phase in KCK_FMC cycles (refer to&#xa;              Figure81 to Figure93), used in asynchronous accesses:&#xa;              ... Note: In synchronous accesses, this value is not&#xa;              used, the address setup phase is always 1 Flash clock&#xa;              period duration. In muxed mode, the minimum ADDSET&#xa;              value is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration. These bits&#xa;              are written by software to define the duration of the&#xa;              address hold phase (refer to Figure81 to Figure93),&#xa;              used in asynchronous multiplexed accesses: ... Note:&#xa;              In synchronous NOR Flash accesses, this value is not&#xa;              used, the address hold phase is always 1 Flash clock&#xa;              period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration. These bits are&#xa;              written by software to define the duration of the&#xa;              data phase (refer to Figure81 to Figure93), used in&#xa;              asynchronous SRAM, PSRAM and NOR Flash memory&#xa;              accesses:" />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits&#xa;              are written by software to add a delay at the end of&#xa;              a write transaction to match the minimum time between&#xa;              consecutive transactions (tEHEL from ENx high to ENx&#xa;              low): (BUSTRUN + 1) KCK_FMC period &amp;#8805;&#xa;              tEHELmin. The programmed bus turnaround delay is&#xa;              inserted between a an asynchronous write transfer and&#xa;              any other asynchronous /synchronous read or write&#xa;              transfer to or from a static bank. If a read&#xa;              operation is performed, the bank can be the same or a&#xa;              different one, whereas it must be different in case&#xa;              of write operation to the bank, except in muxed mode&#xa;              or mode D. In some cases, whatever the programmed&#xa;              BUSTRUN values, the bus turnaround delay is fixed as&#xa;              follows: The bus turnaround delay is not inserted&#xa;              between two consecutive asynchronous write transfers&#xa;              to the same static memory bank except for muxed mode&#xa;              and mode D. There is a bus turnaround delay of 2 FMC&#xa;              clock cycle between: Two consecutive synchronous&#xa;              write operations (in Burst or Single mode) to the&#xa;              same bank A synchronous write transfer ((in Burst or&#xa;              Single mode) and an asynchronous write or read&#xa;              transfer to or from static memory bank. There is a&#xa;              bus turnaround delay of 3 FMC clock cycle between:&#xa;              Two consecutive synchronous write operations (in&#xa;              Burst or Single mode) to different static banks. A&#xa;              synchronous write transfer (in Burst or Single mode)&#xa;              and a synchronous read from the same or a different&#xa;              bank. ..." />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode. These bits specify the&#xa;              asynchronous access modes as shown in the next timing&#xa;              diagrams.These bits are taken into account only when&#xa;              the EXTMOD bit in the FMC_BCRx register is&#xa;              1." />
    </Register>
    <Register start="+0x10C" size="0" name="FMC_BWTR2" access="Read/Write" description="This register contains the control&#xa;          information of each memory bank. It is used for SRAMs,&#xa;          PSRAMs and NOR Flash memories. When the EXTMOD bit is set&#xa;          in the FMC_BCRx register, then this register is active&#xa;          for write access." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration. These bits&#xa;              are written by software to define the duration of the&#xa;              address setup phase in KCK_FMC cycles (refer to&#xa;              Figure81 to Figure93), used in asynchronous accesses:&#xa;              ... Note: In synchronous accesses, this value is not&#xa;              used, the address setup phase is always 1 Flash clock&#xa;              period duration. In muxed mode, the minimum ADDSET&#xa;              value is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration. These bits&#xa;              are written by software to define the duration of the&#xa;              address hold phase (refer to Figure81 to Figure93),&#xa;              used in asynchronous multiplexed accesses: ... Note:&#xa;              In synchronous NOR Flash accesses, this value is not&#xa;              used, the address hold phase is always 1 Flash clock&#xa;              period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration. These bits are&#xa;              written by software to define the duration of the&#xa;              data phase (refer to Figure81 to Figure93), used in&#xa;              asynchronous SRAM, PSRAM and NOR Flash memory&#xa;              accesses:" />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits&#xa;              are written by software to add a delay at the end of&#xa;              a write transaction to match the minimum time between&#xa;              consecutive transactions (tEHEL from ENx high to ENx&#xa;              low): (BUSTRUN + 1) KCK_FMC period &amp;#8805;&#xa;              tEHELmin. The programmed bus turnaround delay is&#xa;              inserted between a an asynchronous write transfer and&#xa;              any other asynchronous /synchronous read or write&#xa;              transfer to or from a static bank. If a read&#xa;              operation is performed, the bank can be the same or a&#xa;              different one, whereas it must be different in case&#xa;              of write operation to the bank, except in muxed mode&#xa;              or mode D. In some cases, whatever the programmed&#xa;              BUSTRUN values, the bus turnaround delay is fixed as&#xa;              follows: The bus turnaround delay is not inserted&#xa;              between two consecutive asynchronous write transfers&#xa;              to the same static memory bank except for muxed mode&#xa;              and mode D. There is a bus turnaround delay of 2 FMC&#xa;              clock cycle between: Two consecutive synchronous&#xa;              write operations (in Burst or Single mode) to the&#xa;              same bank A synchronous write transfer ((in Burst or&#xa;              Single mode) and an asynchronous write or read&#xa;              transfer to or from static memory bank. There is a&#xa;              bus turnaround delay of 3 FMC clock cycle between:&#xa;              Two consecutive synchronous write operations (in&#xa;              Burst or Single mode) to different static banks. A&#xa;              synchronous write transfer (in Burst or Single mode)&#xa;              and a synchronous read from the same or a different&#xa;              bank. ..." />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode. These bits specify the&#xa;              asynchronous access modes as shown in the next timing&#xa;              diagrams.These bits are taken into account only when&#xa;              the EXTMOD bit in the FMC_BCRx register is&#xa;              1." />
    </Register>
    <Register start="+0x114" size="0" name="FMC_BWTR3" access="Read/Write" description="This register contains the control&#xa;          information of each memory bank. It is used for SRAMs,&#xa;          PSRAMs and NOR Flash memories. When the EXTMOD bit is set&#xa;          in the FMC_BCRx register, then this register is active&#xa;          for write access." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration. These bits&#xa;              are written by software to define the duration of the&#xa;              address setup phase in KCK_FMC cycles (refer to&#xa;              Figure81 to Figure93), used in asynchronous accesses:&#xa;              ... Note: In synchronous accesses, this value is not&#xa;              used, the address setup phase is always 1 Flash clock&#xa;              period duration. In muxed mode, the minimum ADDSET&#xa;              value is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration. These bits&#xa;              are written by software to define the duration of the&#xa;              address hold phase (refer to Figure81 to Figure93),&#xa;              used in asynchronous multiplexed accesses: ... Note:&#xa;              In synchronous NOR Flash accesses, this value is not&#xa;              used, the address hold phase is always 1 Flash clock&#xa;              period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration. These bits are&#xa;              written by software to define the duration of the&#xa;              data phase (refer to Figure81 to Figure93), used in&#xa;              asynchronous SRAM, PSRAM and NOR Flash memory&#xa;              accesses:" />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits&#xa;              are written by software to add a delay at the end of&#xa;              a write transaction to match the minimum time between&#xa;              consecutive transactions (tEHEL from ENx high to ENx&#xa;              low): (BUSTRUN + 1) KCK_FMC period &amp;#8805;&#xa;              tEHELmin. The programmed bus turnaround delay is&#xa;              inserted between a an asynchronous write transfer and&#xa;              any other asynchronous /synchronous read or write&#xa;              transfer to or from a static bank. If a read&#xa;              operation is performed, the bank can be the same or a&#xa;              different one, whereas it must be different in case&#xa;              of write operation to the bank, except in muxed mode&#xa;              or mode D. In some cases, whatever the programmed&#xa;              BUSTRUN values, the bus turnaround delay is fixed as&#xa;              follows: The bus turnaround delay is not inserted&#xa;              between two consecutive asynchronous write transfers&#xa;              to the same static memory bank except for muxed mode&#xa;              and mode D. There is a bus turnaround delay of 2 FMC&#xa;              clock cycle between: Two consecutive synchronous&#xa;              write operations (in Burst or Single mode) to the&#xa;              same bank A synchronous write transfer ((in Burst or&#xa;              Single mode) and an asynchronous write or read&#xa;              transfer to or from static memory bank. There is a&#xa;              bus turnaround delay of 3 FMC clock cycle between:&#xa;              Two consecutive synchronous write operations (in&#xa;              Burst or Single mode) to different static banks. A&#xa;              synchronous write transfer (in Burst or Single mode)&#xa;              and a synchronous read from the same or a different&#xa;              bank. ..." />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode. These bits specify the&#xa;              asynchronous access modes as shown in the next timing&#xa;              diagrams.These bits are taken into account only when&#xa;              the EXTMOD bit in the FMC_BCRx register is&#xa;              1." />
    </Register>
    <Register start="+0x11C" size="0" name="FMC_BWTR4" access="Read/Write" description="This register contains the control&#xa;          information of each memory bank. It is used for SRAMs,&#xa;          PSRAMs and NOR Flash memories. When the EXTMOD bit is set&#xa;          in the FMC_BCRx register, then this register is active&#xa;          for write access." reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADDSET" description="Address setup phase duration. These bits&#xa;              are written by software to define the duration of the&#xa;              address setup phase in KCK_FMC cycles (refer to&#xa;              Figure81 to Figure93), used in asynchronous accesses:&#xa;              ... Note: In synchronous accesses, this value is not&#xa;              used, the address setup phase is always 1 Flash clock&#xa;              period duration. In muxed mode, the minimum ADDSET&#xa;              value is 1." />
      <BitField start="4" size="4" name="ADDHLD" description="Address-hold phase duration. These bits&#xa;              are written by software to define the duration of the&#xa;              address hold phase (refer to Figure81 to Figure93),&#xa;              used in asynchronous multiplexed accesses: ... Note:&#xa;              In synchronous NOR Flash accesses, this value is not&#xa;              used, the address hold phase is always 1 Flash clock&#xa;              period duration." />
      <BitField start="8" size="8" name="DATAST" description="Data-phase duration. These bits are&#xa;              written by software to define the duration of the&#xa;              data phase (refer to Figure81 to Figure93), used in&#xa;              asynchronous SRAM, PSRAM and NOR Flash memory&#xa;              accesses:" />
      <BitField start="16" size="4" name="BUSTURN" description="Bus turnaround phase duration These bits&#xa;              are written by software to add a delay at the end of&#xa;              a write transaction to match the minimum time between&#xa;              consecutive transactions (tEHEL from ENx high to ENx&#xa;              low): (BUSTRUN + 1) KCK_FMC period &amp;#8805;&#xa;              tEHELmin. The programmed bus turnaround delay is&#xa;              inserted between a an asynchronous write transfer and&#xa;              any other asynchronous /synchronous read or write&#xa;              transfer to or from a static bank. If a read&#xa;              operation is performed, the bank can be the same or a&#xa;              different one, whereas it must be different in case&#xa;              of write operation to the bank, except in muxed mode&#xa;              or mode D. In some cases, whatever the programmed&#xa;              BUSTRUN values, the bus turnaround delay is fixed as&#xa;              follows: The bus turnaround delay is not inserted&#xa;              between two consecutive asynchronous write transfers&#xa;              to the same static memory bank except for muxed mode&#xa;              and mode D. There is a bus turnaround delay of 2 FMC&#xa;              clock cycle between: Two consecutive synchronous&#xa;              write operations (in Burst or Single mode) to the&#xa;              same bank A synchronous write transfer ((in Burst or&#xa;              Single mode) and an asynchronous write or read&#xa;              transfer to or from static memory bank. There is a&#xa;              bus turnaround delay of 3 FMC clock cycle between:&#xa;              Two consecutive synchronous write operations (in&#xa;              Burst or Single mode) to different static banks. A&#xa;              synchronous write transfer (in Burst or Single mode)&#xa;              and a synchronous read from the same or a different&#xa;              bank. ..." />
      <BitField start="28" size="2" name="ACCMOD" description="Access mode. These bits specify the&#xa;              asynchronous access modes as shown in the next timing&#xa;              diagrams.These bits are taken into account only when&#xa;              the EXTMOD bit in the FMC_BCRx register is&#xa;              1." />
    </Register>
    <Register start="+0x140" size="0" name="FMC_SDCR1" access="Read/Write" description="This register contains the control&#xa;          parameters for each SDRAM memory bank" reset_value="0x000002D0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="NC" description="Number of column address bits These bits&#xa;              define the number of bits of a column&#xa;              address." />
      <BitField start="2" size="2" name="NR" description="Number of row address bits These bits&#xa;              define the number of bits of a row&#xa;              address." />
      <BitField start="4" size="2" name="MWID" description="Memory data bus width. These bits define&#xa;              the memory device width." />
      <BitField start="6" size="1" name="NB" description="Number of internal banks This bit sets&#xa;              the number of internal banks." />
      <BitField start="7" size="2" name="CAS" description="CAS Latency This bits sets the SDRAM CAS&#xa;              latency in number of memory clock&#xa;              cycles" />
      <BitField start="9" size="1" name="WP" description="Write protection This bit enables write&#xa;              mode access to the SDRAM bank." />
      <BitField start="10" size="2" name="SDCLK" description="SDRAM clock configuration These bits&#xa;              define the SDRAM clock period for both SDRAM banks&#xa;              and allow disabling the clock before changing the&#xa;              frequency. In this case the SDRAM must be&#xa;              re-initialized. Note: The corresponding bits in the&#xa;              FMC_SDCR2 register is read only." />
      <BitField start="12" size="1" name="RBURST" description="Burst read This bit enables burst read&#xa;              mode. The SDRAM controller anticipates the next read&#xa;              commands during the CAS latency and stores data in&#xa;              the Read FIFO. Note: The corresponding bit in the&#xa;              FMC_SDCR2 register is read only." />
      <BitField start="13" size="2" name="RPIPE" description="Read pipe These bits define the delay,&#xa;              in KCK_FMC clock cycles, for reading data after CAS&#xa;              latency. Note: The corresponding bits in the&#xa;              FMC_SDCR2 register is read only." />
    </Register>
    <Register start="+0x144" size="0" name="FMC_SDCR2" access="Read/Write" description="This register contains the control&#xa;          parameters for each SDRAM memory bank" reset_value="0x000002D0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="NC" description="Number of column address bits These bits&#xa;              define the number of bits of a column&#xa;              address." />
      <BitField start="2" size="2" name="NR" description="Number of row address bits These bits&#xa;              define the number of bits of a row&#xa;              address." />
      <BitField start="4" size="2" name="MWID" description="Memory data bus width. These bits define&#xa;              the memory device width." />
      <BitField start="6" size="1" name="NB" description="Number of internal banks This bit sets&#xa;              the number of internal banks." />
      <BitField start="7" size="2" name="CAS" description="CAS Latency This bits sets the SDRAM CAS&#xa;              latency in number of memory clock&#xa;              cycles" />
      <BitField start="9" size="1" name="WP" description="Write protection This bit enables write&#xa;              mode access to the SDRAM bank." />
      <BitField start="10" size="2" name="SDCLK" description="SDRAM clock configuration These bits&#xa;              define the SDRAM clock period for both SDRAM banks&#xa;              and allow disabling the clock before changing the&#xa;              frequency. In this case the SDRAM must be&#xa;              re-initialized. Note: The corresponding bits in the&#xa;              FMC_SDCR2 register is read only." />
      <BitField start="12" size="1" name="RBURST" description="Burst read This bit enables burst read&#xa;              mode. The SDRAM controller anticipates the next read&#xa;              commands during the CAS latency and stores data in&#xa;              the Read FIFO. Note: The corresponding bit in the&#xa;              FMC_SDCR2 register is read only." />
      <BitField start="13" size="2" name="RPIPE" description="Read pipe These bits define the delay,&#xa;              in KCK_FMC clock cycles, for reading data after CAS&#xa;              latency. Note: The corresponding bits in the&#xa;              FMC_SDCR2 register is read only." />
    </Register>
    <Register start="+0x148" size="0" name="FMC_SDTR1" access="Read/Write" description="This register contains the timing parameters&#xa;          of each SDRAM bank" reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TMRD" description="Load Mode Register to Active These bits&#xa;              define the delay between a Load Mode Register command&#xa;              and an Active or Refresh command in number of memory&#xa;              clock cycles. ...." />
      <BitField start="4" size="4" name="TXSR" description="Exit Self-refresh delay These bits&#xa;              define the delay from releasing the Self-refresh&#xa;              command to issuing the Activate command in number of&#xa;              memory clock cycles. .... Note: If two SDRAM devices&#xa;              are used, the FMC_SDTR1 and FMC_SDTR2 must be&#xa;              programmed with the same TXSR timing corresponding to&#xa;              the slowest SDRAM device." />
      <BitField start="8" size="4" name="TRAS" description="Self refresh time These bits define the&#xa;              minimum Self-refresh period in number of memory clock&#xa;              cycles. ...." />
      <BitField start="12" size="4" name="TRC" description="Row cycle delay These bits define the&#xa;              delay between the Refresh command and the Activate&#xa;              command, as well as the delay between two consecutive&#xa;              Refresh commands. It is expressed in number of memory&#xa;              clock cycles. The TRC timing is only configured in&#xa;              the FMC_SDTR1 register. If two SDRAM devices are&#xa;              used, the TRC must be programmed with the timings of&#xa;              the slowest device. .... Note: TRC must match the TRC&#xa;              and TRFC (Auto Refresh period) timings defined in the&#xa;              SDRAM device datasheet. Note: The corresponding bits&#xa;              in the FMC_SDTR2 register are dont&#xa;              care." />
      <BitField start="16" size="4" name="TWR" description="Recovery delay These bits define the&#xa;              delay between a Write and a Precharge command in&#xa;              number of memory clock cycles. .... Note: TWR must be&#xa;              programmed to match the write recovery time (tWR)&#xa;              defined in the SDRAM datasheet, and to guarantee&#xa;              that: TWR &amp;#8805; TRAS - TRCD and TWR&#xa;              &amp;#8805;TRC - TRCD - TRP Example: TRAS= 4 cycles,&#xa;              TRCD= 2 cycles. So, TWR &amp;gt;= 2 cycles. TWR must&#xa;              be programmed to 0x1. If two SDRAM devices are used,&#xa;              the FMC_SDTR1 and FMC_SDTR2 must be programmed with&#xa;              the same TWR timing corresponding to the slowest&#xa;              SDRAM device." />
      <BitField start="20" size="4" name="TRP" description="Row precharge delay These bits define&#xa;              the delay between a Precharge command and another&#xa;              command in number of memory clock cycles. The TRP&#xa;              timing is only configured in the FMC_SDTR1 register.&#xa;              If two SDRAM devices are used, the TRP must be&#xa;              programmed with the timing of the slowest device.&#xa;              .... Note: The corresponding bits in the FMC_SDTR2&#xa;              register are dont care." />
      <BitField start="24" size="4" name="TRCD" description="Row to column delay These bits define&#xa;              the delay between the Activate command and a&#xa;              Read/Write command in number of memory clock cycles.&#xa;              ...." />
    </Register>
    <Register start="+0x14C" size="0" name="FMC_SDTR2" access="Read/Write" description="This register contains the timing parameters&#xa;          of each SDRAM bank" reset_value="0x0FFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TMRD" description="Load Mode Register to Active These bits&#xa;              define the delay between a Load Mode Register command&#xa;              and an Active or Refresh command in number of memory&#xa;              clock cycles. ...." />
      <BitField start="4" size="4" name="TXSR" description="Exit Self-refresh delay These bits&#xa;              define the delay from releasing the Self-refresh&#xa;              command to issuing the Activate command in number of&#xa;              memory clock cycles. .... Note: If two SDRAM devices&#xa;              are used, the FMC_SDTR1 and FMC_SDTR2 must be&#xa;              programmed with the same TXSR timing corresponding to&#xa;              the slowest SDRAM device." />
      <BitField start="8" size="4" name="TRAS" description="Self refresh time These bits define the&#xa;              minimum Self-refresh period in number of memory clock&#xa;              cycles. ...." />
      <BitField start="12" size="4" name="TRC" description="Row cycle delay These bits define the&#xa;              delay between the Refresh command and the Activate&#xa;              command, as well as the delay between two consecutive&#xa;              Refresh commands. It is expressed in number of memory&#xa;              clock cycles. The TRC timing is only configured in&#xa;              the FMC_SDTR1 register. If two SDRAM devices are&#xa;              used, the TRC must be programmed with the timings of&#xa;              the slowest device. .... Note: TRC must match the TRC&#xa;              and TRFC (Auto Refresh period) timings defined in the&#xa;              SDRAM device datasheet. Note: The corresponding bits&#xa;              in the FMC_SDTR2 register are dont&#xa;              care." />
      <BitField start="16" size="4" name="TWR" description="Recovery delay These bits define the&#xa;              delay between a Write and a Precharge command in&#xa;              number of memory clock cycles. .... Note: TWR must be&#xa;              programmed to match the write recovery time (tWR)&#xa;              defined in the SDRAM datasheet, and to guarantee&#xa;              that: TWR &amp;#8805; TRAS - TRCD and TWR&#xa;              &amp;#8805;TRC - TRCD - TRP Example: TRAS= 4 cycles,&#xa;              TRCD= 2 cycles. So, TWR &amp;gt;= 2 cycles. TWR must&#xa;              be programmed to 0x1. If two SDRAM devices are used,&#xa;              the FMC_SDTR1 and FMC_SDTR2 must be programmed with&#xa;              the same TWR timing corresponding to the slowest&#xa;              SDRAM device." />
      <BitField start="20" size="4" name="TRP" description="Row precharge delay These bits define&#xa;              the delay between a Precharge command and another&#xa;              command in number of memory clock cycles. The TRP&#xa;              timing is only configured in the FMC_SDTR1 register.&#xa;              If two SDRAM devices are used, the TRP must be&#xa;              programmed with the timing of the slowest device.&#xa;              .... Note: The corresponding bits in the FMC_SDTR2&#xa;              register are dont care." />
      <BitField start="24" size="4" name="TRCD" description="Row to column delay These bits define&#xa;              the delay between the Activate command and a&#xa;              Read/Write command in number of memory clock cycles.&#xa;              ...." />
    </Register>
    <Register start="+0x150" size="0" name="FMC_SDCMR" access="Read/Write" description="This register contains the command issued&#xa;          when the SDRAM device is accessed. This register is used&#xa;          to initialize the SDRAM device, and to activate the&#xa;          Self-refresh and the Power-down modes. As soon as the&#xa;          MODE field is written, the command will be issued only to&#xa;          one or to both SDRAM banks according to CTB1 and CTB2&#xa;          command bits. This register is the same for both SDRAM&#xa;          banks." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="MODE" description="Command mode These bits define the&#xa;              command issued to the SDRAM device. Note: When a&#xa;              command is issued, at least one Command Target Bank&#xa;              bit ( CTB1 or CTB2) must be set otherwise the command&#xa;              will be ignored. Note: If two SDRAM banks are used,&#xa;              the Auto-refresh and PALL command must be issued&#xa;              simultaneously to the two devices with CTB1 and CTB2&#xa;              bits set otherwise the command will be ignored. Note:&#xa;              If only one SDRAM bank is used and a command is&#xa;              issued with its associated CTB bit set, the other CTB&#xa;              bit of the unused bank must be kept to&#xa;              0." />
      <BitField start="3" size="1" name="CTB2" description="Command Target Bank 2 This bit indicates&#xa;              whether the command will be issued to SDRAM Bank 2 or&#xa;              not." />
      <BitField start="4" size="1" name="CTB1" description="Command Target Bank 1 This bit indicates&#xa;              whether the command will be issued to SDRAM Bank 1 or&#xa;              not." />
      <BitField start="5" size="4" name="NRFS" description="Number of Auto-refresh These bits define&#xa;              the number of consecutive Auto-refresh commands&#xa;              issued when MODE = 011. ...." />
      <BitField start="9" size="14" name="MRD" description="Mode Register definition This 14-bit&#xa;              field defines the SDRAM Mode Register content. The&#xa;              Mode Register is programmed using the Load Mode&#xa;              Register command. The MRD[13:0] bits are also used to&#xa;              program the extended mode register for mobile&#xa;              SDRAM." />
    </Register>
    <Register start="+0x154" size="0" name="FMC_SDRTR" access="Read/Write" description="This register sets the refresh rate in&#xa;          number of SDCLK clock cycles between the refresh cycles&#xa;          by configuring the Refresh Timer Count value.Examplewhere&#xa;          64 ms is the SDRAM refresh period.The refresh rate must&#xa;          be increased by 20 SDRAM clock cycles (as in the above&#xa;          example) to obtain a safe margin if an internal refresh&#xa;          request occurs when a read request has been accepted. It&#xa;          corresponds to a COUNT value of 0000111000000 (448). This&#xa;          13-bit field is loaded into a timer which is decremented&#xa;          using the SDRAM clock. This timer generates a refresh&#xa;          pulse when zero is reached. The COUNT value must be set&#xa;          at least to 41 SDRAM clock cycles.As soon as the&#xa;          FMC_SDRTR register is programmed, the timer starts&#xa;          counting. If the value programmed in the register is 0,&#xa;          no refresh is carried out. This register must not be&#xa;          reprogrammed after the initialization procedure to avoid&#xa;          modifying the refresh rate.Each time a refresh pulse is&#xa;          generated, this 13-bit COUNT field is reloaded into the&#xa;          counter.If a memory access is in progress, the&#xa;          Auto-refresh request is delayed. However, if the memory&#xa;          access and Auto-refresh requests are generated&#xa;          simultaneously, the Auto-refresh takes precedence. If the&#xa;          memory access occurs during a refresh operation, the&#xa;          request is buffered to be processed when the refresh is&#xa;          complete.This register is common to SDRAM bank 1 and bank&#xa;          2." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CRE" description="Clear Refresh error flag This bit is&#xa;              used to clear the Refresh Error Flag (RE) in the&#xa;              Status Register." />
      <BitField start="1" size="13" name="COUNT" description="Refresh Timer Count This 13-bit field&#xa;              defines the refresh rate of the SDRAM device. It is&#xa;              expressed in number of memory clock cycles. It must&#xa;              be set at least to 41 SDRAM clock cycles (0x29).&#xa;              Refresh rate = (COUNT + 1) x SDRAM frequency clock&#xa;              COUNT = (SDRAM refresh period / Number of rows) -&#xa;              20" />
      <BitField start="14" size="1" name="REIE" description="RES Interrupt Enable" />
    </Register>
    <Register start="+0x158" size="0" name="FMC_SDSR" access="ReadOnly" description="SDRAM Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RE" description="Refresh error flag An interrupt is&#xa;              generated if REIE = 1 and RE = 1" />
      <BitField start="1" size="2" name="MODES1" description="Status Mode for Bank 1 These bits define&#xa;              the Status Mode of SDRAM Bank 1." />
      <BitField start="3" size="2" name="MODES2" description="Status Mode for Bank 2 These bits define&#xa;              the Status Mode of SDRAM Bank 2." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CEC" start="0x40006C00" description="CEC">
    <Register start="+0x0" size="0" name="CEC_CR" access="Read/Write" description="CEC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CECEN" description="CEC Enable The CECEN bit is set and&#xa;              cleared by software. CECEN=1 starts message reception&#xa;              and enables the TXSOM control. CECEN=0 disables the&#xa;              CEC peripheral, clears all bits of CEC_CR register&#xa;              and aborts any on-going reception or&#xa;              transmission." />
      <BitField start="1" size="1" name="TXSOM" description="Tx Start Of Message TXSOM is set by&#xa;              software to command transmission of the first byte of&#xa;              a CEC message. If the CEC message consists of only&#xa;              one byte, TXEOM must be set before of TXSOM.&#xa;              Start-Bit is effectively started on the CEC line&#xa;              after SFT is counted. If TXSOM is set while a message&#xa;              reception is ongoing, transmission will start after&#xa;              the end of reception. TXSOM is cleared by hardware&#xa;              after the last byte of the message is sent with a&#xa;              positive acknowledge (TXEND=1), in case of&#xa;              transmission underrun (TXUDR=1), negative acknowledge&#xa;              (TXACKE=1), and transmission error (TXERR=1). It is&#xa;              also cleared by CECEN=0. It is not cleared and&#xa;              transmission is automatically retried in case of&#xa;              arbitration lost (ARBLST=1). TXSOM can be also used&#xa;              as a status bit informing application whether any&#xa;              transmission request is pending or under execution.&#xa;              The application can abort a transmission request at&#xa;              any time by clearing the CECEN bit. Note: TXSOM must&#xa;              be set when CECEN=1 TXSOM must be set when&#xa;              transmission data is available into TXDR HEADERs&#xa;              first four bits containing own peripheral address are&#xa;              taken from TXDR[7:4], not from CEC_CFGR.OAR which is&#xa;              used only for reception" />
      <BitField start="2" size="1" name="TXEOM" description="Tx End Of Message The TXEOM bit is set&#xa;              by software to command transmission of the last byte&#xa;              of a CEC message. TXEOM is cleared by hardware at the&#xa;              same time and under the same conditions as for TXSOM.&#xa;              Note: TXEOM must be set when CECEN=1 TXEOM must be&#xa;              set before writing transmission data to TXDR If TXEOM&#xa;              is set when TXSOM=0, transmitted message will consist&#xa;              of 1 byte (HEADER) only (PING message)" />
    </Register>
    <Register start="+0x4" size="0" name="CEC_CFGR" access="Read/Write" description="This register is used to configure the&#xa;          HDMI-CEC controller. It is mandatory to write CEC_CFGR&#xa;          only when CECEN=0." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SFT" description="Signal Free Time SFT bits are set by&#xa;              software. In the SFT=0x0 configuration the number of&#xa;              nominal data bit periods waited before transmission&#xa;              is ruled by hardware according to the transmission&#xa;              history. In all the other configurations the SFT&#xa;              number is determined by software. * 0x0 ** 2.5&#xa;              Data-Bit periods if CEC is the last bus initiator&#xa;              with unsuccessful transmission (ARBLST=1, TXERR=1,&#xa;              TXUDR=1 or TXACKE= 1) ** 4 Data-Bit periods if CEC is&#xa;              the new bus initiator ** 6 Data-Bit periods if CEC is&#xa;              the last bus initiator with successful transmission&#xa;              (TXEOM=1) * 0x1: 0.5 nominal data bit periods * 0x2:&#xa;              1.5 nominal data bit periods * 0x3: 2.5 nominal data&#xa;              bit periods * 0x4: 3.5 nominal data bit periods *&#xa;              0x5: 4.5 nominal data bit periods * 0x6: 5.5 nominal&#xa;              data bit periods * 0x7: 6.5 nominal data bit&#xa;              periods" />
      <BitField start="3" size="1" name="RXTOL" description="Rx-Tolerance The RXTOL bit is set and&#xa;              cleared by software. ** Start-Bit, +/- 200 s rise,&#xa;              +/- 200 s fall. ** Data-Bit: +/- 200 s rise. +/- 350&#xa;              s fall. ** Start-Bit: +/- 400 s rise, +/- 400 s fall&#xa;              ** Data-Bit: +/-300 s rise, +/- 500 s&#xa;              fall" />
      <BitField start="4" size="1" name="BRESTP" description="Rx-Stop on Bit Rising Error The BRESTP&#xa;              bit is set and cleared by software." />
      <BitField start="5" size="1" name="BREGEN" description="Generate Error-Bit on Bit Rising Error&#xa;              The BREGEN bit is set and cleared by software. Note:&#xa;              If BRDNOGEN=0, an Error-bit is generated upon BRE&#xa;              detection with BRESTP=1 in broadcast even if&#xa;              BREGEN=0" />
      <BitField start="6" size="1" name="LBPEGEN" description="Generate Error-Bit on Long Bit Period&#xa;              Error The LBPEGEN bit is set and cleared by software.&#xa;              Note: If BRDNOGEN=0, an Error-bit is generated upon&#xa;              LBPE detection in broadcast even if&#xa;              LBPEGEN=0" />
      <BitField start="7" size="1" name="BRDNOGEN" description="Avoid Error-Bit Generation in Broadcast&#xa;              The BRDNOGEN bit is set and cleared by&#xa;              software." />
      <BitField start="8" size="1" name="SFTOPT" description="SFT Option Bit The SFTOPT bit is set and&#xa;              cleared by software." />
      <BitField start="16" size="15" name="OAR" description="Own addresses configuration The OAR bits&#xa;              are set by software to select which destination&#xa;              logical addresses has to be considered in receive&#xa;              mode. Each bit, when set, enables the CEC logical&#xa;              address identified by the given bit position. At the&#xa;              end of HEADER reception, the received destination&#xa;              address is compared with the enabled addresses. In&#xa;              case of matching address, the incoming message is&#xa;              acknowledged and received. In case of non-matching&#xa;              address, the incoming message is received only in&#xa;              listen mode (LSTN=1), but without acknowledge sent.&#xa;              Broadcast messages are always received. Example: OAR&#xa;              = 0b000 0000 0010 0001 means that CEC acknowledges&#xa;              addresses 0x0 and 0x5. Consequently, each message&#xa;              directed to one of these addresses is&#xa;              received." />
      <BitField start="31" size="1" name="LSTN" description="Listen mode LSTN bit is set and cleared&#xa;              by software." />
    </Register>
    <Register start="+0x8" size="0" name="CEC_TXDR" access="WriteOnly" description="CEC Tx data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXD" description="Tx Data register. TXD is a write-only&#xa;              register containing the data byte to be transmitted.&#xa;              Note: TXD must be written when&#xa;              TXSTART=1" />
    </Register>
    <Register start="+0xC" size="0" name="CEC_RXDR" access="ReadOnly" description="CEC Rx Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXD" description="Rx Data register. RXD is read-only and&#xa;              contains the last data byte which has been received&#xa;              from the CEC line." />
    </Register>
    <Register start="+0x10" size="0" name="CEC_ISR" access="Read/Write" description="CEC Interrupt and Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXBR" description="Rx-Byte Received The RXBR bit is set by&#xa;              hardware to inform application that a new byte has&#xa;              been received from the CEC line and stored into the&#xa;              RXD buffer. RXBR is cleared by software write at&#xa;              1." />
      <BitField start="1" size="1" name="RXEND" description="End Of Reception RXEND is set by&#xa;              hardware to inform application that the last byte of&#xa;              a CEC message is received from the CEC line and&#xa;              stored into the RXD buffer. RXEND is set at the same&#xa;              time of RXBR. RXEND is cleared by software write at&#xa;              1." />
      <BitField start="2" size="1" name="RXOVR" description="Rx-Overrun RXOVR is set by hardware if&#xa;              RXBR is not yet cleared at the time a new byte is&#xa;              received on the CEC line and stored into RXD. RXOVR&#xa;              assertion stops message reception so that no&#xa;              acknowledge is sent. In case of broadcast, a negative&#xa;              acknowledge is sent. RXOVR is cleared by software&#xa;              write at 1." />
      <BitField start="3" size="1" name="BRE" description="Rx-Bit Rising Error BRE is set by&#xa;              hardware in case a Data-Bit waveform is detected with&#xa;              Bit Rising Error. BRE is set either at the time the&#xa;              misplaced rising edge occurs, or at the end of the&#xa;              maximum BRE tolerance allowed by RXTOL, in case&#xa;              rising edge is still longing. BRE stops message&#xa;              reception if BRESTP=1. BRE generates an Error-Bit on&#xa;              the CEC line if BREGEN=1. BRE is cleared by software&#xa;              write at 1." />
      <BitField start="4" size="1" name="SBPE" description="Rx-Short Bit Period Error SBPE is set by&#xa;              hardware in case a Data-Bit waveform is detected with&#xa;              Short Bit Period Error. SBPE is set at the time the&#xa;              anticipated falling edge occurs. SBPE generates an&#xa;              Error-Bit on the CEC line. SBPE is cleared by&#xa;              software write at 1." />
      <BitField start="5" size="1" name="LBPE" description="Rx-Long Bit Period Error LBPE is set by&#xa;              hardware in case a Data-Bit waveform is detected with&#xa;              Long Bit Period Error. LBPE is set at the end of the&#xa;              maximum bit-extension tolerance allowed by RXTOL, in&#xa;              case falling edge is still longing. LBPE always stops&#xa;              reception of the CEC message. LBPE generates an&#xa;              Error-Bit on the CEC line if LBPEGEN=1. In case of&#xa;              broadcast, Error-Bit is generated even in case of&#xa;              LBPEGEN=0. LBPE is cleared by software write at&#xa;              1." />
      <BitField start="6" size="1" name="RXACKE" description="Rx-Missing Acknowledge In receive mode,&#xa;              RXACKE is set by hardware to inform application that&#xa;              no acknowledge was seen on the CEC line. RXACKE&#xa;              applies only for broadcast messages and in listen&#xa;              mode also for not directly addressed messages&#xa;              (destination address not enabled in OAR). RXACKE&#xa;              aborts message reception. RXACKE is cleared by&#xa;              software write at 1." />
      <BitField start="7" size="1" name="ARBLST" description="Arbitration Lost ARBLST is set by&#xa;              hardware to inform application that CEC device is&#xa;              switching to reception due to arbitration lost event&#xa;              following the TXSOM command. ARBLST can be due either&#xa;              to a contending CEC device starting earlier or&#xa;              starting at the same time but with higher HEADER&#xa;              priority. After ARBLST assertion TXSOM bit keeps&#xa;              pending for next transmission attempt. ARBLST is&#xa;              cleared by software write at 1." />
      <BitField start="8" size="1" name="TXBR" description="Tx-Byte Request TXBR is set by hardware&#xa;              to inform application that the next transmission data&#xa;              has to be written to TXDR. TXBR is set when the 4th&#xa;              bit of currently transmitted byte is sent.&#xa;              Application must write the next byte to TXDR within 6&#xa;              nominal data-bit periods before transmission underrun&#xa;              error occurs (TXUDR). TXBR is cleared by software&#xa;              write at 1." />
      <BitField start="9" size="1" name="TXEND" description="End of Transmission TXEND is set by&#xa;              hardware to inform application that the last byte of&#xa;              the CEC message has been successfully transmitted.&#xa;              TXEND clears the TXSOM and TXEOM control bits. TXEND&#xa;              is cleared by software write at 1." />
      <BitField start="10" size="1" name="TXUDR" description="Tx-Buffer Underrun In transmission mode,&#xa;              TXUDR is set by hardware if application was not in&#xa;              time to load TXDR before of next byte transmission.&#xa;              TXUDR aborts message transmission and clears TXSOM&#xa;              and TXEOM control bits. TXUDR is cleared by software&#xa;              write at 1" />
      <BitField start="11" size="1" name="TXERR" description="Tx-Error In transmission mode, TXERR is&#xa;              set by hardware if the CEC initiator detects low&#xa;              impedance on the CEC line while it is released. TXERR&#xa;              aborts message transmission and clears TXSOM and&#xa;              TXEOM controls. TXERR is cleared by software write at&#xa;              1." />
      <BitField start="12" size="1" name="TXACKE" description="Tx-Missing Acknowledge Error In&#xa;              transmission mode, TXACKE is set by hardware to&#xa;              inform application that no acknowledge was received.&#xa;              In case of broadcast transmission, TXACKE informs&#xa;              application that a negative acknowledge was received.&#xa;              TXACKE aborts message transmission and clears TXSOM&#xa;              and TXEOM controls. TXACKE is cleared by software&#xa;              write at 1." />
    </Register>
    <Register start="+0x14" size="0" name="CEC_IER" access="Read/Write" description="CEC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXBRIE" description="Rx-Byte Received Interrupt Enable The&#xa;              RXBRIE bit is set and cleared by&#xa;              software." />
      <BitField start="1" size="1" name="RXENDIE" description="End Of Reception Interrupt Enable The&#xa;              RXENDIE bit is set and cleared by&#xa;              software." />
      <BitField start="2" size="1" name="RXOVRIE" description="Rx-Buffer Overrun Interrupt Enable The&#xa;              RXOVRIE bit is set and cleared by&#xa;              software." />
      <BitField start="3" size="1" name="BREIE" description="Bit Rising Error Interrupt Enable The&#xa;              BREIE bit is set and cleared by&#xa;              software." />
      <BitField start="4" size="1" name="SBPEIE" description="Short Bit Period Error Interrupt Enable&#xa;              The SBPEIE bit is set and cleared by&#xa;              software." />
      <BitField start="5" size="1" name="LBPEIE" description="Long Bit Period Error Interrupt Enable&#xa;              The LBPEIE bit is set and cleared by&#xa;              software." />
      <BitField start="6" size="1" name="RXACKIE" description="Rx-Missing Acknowledge Error Interrupt&#xa;              Enable The RXACKIE bit is set and cleared by&#xa;              software." />
      <BitField start="7" size="1" name="ARBLSTIE" description="Arbitration Lost Interrupt Enable The&#xa;              ARBLSTIE bit is set and cleared by&#xa;              software." />
      <BitField start="8" size="1" name="TXBRIE" description="Tx-Byte Request Interrupt Enable The&#xa;              TXBRIE bit is set and cleared by&#xa;              software." />
      <BitField start="9" size="1" name="TXENDIE" description="Tx-End Of Message Interrupt Enable The&#xa;              TXENDIE bit is set and cleared by&#xa;              software." />
      <BitField start="10" size="1" name="TXUDRIE" description="Tx-Underrun Interrupt Enable The TXUDRIE&#xa;              bit is set and cleared by software." />
      <BitField start="11" size="1" name="TXERRIE" description="Tx-Error Interrupt Enable The TXERRIE&#xa;              bit is set and cleared by software." />
      <BitField start="12" size="1" name="TXACKIE" description="Tx-Missing Acknowledge Error Interrupt&#xa;              Enable The TXACKEIE bit is set and cleared by&#xa;              software." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="HSEM" start="0x58026400" description="HSEM">
    <Register start="+0x0" size="0" name="HSEM_R0" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x4" size="0" name="HSEM_R1" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x8" size="0" name="HSEM_R2" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xC" size="0" name="HSEM_R3" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x10" size="0" name="HSEM_R4" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x14" size="0" name="HSEM_R5" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x18" size="0" name="HSEM_R6" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x1C" size="0" name="HSEM_R7" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x20" size="0" name="HSEM_R8" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x24" size="0" name="HSEM_R9" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x28" size="0" name="HSEM_R10" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x2C" size="0" name="HSEM_R11" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x30" size="0" name="HSEM_R12" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x34" size="0" name="HSEM_R13" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x38" size="0" name="HSEM_R14" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x3C" size="0" name="HSEM_R15" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x40" size="0" name="HSEM_R16" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x44" size="0" name="HSEM_R17" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x48" size="0" name="HSEM_R18" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x4C" size="0" name="HSEM_R19" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x50" size="0" name="HSEM_R20" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x54" size="0" name="HSEM_R21" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x58" size="0" name="HSEM_R22" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x5C" size="0" name="HSEM_R23" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x60" size="0" name="HSEM_R24" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x64" size="0" name="HSEM_R25" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x68" size="0" name="HSEM_R26" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x6C" size="0" name="HSEM_R27" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x70" size="0" name="HSEM_R28" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x74" size="0" name="HSEM_R29" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x78" size="0" name="HSEM_R30" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x7C" size="0" name="HSEM_R31" access="Read/Write" description="HSEM register HSEM_R0 HSEM_R31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x80" size="0" name="HSEM_RLR0" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x84" size="0" name="HSEM_RLR1" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x88" size="0" name="HSEM_RLR2" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x8C" size="0" name="HSEM_RLR3" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x90" size="0" name="HSEM_RLR4" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x94" size="0" name="HSEM_RLR5" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x98" size="0" name="HSEM_RLR6" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x9C" size="0" name="HSEM_RLR7" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xA0" size="0" name="HSEM_RLR8" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xA4" size="0" name="HSEM_RLR9" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xA8" size="0" name="HSEM_RLR10" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xAC" size="0" name="HSEM_RLR11" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xB0" size="0" name="HSEM_RLR12" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xB4" size="0" name="HSEM_RLR13" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xB8" size="0" name="HSEM_RLR14" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xBC" size="0" name="HSEM_RLR15" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xC0" size="0" name="HSEM_RLR16" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xC4" size="0" name="HSEM_RLR17" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xC8" size="0" name="HSEM_RLR18" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xCC" size="0" name="HSEM_RLR19" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xD0" size="0" name="HSEM_RLR20" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xD4" size="0" name="HSEM_RLR21" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xD8" size="0" name="HSEM_RLR22" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xDC" size="0" name="HSEM_RLR23" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xE0" size="0" name="HSEM_RLR24" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xE4" size="0" name="HSEM_RLR25" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xE8" size="0" name="HSEM_RLR26" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xEC" size="0" name="HSEM_RLR27" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xF0" size="0" name="HSEM_RLR28" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xF4" size="0" name="HSEM_RLR29" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xF8" size="0" name="HSEM_RLR30" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0xFC" size="0" name="HSEM_RLR31" access="ReadOnly" description="HSEM Read lock register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PROCID" description="Semaphore ProcessID" />
      <BitField start="8" size="8" name="MASTERID" description="Semaphore MasterID" />
      <BitField start="31" size="1" name="LOCK" description="Lock indication" />
    </Register>
    <Register start="+0x100" size="0" name="HSEM_IER" access="Read/Write" description="HSEM Interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISEM0" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="1" size="1" name="ISEM1" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="2" size="1" name="ISEM2" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="3" size="1" name="ISEM3" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="4" size="1" name="ISEM4" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="5" size="1" name="ISEM5" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="6" size="1" name="ISEM6" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="7" size="1" name="ISEM7" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="8" size="1" name="ISEM8" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="9" size="1" name="ISEM9" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="10" size="1" name="ISEM10" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="11" size="1" name="ISEM11" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="12" size="1" name="ISEM12" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="13" size="1" name="ISEM13" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="14" size="1" name="ISEM14" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="15" size="1" name="ISEM15" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="16" size="1" name="ISEM16" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="17" size="1" name="ISEM17" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="18" size="1" name="ISEM18" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="19" size="1" name="ISEM19" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="20" size="1" name="ISEM20" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="21" size="1" name="ISEM21" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="22" size="1" name="ISEM22" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="23" size="1" name="ISEM23" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="24" size="1" name="ISEM24" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="25" size="1" name="ISEM25" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="26" size="1" name="ISEM26" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="27" size="1" name="ISEM27" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="28" size="1" name="ISEM28" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="29" size="1" name="ISEM29" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="30" size="1" name="ISEM30" description="Interrupt semaphore n enable&#xa;              bit" />
      <BitField start="31" size="1" name="ISEM31" description="Interrupt(N) semaphore n enable&#xa;              bit." />
    </Register>
    <Register start="+0x104" size="0" name="HSEM_ICR" access="ReadOnly" description="HSEM Interrupt clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISEM0" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="1" size="1" name="ISEM1" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="2" size="1" name="ISEM2" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="3" size="1" name="ISEM3" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="4" size="1" name="ISEM4" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="5" size="1" name="ISEM5" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="6" size="1" name="ISEM6" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="7" size="1" name="ISEM7" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="8" size="1" name="ISEM8" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="9" size="1" name="ISEM9" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="10" size="1" name="ISEM10" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="11" size="1" name="ISEM11" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="12" size="1" name="ISEM12" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="13" size="1" name="ISEM13" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="14" size="1" name="ISEM14" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="15" size="1" name="ISEM15" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="16" size="1" name="ISEM16" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="17" size="1" name="ISEM17" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="18" size="1" name="ISEM18" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="19" size="1" name="ISEM19" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="20" size="1" name="ISEM20" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="21" size="1" name="ISEM21" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="22" size="1" name="ISEM22" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="23" size="1" name="ISEM23" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="24" size="1" name="ISEM24" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="25" size="1" name="ISEM25" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="26" size="1" name="ISEM26" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="27" size="1" name="ISEM27" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="28" size="1" name="ISEM28" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="29" size="1" name="ISEM29" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="30" size="1" name="ISEM30" description="Interrupt(N) semaphore n clear&#xa;              bit" />
      <BitField start="31" size="1" name="ISEM31" description="Interrupt(N) semaphore n clear&#xa;              bit" />
    </Register>
    <Register start="+0x108" size="0" name="HSEM_ISR" access="ReadOnly" description="HSEM Interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISEM0" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="1" size="1" name="ISEM1" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="2" size="1" name="ISEM2" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="3" size="1" name="ISEM3" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="4" size="1" name="ISEM4" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="5" size="1" name="ISEM5" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="6" size="1" name="ISEM6" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="7" size="1" name="ISEM7" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="8" size="1" name="ISEM8" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="9" size="1" name="ISEM9" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="10" size="1" name="ISEM10" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="11" size="1" name="ISEM11" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="12" size="1" name="ISEM12" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="13" size="1" name="ISEM13" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="14" size="1" name="ISEM14" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="15" size="1" name="ISEM15" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="16" size="1" name="ISEM16" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="17" size="1" name="ISEM17" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="18" size="1" name="ISEM18" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="19" size="1" name="ISEM19" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="20" size="1" name="ISEM20" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="21" size="1" name="ISEM21" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="22" size="1" name="ISEM22" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="23" size="1" name="ISEM23" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="24" size="1" name="ISEM24" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="25" size="1" name="ISEM25" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="26" size="1" name="ISEM26" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="27" size="1" name="ISEM27" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="28" size="1" name="ISEM28" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="29" size="1" name="ISEM29" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="30" size="1" name="ISEM30" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
      <BitField start="31" size="1" name="ISEM31" description="Interrupt(N) semaphore n status bit&#xa;              before enable (mask)" />
    </Register>
    <Register start="+0x10C" size="0" name="HSEM_MISR" access="ReadOnly" description="HSEM Masked interrupt status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ISEM0" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="1" size="1" name="ISEM1" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="2" size="1" name="ISEM2" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="3" size="1" name="ISEM3" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="4" size="1" name="ISEM4" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="5" size="1" name="ISEM5" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="6" size="1" name="ISEM6" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="7" size="1" name="ISEM7" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="8" size="1" name="ISEM8" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="9" size="1" name="ISEM9" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="10" size="1" name="ISEM10" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="11" size="1" name="ISEM11" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="12" size="1" name="ISEM12" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="13" size="1" name="ISEM13" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="14" size="1" name="ISEM14" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="15" size="1" name="ISEM15" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="16" size="1" name="ISEM16" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="17" size="1" name="ISEM17" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="18" size="1" name="ISEM18" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="19" size="1" name="ISEM19" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="20" size="1" name="ISEM20" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="21" size="1" name="ISEM21" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="22" size="1" name="ISEM22" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="23" size="1" name="ISEM23" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="24" size="1" name="ISEM24" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="25" size="1" name="ISEM25" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="26" size="1" name="ISEM26" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="27" size="1" name="ISEM27" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="28" size="1" name="ISEM28" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="29" size="1" name="ISEM29" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="30" size="1" name="ISEM30" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
      <BitField start="31" size="1" name="ISEM31" description="masked interrupt(N) semaphore n status&#xa;              bit after enable (mask)" />
    </Register>
    <Register start="+0x140" size="0" name="HSEM_CR" access="Read/Write" description="HSEM Clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="8" name="MASTERID" description="MasterID of semaphores to be&#xa;              cleared" />
      <BitField start="16" size="16" name="KEY" description="Semaphore clear Key" />
    </Register>
    <Register start="+0x144" size="0" name="HSEM_KEYR" access="Read/Write" description="HSEM Interrupt clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="KEY" description="Semaphore Clear Key" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C1" start="0x40005400" description="I2C">
    <Register start="+0x0" size="0" name="I2C_CR1" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="Peripheral enable Note: When PE=0, the&#xa;              I2C SCL and SDA lines are released. Internal state&#xa;              machines and status bits are put back to their reset&#xa;              value. When cleared, PE must be kept low for at least&#xa;              3 APB clock cycles." />
      <BitField start="1" size="1" name="TXIE" description="TX Interrupt enable" />
      <BitField start="2" size="1" name="RXIE" description="RX Interrupt enable" />
      <BitField start="3" size="1" name="ADDRIE" description="Address match Interrupt enable (slave&#xa;              only)" />
      <BitField start="4" size="1" name="NACKIE" description="Not acknowledge received Interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="STOPIE" description="STOP detection Interrupt&#xa;              enable" />
      <BitField start="6" size="1" name="TCIE" description="Transfer Complete interrupt enable Note:&#xa;              Any of these events will generate an interrupt:&#xa;              Transfer Complete (TC) Transfer Complete Reload&#xa;              (TCR)" />
      <BitField start="7" size="1" name="ERRIE" description="Error interrupts enable Note: Any of&#xa;              these errors generate an interrupt: Arbitration Loss&#xa;              (ARLO) Bus Error detection (BERR) Overrun/Underrun&#xa;              (OVR) Timeout detection (TIMEOUT) PEC error detection&#xa;              (PECERR) Alert pin event detection&#xa;              (ALERT)" />
      <BitField start="8" size="4" name="DNF" description="Digital noise filter These bits are used&#xa;              to configure the digital noise filter on SDA and SCL&#xa;              input. The digital filter will filter spikes with a&#xa;              length of up to DNF[3:0] * tI2CCLK ... Note: If the&#xa;              analog filter is also enabled, the digital filter is&#xa;              added to the analog filter. This filter can only be&#xa;              programmed when the I2C is disabled (PE =&#xa;              0)." />
      <BitField start="12" size="1" name="ANFOFF" description="Analog noise filter OFF Note: This bit&#xa;              can only be programmed when the I2C is disabled (PE =&#xa;              0)." />
      <BitField start="14" size="1" name="TXDMAEN" description="DMA transmission requests&#xa;              enable" />
      <BitField start="15" size="1" name="RXDMAEN" description="DMA reception requests&#xa;              enable" />
      <BitField start="16" size="1" name="SBC" description="Slave byte control This bit is used to&#xa;              enable hardware byte control in slave&#xa;              mode." />
      <BitField start="17" size="1" name="NOSTRETCH" description="Clock stretching disable This bit is&#xa;              used to disable clock stretching in slave mode. It&#xa;              must be kept cleared in master mode. Note: This bit&#xa;              can only be programmed when the I2C is disabled (PE =&#xa;              0)." />
      <BitField start="18" size="1" name="WUPEN" description="Wakeup from Stop mode enable Note: If&#xa;              the Wakeup from Stop mode feature is not supported,&#xa;              this bit is reserved and forced by hardware to 0.&#xa;              Please refer to Section25.3: I2C implementation.&#xa;              Note: WUPEN can be set only when DNF =&#xa;              0000" />
      <BitField start="19" size="1" name="GCEN" description="General call enable" />
      <BitField start="20" size="1" name="SMBHEN" description="SMBus Host address enable Note: If the&#xa;              SMBus feature is not supported, this bit is reserved&#xa;              and forced by hardware to 0. Please refer to&#xa;              Section25.3: I2C implementation." />
      <BitField start="21" size="1" name="SMBDEN" description="SMBus Device Default address enable&#xa;              Note: If the SMBus feature is not supported, this bit&#xa;              is reserved and forced by hardware to 0. Please refer&#xa;              to Section25.3: I2C implementation." />
      <BitField start="22" size="1" name="ALERTEN" description="SMBus alert enable Device mode&#xa;              (SMBHEN=0): Host mode (SMBHEN=1): Note: When&#xa;              ALERTEN=0, the SMBA pin can be used as a standard&#xa;              GPIO. If the SMBus feature is not supported, this bit&#xa;              is reserved and forced by hardware to 0. Please refer&#xa;              to Section25.3: I2C implementation." />
      <BitField start="23" size="1" name="PECEN" description="PEC enable Note: If the SMBus feature is&#xa;              not supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
    </Register>
    <Register start="+0x4" size="0" name="I2C_CR2" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SADD0" description="Slave address bit 0 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): This bit is dont&#xa;              care In 10-bit addressing mode (ADD10 = 1): This bit&#xa;              should be written with bit 0 of the slave address to&#xa;              be sent Note: Changing these bits when the START bit&#xa;              is set is not allowed." />
      <BitField start="1" size="1" name="SADD1" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="2" size="1" name="SADD2" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="3" size="1" name="SADD3" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="4" size="1" name="SADD4" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="5" size="1" name="SADD5" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="6" size="1" name="SADD6" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="7" size="1" name="SADD7" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="8" size="1" name="SADD8" description="Slave address bit 9:8 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits are&#xa;              dont care In 10-bit addressing mode (ADD10 = 1):&#xa;              These bits should be written with bits 9:8 of the&#xa;              slave address to be sent Note: Changing these bits&#xa;              when the START bit is set is not&#xa;              allowed." />
      <BitField start="9" size="1" name="SADD9" description="Slave address bit 9:8 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits are&#xa;              dont care In 10-bit addressing mode (ADD10 = 1):&#xa;              These bits should be written with bits 9:8 of the&#xa;              slave address to be sent Note: Changing these bits&#xa;              when the START bit is set is not&#xa;              allowed." />
      <BitField start="10" size="1" name="RD_WRN" description="Transfer direction (master mode) Note:&#xa;              Changing this bit when the START bit is set is not&#xa;              allowed." />
      <BitField start="11" size="1" name="ADD10" description="10-bit addressing mode (master mode)&#xa;              Note: Changing this bit when the START bit is set is&#xa;              not allowed." />
      <BitField start="12" size="1" name="HEAD10R" description="10-bit address header only read&#xa;              direction (master receiver mode) Note: Changing this&#xa;              bit when the START bit is set is not&#xa;              allowed." />
      <BitField start="13" size="1" name="START" description="Start generation This bit is set by&#xa;              software, and cleared by hardware after the Start&#xa;              followed by the address sequence is sent, by an&#xa;              arbitration loss, by a timeout error detection, or&#xa;              when PE = 0. It can also be cleared by software by&#xa;              writing 1 to the ADDRCF bit in the I2C_ICR register.&#xa;              If the I2C is already in master mode with AUTOEND =&#xa;              0, setting this bit generates a Repeated Start&#xa;              condition when RELOAD=0, after the end of the NBYTES&#xa;              transfer. Otherwise setting this bit will generate a&#xa;              START condition once the bus is free. Note: Writing 0&#xa;              to this bit has no effect. The START bit can be set&#xa;              even if the bus is BUSY or I2C is in slave mode. This&#xa;              bit has no effect when RELOAD is set." />
      <BitField start="14" size="1" name="STOP" description="Stop generation (master mode) The bit is&#xa;              set by software, cleared by hardware when a Stop&#xa;              condition is detected, or when PE = 0. In Master&#xa;              Mode: Note: Writing 0 to this bit has no&#xa;              effect." />
      <BitField start="15" size="1" name="NACK" description="NACK generation (slave mode) The bit is&#xa;              set by software, cleared by hardware when the NACK is&#xa;              sent, or when a STOP condition or an Address matched&#xa;              is received, or when PE=0. Note: Writing 0 to this&#xa;              bit has no effect. This bit is used in slave mode&#xa;              only: in master receiver mode, NACK is automatically&#xa;              generated after last byte preceding STOP or RESTART&#xa;              condition, whatever the NACK bit value. When an&#xa;              overrun occurs in slave receiver NOSTRETCH mode, a&#xa;              NACK is automatically generated whatever the NACK bit&#xa;              value. When hardware PEC checking is enabled&#xa;              (PECBYTE=1), the PEC acknowledge value does not&#xa;              depend on the NACK value." />
      <BitField start="16" size="8" name="NBYTES" description="Number of bytes The number of bytes to&#xa;              be transmitted/received is programmed there. This&#xa;              field is dont care in slave mode with SBC=0. Note:&#xa;              Changing these bits when the START bit is set is not&#xa;              allowed." />
      <BitField start="24" size="1" name="RELOAD" description="NBYTES reload mode This bit is set and&#xa;              cleared by software." />
      <BitField start="25" size="1" name="AUTOEND" description="Automatic end mode (master mode) This&#xa;              bit is set and cleared by software. Note: This bit&#xa;              has no effect in slave mode or when the RELOAD bit is&#xa;              set." />
      <BitField start="26" size="1" name="PECBYTE" description="Packet error checking byte This bit is&#xa;              set by software, and cleared by hardware when the PEC&#xa;              is transferred, or when a STOP condition or an&#xa;              Address matched is received, also when PE=0. Note:&#xa;              Writing 0 to this bit has no effect. This bit has no&#xa;              effect when RELOAD is set. This bit has no effect is&#xa;              slave mode when SBC=0. If the SMBus feature is not&#xa;              supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
    </Register>
    <Register start="+0x8" size="0" name="I2C_OAR1" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="OA1" description="Interface address 7-bit addressing mode:&#xa;              dont care 10-bit addressing mode: bits 9:8 of address&#xa;              Note: These bits can be written only when OA1EN=0.&#xa;              OA1[7:1]: Interface address Bits 7:1 of address Note:&#xa;              These bits can be written only when OA1EN=0. OA1[0]:&#xa;              Interface address 7-bit addressing mode: dont care&#xa;              10-bit addressing mode: bit 0 of address Note: This&#xa;              bit can be written only when OA1EN=0." />
      <BitField start="10" size="1" name="OA1MODE" description="Own Address 1 10-bit mode Note: This bit&#xa;              can be written only when OA1EN=0." />
      <BitField start="15" size="1" name="OA1EN" description="Own Address 1 enable" />
    </Register>
    <Register start="+0xC" size="0" name="I2C_OAR2" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="7" name="OA2" description="Interface address bits 7:1 of address&#xa;              Note: These bits can be written only when&#xa;              OA2EN=0." />
      <BitField start="8" size="3" name="OA2MSK" description="Own Address 2 masks Note: These bits can&#xa;              be written only when OA2EN=0. As soon as OA2MSK is&#xa;              not equal to 0, the reserved I2C addresses (0b0000xxx&#xa;              and 0b1111xxx) are not acknowledged even if the&#xa;              comparison matches." />
      <BitField start="15" size="1" name="OA2EN" description="Own Address 2 enable" />
    </Register>
    <Register start="+0x10" size="0" name="I2C_TIMINGR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCLL" description="SCL low period (master mode) This field&#xa;              is used to generate the SCL low period in master&#xa;              mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also&#xa;              used to generate tBUF and tSU:STA&#xa;              timings." />
      <BitField start="8" size="8" name="SCLH" description="SCL high period (master mode) This field&#xa;              is used to generate the SCL high period in master&#xa;              mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also&#xa;              used to generate tSU:STO and tHD:STA&#xa;              timing." />
      <BitField start="16" size="4" name="SDADEL" description="Data hold time This field is used to&#xa;              generate the delay tSDADEL between SCL falling edge&#xa;              and SDA edge. In master mode and in slave mode with&#xa;              NOSTRETCH = 0, the SCL line is stretched low during&#xa;              tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is&#xa;              used to generate tHD:DAT timing." />
      <BitField start="20" size="4" name="SCLDEL" description="Data setup time This field is used to&#xa;              generate a delay tSCLDEL between SDA edge and SCL&#xa;              rising edge. In master mode and in slave mode with&#xa;              NOSTRETCH = 0, the SCL line is stretched low during&#xa;              tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL&#xa;              is used to generate tSU:DAT timing." />
      <BitField start="28" size="4" name="PRESC" description="Timing prescaler This field is used to&#xa;              prescale I2CCLK in order to generate the clock period&#xa;              tPRESC used for data setup and hold counters (refer&#xa;              to I2C timings on page9) and for SCL high and low&#xa;              level counters (refer to I2C master initialization on&#xa;              page24). tPRESC = (PRESC+1) x tI2CCLK" />
    </Register>
    <Register start="+0x14" size="0" name="I2C_TIMEOUTR" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TIMEOUTA" description="Bus Timeout A This field is used to&#xa;              configure: The SCL low timeout condition tTIMEOUT&#xa;              when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK&#xa;              The bus idle condition (both SCL and SDA high) when&#xa;              TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These&#xa;              bits can be written only when&#xa;              TIMOUTEN=0." />
      <BitField start="12" size="1" name="TIDLE" description="Idle clock timeout detection Note: This&#xa;              bit can be written only when&#xa;              TIMOUTEN=0." />
      <BitField start="15" size="1" name="TIMOUTEN" description="Clock timeout enable" />
      <BitField start="16" size="12" name="TIMEOUTB" description="Bus timeout B This field is used to&#xa;              configure the cumulative clock extension timeout: In&#xa;              master mode, the master cumulative clock low extend&#xa;              time (tLOW:MEXT) is detected In slave mode, the slave&#xa;              cumulative clock low extend time (tLOW:SEXT) is&#xa;              detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK&#xa;              Note: These bits can be written only when&#xa;              TEXTEN=0." />
      <BitField start="31" size="1" name="TEXTEN" description="Extended clock timeout&#xa;              enable" />
    </Register>
    <Register start="+0x18" size="0" name="I2C_ISR" access="Read/Write" description="Access: No wait states" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXE" description="Transmit data register empty&#xa;              (transmitters) This bit is set by hardware when the&#xa;              I2C_TXDR register is empty. It is cleared when the&#xa;              next data to be sent is written in the I2C_TXDR&#xa;              register. This bit can be written to 1 by software in&#xa;              order to flush the transmit data register I2C_TXDR.&#xa;              Note: This bit is set by hardware when&#xa;              PE=0." />
      <BitField start="1" size="1" name="TXIS" description="Transmit interrupt status (transmitters)&#xa;              This bit is set by hardware when the I2C_TXDR&#xa;              register is empty and the data to be transmitted must&#xa;              be written in the I2C_TXDR register. It is cleared&#xa;              when the next data to be sent is written in the&#xa;              I2C_TXDR register. This bit can be written to 1 by&#xa;              software when NOSTRETCH=1 only, in order to generate&#xa;              a TXIS event (interrupt if TXIE=1 or DMA request if&#xa;              TXDMAEN=1). Note: This bit is cleared by hardware&#xa;              when PE=0." />
      <BitField start="2" size="1" name="RXNE" description="Receive data register not empty&#xa;              (receivers) This bit is set by hardware when the&#xa;              received data is copied into the I2C_RXDR register,&#xa;              and is ready to be read. It is cleared when I2C_RXDR&#xa;              is read. Note: This bit is cleared by hardware when&#xa;              PE=0." />
      <BitField start="3" size="1" name="ADDR" description="Address matched (slave mode) This bit is&#xa;              set by hardware as soon as the received slave address&#xa;              matched with one of the enabled slave addresses. It&#xa;              is cleared by software by setting ADDRCF bit. Note:&#xa;              This bit is cleared by hardware when&#xa;              PE=0." />
      <BitField start="4" size="1" name="NACKF" description="Not Acknowledge received flag This flag&#xa;              is set by hardware when a NACK is received after a&#xa;              byte transmission. It is cleared by software by&#xa;              setting the NACKCF bit. Note: This bit is cleared by&#xa;              hardware when PE=0." />
      <BitField start="5" size="1" name="STOPF" description="Stop detection flag This flag is set by&#xa;              hardware when a Stop condition is detected on the bus&#xa;              and the peripheral is involved in this transfer:&#xa;              either as a master, provided that the STOP condition&#xa;              is generated by the peripheral. or as a slave,&#xa;              provided that the peripheral has been addressed&#xa;              previously during this transfer. It is cleared by&#xa;              software by setting the STOPCF bit. Note: This bit is&#xa;              cleared by hardware when PE=0." />
      <BitField start="6" size="1" name="TC" description="Transfer Complete (master mode) This&#xa;              flag is set by hardware when RELOAD=0, AUTOEND=0 and&#xa;              NBYTES data have been transferred. It is cleared by&#xa;              software when START bit or STOP bit is set. Note:&#xa;              This bit is cleared by hardware when&#xa;              PE=0." />
      <BitField start="7" size="1" name="TCR" description="Transfer Complete Reload This flag is&#xa;              set by hardware when RELOAD=1 and NBYTES data have&#xa;              been transferred. It is cleared by software when&#xa;              NBYTES is written to a non-zero value. Note: This bit&#xa;              is cleared by hardware when PE=0. This flag is only&#xa;              for master mode, or for slave mode when the SBC bit&#xa;              is set." />
      <BitField start="8" size="1" name="BERR" description="Bus error This flag is set by hardware&#xa;              when a misplaced Start or Stop condition is detected&#xa;              whereas the peripheral is involved in the transfer.&#xa;              The flag is not set during the address phase in slave&#xa;              mode. It is cleared by software by setting BERRCF&#xa;              bit. Note: This bit is cleared by hardware when&#xa;              PE=0." />
      <BitField start="9" size="1" name="ARLO" description="Arbitration lost This flag is set by&#xa;              hardware in case of arbitration loss. It is cleared&#xa;              by software by setting the ARLOCF bit. Note: This bit&#xa;              is cleared by hardware when PE=0." />
      <BitField start="10" size="1" name="OVR" description="Overrun/Underrun (slave mode) This flag&#xa;              is set by hardware in slave mode with NOSTRETCH=1,&#xa;              when an overrun/underrun error occurs. It is cleared&#xa;              by software by setting the OVRCF bit. Note: This bit&#xa;              is cleared by hardware when PE=0." />
      <BitField start="11" size="1" name="PECERR" description="PEC Error in reception This flag is set&#xa;              by hardware when the received PEC does not match with&#xa;              the PEC register content. A NACK is automatically&#xa;              sent after the wrong PEC reception. It is cleared by&#xa;              software by setting the PECCF bit. Note: This bit is&#xa;              cleared by hardware when PE=0. If the SMBus feature&#xa;              is not supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
      <BitField start="12" size="1" name="TIMEOUT" description="Timeout or tLOW detection flag This flag&#xa;              is set by hardware when a timeout or extended clock&#xa;              timeout occurred. It is cleared by software by&#xa;              setting the TIMEOUTCF bit. Note: This bit is cleared&#xa;              by hardware when PE=0. If the SMBus feature is not&#xa;              supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
      <BitField start="13" size="1" name="ALERT" description="SMBus alert This flag is set by hardware&#xa;              when SMBHEN=1 (SMBus host configuration), ALERTEN=1&#xa;              and a SMBALERT event (falling edge) is detected on&#xa;              SMBA pin. It is cleared by software by setting the&#xa;              ALERTCF bit. Note: This bit is cleared by hardware&#xa;              when PE=0. If the SMBus feature is not supported,&#xa;              this bit is reserved and forced by hardware to 0.&#xa;              Please refer to Section25.3: I2C&#xa;              implementation." />
      <BitField start="15" size="1" name="BUSY" description="Bus busy This flag indicates that a&#xa;              communication is in progress on the bus. It is set by&#xa;              hardware when a START condition is detected. It is&#xa;              cleared by hardware when a Stop condition is&#xa;              detected, or when PE=0." />
      <BitField start="16" size="1" name="DIR" description="Transfer direction (Slave mode) This&#xa;              flag is updated when an address match event occurs&#xa;              (ADDR=1)." />
      <BitField start="17" size="7" name="ADDCODE" description="Address match code (Slave mode) These&#xa;              bits are updated with the received address when an&#xa;              address match event occurs (ADDR = 1). In the case of&#xa;              a 10-bit address, ADDCODE provides the 10-bit header&#xa;              followed by the 2 MSBs of the address." />
    </Register>
    <Register start="+0x1C" size="0" name="I2C_ICR" access="WriteOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="ADDRCF" description="Address matched flag clear Writing 1 to&#xa;              this bit clears the ADDR flag in the I2C_ISR&#xa;              register. Writing 1 to this bit also clears the START&#xa;              bit in the I2C_CR2 register." />
      <BitField start="4" size="1" name="NACKCF" description="Not Acknowledge flag clear Writing 1 to&#xa;              this bit clears the ACKF flag in I2C_ISR&#xa;              register." />
      <BitField start="5" size="1" name="STOPCF" description="Stop detection flag clear Writing 1 to&#xa;              this bit clears the STOPF flag in the I2C_ISR&#xa;              register." />
      <BitField start="8" size="1" name="BERRCF" description="Bus error flag clear Writing 1 to this&#xa;              bit clears the BERRF flag in the I2C_ISR&#xa;              register." />
      <BitField start="9" size="1" name="ARLOCF" description="Arbitration Lost flag clear Writing 1 to&#xa;              this bit clears the ARLO flag in the I2C_ISR&#xa;              register." />
      <BitField start="10" size="1" name="OVRCF" description="Overrun/Underrun flag clear Writing 1 to&#xa;              this bit clears the OVR flag in the I2C_ISR&#xa;              register." />
      <BitField start="11" size="1" name="PECCF" description="PEC Error flag clear Writing 1 to this&#xa;              bit clears the PECERR flag in the I2C_ISR register.&#xa;              Note: If the SMBus feature is not supported, this bit&#xa;              is reserved and forced by hardware to 0. Please refer&#xa;              to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMOUTCF" description="Timeout detection flag clear Writing 1&#xa;              to this bit clears the TIMEOUT flag in the I2C_ISR&#xa;              register. Note: If the SMBus feature is not&#xa;              supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
      <BitField start="13" size="1" name="ALERTCF" description="Alert flag clear Writing 1 to this bit&#xa;              clears the ALERT flag in the I2C_ISR register. Note:&#xa;              If the SMBus feature is not supported, this bit is&#xa;              reserved and forced by hardware to 0. Please refer to&#xa;              Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x20" size="0" name="I2C_PECR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PEC" description="Packet error checking register This&#xa;              field contains the internal PEC when PECEN=1. The PEC&#xa;              is cleared by hardware when PE=0." />
    </Register>
    <Register start="+0x24" size="0" name="I2C_RXDR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXDATA" description="8-bit receive data Data byte received&#xa;              from the I2C bus." />
    </Register>
    <Register start="+0x28" size="0" name="I2C_TXDR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXDATA" description="8-bit transmit data Data byte to be&#xa;              transmitted to the I2C bus. Note: These bits can be&#xa;              written only when TXE=1." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C2" start="0x40005800" description="I2C">
    <Register start="+0x0" size="0" name="I2C_CR1" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="Peripheral enable Note: When PE=0, the&#xa;              I2C SCL and SDA lines are released. Internal state&#xa;              machines and status bits are put back to their reset&#xa;              value. When cleared, PE must be kept low for at least&#xa;              3 APB clock cycles." />
      <BitField start="1" size="1" name="TXIE" description="TX Interrupt enable" />
      <BitField start="2" size="1" name="RXIE" description="RX Interrupt enable" />
      <BitField start="3" size="1" name="ADDRIE" description="Address match Interrupt enable (slave&#xa;              only)" />
      <BitField start="4" size="1" name="NACKIE" description="Not acknowledge received Interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="STOPIE" description="STOP detection Interrupt&#xa;              enable" />
      <BitField start="6" size="1" name="TCIE" description="Transfer Complete interrupt enable Note:&#xa;              Any of these events will generate an interrupt:&#xa;              Transfer Complete (TC) Transfer Complete Reload&#xa;              (TCR)" />
      <BitField start="7" size="1" name="ERRIE" description="Error interrupts enable Note: Any of&#xa;              these errors generate an interrupt: Arbitration Loss&#xa;              (ARLO) Bus Error detection (BERR) Overrun/Underrun&#xa;              (OVR) Timeout detection (TIMEOUT) PEC error detection&#xa;              (PECERR) Alert pin event detection&#xa;              (ALERT)" />
      <BitField start="8" size="4" name="DNF" description="Digital noise filter These bits are used&#xa;              to configure the digital noise filter on SDA and SCL&#xa;              input. The digital filter will filter spikes with a&#xa;              length of up to DNF[3:0] * tI2CCLK ... Note: If the&#xa;              analog filter is also enabled, the digital filter is&#xa;              added to the analog filter. This filter can only be&#xa;              programmed when the I2C is disabled (PE =&#xa;              0)." />
      <BitField start="12" size="1" name="ANFOFF" description="Analog noise filter OFF Note: This bit&#xa;              can only be programmed when the I2C is disabled (PE =&#xa;              0)." />
      <BitField start="14" size="1" name="TXDMAEN" description="DMA transmission requests&#xa;              enable" />
      <BitField start="15" size="1" name="RXDMAEN" description="DMA reception requests&#xa;              enable" />
      <BitField start="16" size="1" name="SBC" description="Slave byte control This bit is used to&#xa;              enable hardware byte control in slave&#xa;              mode." />
      <BitField start="17" size="1" name="NOSTRETCH" description="Clock stretching disable This bit is&#xa;              used to disable clock stretching in slave mode. It&#xa;              must be kept cleared in master mode. Note: This bit&#xa;              can only be programmed when the I2C is disabled (PE =&#xa;              0)." />
      <BitField start="18" size="1" name="WUPEN" description="Wakeup from Stop mode enable Note: If&#xa;              the Wakeup from Stop mode feature is not supported,&#xa;              this bit is reserved and forced by hardware to 0.&#xa;              Please refer to Section25.3: I2C implementation.&#xa;              Note: WUPEN can be set only when DNF =&#xa;              0000" />
      <BitField start="19" size="1" name="GCEN" description="General call enable" />
      <BitField start="20" size="1" name="SMBHEN" description="SMBus Host address enable Note: If the&#xa;              SMBus feature is not supported, this bit is reserved&#xa;              and forced by hardware to 0. Please refer to&#xa;              Section25.3: I2C implementation." />
      <BitField start="21" size="1" name="SMBDEN" description="SMBus Device Default address enable&#xa;              Note: If the SMBus feature is not supported, this bit&#xa;              is reserved and forced by hardware to 0. Please refer&#xa;              to Section25.3: I2C implementation." />
      <BitField start="22" size="1" name="ALERTEN" description="SMBus alert enable Device mode&#xa;              (SMBHEN=0): Host mode (SMBHEN=1): Note: When&#xa;              ALERTEN=0, the SMBA pin can be used as a standard&#xa;              GPIO. If the SMBus feature is not supported, this bit&#xa;              is reserved and forced by hardware to 0. Please refer&#xa;              to Section25.3: I2C implementation." />
      <BitField start="23" size="1" name="PECEN" description="PEC enable Note: If the SMBus feature is&#xa;              not supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
    </Register>
    <Register start="+0x4" size="0" name="I2C_CR2" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SADD0" description="Slave address bit 0 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): This bit is dont&#xa;              care In 10-bit addressing mode (ADD10 = 1): This bit&#xa;              should be written with bit 0 of the slave address to&#xa;              be sent Note: Changing these bits when the START bit&#xa;              is set is not allowed." />
      <BitField start="1" size="1" name="SADD1" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="2" size="1" name="SADD2" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="3" size="1" name="SADD3" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="4" size="1" name="SADD4" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="5" size="1" name="SADD5" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="6" size="1" name="SADD6" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="7" size="1" name="SADD7" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="8" size="1" name="SADD8" description="Slave address bit 9:8 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits are&#xa;              dont care In 10-bit addressing mode (ADD10 = 1):&#xa;              These bits should be written with bits 9:8 of the&#xa;              slave address to be sent Note: Changing these bits&#xa;              when the START bit is set is not&#xa;              allowed." />
      <BitField start="9" size="1" name="SADD9" description="Slave address bit 9:8 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits are&#xa;              dont care In 10-bit addressing mode (ADD10 = 1):&#xa;              These bits should be written with bits 9:8 of the&#xa;              slave address to be sent Note: Changing these bits&#xa;              when the START bit is set is not&#xa;              allowed." />
      <BitField start="10" size="1" name="RD_WRN" description="Transfer direction (master mode) Note:&#xa;              Changing this bit when the START bit is set is not&#xa;              allowed." />
      <BitField start="11" size="1" name="ADD10" description="10-bit addressing mode (master mode)&#xa;              Note: Changing this bit when the START bit is set is&#xa;              not allowed." />
      <BitField start="12" size="1" name="HEAD10R" description="10-bit address header only read&#xa;              direction (master receiver mode) Note: Changing this&#xa;              bit when the START bit is set is not&#xa;              allowed." />
      <BitField start="13" size="1" name="START" description="Start generation This bit is set by&#xa;              software, and cleared by hardware after the Start&#xa;              followed by the address sequence is sent, by an&#xa;              arbitration loss, by a timeout error detection, or&#xa;              when PE = 0. It can also be cleared by software by&#xa;              writing 1 to the ADDRCF bit in the I2C_ICR register.&#xa;              If the I2C is already in master mode with AUTOEND =&#xa;              0, setting this bit generates a Repeated Start&#xa;              condition when RELOAD=0, after the end of the NBYTES&#xa;              transfer. Otherwise setting this bit will generate a&#xa;              START condition once the bus is free. Note: Writing 0&#xa;              to this bit has no effect. The START bit can be set&#xa;              even if the bus is BUSY or I2C is in slave mode. This&#xa;              bit has no effect when RELOAD is set." />
      <BitField start="14" size="1" name="STOP" description="Stop generation (master mode) The bit is&#xa;              set by software, cleared by hardware when a Stop&#xa;              condition is detected, or when PE = 0. In Master&#xa;              Mode: Note: Writing 0 to this bit has no&#xa;              effect." />
      <BitField start="15" size="1" name="NACK" description="NACK generation (slave mode) The bit is&#xa;              set by software, cleared by hardware when the NACK is&#xa;              sent, or when a STOP condition or an Address matched&#xa;              is received, or when PE=0. Note: Writing 0 to this&#xa;              bit has no effect. This bit is used in slave mode&#xa;              only: in master receiver mode, NACK is automatically&#xa;              generated after last byte preceding STOP or RESTART&#xa;              condition, whatever the NACK bit value. When an&#xa;              overrun occurs in slave receiver NOSTRETCH mode, a&#xa;              NACK is automatically generated whatever the NACK bit&#xa;              value. When hardware PEC checking is enabled&#xa;              (PECBYTE=1), the PEC acknowledge value does not&#xa;              depend on the NACK value." />
      <BitField start="16" size="8" name="NBYTES" description="Number of bytes The number of bytes to&#xa;              be transmitted/received is programmed there. This&#xa;              field is dont care in slave mode with SBC=0. Note:&#xa;              Changing these bits when the START bit is set is not&#xa;              allowed." />
      <BitField start="24" size="1" name="RELOAD" description="NBYTES reload mode This bit is set and&#xa;              cleared by software." />
      <BitField start="25" size="1" name="AUTOEND" description="Automatic end mode (master mode) This&#xa;              bit is set and cleared by software. Note: This bit&#xa;              has no effect in slave mode or when the RELOAD bit is&#xa;              set." />
      <BitField start="26" size="1" name="PECBYTE" description="Packet error checking byte This bit is&#xa;              set by software, and cleared by hardware when the PEC&#xa;              is transferred, or when a STOP condition or an&#xa;              Address matched is received, also when PE=0. Note:&#xa;              Writing 0 to this bit has no effect. This bit has no&#xa;              effect when RELOAD is set. This bit has no effect is&#xa;              slave mode when SBC=0. If the SMBus feature is not&#xa;              supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
    </Register>
    <Register start="+0x8" size="0" name="I2C_OAR1" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="OA1" description="Interface address 7-bit addressing mode:&#xa;              dont care 10-bit addressing mode: bits 9:8 of address&#xa;              Note: These bits can be written only when OA1EN=0.&#xa;              OA1[7:1]: Interface address Bits 7:1 of address Note:&#xa;              These bits can be written only when OA1EN=0. OA1[0]:&#xa;              Interface address 7-bit addressing mode: dont care&#xa;              10-bit addressing mode: bit 0 of address Note: This&#xa;              bit can be written only when OA1EN=0." />
      <BitField start="10" size="1" name="OA1MODE" description="Own Address 1 10-bit mode Note: This bit&#xa;              can be written only when OA1EN=0." />
      <BitField start="15" size="1" name="OA1EN" description="Own Address 1 enable" />
    </Register>
    <Register start="+0xC" size="0" name="I2C_OAR2" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="7" name="OA2" description="Interface address bits 7:1 of address&#xa;              Note: These bits can be written only when&#xa;              OA2EN=0." />
      <BitField start="8" size="3" name="OA2MSK" description="Own Address 2 masks Note: These bits can&#xa;              be written only when OA2EN=0. As soon as OA2MSK is&#xa;              not equal to 0, the reserved I2C addresses (0b0000xxx&#xa;              and 0b1111xxx) are not acknowledged even if the&#xa;              comparison matches." />
      <BitField start="15" size="1" name="OA2EN" description="Own Address 2 enable" />
    </Register>
    <Register start="+0x10" size="0" name="I2C_TIMINGR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCLL" description="SCL low period (master mode) This field&#xa;              is used to generate the SCL low period in master&#xa;              mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also&#xa;              used to generate tBUF and tSU:STA&#xa;              timings." />
      <BitField start="8" size="8" name="SCLH" description="SCL high period (master mode) This field&#xa;              is used to generate the SCL high period in master&#xa;              mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also&#xa;              used to generate tSU:STO and tHD:STA&#xa;              timing." />
      <BitField start="16" size="4" name="SDADEL" description="Data hold time This field is used to&#xa;              generate the delay tSDADEL between SCL falling edge&#xa;              and SDA edge. In master mode and in slave mode with&#xa;              NOSTRETCH = 0, the SCL line is stretched low during&#xa;              tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is&#xa;              used to generate tHD:DAT timing." />
      <BitField start="20" size="4" name="SCLDEL" description="Data setup time This field is used to&#xa;              generate a delay tSCLDEL between SDA edge and SCL&#xa;              rising edge. In master mode and in slave mode with&#xa;              NOSTRETCH = 0, the SCL line is stretched low during&#xa;              tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL&#xa;              is used to generate tSU:DAT timing." />
      <BitField start="28" size="4" name="PRESC" description="Timing prescaler This field is used to&#xa;              prescale I2CCLK in order to generate the clock period&#xa;              tPRESC used for data setup and hold counters (refer&#xa;              to I2C timings on page9) and for SCL high and low&#xa;              level counters (refer to I2C master initialization on&#xa;              page24). tPRESC = (PRESC+1) x tI2CCLK" />
    </Register>
    <Register start="+0x14" size="0" name="I2C_TIMEOUTR" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TIMEOUTA" description="Bus Timeout A This field is used to&#xa;              configure: The SCL low timeout condition tTIMEOUT&#xa;              when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK&#xa;              The bus idle condition (both SCL and SDA high) when&#xa;              TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These&#xa;              bits can be written only when&#xa;              TIMOUTEN=0." />
      <BitField start="12" size="1" name="TIDLE" description="Idle clock timeout detection Note: This&#xa;              bit can be written only when&#xa;              TIMOUTEN=0." />
      <BitField start="15" size="1" name="TIMOUTEN" description="Clock timeout enable" />
      <BitField start="16" size="12" name="TIMEOUTB" description="Bus timeout B This field is used to&#xa;              configure the cumulative clock extension timeout: In&#xa;              master mode, the master cumulative clock low extend&#xa;              time (tLOW:MEXT) is detected In slave mode, the slave&#xa;              cumulative clock low extend time (tLOW:SEXT) is&#xa;              detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK&#xa;              Note: These bits can be written only when&#xa;              TEXTEN=0." />
      <BitField start="31" size="1" name="TEXTEN" description="Extended clock timeout&#xa;              enable" />
    </Register>
    <Register start="+0x18" size="0" name="I2C_ISR" access="Read/Write" description="Access: No wait states" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXE" description="Transmit data register empty&#xa;              (transmitters) This bit is set by hardware when the&#xa;              I2C_TXDR register is empty. It is cleared when the&#xa;              next data to be sent is written in the I2C_TXDR&#xa;              register. This bit can be written to 1 by software in&#xa;              order to flush the transmit data register I2C_TXDR.&#xa;              Note: This bit is set by hardware when&#xa;              PE=0." />
      <BitField start="1" size="1" name="TXIS" description="Transmit interrupt status (transmitters)&#xa;              This bit is set by hardware when the I2C_TXDR&#xa;              register is empty and the data to be transmitted must&#xa;              be written in the I2C_TXDR register. It is cleared&#xa;              when the next data to be sent is written in the&#xa;              I2C_TXDR register. This bit can be written to 1 by&#xa;              software when NOSTRETCH=1 only, in order to generate&#xa;              a TXIS event (interrupt if TXIE=1 or DMA request if&#xa;              TXDMAEN=1). Note: This bit is cleared by hardware&#xa;              when PE=0." />
      <BitField start="2" size="1" name="RXNE" description="Receive data register not empty&#xa;              (receivers) This bit is set by hardware when the&#xa;              received data is copied into the I2C_RXDR register,&#xa;              and is ready to be read. It is cleared when I2C_RXDR&#xa;              is read. Note: This bit is cleared by hardware when&#xa;              PE=0." />
      <BitField start="3" size="1" name="ADDR" description="Address matched (slave mode) This bit is&#xa;              set by hardware as soon as the received slave address&#xa;              matched with one of the enabled slave addresses. It&#xa;              is cleared by software by setting ADDRCF bit. Note:&#xa;              This bit is cleared by hardware when&#xa;              PE=0." />
      <BitField start="4" size="1" name="NACKF" description="Not Acknowledge received flag This flag&#xa;              is set by hardware when a NACK is received after a&#xa;              byte transmission. It is cleared by software by&#xa;              setting the NACKCF bit. Note: This bit is cleared by&#xa;              hardware when PE=0." />
      <BitField start="5" size="1" name="STOPF" description="Stop detection flag This flag is set by&#xa;              hardware when a Stop condition is detected on the bus&#xa;              and the peripheral is involved in this transfer:&#xa;              either as a master, provided that the STOP condition&#xa;              is generated by the peripheral. or as a slave,&#xa;              provided that the peripheral has been addressed&#xa;              previously during this transfer. It is cleared by&#xa;              software by setting the STOPCF bit. Note: This bit is&#xa;              cleared by hardware when PE=0." />
      <BitField start="6" size="1" name="TC" description="Transfer Complete (master mode) This&#xa;              flag is set by hardware when RELOAD=0, AUTOEND=0 and&#xa;              NBYTES data have been transferred. It is cleared by&#xa;              software when START bit or STOP bit is set. Note:&#xa;              This bit is cleared by hardware when&#xa;              PE=0." />
      <BitField start="7" size="1" name="TCR" description="Transfer Complete Reload This flag is&#xa;              set by hardware when RELOAD=1 and NBYTES data have&#xa;              been transferred. It is cleared by software when&#xa;              NBYTES is written to a non-zero value. Note: This bit&#xa;              is cleared by hardware when PE=0. This flag is only&#xa;              for master mode, or for slave mode when the SBC bit&#xa;              is set." />
      <BitField start="8" size="1" name="BERR" description="Bus error This flag is set by hardware&#xa;              when a misplaced Start or Stop condition is detected&#xa;              whereas the peripheral is involved in the transfer.&#xa;              The flag is not set during the address phase in slave&#xa;              mode. It is cleared by software by setting BERRCF&#xa;              bit. Note: This bit is cleared by hardware when&#xa;              PE=0." />
      <BitField start="9" size="1" name="ARLO" description="Arbitration lost This flag is set by&#xa;              hardware in case of arbitration loss. It is cleared&#xa;              by software by setting the ARLOCF bit. Note: This bit&#xa;              is cleared by hardware when PE=0." />
      <BitField start="10" size="1" name="OVR" description="Overrun/Underrun (slave mode) This flag&#xa;              is set by hardware in slave mode with NOSTRETCH=1,&#xa;              when an overrun/underrun error occurs. It is cleared&#xa;              by software by setting the OVRCF bit. Note: This bit&#xa;              is cleared by hardware when PE=0." />
      <BitField start="11" size="1" name="PECERR" description="PEC Error in reception This flag is set&#xa;              by hardware when the received PEC does not match with&#xa;              the PEC register content. A NACK is automatically&#xa;              sent after the wrong PEC reception. It is cleared by&#xa;              software by setting the PECCF bit. Note: This bit is&#xa;              cleared by hardware when PE=0. If the SMBus feature&#xa;              is not supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
      <BitField start="12" size="1" name="TIMEOUT" description="Timeout or tLOW detection flag This flag&#xa;              is set by hardware when a timeout or extended clock&#xa;              timeout occurred. It is cleared by software by&#xa;              setting the TIMEOUTCF bit. Note: This bit is cleared&#xa;              by hardware when PE=0. If the SMBus feature is not&#xa;              supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
      <BitField start="13" size="1" name="ALERT" description="SMBus alert This flag is set by hardware&#xa;              when SMBHEN=1 (SMBus host configuration), ALERTEN=1&#xa;              and a SMBALERT event (falling edge) is detected on&#xa;              SMBA pin. It is cleared by software by setting the&#xa;              ALERTCF bit. Note: This bit is cleared by hardware&#xa;              when PE=0. If the SMBus feature is not supported,&#xa;              this bit is reserved and forced by hardware to 0.&#xa;              Please refer to Section25.3: I2C&#xa;              implementation." />
      <BitField start="15" size="1" name="BUSY" description="Bus busy This flag indicates that a&#xa;              communication is in progress on the bus. It is set by&#xa;              hardware when a START condition is detected. It is&#xa;              cleared by hardware when a Stop condition is&#xa;              detected, or when PE=0." />
      <BitField start="16" size="1" name="DIR" description="Transfer direction (Slave mode) This&#xa;              flag is updated when an address match event occurs&#xa;              (ADDR=1)." />
      <BitField start="17" size="7" name="ADDCODE" description="Address match code (Slave mode) These&#xa;              bits are updated with the received address when an&#xa;              address match event occurs (ADDR = 1). In the case of&#xa;              a 10-bit address, ADDCODE provides the 10-bit header&#xa;              followed by the 2 MSBs of the address." />
    </Register>
    <Register start="+0x1C" size="0" name="I2C_ICR" access="WriteOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="ADDRCF" description="Address matched flag clear Writing 1 to&#xa;              this bit clears the ADDR flag in the I2C_ISR&#xa;              register. Writing 1 to this bit also clears the START&#xa;              bit in the I2C_CR2 register." />
      <BitField start="4" size="1" name="NACKCF" description="Not Acknowledge flag clear Writing 1 to&#xa;              this bit clears the ACKF flag in I2C_ISR&#xa;              register." />
      <BitField start="5" size="1" name="STOPCF" description="Stop detection flag clear Writing 1 to&#xa;              this bit clears the STOPF flag in the I2C_ISR&#xa;              register." />
      <BitField start="8" size="1" name="BERRCF" description="Bus error flag clear Writing 1 to this&#xa;              bit clears the BERRF flag in the I2C_ISR&#xa;              register." />
      <BitField start="9" size="1" name="ARLOCF" description="Arbitration Lost flag clear Writing 1 to&#xa;              this bit clears the ARLO flag in the I2C_ISR&#xa;              register." />
      <BitField start="10" size="1" name="OVRCF" description="Overrun/Underrun flag clear Writing 1 to&#xa;              this bit clears the OVR flag in the I2C_ISR&#xa;              register." />
      <BitField start="11" size="1" name="PECCF" description="PEC Error flag clear Writing 1 to this&#xa;              bit clears the PECERR flag in the I2C_ISR register.&#xa;              Note: If the SMBus feature is not supported, this bit&#xa;              is reserved and forced by hardware to 0. Please refer&#xa;              to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMOUTCF" description="Timeout detection flag clear Writing 1&#xa;              to this bit clears the TIMEOUT flag in the I2C_ISR&#xa;              register. Note: If the SMBus feature is not&#xa;              supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
      <BitField start="13" size="1" name="ALERTCF" description="Alert flag clear Writing 1 to this bit&#xa;              clears the ALERT flag in the I2C_ISR register. Note:&#xa;              If the SMBus feature is not supported, this bit is&#xa;              reserved and forced by hardware to 0. Please refer to&#xa;              Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x20" size="0" name="I2C_PECR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PEC" description="Packet error checking register This&#xa;              field contains the internal PEC when PECEN=1. The PEC&#xa;              is cleared by hardware when PE=0." />
    </Register>
    <Register start="+0x24" size="0" name="I2C_RXDR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXDATA" description="8-bit receive data Data byte received&#xa;              from the I2C bus." />
    </Register>
    <Register start="+0x28" size="0" name="I2C_TXDR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXDATA" description="8-bit transmit data Data byte to be&#xa;              transmitted to the I2C bus. Note: These bits can be&#xa;              written only when TXE=1." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C3" start="0x40005C00" description="I2C">
    <Register start="+0x0" size="0" name="I2C_CR1" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="Peripheral enable Note: When PE=0, the&#xa;              I2C SCL and SDA lines are released. Internal state&#xa;              machines and status bits are put back to their reset&#xa;              value. When cleared, PE must be kept low for at least&#xa;              3 APB clock cycles." />
      <BitField start="1" size="1" name="TXIE" description="TX Interrupt enable" />
      <BitField start="2" size="1" name="RXIE" description="RX Interrupt enable" />
      <BitField start="3" size="1" name="ADDRIE" description="Address match Interrupt enable (slave&#xa;              only)" />
      <BitField start="4" size="1" name="NACKIE" description="Not acknowledge received Interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="STOPIE" description="STOP detection Interrupt&#xa;              enable" />
      <BitField start="6" size="1" name="TCIE" description="Transfer Complete interrupt enable Note:&#xa;              Any of these events will generate an interrupt:&#xa;              Transfer Complete (TC) Transfer Complete Reload&#xa;              (TCR)" />
      <BitField start="7" size="1" name="ERRIE" description="Error interrupts enable Note: Any of&#xa;              these errors generate an interrupt: Arbitration Loss&#xa;              (ARLO) Bus Error detection (BERR) Overrun/Underrun&#xa;              (OVR) Timeout detection (TIMEOUT) PEC error detection&#xa;              (PECERR) Alert pin event detection&#xa;              (ALERT)" />
      <BitField start="8" size="4" name="DNF" description="Digital noise filter These bits are used&#xa;              to configure the digital noise filter on SDA and SCL&#xa;              input. The digital filter will filter spikes with a&#xa;              length of up to DNF[3:0] * tI2CCLK ... Note: If the&#xa;              analog filter is also enabled, the digital filter is&#xa;              added to the analog filter. This filter can only be&#xa;              programmed when the I2C is disabled (PE =&#xa;              0)." />
      <BitField start="12" size="1" name="ANFOFF" description="Analog noise filter OFF Note: This bit&#xa;              can only be programmed when the I2C is disabled (PE =&#xa;              0)." />
      <BitField start="14" size="1" name="TXDMAEN" description="DMA transmission requests&#xa;              enable" />
      <BitField start="15" size="1" name="RXDMAEN" description="DMA reception requests&#xa;              enable" />
      <BitField start="16" size="1" name="SBC" description="Slave byte control This bit is used to&#xa;              enable hardware byte control in slave&#xa;              mode." />
      <BitField start="17" size="1" name="NOSTRETCH" description="Clock stretching disable This bit is&#xa;              used to disable clock stretching in slave mode. It&#xa;              must be kept cleared in master mode. Note: This bit&#xa;              can only be programmed when the I2C is disabled (PE =&#xa;              0)." />
      <BitField start="18" size="1" name="WUPEN" description="Wakeup from Stop mode enable Note: If&#xa;              the Wakeup from Stop mode feature is not supported,&#xa;              this bit is reserved and forced by hardware to 0.&#xa;              Please refer to Section25.3: I2C implementation.&#xa;              Note: WUPEN can be set only when DNF =&#xa;              0000" />
      <BitField start="19" size="1" name="GCEN" description="General call enable" />
      <BitField start="20" size="1" name="SMBHEN" description="SMBus Host address enable Note: If the&#xa;              SMBus feature is not supported, this bit is reserved&#xa;              and forced by hardware to 0. Please refer to&#xa;              Section25.3: I2C implementation." />
      <BitField start="21" size="1" name="SMBDEN" description="SMBus Device Default address enable&#xa;              Note: If the SMBus feature is not supported, this bit&#xa;              is reserved and forced by hardware to 0. Please refer&#xa;              to Section25.3: I2C implementation." />
      <BitField start="22" size="1" name="ALERTEN" description="SMBus alert enable Device mode&#xa;              (SMBHEN=0): Host mode (SMBHEN=1): Note: When&#xa;              ALERTEN=0, the SMBA pin can be used as a standard&#xa;              GPIO. If the SMBus feature is not supported, this bit&#xa;              is reserved and forced by hardware to 0. Please refer&#xa;              to Section25.3: I2C implementation." />
      <BitField start="23" size="1" name="PECEN" description="PEC enable Note: If the SMBus feature is&#xa;              not supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
    </Register>
    <Register start="+0x4" size="0" name="I2C_CR2" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SADD0" description="Slave address bit 0 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): This bit is dont&#xa;              care In 10-bit addressing mode (ADD10 = 1): This bit&#xa;              should be written with bit 0 of the slave address to&#xa;              be sent Note: Changing these bits when the START bit&#xa;              is set is not allowed." />
      <BitField start="1" size="1" name="SADD1" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="2" size="1" name="SADD2" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="3" size="1" name="SADD3" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="4" size="1" name="SADD4" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="5" size="1" name="SADD5" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="6" size="1" name="SADD6" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="7" size="1" name="SADD7" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="8" size="1" name="SADD8" description="Slave address bit 9:8 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits are&#xa;              dont care In 10-bit addressing mode (ADD10 = 1):&#xa;              These bits should be written with bits 9:8 of the&#xa;              slave address to be sent Note: Changing these bits&#xa;              when the START bit is set is not&#xa;              allowed." />
      <BitField start="9" size="1" name="SADD9" description="Slave address bit 9:8 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits are&#xa;              dont care In 10-bit addressing mode (ADD10 = 1):&#xa;              These bits should be written with bits 9:8 of the&#xa;              slave address to be sent Note: Changing these bits&#xa;              when the START bit is set is not&#xa;              allowed." />
      <BitField start="10" size="1" name="RD_WRN" description="Transfer direction (master mode) Note:&#xa;              Changing this bit when the START bit is set is not&#xa;              allowed." />
      <BitField start="11" size="1" name="ADD10" description="10-bit addressing mode (master mode)&#xa;              Note: Changing this bit when the START bit is set is&#xa;              not allowed." />
      <BitField start="12" size="1" name="HEAD10R" description="10-bit address header only read&#xa;              direction (master receiver mode) Note: Changing this&#xa;              bit when the START bit is set is not&#xa;              allowed." />
      <BitField start="13" size="1" name="START" description="Start generation This bit is set by&#xa;              software, and cleared by hardware after the Start&#xa;              followed by the address sequence is sent, by an&#xa;              arbitration loss, by a timeout error detection, or&#xa;              when PE = 0. It can also be cleared by software by&#xa;              writing 1 to the ADDRCF bit in the I2C_ICR register.&#xa;              If the I2C is already in master mode with AUTOEND =&#xa;              0, setting this bit generates a Repeated Start&#xa;              condition when RELOAD=0, after the end of the NBYTES&#xa;              transfer. Otherwise setting this bit will generate a&#xa;              START condition once the bus is free. Note: Writing 0&#xa;              to this bit has no effect. The START bit can be set&#xa;              even if the bus is BUSY or I2C is in slave mode. This&#xa;              bit has no effect when RELOAD is set." />
      <BitField start="14" size="1" name="STOP" description="Stop generation (master mode) The bit is&#xa;              set by software, cleared by hardware when a Stop&#xa;              condition is detected, or when PE = 0. In Master&#xa;              Mode: Note: Writing 0 to this bit has no&#xa;              effect." />
      <BitField start="15" size="1" name="NACK" description="NACK generation (slave mode) The bit is&#xa;              set by software, cleared by hardware when the NACK is&#xa;              sent, or when a STOP condition or an Address matched&#xa;              is received, or when PE=0. Note: Writing 0 to this&#xa;              bit has no effect. This bit is used in slave mode&#xa;              only: in master receiver mode, NACK is automatically&#xa;              generated after last byte preceding STOP or RESTART&#xa;              condition, whatever the NACK bit value. When an&#xa;              overrun occurs in slave receiver NOSTRETCH mode, a&#xa;              NACK is automatically generated whatever the NACK bit&#xa;              value. When hardware PEC checking is enabled&#xa;              (PECBYTE=1), the PEC acknowledge value does not&#xa;              depend on the NACK value." />
      <BitField start="16" size="8" name="NBYTES" description="Number of bytes The number of bytes to&#xa;              be transmitted/received is programmed there. This&#xa;              field is dont care in slave mode with SBC=0. Note:&#xa;              Changing these bits when the START bit is set is not&#xa;              allowed." />
      <BitField start="24" size="1" name="RELOAD" description="NBYTES reload mode This bit is set and&#xa;              cleared by software." />
      <BitField start="25" size="1" name="AUTOEND" description="Automatic end mode (master mode) This&#xa;              bit is set and cleared by software. Note: This bit&#xa;              has no effect in slave mode or when the RELOAD bit is&#xa;              set." />
      <BitField start="26" size="1" name="PECBYTE" description="Packet error checking byte This bit is&#xa;              set by software, and cleared by hardware when the PEC&#xa;              is transferred, or when a STOP condition or an&#xa;              Address matched is received, also when PE=0. Note:&#xa;              Writing 0 to this bit has no effect. This bit has no&#xa;              effect when RELOAD is set. This bit has no effect is&#xa;              slave mode when SBC=0. If the SMBus feature is not&#xa;              supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
    </Register>
    <Register start="+0x8" size="0" name="I2C_OAR1" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="OA1" description="Interface address 7-bit addressing mode:&#xa;              dont care 10-bit addressing mode: bits 9:8 of address&#xa;              Note: These bits can be written only when OA1EN=0.&#xa;              OA1[7:1]: Interface address Bits 7:1 of address Note:&#xa;              These bits can be written only when OA1EN=0. OA1[0]:&#xa;              Interface address 7-bit addressing mode: dont care&#xa;              10-bit addressing mode: bit 0 of address Note: This&#xa;              bit can be written only when OA1EN=0." />
      <BitField start="10" size="1" name="OA1MODE" description="Own Address 1 10-bit mode Note: This bit&#xa;              can be written only when OA1EN=0." />
      <BitField start="15" size="1" name="OA1EN" description="Own Address 1 enable" />
    </Register>
    <Register start="+0xC" size="0" name="I2C_OAR2" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="7" name="OA2" description="Interface address bits 7:1 of address&#xa;              Note: These bits can be written only when&#xa;              OA2EN=0." />
      <BitField start="8" size="3" name="OA2MSK" description="Own Address 2 masks Note: These bits can&#xa;              be written only when OA2EN=0. As soon as OA2MSK is&#xa;              not equal to 0, the reserved I2C addresses (0b0000xxx&#xa;              and 0b1111xxx) are not acknowledged even if the&#xa;              comparison matches." />
      <BitField start="15" size="1" name="OA2EN" description="Own Address 2 enable" />
    </Register>
    <Register start="+0x10" size="0" name="I2C_TIMINGR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCLL" description="SCL low period (master mode) This field&#xa;              is used to generate the SCL low period in master&#xa;              mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also&#xa;              used to generate tBUF and tSU:STA&#xa;              timings." />
      <BitField start="8" size="8" name="SCLH" description="SCL high period (master mode) This field&#xa;              is used to generate the SCL high period in master&#xa;              mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also&#xa;              used to generate tSU:STO and tHD:STA&#xa;              timing." />
      <BitField start="16" size="4" name="SDADEL" description="Data hold time This field is used to&#xa;              generate the delay tSDADEL between SCL falling edge&#xa;              and SDA edge. In master mode and in slave mode with&#xa;              NOSTRETCH = 0, the SCL line is stretched low during&#xa;              tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is&#xa;              used to generate tHD:DAT timing." />
      <BitField start="20" size="4" name="SCLDEL" description="Data setup time This field is used to&#xa;              generate a delay tSCLDEL between SDA edge and SCL&#xa;              rising edge. In master mode and in slave mode with&#xa;              NOSTRETCH = 0, the SCL line is stretched low during&#xa;              tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL&#xa;              is used to generate tSU:DAT timing." />
      <BitField start="28" size="4" name="PRESC" description="Timing prescaler This field is used to&#xa;              prescale I2CCLK in order to generate the clock period&#xa;              tPRESC used for data setup and hold counters (refer&#xa;              to I2C timings on page9) and for SCL high and low&#xa;              level counters (refer to I2C master initialization on&#xa;              page24). tPRESC = (PRESC+1) x tI2CCLK" />
    </Register>
    <Register start="+0x14" size="0" name="I2C_TIMEOUTR" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TIMEOUTA" description="Bus Timeout A This field is used to&#xa;              configure: The SCL low timeout condition tTIMEOUT&#xa;              when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK&#xa;              The bus idle condition (both SCL and SDA high) when&#xa;              TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These&#xa;              bits can be written only when&#xa;              TIMOUTEN=0." />
      <BitField start="12" size="1" name="TIDLE" description="Idle clock timeout detection Note: This&#xa;              bit can be written only when&#xa;              TIMOUTEN=0." />
      <BitField start="15" size="1" name="TIMOUTEN" description="Clock timeout enable" />
      <BitField start="16" size="12" name="TIMEOUTB" description="Bus timeout B This field is used to&#xa;              configure the cumulative clock extension timeout: In&#xa;              master mode, the master cumulative clock low extend&#xa;              time (tLOW:MEXT) is detected In slave mode, the slave&#xa;              cumulative clock low extend time (tLOW:SEXT) is&#xa;              detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK&#xa;              Note: These bits can be written only when&#xa;              TEXTEN=0." />
      <BitField start="31" size="1" name="TEXTEN" description="Extended clock timeout&#xa;              enable" />
    </Register>
    <Register start="+0x18" size="0" name="I2C_ISR" access="Read/Write" description="Access: No wait states" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXE" description="Transmit data register empty&#xa;              (transmitters) This bit is set by hardware when the&#xa;              I2C_TXDR register is empty. It is cleared when the&#xa;              next data to be sent is written in the I2C_TXDR&#xa;              register. This bit can be written to 1 by software in&#xa;              order to flush the transmit data register I2C_TXDR.&#xa;              Note: This bit is set by hardware when&#xa;              PE=0." />
      <BitField start="1" size="1" name="TXIS" description="Transmit interrupt status (transmitters)&#xa;              This bit is set by hardware when the I2C_TXDR&#xa;              register is empty and the data to be transmitted must&#xa;              be written in the I2C_TXDR register. It is cleared&#xa;              when the next data to be sent is written in the&#xa;              I2C_TXDR register. This bit can be written to 1 by&#xa;              software when NOSTRETCH=1 only, in order to generate&#xa;              a TXIS event (interrupt if TXIE=1 or DMA request if&#xa;              TXDMAEN=1). Note: This bit is cleared by hardware&#xa;              when PE=0." />
      <BitField start="2" size="1" name="RXNE" description="Receive data register not empty&#xa;              (receivers) This bit is set by hardware when the&#xa;              received data is copied into the I2C_RXDR register,&#xa;              and is ready to be read. It is cleared when I2C_RXDR&#xa;              is read. Note: This bit is cleared by hardware when&#xa;              PE=0." />
      <BitField start="3" size="1" name="ADDR" description="Address matched (slave mode) This bit is&#xa;              set by hardware as soon as the received slave address&#xa;              matched with one of the enabled slave addresses. It&#xa;              is cleared by software by setting ADDRCF bit. Note:&#xa;              This bit is cleared by hardware when&#xa;              PE=0." />
      <BitField start="4" size="1" name="NACKF" description="Not Acknowledge received flag This flag&#xa;              is set by hardware when a NACK is received after a&#xa;              byte transmission. It is cleared by software by&#xa;              setting the NACKCF bit. Note: This bit is cleared by&#xa;              hardware when PE=0." />
      <BitField start="5" size="1" name="STOPF" description="Stop detection flag This flag is set by&#xa;              hardware when a Stop condition is detected on the bus&#xa;              and the peripheral is involved in this transfer:&#xa;              either as a master, provided that the STOP condition&#xa;              is generated by the peripheral. or as a slave,&#xa;              provided that the peripheral has been addressed&#xa;              previously during this transfer. It is cleared by&#xa;              software by setting the STOPCF bit. Note: This bit is&#xa;              cleared by hardware when PE=0." />
      <BitField start="6" size="1" name="TC" description="Transfer Complete (master mode) This&#xa;              flag is set by hardware when RELOAD=0, AUTOEND=0 and&#xa;              NBYTES data have been transferred. It is cleared by&#xa;              software when START bit or STOP bit is set. Note:&#xa;              This bit is cleared by hardware when&#xa;              PE=0." />
      <BitField start="7" size="1" name="TCR" description="Transfer Complete Reload This flag is&#xa;              set by hardware when RELOAD=1 and NBYTES data have&#xa;              been transferred. It is cleared by software when&#xa;              NBYTES is written to a non-zero value. Note: This bit&#xa;              is cleared by hardware when PE=0. This flag is only&#xa;              for master mode, or for slave mode when the SBC bit&#xa;              is set." />
      <BitField start="8" size="1" name="BERR" description="Bus error This flag is set by hardware&#xa;              when a misplaced Start or Stop condition is detected&#xa;              whereas the peripheral is involved in the transfer.&#xa;              The flag is not set during the address phase in slave&#xa;              mode. It is cleared by software by setting BERRCF&#xa;              bit. Note: This bit is cleared by hardware when&#xa;              PE=0." />
      <BitField start="9" size="1" name="ARLO" description="Arbitration lost This flag is set by&#xa;              hardware in case of arbitration loss. It is cleared&#xa;              by software by setting the ARLOCF bit. Note: This bit&#xa;              is cleared by hardware when PE=0." />
      <BitField start="10" size="1" name="OVR" description="Overrun/Underrun (slave mode) This flag&#xa;              is set by hardware in slave mode with NOSTRETCH=1,&#xa;              when an overrun/underrun error occurs. It is cleared&#xa;              by software by setting the OVRCF bit. Note: This bit&#xa;              is cleared by hardware when PE=0." />
      <BitField start="11" size="1" name="PECERR" description="PEC Error in reception This flag is set&#xa;              by hardware when the received PEC does not match with&#xa;              the PEC register content. A NACK is automatically&#xa;              sent after the wrong PEC reception. It is cleared by&#xa;              software by setting the PECCF bit. Note: This bit is&#xa;              cleared by hardware when PE=0. If the SMBus feature&#xa;              is not supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
      <BitField start="12" size="1" name="TIMEOUT" description="Timeout or tLOW detection flag This flag&#xa;              is set by hardware when a timeout or extended clock&#xa;              timeout occurred. It is cleared by software by&#xa;              setting the TIMEOUTCF bit. Note: This bit is cleared&#xa;              by hardware when PE=0. If the SMBus feature is not&#xa;              supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
      <BitField start="13" size="1" name="ALERT" description="SMBus alert This flag is set by hardware&#xa;              when SMBHEN=1 (SMBus host configuration), ALERTEN=1&#xa;              and a SMBALERT event (falling edge) is detected on&#xa;              SMBA pin. It is cleared by software by setting the&#xa;              ALERTCF bit. Note: This bit is cleared by hardware&#xa;              when PE=0. If the SMBus feature is not supported,&#xa;              this bit is reserved and forced by hardware to 0.&#xa;              Please refer to Section25.3: I2C&#xa;              implementation." />
      <BitField start="15" size="1" name="BUSY" description="Bus busy This flag indicates that a&#xa;              communication is in progress on the bus. It is set by&#xa;              hardware when a START condition is detected. It is&#xa;              cleared by hardware when a Stop condition is&#xa;              detected, or when PE=0." />
      <BitField start="16" size="1" name="DIR" description="Transfer direction (Slave mode) This&#xa;              flag is updated when an address match event occurs&#xa;              (ADDR=1)." />
      <BitField start="17" size="7" name="ADDCODE" description="Address match code (Slave mode) These&#xa;              bits are updated with the received address when an&#xa;              address match event occurs (ADDR = 1). In the case of&#xa;              a 10-bit address, ADDCODE provides the 10-bit header&#xa;              followed by the 2 MSBs of the address." />
    </Register>
    <Register start="+0x1C" size="0" name="I2C_ICR" access="WriteOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="ADDRCF" description="Address matched flag clear Writing 1 to&#xa;              this bit clears the ADDR flag in the I2C_ISR&#xa;              register. Writing 1 to this bit also clears the START&#xa;              bit in the I2C_CR2 register." />
      <BitField start="4" size="1" name="NACKCF" description="Not Acknowledge flag clear Writing 1 to&#xa;              this bit clears the ACKF flag in I2C_ISR&#xa;              register." />
      <BitField start="5" size="1" name="STOPCF" description="Stop detection flag clear Writing 1 to&#xa;              this bit clears the STOPF flag in the I2C_ISR&#xa;              register." />
      <BitField start="8" size="1" name="BERRCF" description="Bus error flag clear Writing 1 to this&#xa;              bit clears the BERRF flag in the I2C_ISR&#xa;              register." />
      <BitField start="9" size="1" name="ARLOCF" description="Arbitration Lost flag clear Writing 1 to&#xa;              this bit clears the ARLO flag in the I2C_ISR&#xa;              register." />
      <BitField start="10" size="1" name="OVRCF" description="Overrun/Underrun flag clear Writing 1 to&#xa;              this bit clears the OVR flag in the I2C_ISR&#xa;              register." />
      <BitField start="11" size="1" name="PECCF" description="PEC Error flag clear Writing 1 to this&#xa;              bit clears the PECERR flag in the I2C_ISR register.&#xa;              Note: If the SMBus feature is not supported, this bit&#xa;              is reserved and forced by hardware to 0. Please refer&#xa;              to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMOUTCF" description="Timeout detection flag clear Writing 1&#xa;              to this bit clears the TIMEOUT flag in the I2C_ISR&#xa;              register. Note: If the SMBus feature is not&#xa;              supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
      <BitField start="13" size="1" name="ALERTCF" description="Alert flag clear Writing 1 to this bit&#xa;              clears the ALERT flag in the I2C_ISR register. Note:&#xa;              If the SMBus feature is not supported, this bit is&#xa;              reserved and forced by hardware to 0. Please refer to&#xa;              Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x20" size="0" name="I2C_PECR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PEC" description="Packet error checking register This&#xa;              field contains the internal PEC when PECEN=1. The PEC&#xa;              is cleared by hardware when PE=0." />
    </Register>
    <Register start="+0x24" size="0" name="I2C_RXDR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXDATA" description="8-bit receive data Data byte received&#xa;              from the I2C bus." />
    </Register>
    <Register start="+0x28" size="0" name="I2C_TXDR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXDATA" description="8-bit transmit data Data byte to be&#xa;              transmitted to the I2C bus. Note: These bits can be&#xa;              written only when TXE=1." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C4" start="0x58001C00" description="I2C">
    <Register start="+0x0" size="0" name="I2C_CR1" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="Peripheral enable Note: When PE=0, the&#xa;              I2C SCL and SDA lines are released. Internal state&#xa;              machines and status bits are put back to their reset&#xa;              value. When cleared, PE must be kept low for at least&#xa;              3 APB clock cycles." />
      <BitField start="1" size="1" name="TXIE" description="TX Interrupt enable" />
      <BitField start="2" size="1" name="RXIE" description="RX Interrupt enable" />
      <BitField start="3" size="1" name="ADDRIE" description="Address match Interrupt enable (slave&#xa;              only)" />
      <BitField start="4" size="1" name="NACKIE" description="Not acknowledge received Interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="STOPIE" description="STOP detection Interrupt&#xa;              enable" />
      <BitField start="6" size="1" name="TCIE" description="Transfer Complete interrupt enable Note:&#xa;              Any of these events will generate an interrupt:&#xa;              Transfer Complete (TC) Transfer Complete Reload&#xa;              (TCR)" />
      <BitField start="7" size="1" name="ERRIE" description="Error interrupts enable Note: Any of&#xa;              these errors generate an interrupt: Arbitration Loss&#xa;              (ARLO) Bus Error detection (BERR) Overrun/Underrun&#xa;              (OVR) Timeout detection (TIMEOUT) PEC error detection&#xa;              (PECERR) Alert pin event detection&#xa;              (ALERT)" />
      <BitField start="8" size="4" name="DNF" description="Digital noise filter These bits are used&#xa;              to configure the digital noise filter on SDA and SCL&#xa;              input. The digital filter will filter spikes with a&#xa;              length of up to DNF[3:0] * tI2CCLK ... Note: If the&#xa;              analog filter is also enabled, the digital filter is&#xa;              added to the analog filter. This filter can only be&#xa;              programmed when the I2C is disabled (PE =&#xa;              0)." />
      <BitField start="12" size="1" name="ANFOFF" description="Analog noise filter OFF Note: This bit&#xa;              can only be programmed when the I2C is disabled (PE =&#xa;              0)." />
      <BitField start="14" size="1" name="TXDMAEN" description="DMA transmission requests&#xa;              enable" />
      <BitField start="15" size="1" name="RXDMAEN" description="DMA reception requests&#xa;              enable" />
      <BitField start="16" size="1" name="SBC" description="Slave byte control This bit is used to&#xa;              enable hardware byte control in slave&#xa;              mode." />
      <BitField start="17" size="1" name="NOSTRETCH" description="Clock stretching disable This bit is&#xa;              used to disable clock stretching in slave mode. It&#xa;              must be kept cleared in master mode. Note: This bit&#xa;              can only be programmed when the I2C is disabled (PE =&#xa;              0)." />
      <BitField start="18" size="1" name="WUPEN" description="Wakeup from Stop mode enable Note: If&#xa;              the Wakeup from Stop mode feature is not supported,&#xa;              this bit is reserved and forced by hardware to 0.&#xa;              Please refer to Section25.3: I2C implementation.&#xa;              Note: WUPEN can be set only when DNF =&#xa;              0000" />
      <BitField start="19" size="1" name="GCEN" description="General call enable" />
      <BitField start="20" size="1" name="SMBHEN" description="SMBus Host address enable Note: If the&#xa;              SMBus feature is not supported, this bit is reserved&#xa;              and forced by hardware to 0. Please refer to&#xa;              Section25.3: I2C implementation." />
      <BitField start="21" size="1" name="SMBDEN" description="SMBus Device Default address enable&#xa;              Note: If the SMBus feature is not supported, this bit&#xa;              is reserved and forced by hardware to 0. Please refer&#xa;              to Section25.3: I2C implementation." />
      <BitField start="22" size="1" name="ALERTEN" description="SMBus alert enable Device mode&#xa;              (SMBHEN=0): Host mode (SMBHEN=1): Note: When&#xa;              ALERTEN=0, the SMBA pin can be used as a standard&#xa;              GPIO. If the SMBus feature is not supported, this bit&#xa;              is reserved and forced by hardware to 0. Please refer&#xa;              to Section25.3: I2C implementation." />
      <BitField start="23" size="1" name="PECEN" description="PEC enable Note: If the SMBus feature is&#xa;              not supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
    </Register>
    <Register start="+0x4" size="0" name="I2C_CR2" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SADD0" description="Slave address bit 0 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): This bit is dont&#xa;              care In 10-bit addressing mode (ADD10 = 1): This bit&#xa;              should be written with bit 0 of the slave address to&#xa;              be sent Note: Changing these bits when the START bit&#xa;              is set is not allowed." />
      <BitField start="1" size="1" name="SADD1" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="2" size="1" name="SADD2" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="3" size="1" name="SADD3" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="4" size="1" name="SADD4" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="5" size="1" name="SADD5" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="6" size="1" name="SADD6" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="7" size="1" name="SADD7" description="Slave address bit 7:1 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits should&#xa;              be written with the 7-bit slave address to be sent In&#xa;              10-bit addressing mode (ADD10 = 1): These bits should&#xa;              be written with bits 7:1 of the slave address to be&#xa;              sent. Note: Changing these bits when the START bit is&#xa;              set is not allowed." />
      <BitField start="8" size="1" name="SADD8" description="Slave address bit 9:8 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits are&#xa;              dont care In 10-bit addressing mode (ADD10 = 1):&#xa;              These bits should be written with bits 9:8 of the&#xa;              slave address to be sent Note: Changing these bits&#xa;              when the START bit is set is not&#xa;              allowed." />
      <BitField start="9" size="1" name="SADD9" description="Slave address bit 9:8 (master mode) In&#xa;              7-bit addressing mode (ADD10 = 0): These bits are&#xa;              dont care In 10-bit addressing mode (ADD10 = 1):&#xa;              These bits should be written with bits 9:8 of the&#xa;              slave address to be sent Note: Changing these bits&#xa;              when the START bit is set is not&#xa;              allowed." />
      <BitField start="10" size="1" name="RD_WRN" description="Transfer direction (master mode) Note:&#xa;              Changing this bit when the START bit is set is not&#xa;              allowed." />
      <BitField start="11" size="1" name="ADD10" description="10-bit addressing mode (master mode)&#xa;              Note: Changing this bit when the START bit is set is&#xa;              not allowed." />
      <BitField start="12" size="1" name="HEAD10R" description="10-bit address header only read&#xa;              direction (master receiver mode) Note: Changing this&#xa;              bit when the START bit is set is not&#xa;              allowed." />
      <BitField start="13" size="1" name="START" description="Start generation This bit is set by&#xa;              software, and cleared by hardware after the Start&#xa;              followed by the address sequence is sent, by an&#xa;              arbitration loss, by a timeout error detection, or&#xa;              when PE = 0. It can also be cleared by software by&#xa;              writing 1 to the ADDRCF bit in the I2C_ICR register.&#xa;              If the I2C is already in master mode with AUTOEND =&#xa;              0, setting this bit generates a Repeated Start&#xa;              condition when RELOAD=0, after the end of the NBYTES&#xa;              transfer. Otherwise setting this bit will generate a&#xa;              START condition once the bus is free. Note: Writing 0&#xa;              to this bit has no effect. The START bit can be set&#xa;              even if the bus is BUSY or I2C is in slave mode. This&#xa;              bit has no effect when RELOAD is set." />
      <BitField start="14" size="1" name="STOP" description="Stop generation (master mode) The bit is&#xa;              set by software, cleared by hardware when a Stop&#xa;              condition is detected, or when PE = 0. In Master&#xa;              Mode: Note: Writing 0 to this bit has no&#xa;              effect." />
      <BitField start="15" size="1" name="NACK" description="NACK generation (slave mode) The bit is&#xa;              set by software, cleared by hardware when the NACK is&#xa;              sent, or when a STOP condition or an Address matched&#xa;              is received, or when PE=0. Note: Writing 0 to this&#xa;              bit has no effect. This bit is used in slave mode&#xa;              only: in master receiver mode, NACK is automatically&#xa;              generated after last byte preceding STOP or RESTART&#xa;              condition, whatever the NACK bit value. When an&#xa;              overrun occurs in slave receiver NOSTRETCH mode, a&#xa;              NACK is automatically generated whatever the NACK bit&#xa;              value. When hardware PEC checking is enabled&#xa;              (PECBYTE=1), the PEC acknowledge value does not&#xa;              depend on the NACK value." />
      <BitField start="16" size="8" name="NBYTES" description="Number of bytes The number of bytes to&#xa;              be transmitted/received is programmed there. This&#xa;              field is dont care in slave mode with SBC=0. Note:&#xa;              Changing these bits when the START bit is set is not&#xa;              allowed." />
      <BitField start="24" size="1" name="RELOAD" description="NBYTES reload mode This bit is set and&#xa;              cleared by software." />
      <BitField start="25" size="1" name="AUTOEND" description="Automatic end mode (master mode) This&#xa;              bit is set and cleared by software. Note: This bit&#xa;              has no effect in slave mode or when the RELOAD bit is&#xa;              set." />
      <BitField start="26" size="1" name="PECBYTE" description="Packet error checking byte This bit is&#xa;              set by software, and cleared by hardware when the PEC&#xa;              is transferred, or when a STOP condition or an&#xa;              Address matched is received, also when PE=0. Note:&#xa;              Writing 0 to this bit has no effect. This bit has no&#xa;              effect when RELOAD is set. This bit has no effect is&#xa;              slave mode when SBC=0. If the SMBus feature is not&#xa;              supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
    </Register>
    <Register start="+0x8" size="0" name="I2C_OAR1" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="OA1" description="Interface address 7-bit addressing mode:&#xa;              dont care 10-bit addressing mode: bits 9:8 of address&#xa;              Note: These bits can be written only when OA1EN=0.&#xa;              OA1[7:1]: Interface address Bits 7:1 of address Note:&#xa;              These bits can be written only when OA1EN=0. OA1[0]:&#xa;              Interface address 7-bit addressing mode: dont care&#xa;              10-bit addressing mode: bit 0 of address Note: This&#xa;              bit can be written only when OA1EN=0." />
      <BitField start="10" size="1" name="OA1MODE" description="Own Address 1 10-bit mode Note: This bit&#xa;              can be written only when OA1EN=0." />
      <BitField start="15" size="1" name="OA1EN" description="Own Address 1 enable" />
    </Register>
    <Register start="+0xC" size="0" name="I2C_OAR2" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="7" name="OA2" description="Interface address bits 7:1 of address&#xa;              Note: These bits can be written only when&#xa;              OA2EN=0." />
      <BitField start="8" size="3" name="OA2MSK" description="Own Address 2 masks Note: These bits can&#xa;              be written only when OA2EN=0. As soon as OA2MSK is&#xa;              not equal to 0, the reserved I2C addresses (0b0000xxx&#xa;              and 0b1111xxx) are not acknowledged even if the&#xa;              comparison matches." />
      <BitField start="15" size="1" name="OA2EN" description="Own Address 2 enable" />
    </Register>
    <Register start="+0x10" size="0" name="I2C_TIMINGR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCLL" description="SCL low period (master mode) This field&#xa;              is used to generate the SCL low period in master&#xa;              mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also&#xa;              used to generate tBUF and tSU:STA&#xa;              timings." />
      <BitField start="8" size="8" name="SCLH" description="SCL high period (master mode) This field&#xa;              is used to generate the SCL high period in master&#xa;              mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also&#xa;              used to generate tSU:STO and tHD:STA&#xa;              timing." />
      <BitField start="16" size="4" name="SDADEL" description="Data hold time This field is used to&#xa;              generate the delay tSDADEL between SCL falling edge&#xa;              and SDA edge. In master mode and in slave mode with&#xa;              NOSTRETCH = 0, the SCL line is stretched low during&#xa;              tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is&#xa;              used to generate tHD:DAT timing." />
      <BitField start="20" size="4" name="SCLDEL" description="Data setup time This field is used to&#xa;              generate a delay tSCLDEL between SDA edge and SCL&#xa;              rising edge. In master mode and in slave mode with&#xa;              NOSTRETCH = 0, the SCL line is stretched low during&#xa;              tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL&#xa;              is used to generate tSU:DAT timing." />
      <BitField start="28" size="4" name="PRESC" description="Timing prescaler This field is used to&#xa;              prescale I2CCLK in order to generate the clock period&#xa;              tPRESC used for data setup and hold counters (refer&#xa;              to I2C timings on page9) and for SCL high and low&#xa;              level counters (refer to I2C master initialization on&#xa;              page24). tPRESC = (PRESC+1) x tI2CCLK" />
    </Register>
    <Register start="+0x14" size="0" name="I2C_TIMEOUTR" access="Read/Write" description="Access: No wait states, except if a write&#xa;          access occurs while a write access to this register is&#xa;          ongoing. In this case, wait states are inserted in the&#xa;          second write access until the previous one is completed.&#xa;          The latency of the second write access can be up to 2 x&#xa;          PCLK1 + 6 x I2CCLK." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TIMEOUTA" description="Bus Timeout A This field is used to&#xa;              configure: The SCL low timeout condition tTIMEOUT&#xa;              when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK&#xa;              The bus idle condition (both SCL and SDA high) when&#xa;              TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These&#xa;              bits can be written only when&#xa;              TIMOUTEN=0." />
      <BitField start="12" size="1" name="TIDLE" description="Idle clock timeout detection Note: This&#xa;              bit can be written only when&#xa;              TIMOUTEN=0." />
      <BitField start="15" size="1" name="TIMOUTEN" description="Clock timeout enable" />
      <BitField start="16" size="12" name="TIMEOUTB" description="Bus timeout B This field is used to&#xa;              configure the cumulative clock extension timeout: In&#xa;              master mode, the master cumulative clock low extend&#xa;              time (tLOW:MEXT) is detected In slave mode, the slave&#xa;              cumulative clock low extend time (tLOW:SEXT) is&#xa;              detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK&#xa;              Note: These bits can be written only when&#xa;              TEXTEN=0." />
      <BitField start="31" size="1" name="TEXTEN" description="Extended clock timeout&#xa;              enable" />
    </Register>
    <Register start="+0x18" size="0" name="I2C_ISR" access="Read/Write" description="Access: No wait states" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TXE" description="Transmit data register empty&#xa;              (transmitters) This bit is set by hardware when the&#xa;              I2C_TXDR register is empty. It is cleared when the&#xa;              next data to be sent is written in the I2C_TXDR&#xa;              register. This bit can be written to 1 by software in&#xa;              order to flush the transmit data register I2C_TXDR.&#xa;              Note: This bit is set by hardware when&#xa;              PE=0." />
      <BitField start="1" size="1" name="TXIS" description="Transmit interrupt status (transmitters)&#xa;              This bit is set by hardware when the I2C_TXDR&#xa;              register is empty and the data to be transmitted must&#xa;              be written in the I2C_TXDR register. It is cleared&#xa;              when the next data to be sent is written in the&#xa;              I2C_TXDR register. This bit can be written to 1 by&#xa;              software when NOSTRETCH=1 only, in order to generate&#xa;              a TXIS event (interrupt if TXIE=1 or DMA request if&#xa;              TXDMAEN=1). Note: This bit is cleared by hardware&#xa;              when PE=0." />
      <BitField start="2" size="1" name="RXNE" description="Receive data register not empty&#xa;              (receivers) This bit is set by hardware when the&#xa;              received data is copied into the I2C_RXDR register,&#xa;              and is ready to be read. It is cleared when I2C_RXDR&#xa;              is read. Note: This bit is cleared by hardware when&#xa;              PE=0." />
      <BitField start="3" size="1" name="ADDR" description="Address matched (slave mode) This bit is&#xa;              set by hardware as soon as the received slave address&#xa;              matched with one of the enabled slave addresses. It&#xa;              is cleared by software by setting ADDRCF bit. Note:&#xa;              This bit is cleared by hardware when&#xa;              PE=0." />
      <BitField start="4" size="1" name="NACKF" description="Not Acknowledge received flag This flag&#xa;              is set by hardware when a NACK is received after a&#xa;              byte transmission. It is cleared by software by&#xa;              setting the NACKCF bit. Note: This bit is cleared by&#xa;              hardware when PE=0." />
      <BitField start="5" size="1" name="STOPF" description="Stop detection flag This flag is set by&#xa;              hardware when a Stop condition is detected on the bus&#xa;              and the peripheral is involved in this transfer:&#xa;              either as a master, provided that the STOP condition&#xa;              is generated by the peripheral. or as a slave,&#xa;              provided that the peripheral has been addressed&#xa;              previously during this transfer. It is cleared by&#xa;              software by setting the STOPCF bit. Note: This bit is&#xa;              cleared by hardware when PE=0." />
      <BitField start="6" size="1" name="TC" description="Transfer Complete (master mode) This&#xa;              flag is set by hardware when RELOAD=0, AUTOEND=0 and&#xa;              NBYTES data have been transferred. It is cleared by&#xa;              software when START bit or STOP bit is set. Note:&#xa;              This bit is cleared by hardware when&#xa;              PE=0." />
      <BitField start="7" size="1" name="TCR" description="Transfer Complete Reload This flag is&#xa;              set by hardware when RELOAD=1 and NBYTES data have&#xa;              been transferred. It is cleared by software when&#xa;              NBYTES is written to a non-zero value. Note: This bit&#xa;              is cleared by hardware when PE=0. This flag is only&#xa;              for master mode, or for slave mode when the SBC bit&#xa;              is set." />
      <BitField start="8" size="1" name="BERR" description="Bus error This flag is set by hardware&#xa;              when a misplaced Start or Stop condition is detected&#xa;              whereas the peripheral is involved in the transfer.&#xa;              The flag is not set during the address phase in slave&#xa;              mode. It is cleared by software by setting BERRCF&#xa;              bit. Note: This bit is cleared by hardware when&#xa;              PE=0." />
      <BitField start="9" size="1" name="ARLO" description="Arbitration lost This flag is set by&#xa;              hardware in case of arbitration loss. It is cleared&#xa;              by software by setting the ARLOCF bit. Note: This bit&#xa;              is cleared by hardware when PE=0." />
      <BitField start="10" size="1" name="OVR" description="Overrun/Underrun (slave mode) This flag&#xa;              is set by hardware in slave mode with NOSTRETCH=1,&#xa;              when an overrun/underrun error occurs. It is cleared&#xa;              by software by setting the OVRCF bit. Note: This bit&#xa;              is cleared by hardware when PE=0." />
      <BitField start="11" size="1" name="PECERR" description="PEC Error in reception This flag is set&#xa;              by hardware when the received PEC does not match with&#xa;              the PEC register content. A NACK is automatically&#xa;              sent after the wrong PEC reception. It is cleared by&#xa;              software by setting the PECCF bit. Note: This bit is&#xa;              cleared by hardware when PE=0. If the SMBus feature&#xa;              is not supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
      <BitField start="12" size="1" name="TIMEOUT" description="Timeout or tLOW detection flag This flag&#xa;              is set by hardware when a timeout or extended clock&#xa;              timeout occurred. It is cleared by software by&#xa;              setting the TIMEOUTCF bit. Note: This bit is cleared&#xa;              by hardware when PE=0. If the SMBus feature is not&#xa;              supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
      <BitField start="13" size="1" name="ALERT" description="SMBus alert This flag is set by hardware&#xa;              when SMBHEN=1 (SMBus host configuration), ALERTEN=1&#xa;              and a SMBALERT event (falling edge) is detected on&#xa;              SMBA pin. It is cleared by software by setting the&#xa;              ALERTCF bit. Note: This bit is cleared by hardware&#xa;              when PE=0. If the SMBus feature is not supported,&#xa;              this bit is reserved and forced by hardware to 0.&#xa;              Please refer to Section25.3: I2C&#xa;              implementation." />
      <BitField start="15" size="1" name="BUSY" description="Bus busy This flag indicates that a&#xa;              communication is in progress on the bus. It is set by&#xa;              hardware when a START condition is detected. It is&#xa;              cleared by hardware when a Stop condition is&#xa;              detected, or when PE=0." />
      <BitField start="16" size="1" name="DIR" description="Transfer direction (Slave mode) This&#xa;              flag is updated when an address match event occurs&#xa;              (ADDR=1)." />
      <BitField start="17" size="7" name="ADDCODE" description="Address match code (Slave mode) These&#xa;              bits are updated with the received address when an&#xa;              address match event occurs (ADDR = 1). In the case of&#xa;              a 10-bit address, ADDCODE provides the 10-bit header&#xa;              followed by the 2 MSBs of the address." />
    </Register>
    <Register start="+0x1C" size="0" name="I2C_ICR" access="WriteOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="ADDRCF" description="Address matched flag clear Writing 1 to&#xa;              this bit clears the ADDR flag in the I2C_ISR&#xa;              register. Writing 1 to this bit also clears the START&#xa;              bit in the I2C_CR2 register." />
      <BitField start="4" size="1" name="NACKCF" description="Not Acknowledge flag clear Writing 1 to&#xa;              this bit clears the ACKF flag in I2C_ISR&#xa;              register." />
      <BitField start="5" size="1" name="STOPCF" description="Stop detection flag clear Writing 1 to&#xa;              this bit clears the STOPF flag in the I2C_ISR&#xa;              register." />
      <BitField start="8" size="1" name="BERRCF" description="Bus error flag clear Writing 1 to this&#xa;              bit clears the BERRF flag in the I2C_ISR&#xa;              register." />
      <BitField start="9" size="1" name="ARLOCF" description="Arbitration Lost flag clear Writing 1 to&#xa;              this bit clears the ARLO flag in the I2C_ISR&#xa;              register." />
      <BitField start="10" size="1" name="OVRCF" description="Overrun/Underrun flag clear Writing 1 to&#xa;              this bit clears the OVR flag in the I2C_ISR&#xa;              register." />
      <BitField start="11" size="1" name="PECCF" description="PEC Error flag clear Writing 1 to this&#xa;              bit clears the PECERR flag in the I2C_ISR register.&#xa;              Note: If the SMBus feature is not supported, this bit&#xa;              is reserved and forced by hardware to 0. Please refer&#xa;              to Section25.3: I2C implementation." />
      <BitField start="12" size="1" name="TIMOUTCF" description="Timeout detection flag clear Writing 1&#xa;              to this bit clears the TIMEOUT flag in the I2C_ISR&#xa;              register. Note: If the SMBus feature is not&#xa;              supported, this bit is reserved and forced by&#xa;              hardware to 0. Please refer to Section25.3: I2C&#xa;              implementation." />
      <BitField start="13" size="1" name="ALERTCF" description="Alert flag clear Writing 1 to this bit&#xa;              clears the ALERT flag in the I2C_ISR register. Note:&#xa;              If the SMBus feature is not supported, this bit is&#xa;              reserved and forced by hardware to 0. Please refer to&#xa;              Section25.3: I2C implementation." />
    </Register>
    <Register start="+0x20" size="0" name="I2C_PECR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PEC" description="Packet error checking register This&#xa;              field contains the internal PEC when PECEN=1. The PEC&#xa;              is cleared by hardware when PE=0." />
    </Register>
    <Register start="+0x24" size="0" name="I2C_RXDR" access="ReadOnly" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXDATA" description="8-bit receive data Data byte received&#xa;              from the I2C bus." />
    </Register>
    <Register start="+0x28" size="0" name="I2C_TXDR" access="Read/Write" description="Access: No wait states" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXDATA" description="8-bit transmit data Data byte to be&#xa;              transmitted to the I2C bus. Note: These bits can be&#xa;              written only when TXE=1." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOA" start="0x58020000" description="GPIO">
    <Register start="+0x0" size="0" name="GPIOA_MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="GPIOA_OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="GPIOA_OSPEEDR" access="Read/Write" description="GPIO port output speed&#xa;          register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
    </Register>
    <Register start="+0xC" size="0" name="GPIOA_PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down&#xa;          register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="GPIOA_IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="GPIOA_ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="GPIOA_BSRR" access="WriteOnly" description="GPIO port bit set/reset&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="GPIOA_LCKR" access="Read/Write" description="This register is used to lock the&#xa;          configuration of the port bits when a correct write&#xa;          sequence is applied to bit 16 (LCKK). The value of bits&#xa;          [15:0] is used to lock the configuration of the GPIO.&#xa;          During the write sequence, the value of LCKR[15:0] must&#xa;          not change. When the LOCK sequence has been applied on a&#xa;          port bit, the value of this port bit can no longer be&#xa;          modified until the next MCU reset or peripheral reset.A&#xa;          specific write sequence is used to write to the&#xa;          GPIOx_LCKR register. Only word access (32-bit long) is&#xa;          allowed during this locking sequence.Each lock bit&#xa;          freezes a specific configuration register (control and&#xa;          alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time.&#xa;              It can only be modified using the lock key write&#xa;              sequence. LOCK key write sequence: WR LCKR[16] = 1 +&#xa;              LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] =&#xa;              1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read&#xa;              operation is optional but it confirms that the lock&#xa;              is active) Note: During the LOCK key write sequence,&#xa;              the value of LCK[15:0] must not change. Any error in&#xa;              the lock sequence aborts the lock. After the first&#xa;              lock sequence on any bit of the port, any read access&#xa;              on the LCKK bit will return 1 until the next MCU&#xa;              reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="GPIOA_AFRL" access="Read/Write" description="GPIO alternate function low&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
    </Register>
    <Register start="+0x24" size="0" name="GPIOA_AFRH" access="Read/Write" description="GPIO alternate function high&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOB" start="0x58020400" description="GPIO">
    <Register start="+0x0" size="0" name="GPIOA_MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="GPIOA_OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="GPIOA_OSPEEDR" access="Read/Write" description="GPIO port output speed&#xa;          register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
    </Register>
    <Register start="+0xC" size="0" name="GPIOA_PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down&#xa;          register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="GPIOA_IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="GPIOA_ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="GPIOA_BSRR" access="WriteOnly" description="GPIO port bit set/reset&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="GPIOA_LCKR" access="Read/Write" description="This register is used to lock the&#xa;          configuration of the port bits when a correct write&#xa;          sequence is applied to bit 16 (LCKK). The value of bits&#xa;          [15:0] is used to lock the configuration of the GPIO.&#xa;          During the write sequence, the value of LCKR[15:0] must&#xa;          not change. When the LOCK sequence has been applied on a&#xa;          port bit, the value of this port bit can no longer be&#xa;          modified until the next MCU reset or peripheral reset.A&#xa;          specific write sequence is used to write to the&#xa;          GPIOx_LCKR register. Only word access (32-bit long) is&#xa;          allowed during this locking sequence.Each lock bit&#xa;          freezes a specific configuration register (control and&#xa;          alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time.&#xa;              It can only be modified using the lock key write&#xa;              sequence. LOCK key write sequence: WR LCKR[16] = 1 +&#xa;              LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] =&#xa;              1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read&#xa;              operation is optional but it confirms that the lock&#xa;              is active) Note: During the LOCK key write sequence,&#xa;              the value of LCK[15:0] must not change. Any error in&#xa;              the lock sequence aborts the lock. After the first&#xa;              lock sequence on any bit of the port, any read access&#xa;              on the LCKK bit will return 1 until the next MCU&#xa;              reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="GPIOA_AFRL" access="Read/Write" description="GPIO alternate function low&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
    </Register>
    <Register start="+0x24" size="0" name="GPIOA_AFRH" access="Read/Write" description="GPIO alternate function high&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOC" start="0x58020800" description="GPIO">
    <Register start="+0x0" size="0" name="GPIOA_MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="GPIOA_OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="GPIOA_OSPEEDR" access="Read/Write" description="GPIO port output speed&#xa;          register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
    </Register>
    <Register start="+0xC" size="0" name="GPIOA_PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down&#xa;          register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="GPIOA_IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="GPIOA_ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="GPIOA_BSRR" access="WriteOnly" description="GPIO port bit set/reset&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="GPIOA_LCKR" access="Read/Write" description="This register is used to lock the&#xa;          configuration of the port bits when a correct write&#xa;          sequence is applied to bit 16 (LCKK). The value of bits&#xa;          [15:0] is used to lock the configuration of the GPIO.&#xa;          During the write sequence, the value of LCKR[15:0] must&#xa;          not change. When the LOCK sequence has been applied on a&#xa;          port bit, the value of this port bit can no longer be&#xa;          modified until the next MCU reset or peripheral reset.A&#xa;          specific write sequence is used to write to the&#xa;          GPIOx_LCKR register. Only word access (32-bit long) is&#xa;          allowed during this locking sequence.Each lock bit&#xa;          freezes a specific configuration register (control and&#xa;          alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time.&#xa;              It can only be modified using the lock key write&#xa;              sequence. LOCK key write sequence: WR LCKR[16] = 1 +&#xa;              LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] =&#xa;              1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read&#xa;              operation is optional but it confirms that the lock&#xa;              is active) Note: During the LOCK key write sequence,&#xa;              the value of LCK[15:0] must not change. Any error in&#xa;              the lock sequence aborts the lock. After the first&#xa;              lock sequence on any bit of the port, any read access&#xa;              on the LCKK bit will return 1 until the next MCU&#xa;              reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="GPIOA_AFRL" access="Read/Write" description="GPIO alternate function low&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
    </Register>
    <Register start="+0x24" size="0" name="GPIOA_AFRH" access="Read/Write" description="GPIO alternate function high&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOD" start="0x58020C00" description="GPIO">
    <Register start="+0x0" size="0" name="GPIOA_MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="GPIOA_OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="GPIOA_OSPEEDR" access="Read/Write" description="GPIO port output speed&#xa;          register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
    </Register>
    <Register start="+0xC" size="0" name="GPIOA_PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down&#xa;          register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="GPIOA_IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="GPIOA_ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="GPIOA_BSRR" access="WriteOnly" description="GPIO port bit set/reset&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="GPIOA_LCKR" access="Read/Write" description="This register is used to lock the&#xa;          configuration of the port bits when a correct write&#xa;          sequence is applied to bit 16 (LCKK). The value of bits&#xa;          [15:0] is used to lock the configuration of the GPIO.&#xa;          During the write sequence, the value of LCKR[15:0] must&#xa;          not change. When the LOCK sequence has been applied on a&#xa;          port bit, the value of this port bit can no longer be&#xa;          modified until the next MCU reset or peripheral reset.A&#xa;          specific write sequence is used to write to the&#xa;          GPIOx_LCKR register. Only word access (32-bit long) is&#xa;          allowed during this locking sequence.Each lock bit&#xa;          freezes a specific configuration register (control and&#xa;          alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time.&#xa;              It can only be modified using the lock key write&#xa;              sequence. LOCK key write sequence: WR LCKR[16] = 1 +&#xa;              LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] =&#xa;              1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read&#xa;              operation is optional but it confirms that the lock&#xa;              is active) Note: During the LOCK key write sequence,&#xa;              the value of LCK[15:0] must not change. Any error in&#xa;              the lock sequence aborts the lock. After the first&#xa;              lock sequence on any bit of the port, any read access&#xa;              on the LCKK bit will return 1 until the next MCU&#xa;              reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="GPIOA_AFRL" access="Read/Write" description="GPIO alternate function low&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
    </Register>
    <Register start="+0x24" size="0" name="GPIOA_AFRH" access="Read/Write" description="GPIO alternate function high&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOE" start="0x58021000" description="GPIO">
    <Register start="+0x0" size="0" name="GPIOA_MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="GPIOA_OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="GPIOA_OSPEEDR" access="Read/Write" description="GPIO port output speed&#xa;          register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
    </Register>
    <Register start="+0xC" size="0" name="GPIOA_PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down&#xa;          register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="GPIOA_IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="GPIOA_ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="GPIOA_BSRR" access="WriteOnly" description="GPIO port bit set/reset&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="GPIOA_LCKR" access="Read/Write" description="This register is used to lock the&#xa;          configuration of the port bits when a correct write&#xa;          sequence is applied to bit 16 (LCKK). The value of bits&#xa;          [15:0] is used to lock the configuration of the GPIO.&#xa;          During the write sequence, the value of LCKR[15:0] must&#xa;          not change. When the LOCK sequence has been applied on a&#xa;          port bit, the value of this port bit can no longer be&#xa;          modified until the next MCU reset or peripheral reset.A&#xa;          specific write sequence is used to write to the&#xa;          GPIOx_LCKR register. Only word access (32-bit long) is&#xa;          allowed during this locking sequence.Each lock bit&#xa;          freezes a specific configuration register (control and&#xa;          alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time.&#xa;              It can only be modified using the lock key write&#xa;              sequence. LOCK key write sequence: WR LCKR[16] = 1 +&#xa;              LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] =&#xa;              1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read&#xa;              operation is optional but it confirms that the lock&#xa;              is active) Note: During the LOCK key write sequence,&#xa;              the value of LCK[15:0] must not change. Any error in&#xa;              the lock sequence aborts the lock. After the first&#xa;              lock sequence on any bit of the port, any read access&#xa;              on the LCKK bit will return 1 until the next MCU&#xa;              reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="GPIOA_AFRL" access="Read/Write" description="GPIO alternate function low&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
    </Register>
    <Register start="+0x24" size="0" name="GPIOA_AFRH" access="Read/Write" description="GPIO alternate function high&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOF" start="0x58021400" description="GPIO">
    <Register start="+0x0" size="0" name="GPIOA_MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="GPIOA_OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="GPIOA_OSPEEDR" access="Read/Write" description="GPIO port output speed&#xa;          register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
    </Register>
    <Register start="+0xC" size="0" name="GPIOA_PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down&#xa;          register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="GPIOA_IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="GPIOA_ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="GPIOA_BSRR" access="WriteOnly" description="GPIO port bit set/reset&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="GPIOA_LCKR" access="Read/Write" description="This register is used to lock the&#xa;          configuration of the port bits when a correct write&#xa;          sequence is applied to bit 16 (LCKK). The value of bits&#xa;          [15:0] is used to lock the configuration of the GPIO.&#xa;          During the write sequence, the value of LCKR[15:0] must&#xa;          not change. When the LOCK sequence has been applied on a&#xa;          port bit, the value of this port bit can no longer be&#xa;          modified until the next MCU reset or peripheral reset.A&#xa;          specific write sequence is used to write to the&#xa;          GPIOx_LCKR register. Only word access (32-bit long) is&#xa;          allowed during this locking sequence.Each lock bit&#xa;          freezes a specific configuration register (control and&#xa;          alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time.&#xa;              It can only be modified using the lock key write&#xa;              sequence. LOCK key write sequence: WR LCKR[16] = 1 +&#xa;              LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] =&#xa;              1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read&#xa;              operation is optional but it confirms that the lock&#xa;              is active) Note: During the LOCK key write sequence,&#xa;              the value of LCK[15:0] must not change. Any error in&#xa;              the lock sequence aborts the lock. After the first&#xa;              lock sequence on any bit of the port, any read access&#xa;              on the LCKK bit will return 1 until the next MCU&#xa;              reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="GPIOA_AFRL" access="Read/Write" description="GPIO alternate function low&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
    </Register>
    <Register start="+0x24" size="0" name="GPIOA_AFRH" access="Read/Write" description="GPIO alternate function high&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOG" start="0x58021800" description="GPIO">
    <Register start="+0x0" size="0" name="GPIOA_MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="GPIOA_OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="GPIOA_OSPEEDR" access="Read/Write" description="GPIO port output speed&#xa;          register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
    </Register>
    <Register start="+0xC" size="0" name="GPIOA_PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down&#xa;          register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="GPIOA_IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="GPIOA_ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="GPIOA_BSRR" access="WriteOnly" description="GPIO port bit set/reset&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="GPIOA_LCKR" access="Read/Write" description="This register is used to lock the&#xa;          configuration of the port bits when a correct write&#xa;          sequence is applied to bit 16 (LCKK). The value of bits&#xa;          [15:0] is used to lock the configuration of the GPIO.&#xa;          During the write sequence, the value of LCKR[15:0] must&#xa;          not change. When the LOCK sequence has been applied on a&#xa;          port bit, the value of this port bit can no longer be&#xa;          modified until the next MCU reset or peripheral reset.A&#xa;          specific write sequence is used to write to the&#xa;          GPIOx_LCKR register. Only word access (32-bit long) is&#xa;          allowed during this locking sequence.Each lock bit&#xa;          freezes a specific configuration register (control and&#xa;          alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time.&#xa;              It can only be modified using the lock key write&#xa;              sequence. LOCK key write sequence: WR LCKR[16] = 1 +&#xa;              LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] =&#xa;              1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read&#xa;              operation is optional but it confirms that the lock&#xa;              is active) Note: During the LOCK key write sequence,&#xa;              the value of LCK[15:0] must not change. Any error in&#xa;              the lock sequence aborts the lock. After the first&#xa;              lock sequence on any bit of the port, any read access&#xa;              on the LCKK bit will return 1 until the next MCU&#xa;              reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="GPIOA_AFRL" access="Read/Write" description="GPIO alternate function low&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
    </Register>
    <Register start="+0x24" size="0" name="GPIOA_AFRH" access="Read/Write" description="GPIO alternate function high&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOH" start="0x58021C00" description="GPIO">
    <Register start="+0x0" size="0" name="GPIOA_MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="GPIOA_OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="GPIOA_OSPEEDR" access="Read/Write" description="GPIO port output speed&#xa;          register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
    </Register>
    <Register start="+0xC" size="0" name="GPIOA_PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down&#xa;          register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="GPIOA_IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="GPIOA_ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="GPIOA_BSRR" access="WriteOnly" description="GPIO port bit set/reset&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="GPIOA_LCKR" access="Read/Write" description="This register is used to lock the&#xa;          configuration of the port bits when a correct write&#xa;          sequence is applied to bit 16 (LCKK). The value of bits&#xa;          [15:0] is used to lock the configuration of the GPIO.&#xa;          During the write sequence, the value of LCKR[15:0] must&#xa;          not change. When the LOCK sequence has been applied on a&#xa;          port bit, the value of this port bit can no longer be&#xa;          modified until the next MCU reset or peripheral reset.A&#xa;          specific write sequence is used to write to the&#xa;          GPIOx_LCKR register. Only word access (32-bit long) is&#xa;          allowed during this locking sequence.Each lock bit&#xa;          freezes a specific configuration register (control and&#xa;          alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time.&#xa;              It can only be modified using the lock key write&#xa;              sequence. LOCK key write sequence: WR LCKR[16] = 1 +&#xa;              LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] =&#xa;              1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read&#xa;              operation is optional but it confirms that the lock&#xa;              is active) Note: During the LOCK key write sequence,&#xa;              the value of LCK[15:0] must not change. Any error in&#xa;              the lock sequence aborts the lock. After the first&#xa;              lock sequence on any bit of the port, any read access&#xa;              on the LCKK bit will return 1 until the next MCU&#xa;              reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="GPIOA_AFRL" access="Read/Write" description="GPIO alternate function low&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
    </Register>
    <Register start="+0x24" size="0" name="GPIOA_AFRH" access="Read/Write" description="GPIO alternate function high&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOI" start="0x58022000" description="GPIO">
    <Register start="+0x0" size="0" name="GPIOA_MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="GPIOA_OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="GPIOA_OSPEEDR" access="Read/Write" description="GPIO port output speed&#xa;          register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
    </Register>
    <Register start="+0xC" size="0" name="GPIOA_PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down&#xa;          register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="GPIOA_IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="GPIOA_ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="GPIOA_BSRR" access="WriteOnly" description="GPIO port bit set/reset&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="GPIOA_LCKR" access="Read/Write" description="This register is used to lock the&#xa;          configuration of the port bits when a correct write&#xa;          sequence is applied to bit 16 (LCKK). The value of bits&#xa;          [15:0] is used to lock the configuration of the GPIO.&#xa;          During the write sequence, the value of LCKR[15:0] must&#xa;          not change. When the LOCK sequence has been applied on a&#xa;          port bit, the value of this port bit can no longer be&#xa;          modified until the next MCU reset or peripheral reset.A&#xa;          specific write sequence is used to write to the&#xa;          GPIOx_LCKR register. Only word access (32-bit long) is&#xa;          allowed during this locking sequence.Each lock bit&#xa;          freezes a specific configuration register (control and&#xa;          alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time.&#xa;              It can only be modified using the lock key write&#xa;              sequence. LOCK key write sequence: WR LCKR[16] = 1 +&#xa;              LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] =&#xa;              1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read&#xa;              operation is optional but it confirms that the lock&#xa;              is active) Note: During the LOCK key write sequence,&#xa;              the value of LCK[15:0] must not change. Any error in&#xa;              the lock sequence aborts the lock. After the first&#xa;              lock sequence on any bit of the port, any read access&#xa;              on the LCKK bit will return 1 until the next MCU&#xa;              reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="GPIOA_AFRL" access="Read/Write" description="GPIO alternate function low&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
    </Register>
    <Register start="+0x24" size="0" name="GPIOA_AFRH" access="Read/Write" description="GPIO alternate function high&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOJ" start="0x58022400" description="GPIO">
    <Register start="+0x0" size="0" name="GPIOA_MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="GPIOA_OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="GPIOA_OSPEEDR" access="Read/Write" description="GPIO port output speed&#xa;          register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
    </Register>
    <Register start="+0xC" size="0" name="GPIOA_PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down&#xa;          register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="GPIOA_IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="GPIOA_ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="GPIOA_BSRR" access="WriteOnly" description="GPIO port bit set/reset&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="GPIOA_LCKR" access="Read/Write" description="This register is used to lock the&#xa;          configuration of the port bits when a correct write&#xa;          sequence is applied to bit 16 (LCKK). The value of bits&#xa;          [15:0] is used to lock the configuration of the GPIO.&#xa;          During the write sequence, the value of LCKR[15:0] must&#xa;          not change. When the LOCK sequence has been applied on a&#xa;          port bit, the value of this port bit can no longer be&#xa;          modified until the next MCU reset or peripheral reset.A&#xa;          specific write sequence is used to write to the&#xa;          GPIOx_LCKR register. Only word access (32-bit long) is&#xa;          allowed during this locking sequence.Each lock bit&#xa;          freezes a specific configuration register (control and&#xa;          alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time.&#xa;              It can only be modified using the lock key write&#xa;              sequence. LOCK key write sequence: WR LCKR[16] = 1 +&#xa;              LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] =&#xa;              1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read&#xa;              operation is optional but it confirms that the lock&#xa;              is active) Note: During the LOCK key write sequence,&#xa;              the value of LCK[15:0] must not change. Any error in&#xa;              the lock sequence aborts the lock. After the first&#xa;              lock sequence on any bit of the port, any read access&#xa;              on the LCKK bit will return 1 until the next MCU&#xa;              reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="GPIOA_AFRL" access="Read/Write" description="GPIO alternate function low&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
    </Register>
    <Register start="+0x24" size="0" name="GPIOA_AFRH" access="Read/Write" description="GPIO alternate function high&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="GPIOK" start="0x58022800" description="GPIO">
    <Register start="+0x0" size="0" name="GPIOA_MODER" access="Read/Write" description="GPIO port mode register" reset_value="0xABFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="2" size="2" name="MODE1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="4" size="2" name="MODE2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="6" size="2" name="MODE3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="8" size="2" name="MODE4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="10" size="2" name="MODE5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="12" size="2" name="MODE6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="14" size="2" name="MODE7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="16" size="2" name="MODE8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="18" size="2" name="MODE9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="20" size="2" name="MODE10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="22" size="2" name="MODE11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="24" size="2" name="MODE12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="26" size="2" name="MODE13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="28" size="2" name="MODE14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
      <BitField start="30" size="2" name="MODE15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O mode." />
    </Register>
    <Register start="+0x4" size="0" name="GPIOA_OTYPER" access="Read/Write" description="GPIO port output type register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OT0" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="1" size="1" name="OT1" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="2" size="1" name="OT2" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="3" size="1" name="OT3" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="4" size="1" name="OT4" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="5" size="1" name="OT5" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="6" size="1" name="OT6" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="7" size="1" name="OT7" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="8" size="1" name="OT8" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="9" size="1" name="OT9" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="10" size="1" name="OT10" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="11" size="1" name="OT11" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="12" size="1" name="OT12" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="13" size="1" name="OT13" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="14" size="1" name="OT14" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
      <BitField start="15" size="1" name="OT15" description="Port x configuration bits (y = 0..15)&#xa;              These bits are written by software to configure the&#xa;              I/O output type." />
    </Register>
    <Register start="+0x8" size="0" name="GPIOA_OSPEEDR" access="Read/Write" description="GPIO port output speed&#xa;          register" reset_value="0x0C000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OSPEED0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="2" size="2" name="OSPEED1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="4" size="2" name="OSPEED2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="6" size="2" name="OSPEED3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="8" size="2" name="OSPEED4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="10" size="2" name="OSPEED5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="12" size="2" name="OSPEED6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="14" size="2" name="OSPEED7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="16" size="2" name="OSPEED8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="18" size="2" name="OSPEED9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="20" size="2" name="OSPEED10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="22" size="2" name="OSPEED11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="24" size="2" name="OSPEED12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="26" size="2" name="OSPEED13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="28" size="2" name="OSPEED14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
      <BitField start="30" size="2" name="OSPEED15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O output speed. Note: Refer to the&#xa;              device datasheet for the frequency specifications and&#xa;              the power supply and load conditions for each&#xa;              speed." />
    </Register>
    <Register start="+0xC" size="0" name="GPIOA_PUPDR" access="Read/Write" description="GPIO port pull-up/pull-down&#xa;          register" reset_value="0x12100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PUPD0" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="2" size="2" name="PUPD1" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="4" size="2" name="PUPD2" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="6" size="2" name="PUPD3" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="8" size="2" name="PUPD4" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="10" size="2" name="PUPD5" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="12" size="2" name="PUPD6" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="14" size="2" name="PUPD7" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="16" size="2" name="PUPD8" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="18" size="2" name="PUPD9" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="20" size="2" name="PUPD10" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="22" size="2" name="PUPD11" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="24" size="2" name="PUPD12" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="26" size="2" name="PUPD13" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="28" size="2" name="PUPD14" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
      <BitField start="30" size="2" name="PUPD15" description="[1:0]: Port x configuration bits (y =&#xa;              0..15) These bits are written by software to&#xa;              configure the I/O pull-up or pull-down" />
    </Register>
    <Register start="+0x10" size="0" name="GPIOA_IDR" access="ReadOnly" description="GPIO port input data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ID0" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="1" size="1" name="ID1" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="2" size="1" name="ID2" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="3" size="1" name="ID3" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="4" size="1" name="ID4" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="5" size="1" name="ID5" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="6" size="1" name="ID6" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="7" size="1" name="ID7" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="8" size="1" name="ID8" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="9" size="1" name="ID9" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="10" size="1" name="ID10" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="11" size="1" name="ID11" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="12" size="1" name="ID12" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="13" size="1" name="ID13" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="14" size="1" name="ID14" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
      <BitField start="15" size="1" name="ID15" description="Port input data bit (y = 0..15) These&#xa;              bits are read-only. They contain the input value of&#xa;              the corresponding I/O port." />
    </Register>
    <Register start="+0x14" size="0" name="GPIOA_ODR" access="Read/Write" description="GPIO port output data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OD0" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="1" size="1" name="OD1" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="2" size="1" name="OD2" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="3" size="1" name="OD3" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="4" size="1" name="OD4" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="5" size="1" name="OD5" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="6" size="1" name="OD6" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="7" size="1" name="OD7" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="8" size="1" name="OD8" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="9" size="1" name="OD9" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="10" size="1" name="OD10" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="11" size="1" name="OD11" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="12" size="1" name="OD12" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="13" size="1" name="OD13" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="14" size="1" name="OD14" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
      <BitField start="15" size="1" name="OD15" description="Port output data bit These bits can be&#xa;              read and written by software. Note: For atomic bit&#xa;              set/reset, the OD bits can be individually set and/or&#xa;              reset by writing to the GPIOx_BSRR or GPIOx_BRR&#xa;              registers (x = A..F)." />
    </Register>
    <Register start="+0x18" size="0" name="GPIOA_BSRR" access="WriteOnly" description="GPIO port bit set/reset&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BS0" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="1" size="1" name="BS1" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="2" size="1" name="BS2" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="3" size="1" name="BS3" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="4" size="1" name="BS4" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="5" size="1" name="BS5" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="6" size="1" name="BS6" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="7" size="1" name="BS7" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="8" size="1" name="BS8" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="9" size="1" name="BS9" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="10" size="1" name="BS10" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="11" size="1" name="BS11" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="12" size="1" name="BS12" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="13" size="1" name="BS13" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="14" size="1" name="BS14" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="15" size="1" name="BS15" description="Port x set bit y (y= 0..15) These bits&#xa;              are write-only. A read to these bits returns the&#xa;              value 0x0000." />
      <BitField start="16" size="1" name="BR0" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="17" size="1" name="BR1" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="18" size="1" name="BR2" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="19" size="1" name="BR3" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="20" size="1" name="BR4" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="21" size="1" name="BR5" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="22" size="1" name="BR6" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="23" size="1" name="BR7" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="24" size="1" name="BR8" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="25" size="1" name="BR9" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="26" size="1" name="BR10" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="27" size="1" name="BR11" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="28" size="1" name="BR12" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="29" size="1" name="BR13" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="30" size="1" name="BR14" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
      <BitField start="31" size="1" name="BR15" description="Port x reset bit y (y = 0..15) These&#xa;              bits are write-only. A read to these bits returns the&#xa;              value 0x0000. Note: If both BSx and BRx are set, BSx&#xa;              has priority." />
    </Register>
    <Register start="+0x1C" size="0" name="GPIOA_LCKR" access="Read/Write" description="This register is used to lock the&#xa;          configuration of the port bits when a correct write&#xa;          sequence is applied to bit 16 (LCKK). The value of bits&#xa;          [15:0] is used to lock the configuration of the GPIO.&#xa;          During the write sequence, the value of LCKR[15:0] must&#xa;          not change. When the LOCK sequence has been applied on a&#xa;          port bit, the value of this port bit can no longer be&#xa;          modified until the next MCU reset or peripheral reset.A&#xa;          specific write sequence is used to write to the&#xa;          GPIOx_LCKR register. Only word access (32-bit long) is&#xa;          allowed during this locking sequence.Each lock bit&#xa;          freezes a specific configuration register (control and&#xa;          alternate function registers)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCK0" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="1" size="1" name="LCK1" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="2" size="1" name="LCK2" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="3" size="1" name="LCK3" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="4" size="1" name="LCK4" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="5" size="1" name="LCK5" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="6" size="1" name="LCK6" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="7" size="1" name="LCK7" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="8" size="1" name="LCK8" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="9" size="1" name="LCK9" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="10" size="1" name="LCK10" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="11" size="1" name="LCK11" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="12" size="1" name="LCK12" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="13" size="1" name="LCK13" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="14" size="1" name="LCK14" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="15" size="1" name="LCK15" description="Port x lock bit y (y= 0..15) These bits&#xa;              are read/write but can only be written when the LCKK&#xa;              bit is 0." />
      <BitField start="16" size="1" name="LCKK" description="Lock key This bit can be read any time.&#xa;              It can only be modified using the lock key write&#xa;              sequence. LOCK key write sequence: WR LCKR[16] = 1 +&#xa;              LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] =&#xa;              1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read&#xa;              operation is optional but it confirms that the lock&#xa;              is active) Note: During the LOCK key write sequence,&#xa;              the value of LCK[15:0] must not change. Any error in&#xa;              the lock sequence aborts the lock. After the first&#xa;              lock sequence on any bit of the port, any read access&#xa;              on the LCKK bit will return 1 until the next MCU&#xa;              reset or peripheral reset." />
    </Register>
    <Register start="+0x20" size="0" name="GPIOA_AFRL" access="Read/Write" description="GPIO alternate function low&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL0" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="4" size="4" name="AFSEL1" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="8" size="4" name="AFSEL2" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="12" size="4" name="AFSEL3" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="16" size="4" name="AFSEL4" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="20" size="4" name="AFSEL5" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="24" size="4" name="AFSEL6" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
      <BitField start="28" size="4" name="AFSEL7" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 0..7) These bits are written by&#xa;              software to configure alternate function I/Os AFSELy&#xa;              selection:" />
    </Register>
    <Register start="+0x24" size="0" name="GPIOA_AFRH" access="Read/Write" description="GPIO alternate function high&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AFSEL8" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="4" size="4" name="AFSEL9" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="8" size="4" name="AFSEL10" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="12" size="4" name="AFSEL11" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="16" size="4" name="AFSEL12" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="20" size="4" name="AFSEL13" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="24" size="4" name="AFSEL14" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
      <BitField start="28" size="4" name="AFSEL15" description="[3:0]: Alternate function selection for&#xa;              port x pin y (y = 8..15) These bits are written by&#xa;              software to configure alternate function&#xa;              I/Os" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="JPEG" start="0x52003000" description="JPEG">
    <Register start="+0x0" size="0" name="JPEG_CONFR0" access="WriteOnly" description="JPEG codec control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="START" description="Start This bit start or stop the&#xa;              encoding or decoding process. Read this register&#xa;              always return 0." />
    </Register>
    <Register start="+0x4" size="0" name="JPEG_CONFR1" access="Read/Write" description="JPEG codec configuration register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="NF" description="Number of color components This field&#xa;              defines the number of color components minus&#xa;              1." />
      <BitField start="3" size="1" name="DE" description="Decoding Enable This bit selects the&#xa;              coding or decoding process" />
      <BitField start="4" size="2" name="COLORSPACE" description="Color Space This filed defines the&#xa;              number of quantization tables minus 1 to insert in&#xa;              the output stream." />
      <BitField start="6" size="2" name="NS" description="Number of components for Scan This field&#xa;              defines the number of components minus 1 for scan&#xa;              header marker segment." />
      <BitField start="8" size="1" name="HDR" description="Header Processing This bit enable the&#xa;              header processing (generation/parsing)." />
      <BitField start="16" size="16" name="YSIZE" description="Y Size This field defines the number of&#xa;              lines in source image." />
    </Register>
    <Register start="+0x8" size="0" name="JPEG_CONFR2" access="Read/Write" description="JPEG codec configuration register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="NMCU" description="Number of MCU For encoding: this field&#xa;              defines the number of MCU units minus 1 to encode.&#xa;              For decoding: this field indicates the number of&#xa;              complete MCU units minus 1 to be decoded (this field&#xa;              is updated after the JPEG header parsing). If the&#xa;              decoded image size has not a X or Y size multiple of&#xa;              8 or 16 (depending on the sub-sampling process), the&#xa;              resulting incomplete or empty MCU must be added to&#xa;              this value to get the total number of MCU&#xa;              generated." />
    </Register>
    <Register start="+0xC" size="0" name="JPEG_CONFR3" access="Read/Write" description="JPEG codec configuration register&#xa;          3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="XSIZE" description="X size This field defines the number of&#xa;              pixels per line." />
    </Register>
    <Register start="+0x10" size="0" name="JPEG_CONFRN1" access="Read/Write" description="JPEG codec configuration register&#xa;          4-7" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HD" description="Huffman DC Selects the Huffman table for&#xa;              encoding the DC coefficients." />
      <BitField start="1" size="1" name="HA" description="Huffman AC Selects the Huffman table for&#xa;              encoding the AC coefficients." />
      <BitField start="2" size="2" name="QT" description="Quantization Table Selects quantization&#xa;              table associated with a color&#xa;              component." />
      <BitField start="4" size="4" name="NB" description="Number of Block Number of data units&#xa;              minus 1 that belong to a particular color in the&#xa;              MCU." />
      <BitField start="8" size="4" name="VSF" description="Vertical Sampling Factor Vertical&#xa;              sampling factor for component i." />
      <BitField start="12" size="4" name="HSF" description="Horizontal Sampling Factor Horizontal&#xa;              sampling factor for component i." />
    </Register>
    <Register start="+0x14" size="0" name="JPEG_CONFRN2" access="Read/Write" description="JPEG codec configuration register&#xa;          4-7" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HD" description="Huffman DC Selects the Huffman table for&#xa;              encoding the DC coefficients." />
      <BitField start="1" size="1" name="HA" description="Huffman AC Selects the Huffman table for&#xa;              encoding the AC coefficients." />
      <BitField start="2" size="2" name="QT" description="Quantization Table Selects quantization&#xa;              table associated with a color&#xa;              component." />
      <BitField start="4" size="4" name="NB" description="Number of Block Number of data units&#xa;              minus 1 that belong to a particular color in the&#xa;              MCU." />
      <BitField start="8" size="4" name="VSF" description="Vertical Sampling Factor Vertical&#xa;              sampling factor for component i." />
      <BitField start="12" size="4" name="HSF" description="Horizontal Sampling Factor Horizontal&#xa;              sampling factor for component i." />
    </Register>
    <Register start="+0x18" size="0" name="JPEG_CONFRN3" access="Read/Write" description="JPEG codec configuration register&#xa;          4-7" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HD" description="Huffman DC Selects the Huffman table for&#xa;              encoding the DC coefficients." />
      <BitField start="1" size="1" name="HA" description="Huffman AC Selects the Huffman table for&#xa;              encoding the AC coefficients." />
      <BitField start="2" size="2" name="QT" description="Quantization Table Selects quantization&#xa;              table associated with a color&#xa;              component." />
      <BitField start="4" size="4" name="NB" description="Number of Block Number of data units&#xa;              minus 1 that belong to a particular color in the&#xa;              MCU." />
      <BitField start="8" size="4" name="VSF" description="Vertical Sampling Factor Vertical&#xa;              sampling factor for component i." />
      <BitField start="12" size="4" name="HSF" description="Horizontal Sampling Factor Horizontal&#xa;              sampling factor for component i." />
    </Register>
    <Register start="+0x1C" size="0" name="JPEG_CONFRN4" access="Read/Write" description="JPEG codec configuration register&#xa;          4-7" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HD" description="Huffman DC Selects the Huffman table for&#xa;              encoding the DC coefficients." />
      <BitField start="1" size="1" name="HA" description="Huffman AC Selects the Huffman table for&#xa;              encoding the AC coefficients." />
      <BitField start="2" size="2" name="QT" description="Quantization Table Selects quantization&#xa;              table associated with a color&#xa;              component." />
      <BitField start="4" size="4" name="NB" description="Number of Block Number of data units&#xa;              minus 1 that belong to a particular color in the&#xa;              MCU." />
      <BitField start="8" size="4" name="VSF" description="Vertical Sampling Factor Vertical&#xa;              sampling factor for component i." />
      <BitField start="12" size="4" name="HSF" description="Horizontal Sampling Factor Horizontal&#xa;              sampling factor for component i." />
    </Register>
    <Register start="+0x30" size="0" name="JPEG_CR" access="Read/Write" description="JPEG control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JCEN" description="JPEG Core Enable Enable the JPEG codec&#xa;              Core." />
      <BitField start="1" size="1" name="IFTIE" description="Input FIFO Threshold Interrupt Enable&#xa;              This bit enables the interrupt generation when input&#xa;              FIFO reach the threshold." />
      <BitField start="2" size="1" name="IFNFIE" description="Input FIFO Not Full Interrupt Enable&#xa;              This bit enables the interrupt generation when input&#xa;              FIFO is not empty." />
      <BitField start="3" size="1" name="OFTIE" description="Output FIFO Threshold Interrupt Enable&#xa;              This bit enables the interrupt generation when output&#xa;              FIFO reach the threshold." />
      <BitField start="4" size="1" name="OFNEIE" description="Output FIFO Not Empty Interrupt Enable&#xa;              This bit enables the interrupt generation when output&#xa;              FIFO is not empty." />
      <BitField start="5" size="1" name="EOCIE" description="End of Conversion Interrupt Enable This&#xa;              bit enables the interrupt generation on the end of&#xa;              conversion." />
      <BitField start="6" size="1" name="HPDIE" description="Header Parsing Done Interrupt Enable&#xa;              This bit enables the interrupt generation on the&#xa;              Header Parsing Operation." />
      <BitField start="11" size="1" name="IDMAEN" description="Input DMA Enable Enable the DMA request&#xa;              generation for the input FIFO." />
      <BitField start="12" size="1" name="ODMAEN" description="Output DMA Enable Enable the DMA request&#xa;              generation for the output FIFO." />
      <BitField start="13" size="1" name="IFF" description="Input FIFO Flush This bit flush the&#xa;              input FIFO. This bit is always read as&#xa;              0." />
      <BitField start="14" size="1" name="OFF" description="Output FIFO Flush This bit flush the&#xa;              output FIFO. This bit is always read as&#xa;              0." />
    </Register>
    <Register start="+0x34" size="0" name="JPEG_SR" access="ReadOnly" description="JPEG status register" reset_value="0x00000006" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="IFTF" description="Input FIFO Threshold Flag This bit is&#xa;              set when the input FIFO is not full and is bellow its&#xa;              threshold." />
      <BitField start="2" size="1" name="IFNFF" description="Input FIFO Not Full Flag This bit is set&#xa;              when the input FIFO is not full (a data can be&#xa;              written)." />
      <BitField start="3" size="1" name="OFTF" description="Output FIFO Threshold Flag This bit is&#xa;              set when the output FIFO is not empty and has reach&#xa;              its threshold." />
      <BitField start="4" size="1" name="OFNEF" description="Output FIFO Not Empty Flag This bit is&#xa;              set when the output FIFO is not empty (a data is&#xa;              available)." />
      <BitField start="5" size="1" name="EOCF" description="End of Conversion Flag This bit is set&#xa;              when the JPEG codec core has finished the encoding or&#xa;              the decoding process and than last data has been sent&#xa;              to the output FIFO." />
      <BitField start="6" size="1" name="HPDF" description="Header Parsing Done Flag This bit is set&#xa;              in decode mode when the JPEG codec has finished the&#xa;              parsing of the headers and the internal registers&#xa;              have been updated." />
      <BitField start="7" size="1" name="COF" description="Codec Operation Flag This bit is set&#xa;              when when a JPEG codec operation is on going&#xa;              (encoding or decoding)." />
    </Register>
    <Register start="+0x38" size="0" name="JPEG_CFR" access="Read/Write" description="JPEG clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="CEOCF" description="Clear End of Conversion Flag Writing 1&#xa;              clears the End of Conversion Flag of the JPEG Status&#xa;              Register." />
      <BitField start="6" size="1" name="CHPDF" description="Clear Header Parsing Done Flag Writing 1&#xa;              clears the Header Parsing Done Flag of the JPEG&#xa;              Status Register." />
    </Register>
    <Register start="+0x40" size="0" name="JPEG_DIR" access="WriteOnly" description="JPEG data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATAIN" description="Data Input FIFO Input FIFO data&#xa;              register." />
    </Register>
    <Register start="+0x44" size="0" name="JPEG_DOR" access="ReadOnly" description="JPEG data output register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATAOUT" description="Data Output FIFO Output FIFO data&#xa;              register." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MDMA" start="0x52000000" description="MDMA">
    <Register start="+0x0" size="0" name="MDMA_GISR0" access="ReadOnly" description="MDMA Global Interrupt/Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GIF0" description="Channel x global interrupt flag (x=...)&#xa;              This bit is set and reset by hardware. It is a&#xa;              logical OR of all the Channel x interrupt flags&#xa;              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in&#xa;              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,&#xa;              TEIEx)" />
      <BitField start="1" size="1" name="GIF1" description="Channel x global interrupt flag (x=...)&#xa;              This bit is set and reset by hardware. It is a&#xa;              logical OR of all the Channel x interrupt flags&#xa;              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in&#xa;              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,&#xa;              TEIEx)" />
      <BitField start="2" size="1" name="GIF2" description="Channel x global interrupt flag (x=...)&#xa;              This bit is set and reset by hardware. It is a&#xa;              logical OR of all the Channel x interrupt flags&#xa;              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in&#xa;              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,&#xa;              TEIEx)" />
      <BitField start="3" size="1" name="GIF3" description="Channel x global interrupt flag (x=...)&#xa;              This bit is set and reset by hardware. It is a&#xa;              logical OR of all the Channel x interrupt flags&#xa;              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in&#xa;              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,&#xa;              TEIEx)" />
      <BitField start="4" size="1" name="GIF4" description="Channel x global interrupt flag (x=...)&#xa;              This bit is set and reset by hardware. It is a&#xa;              logical OR of all the Channel x interrupt flags&#xa;              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in&#xa;              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,&#xa;              TEIEx)" />
      <BitField start="5" size="1" name="GIF5" description="Channel x global interrupt flag (x=...)&#xa;              This bit is set and reset by hardware. It is a&#xa;              logical OR of all the Channel x interrupt flags&#xa;              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in&#xa;              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,&#xa;              TEIEx)" />
      <BitField start="6" size="1" name="GIF6" description="Channel x global interrupt flag (x=...)&#xa;              This bit is set and reset by hardware. It is a&#xa;              logical OR of all the Channel x interrupt flags&#xa;              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in&#xa;              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,&#xa;              TEIEx)" />
      <BitField start="7" size="1" name="GIF7" description="Channel x global interrupt flag (x=...)&#xa;              This bit is set and reset by hardware. It is a&#xa;              logical OR of all the Channel x interrupt flags&#xa;              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in&#xa;              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,&#xa;              TEIEx)" />
      <BitField start="8" size="1" name="GIF8" description="Channel x global interrupt flag (x=...)&#xa;              This bit is set and reset by hardware. It is a&#xa;              logical OR of all the Channel x interrupt flags&#xa;              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in&#xa;              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,&#xa;              TEIEx)" />
      <BitField start="9" size="1" name="GIF9" description="Channel x global interrupt flag (x=...)&#xa;              This bit is set and reset by hardware. It is a&#xa;              logical OR of all the Channel x interrupt flags&#xa;              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in&#xa;              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,&#xa;              TEIEx)" />
      <BitField start="10" size="1" name="GIF10" description="Channel x global interrupt flag (x=...)&#xa;              This bit is set and reset by hardware. It is a&#xa;              logical OR of all the Channel x interrupt flags&#xa;              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in&#xa;              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,&#xa;              TEIEx)" />
      <BitField start="11" size="1" name="GIF11" description="Channel x global interrupt flag (x=...)&#xa;              This bit is set and reset by hardware. It is a&#xa;              logical OR of all the Channel x interrupt flags&#xa;              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in&#xa;              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,&#xa;              TEIEx)" />
      <BitField start="12" size="1" name="GIF12" description="Channel x global interrupt flag (x=...)&#xa;              This bit is set and reset by hardware. It is a&#xa;              logical OR of all the Channel x interrupt flags&#xa;              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in&#xa;              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,&#xa;              TEIEx)" />
      <BitField start="13" size="1" name="GIF13" description="Channel x global interrupt flag (x=...)&#xa;              This bit is set and reset by hardware. It is a&#xa;              logical OR of all the Channel x interrupt flags&#xa;              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in&#xa;              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,&#xa;              TEIEx)" />
      <BitField start="14" size="1" name="GIF14" description="Channel x global interrupt flag (x=...)&#xa;              This bit is set and reset by hardware. It is a&#xa;              logical OR of all the Channel x interrupt flags&#xa;              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in&#xa;              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,&#xa;              TEIEx)" />
      <BitField start="15" size="1" name="GIF15" description="Channel x global interrupt flag (x=...)&#xa;              This bit is set and reset by hardware. It is a&#xa;              logical OR of all the Channel x interrupt flags&#xa;              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in&#xa;              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,&#xa;              TEIEx)" />
    </Register>
    <Register start="+0x40" size="0" name="MDMA_C0ISR" access="ReadOnly" description="MDMA channel x interrupt/status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF0" description="Channel x transfer error interrupt flag&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF0" description="Channel x Channel Transfer Complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register. CTC is set when the&#xa;              last block was transferred and the channel has been&#xa;              automatically disabled. CTC is also set when the&#xa;              channel is suspended, as a result of writing EN bit&#xa;              to 0." />
      <BitField start="2" size="1" name="BRTIF0" description="Channel x block repeat transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF0" description="Channel x block transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF0" description="channel x buffer transfer&#xa;              complete" />
      <BitField start="16" size="1" name="CRQA0" description="channel x request active&#xa;              flag" />
    </Register>
    <Register start="+0x44" size="0" name="MDMA_C0IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF0" description="Channel x clear transfer error interrupt&#xa;              flag Writing a 1 into this bit clears TEIFx in the&#xa;              MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF0" description="Clear Channel transfer complete&#xa;              interrupt flag for channel x Writing a 1 into this&#xa;              bit clears CTCIFx in the MDMA_ISRy&#xa;              register" />
      <BitField start="2" size="1" name="CBRTIF0" description="Channel x clear block repeat transfer&#xa;              complete interrupt flag Writing a 1 into this bit&#xa;              clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF0" description="Channel x Clear block transfer complete&#xa;              interrupt flag Writing a 1 into this bit clears BTIFx&#xa;              in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF0" description="CLear buffer Transfer Complete Interrupt&#xa;              Flag for channel x Writing a 1 into this bit clears&#xa;              TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x48" size="0" name="MDMA_C0ESR" access="ReadOnly" description="MDMA Channel x error status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error. It is used in conjunction with TED.&#xa;              This field indicates the 7 LSBits of the address&#xa;              which generated a transfer/access error. It may be&#xa;              used by SW to retrieve the failing address, by adding&#xa;              this value (truncated to the buffer transfer length&#xa;              size) to the current SAR/DAR value. Note: The SAR/DAR&#xa;              current value doesnt reflect this last address due to&#xa;              the FIFO management system. The SAR/DAR are only&#xa;              updated at the end of a (buffer) transfer (of TLEN+1&#xa;              bytes). Note: It is not set in case of a link data&#xa;              error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is&#xa;              set by HW, in case of a transfer error while reading&#xa;              the block link data structure. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is&#xa;              set by HW, in case of a transfer error while writing&#xa;              the Mask Data. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by&#xa;              HW, when the programmed address is not aligned with&#xa;              the data size. TED will indicate whether the problem&#xa;              is on the source or destination. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW,&#xa;              when the block size is not an integer multiple of the&#xa;              data size either for source or destination. TED will&#xa;              indicate whether the problem is on the source or&#xa;              destination. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
    </Register>
    <Register start="+0x4C" size="0" name="MDMA_C0CR" access="Read/Write" description="This register is used to control the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable&#xa;              This bit is set and cleared by&#xa;              software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes&#xa;              exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit&#xa;              sets the CRQAx in MDMA_ISRy register, activating the&#xa;              request on Channel x Note: Either the whole CxCR&#xa;              register or the 8-bit/16-bit register @ Address&#xa;              offset: 0x4E + 0x40 chn may be used for SWRQ&#xa;              activation. In case of a SW request, acknowledge is&#xa;              not generated (neither HW signal, nor CxMAR write&#xa;              access)." />
    </Register>
    <Register start="+0x50" size="0" name="MDMA_C0TCR" access="Read/Write" description="This register is used to configure the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0 Note: When source is&#xa;              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List&#xa;              Mode, at the end of a block (single or last block in&#xa;              repeated block transfer mode), this register will be&#xa;              loaded from memory (from address given by current&#xa;              LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits&#xa;              are set and cleared by software. These bits are&#xa;              protected and can be written only if EN is 0 Note:&#xa;              When destination is AHB (DBUS=1), DINC = 00 is&#xa;              forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0 Note: If a value of 11 is&#xa;              programmed for the TCM access/AHB port, a transfer&#xa;              error will occur (TEIF bit set) If SINCOS &amp;lt;&#xa;              SSIZE and SINC &amp;#8800; 00, the result will be&#xa;              unpredictable. Note: SSIZE = 11 (double-word) is&#xa;              forbidden when source is TCM/AHB bus&#xa;              (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0. Note: If a value of&#xa;              11 is programmed for the TCM access/AHB port, a&#xa;              transfer error will occur (TEIF bit set) If DINCOS&#xa;              &amp;lt; DSIZE and DINC &amp;#8800; 00, the result&#xa;              will be unpredictable. Note: DSIZE = 11 (double-word)&#xa;              is forbidden when destination is TCM/AHB bus&#xa;              (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset&#xa;              size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment&#xa;              offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer&#xa;              configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer&#xa;              configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared&#xa;              by software. If the Source Size is smaller than the&#xa;              destination, it will be padded according to the PAM&#xa;              value. If the Source data size is larger than the&#xa;              destination one, it will be truncated. The alignment&#xa;              will be done according to the PAM[0] value. This bit&#xa;              is protected and can be written only if EN is&#xa;              0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are&#xa;              set and cleared by software. Case 1: Source data size&#xa;              smaller than destination data size - 3 options are&#xa;              valid. Case 2: Source data size larger than&#xa;              destination data size. The remainder part is&#xa;              discarded. When PKE = 1 or DSIZE=SSIZE, these bits&#xa;              are ignored. These bits are protected and can be&#xa;              written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and&#xa;              cleared by software. Note: If TRGM is 11 for the&#xa;              current block, all the values loaded at the end of&#xa;              the current block through the linked list mechanism&#xa;              must keep the same value (TRGM=11) and the same SWRM&#xa;              value, otherwise the result is undefined. These bits&#xa;              are protected and can be written only if EN is&#xa;              0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and&#xa;              cleared by software. If a HW or SW request is&#xa;              currently active, the bit change will be delayed&#xa;              until the current transfer is completed. If the CxMAR&#xa;              contains a valid address, the CxMDR value will also&#xa;              be written @ CxMAR address. This bit is protected and&#xa;              can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set&#xa;              and cleared by software. This bit is protected and&#xa;              can be written only if EN is 0. Note: All MDMA&#xa;              destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x54" size="0" name="MDMA_C0BNDTR" access="Read/Write" description="MDMA Channel x block number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to&#xa;              transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode&#xa;              These bits are protected and can be written only if&#xa;              EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update&#xa;              Mode These bits are protected and can be written only&#xa;              if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains&#xa;              the number of repetitions of the current block (0 to&#xa;              4095). When the channel is enabled, this register is&#xa;              read-only, indicating the remaining number of blocks,&#xa;              excluding the current one. This register decrements&#xa;              after each complete block transfer. Once the last&#xa;              block transfer has completed, this register can&#xa;              either stay at zero or be reloaded automatically from&#xa;              memory (in Linked List mode - i.e. Link Address&#xa;              valid). These bits are protected and can be written&#xa;              only if EN is 0." />
    </Register>
    <Register start="+0x58" size="0" name="MDMA_C0SAR" access="Read/Write" description="MDMA channel x source address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x5C" size="0" name="MDMA_C0DAR" access="Read/Write" description="MDMA channel x destination address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x60" size="0" name="MDMA_C0BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update&#xa;              value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x64" size="0" name="MDMA_C0LAR" access="Read/Write" description="MDMA channel x Link Address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x68" size="0" name="MDMA_C0TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected&#xa;              and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is&#xa;              protected and can be written only if EN is&#xa;              0." />
    </Register>
    <Register start="+0x70" size="0" name="MDMA_C0MAR" access="Read/Write" description="MDMA channel x Mask address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x74" size="0" name="MDMA_C0MDR" access="Read/Write" description="MDMA channel x Mask Data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x80" size="0" name="MDMA_C1ISR" access="ReadOnly" description="MDMA channel x interrupt/status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF1" description="Channel x transfer error interrupt flag&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF1" description="Channel x Channel Transfer Complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register. CTC is set when the&#xa;              last block was transferred and the channel has been&#xa;              automatically disabled. CTC is also set when the&#xa;              channel is suspended, as a result of writing EN bit&#xa;              to 0." />
      <BitField start="2" size="1" name="BRTIF1" description="Channel x block repeat transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF1" description="Channel x block transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF1" description="channel x buffer transfer&#xa;              complete" />
      <BitField start="16" size="1" name="CRQA1" description="channel x request active&#xa;              flag" />
    </Register>
    <Register start="+0x84" size="0" name="MDMA_C1IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF1" description="Channel x clear transfer error interrupt&#xa;              flag Writing a 1 into this bit clears TEIFx in the&#xa;              MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF1" description="Clear Channel transfer complete&#xa;              interrupt flag for channel x Writing a 1 into this&#xa;              bit clears CTCIFx in the MDMA_ISRy&#xa;              register" />
      <BitField start="2" size="1" name="CBRTIF1" description="Channel x clear block repeat transfer&#xa;              complete interrupt flag Writing a 1 into this bit&#xa;              clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF1" description="Channel x Clear block transfer complete&#xa;              interrupt flag Writing a 1 into this bit clears BTIFx&#xa;              in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF1" description="CLear buffer Transfer Complete Interrupt&#xa;              Flag for channel x Writing a 1 into this bit clears&#xa;              TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x88" size="0" name="MDMA_C1ESR" access="ReadOnly" description="MDMA Channel x error status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error. It is used in conjunction with TED.&#xa;              This field indicates the 7 LSBits of the address&#xa;              which generated a transfer/access error. It may be&#xa;              used by SW to retrieve the failing address, by adding&#xa;              this value (truncated to the buffer transfer length&#xa;              size) to the current SAR/DAR value. Note: The SAR/DAR&#xa;              current value doesnt reflect this last address due to&#xa;              the FIFO management system. The SAR/DAR are only&#xa;              updated at the end of a (buffer) transfer (of TLEN+1&#xa;              bytes). Note: It is not set in case of a link data&#xa;              error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is&#xa;              set by HW, in case of a transfer error while reading&#xa;              the block link data structure. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is&#xa;              set by HW, in case of a transfer error while writing&#xa;              the Mask Data. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by&#xa;              HW, when the programmed address is not aligned with&#xa;              the data size. TED will indicate whether the problem&#xa;              is on the source or destination. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW,&#xa;              when the block size is not an integer multiple of the&#xa;              data size either for source or destination. TED will&#xa;              indicate whether the problem is on the source or&#xa;              destination. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
    </Register>
    <Register start="+0x8C" size="0" name="MDMA_C1CR" access="Read/Write" description="This register is used to control the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable&#xa;              This bit is set and cleared by&#xa;              software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes&#xa;              exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit&#xa;              sets the CRQAx in MDMA_ISRy register, activating the&#xa;              request on Channel x Note: Either the whole CxCR&#xa;              register or the 8-bit/16-bit register @ Address&#xa;              offset: 0x4E + 0x40 chn may be used for SWRQ&#xa;              activation. In case of a SW request, acknowledge is&#xa;              not generated (neither HW signal, nor CxMAR write&#xa;              access)." />
    </Register>
    <Register start="+0x90" size="0" name="MDMA_C1TCR" access="Read/Write" description="This register is used to configure the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0 Note: When source is&#xa;              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List&#xa;              Mode, at the end of a block (single or last block in&#xa;              repeated block transfer mode), this register will be&#xa;              loaded from memory (from address given by current&#xa;              LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits&#xa;              are set and cleared by software. These bits are&#xa;              protected and can be written only if EN is 0 Note:&#xa;              When destination is AHB (DBUS=1), DINC = 00 is&#xa;              forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0 Note: If a value of 11 is&#xa;              programmed for the TCM access/AHB port, a transfer&#xa;              error will occur (TEIF bit set) If SINCOS &amp;lt;&#xa;              SSIZE and SINC &amp;#8800; 00, the result will be&#xa;              unpredictable. Note: SSIZE = 11 (double-word) is&#xa;              forbidden when source is TCM/AHB bus&#xa;              (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0. Note: If a value of&#xa;              11 is programmed for the TCM access/AHB port, a&#xa;              transfer error will occur (TEIF bit set) If DINCOS&#xa;              &amp;lt; DSIZE and DINC &amp;#8800; 00, the result&#xa;              will be unpredictable. Note: DSIZE = 11 (double-word)&#xa;              is forbidden when destination is TCM/AHB bus&#xa;              (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset&#xa;              size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment&#xa;              offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer&#xa;              configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer&#xa;              configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared&#xa;              by software. If the Source Size is smaller than the&#xa;              destination, it will be padded according to the PAM&#xa;              value. If the Source data size is larger than the&#xa;              destination one, it will be truncated. The alignment&#xa;              will be done according to the PAM[0] value. This bit&#xa;              is protected and can be written only if EN is&#xa;              0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are&#xa;              set and cleared by software. Case 1: Source data size&#xa;              smaller than destination data size - 3 options are&#xa;              valid. Case 2: Source data size larger than&#xa;              destination data size. The remainder part is&#xa;              discarded. When PKE = 1 or DSIZE=SSIZE, these bits&#xa;              are ignored. These bits are protected and can be&#xa;              written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and&#xa;              cleared by software. Note: If TRGM is 11 for the&#xa;              current block, all the values loaded at the end of&#xa;              the current block through the linked list mechanism&#xa;              must keep the same value (TRGM=11) and the same SWRM&#xa;              value, otherwise the result is undefined. These bits&#xa;              are protected and can be written only if EN is&#xa;              0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and&#xa;              cleared by software. If a HW or SW request is&#xa;              currently active, the bit change will be delayed&#xa;              until the current transfer is completed. If the CxMAR&#xa;              contains a valid address, the CxMDR value will also&#xa;              be written @ CxMAR address. This bit is protected and&#xa;              can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set&#xa;              and cleared by software. This bit is protected and&#xa;              can be written only if EN is 0. Note: All MDMA&#xa;              destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x94" size="0" name="MDMA_C1BNDTR" access="Read/Write" description="MDMA Channel x block number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to&#xa;              transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode&#xa;              These bits are protected and can be written only if&#xa;              EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update&#xa;              Mode These bits are protected and can be written only&#xa;              if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains&#xa;              the number of repetitions of the current block (0 to&#xa;              4095). When the channel is enabled, this register is&#xa;              read-only, indicating the remaining number of blocks,&#xa;              excluding the current one. This register decrements&#xa;              after each complete block transfer. Once the last&#xa;              block transfer has completed, this register can&#xa;              either stay at zero or be reloaded automatically from&#xa;              memory (in Linked List mode - i.e. Link Address&#xa;              valid). These bits are protected and can be written&#xa;              only if EN is 0." />
    </Register>
    <Register start="+0x98" size="0" name="MDMA_C1SAR" access="Read/Write" description="MDMA channel x source address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x9C" size="0" name="MDMA_C1DAR" access="Read/Write" description="MDMA channel x destination address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0xA0" size="0" name="MDMA_C1BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update&#xa;              value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0xA4" size="0" name="MDMA_C1LAR" access="Read/Write" description="MDMA channel x Link Address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0xA8" size="0" name="MDMA_C1TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected&#xa;              and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is&#xa;              protected and can be written only if EN is&#xa;              0." />
    </Register>
    <Register start="+0xB0" size="0" name="MDMA_C1MAR" access="Read/Write" description="MDMA channel x Mask address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0xB4" size="0" name="MDMA_C1MDR" access="Read/Write" description="MDMA channel x Mask Data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0xC0" size="0" name="MDMA_C2ISR" access="ReadOnly" description="MDMA channel x interrupt/status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF2" description="Channel x transfer error interrupt flag&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF2" description="Channel x Channel Transfer Complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register. CTC is set when the&#xa;              last block was transferred and the channel has been&#xa;              automatically disabled. CTC is also set when the&#xa;              channel is suspended, as a result of writing EN bit&#xa;              to 0." />
      <BitField start="2" size="1" name="BRTIF2" description="Channel x block repeat transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF2" description="Channel x block transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF2" description="channel x buffer transfer&#xa;              complete" />
      <BitField start="16" size="1" name="CRQA2" description="channel x request active&#xa;              flag" />
    </Register>
    <Register start="+0xC4" size="0" name="MDMA_C2IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF2" description="Channel x clear transfer error interrupt&#xa;              flag Writing a 1 into this bit clears TEIFx in the&#xa;              MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF2" description="Clear Channel transfer complete&#xa;              interrupt flag for channel x Writing a 1 into this&#xa;              bit clears CTCIFx in the MDMA_ISRy&#xa;              register" />
      <BitField start="2" size="1" name="CBRTIF2" description="Channel x clear block repeat transfer&#xa;              complete interrupt flag Writing a 1 into this bit&#xa;              clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF2" description="Channel x Clear block transfer complete&#xa;              interrupt flag Writing a 1 into this bit clears BTIFx&#xa;              in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF2" description="CLear buffer Transfer Complete Interrupt&#xa;              Flag for channel x Writing a 1 into this bit clears&#xa;              TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0xC8" size="0" name="MDMA_C2ESR" access="ReadOnly" description="MDMA Channel x error status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error. It is used in conjunction with TED.&#xa;              This field indicates the 7 LSBits of the address&#xa;              which generated a transfer/access error. It may be&#xa;              used by SW to retrieve the failing address, by adding&#xa;              this value (truncated to the buffer transfer length&#xa;              size) to the current SAR/DAR value. Note: The SAR/DAR&#xa;              current value doesnt reflect this last address due to&#xa;              the FIFO management system. The SAR/DAR are only&#xa;              updated at the end of a (buffer) transfer (of TLEN+1&#xa;              bytes). Note: It is not set in case of a link data&#xa;              error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is&#xa;              set by HW, in case of a transfer error while reading&#xa;              the block link data structure. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is&#xa;              set by HW, in case of a transfer error while writing&#xa;              the Mask Data. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by&#xa;              HW, when the programmed address is not aligned with&#xa;              the data size. TED will indicate whether the problem&#xa;              is on the source or destination. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW,&#xa;              when the block size is not an integer multiple of the&#xa;              data size either for source or destination. TED will&#xa;              indicate whether the problem is on the source or&#xa;              destination. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
    </Register>
    <Register start="+0xCC" size="0" name="MDMA_C2CR" access="Read/Write" description="This register is used to control the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable&#xa;              This bit is set and cleared by&#xa;              software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes&#xa;              exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit&#xa;              sets the CRQAx in MDMA_ISRy register, activating the&#xa;              request on Channel x Note: Either the whole CxCR&#xa;              register or the 8-bit/16-bit register @ Address&#xa;              offset: 0x4E + 0x40 chn may be used for SWRQ&#xa;              activation. In case of a SW request, acknowledge is&#xa;              not generated (neither HW signal, nor CxMAR write&#xa;              access)." />
    </Register>
    <Register start="+0xD0" size="0" name="MDMA_C2TCR" access="Read/Write" description="This register is used to configure the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0 Note: When source is&#xa;              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List&#xa;              Mode, at the end of a block (single or last block in&#xa;              repeated block transfer mode), this register will be&#xa;              loaded from memory (from address given by current&#xa;              LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits&#xa;              are set and cleared by software. These bits are&#xa;              protected and can be written only if EN is 0 Note:&#xa;              When destination is AHB (DBUS=1), DINC = 00 is&#xa;              forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0 Note: If a value of 11 is&#xa;              programmed for the TCM access/AHB port, a transfer&#xa;              error will occur (TEIF bit set) If SINCOS &amp;lt;&#xa;              SSIZE and SINC &amp;#8800; 00, the result will be&#xa;              unpredictable. Note: SSIZE = 11 (double-word) is&#xa;              forbidden when source is TCM/AHB bus&#xa;              (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0. Note: If a value of&#xa;              11 is programmed for the TCM access/AHB port, a&#xa;              transfer error will occur (TEIF bit set) If DINCOS&#xa;              &amp;lt; DSIZE and DINC &amp;#8800; 00, the result&#xa;              will be unpredictable. Note: DSIZE = 11 (double-word)&#xa;              is forbidden when destination is TCM/AHB bus&#xa;              (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset&#xa;              size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment&#xa;              offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer&#xa;              configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer&#xa;              configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared&#xa;              by software. If the Source Size is smaller than the&#xa;              destination, it will be padded according to the PAM&#xa;              value. If the Source data size is larger than the&#xa;              destination one, it will be truncated. The alignment&#xa;              will be done according to the PAM[0] value. This bit&#xa;              is protected and can be written only if EN is&#xa;              0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are&#xa;              set and cleared by software. Case 1: Source data size&#xa;              smaller than destination data size - 3 options are&#xa;              valid. Case 2: Source data size larger than&#xa;              destination data size. The remainder part is&#xa;              discarded. When PKE = 1 or DSIZE=SSIZE, these bits&#xa;              are ignored. These bits are protected and can be&#xa;              written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and&#xa;              cleared by software. Note: If TRGM is 11 for the&#xa;              current block, all the values loaded at the end of&#xa;              the current block through the linked list mechanism&#xa;              must keep the same value (TRGM=11) and the same SWRM&#xa;              value, otherwise the result is undefined. These bits&#xa;              are protected and can be written only if EN is&#xa;              0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and&#xa;              cleared by software. If a HW or SW request is&#xa;              currently active, the bit change will be delayed&#xa;              until the current transfer is completed. If the CxMAR&#xa;              contains a valid address, the CxMDR value will also&#xa;              be written @ CxMAR address. This bit is protected and&#xa;              can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set&#xa;              and cleared by software. This bit is protected and&#xa;              can be written only if EN is 0. Note: All MDMA&#xa;              destination accesses are non-cacheable." />
    </Register>
    <Register start="+0xD4" size="0" name="MDMA_C2BNDTR" access="Read/Write" description="MDMA Channel x block number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to&#xa;              transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode&#xa;              These bits are protected and can be written only if&#xa;              EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update&#xa;              Mode These bits are protected and can be written only&#xa;              if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains&#xa;              the number of repetitions of the current block (0 to&#xa;              4095). When the channel is enabled, this register is&#xa;              read-only, indicating the remaining number of blocks,&#xa;              excluding the current one. This register decrements&#xa;              after each complete block transfer. Once the last&#xa;              block transfer has completed, this register can&#xa;              either stay at zero or be reloaded automatically from&#xa;              memory (in Linked List mode - i.e. Link Address&#xa;              valid). These bits are protected and can be written&#xa;              only if EN is 0." />
    </Register>
    <Register start="+0xD8" size="0" name="MDMA_C2SAR" access="Read/Write" description="MDMA channel x source address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0xDC" size="0" name="MDMA_C2DAR" access="Read/Write" description="MDMA channel x destination address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0xE0" size="0" name="MDMA_C2BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update&#xa;              value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0xE4" size="0" name="MDMA_C2LAR" access="Read/Write" description="MDMA channel x Link Address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0xE8" size="0" name="MDMA_C2TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected&#xa;              and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is&#xa;              protected and can be written only if EN is&#xa;              0." />
    </Register>
    <Register start="+0xF0" size="0" name="MDMA_C2MAR" access="Read/Write" description="MDMA channel x Mask address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0xF4" size="0" name="MDMA_C2MDR" access="Read/Write" description="MDMA channel x Mask Data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x100" size="0" name="MDMA_C3ISR" access="ReadOnly" description="MDMA channel x interrupt/status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF3" description="Channel x transfer error interrupt flag&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF3" description="Channel x Channel Transfer Complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register. CTC is set when the&#xa;              last block was transferred and the channel has been&#xa;              automatically disabled. CTC is also set when the&#xa;              channel is suspended, as a result of writing EN bit&#xa;              to 0." />
      <BitField start="2" size="1" name="BRTIF3" description="Channel x block repeat transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF3" description="Channel x block transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF3" description="channel x buffer transfer&#xa;              complete" />
      <BitField start="16" size="1" name="CRQA3" description="channel x request active&#xa;              flag" />
    </Register>
    <Register start="+0x104" size="0" name="MDMA_C3IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF3" description="Channel x clear transfer error interrupt&#xa;              flag Writing a 1 into this bit clears TEIFx in the&#xa;              MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF3" description="Clear Channel transfer complete&#xa;              interrupt flag for channel x Writing a 1 into this&#xa;              bit clears CTCIFx in the MDMA_ISRy&#xa;              register" />
      <BitField start="2" size="1" name="CBRTIF3" description="Channel x clear block repeat transfer&#xa;              complete interrupt flag Writing a 1 into this bit&#xa;              clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF3" description="Channel x Clear block transfer complete&#xa;              interrupt flag Writing a 1 into this bit clears BTIFx&#xa;              in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF3" description="CLear buffer Transfer Complete Interrupt&#xa;              Flag for channel x Writing a 1 into this bit clears&#xa;              TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x108" size="0" name="MDMA_C3ESR" access="ReadOnly" description="MDMA Channel x error status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error. It is used in conjunction with TED.&#xa;              This field indicates the 7 LSBits of the address&#xa;              which generated a transfer/access error. It may be&#xa;              used by SW to retrieve the failing address, by adding&#xa;              this value (truncated to the buffer transfer length&#xa;              size) to the current SAR/DAR value. Note: The SAR/DAR&#xa;              current value doesnt reflect this last address due to&#xa;              the FIFO management system. The SAR/DAR are only&#xa;              updated at the end of a (buffer) transfer (of TLEN+1&#xa;              bytes). Note: It is not set in case of a link data&#xa;              error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is&#xa;              set by HW, in case of a transfer error while reading&#xa;              the block link data structure. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is&#xa;              set by HW, in case of a transfer error while writing&#xa;              the Mask Data. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by&#xa;              HW, when the programmed address is not aligned with&#xa;              the data size. TED will indicate whether the problem&#xa;              is on the source or destination. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW,&#xa;              when the block size is not an integer multiple of the&#xa;              data size either for source or destination. TED will&#xa;              indicate whether the problem is on the source or&#xa;              destination. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
    </Register>
    <Register start="+0x10C" size="0" name="MDMA_C3CR" access="Read/Write" description="This register is used to control the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable&#xa;              This bit is set and cleared by&#xa;              software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes&#xa;              exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit&#xa;              sets the CRQAx in MDMA_ISRy register, activating the&#xa;              request on Channel x Note: Either the whole CxCR&#xa;              register or the 8-bit/16-bit register @ Address&#xa;              offset: 0x4E + 0x40 chn may be used for SWRQ&#xa;              activation. In case of a SW request, acknowledge is&#xa;              not generated (neither HW signal, nor CxMAR write&#xa;              access)." />
    </Register>
    <Register start="+0x110" size="0" name="MDMA_C3TCR" access="Read/Write" description="This register is used to configure the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0 Note: When source is&#xa;              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List&#xa;              Mode, at the end of a block (single or last block in&#xa;              repeated block transfer mode), this register will be&#xa;              loaded from memory (from address given by current&#xa;              LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits&#xa;              are set and cleared by software. These bits are&#xa;              protected and can be written only if EN is 0 Note:&#xa;              When destination is AHB (DBUS=1), DINC = 00 is&#xa;              forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0 Note: If a value of 11 is&#xa;              programmed for the TCM access/AHB port, a transfer&#xa;              error will occur (TEIF bit set) If SINCOS &amp;lt;&#xa;              SSIZE and SINC &amp;#8800; 00, the result will be&#xa;              unpredictable. Note: SSIZE = 11 (double-word) is&#xa;              forbidden when source is TCM/AHB bus&#xa;              (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0. Note: If a value of&#xa;              11 is programmed for the TCM access/AHB port, a&#xa;              transfer error will occur (TEIF bit set) If DINCOS&#xa;              &amp;lt; DSIZE and DINC &amp;#8800; 00, the result&#xa;              will be unpredictable. Note: DSIZE = 11 (double-word)&#xa;              is forbidden when destination is TCM/AHB bus&#xa;              (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset&#xa;              size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment&#xa;              offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer&#xa;              configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer&#xa;              configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared&#xa;              by software. If the Source Size is smaller than the&#xa;              destination, it will be padded according to the PAM&#xa;              value. If the Source data size is larger than the&#xa;              destination one, it will be truncated. The alignment&#xa;              will be done according to the PAM[0] value. This bit&#xa;              is protected and can be written only if EN is&#xa;              0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are&#xa;              set and cleared by software. Case 1: Source data size&#xa;              smaller than destination data size - 3 options are&#xa;              valid. Case 2: Source data size larger than&#xa;              destination data size. The remainder part is&#xa;              discarded. When PKE = 1 or DSIZE=SSIZE, these bits&#xa;              are ignored. These bits are protected and can be&#xa;              written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and&#xa;              cleared by software. Note: If TRGM is 11 for the&#xa;              current block, all the values loaded at the end of&#xa;              the current block through the linked list mechanism&#xa;              must keep the same value (TRGM=11) and the same SWRM&#xa;              value, otherwise the result is undefined. These bits&#xa;              are protected and can be written only if EN is&#xa;              0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and&#xa;              cleared by software. If a HW or SW request is&#xa;              currently active, the bit change will be delayed&#xa;              until the current transfer is completed. If the CxMAR&#xa;              contains a valid address, the CxMDR value will also&#xa;              be written @ CxMAR address. This bit is protected and&#xa;              can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set&#xa;              and cleared by software. This bit is protected and&#xa;              can be written only if EN is 0. Note: All MDMA&#xa;              destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x114" size="0" name="MDMA_C3BNDTR" access="Read/Write" description="MDMA Channel x block number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to&#xa;              transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode&#xa;              These bits are protected and can be written only if&#xa;              EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update&#xa;              Mode These bits are protected and can be written only&#xa;              if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains&#xa;              the number of repetitions of the current block (0 to&#xa;              4095). When the channel is enabled, this register is&#xa;              read-only, indicating the remaining number of blocks,&#xa;              excluding the current one. This register decrements&#xa;              after each complete block transfer. Once the last&#xa;              block transfer has completed, this register can&#xa;              either stay at zero or be reloaded automatically from&#xa;              memory (in Linked List mode - i.e. Link Address&#xa;              valid). These bits are protected and can be written&#xa;              only if EN is 0." />
    </Register>
    <Register start="+0x118" size="0" name="MDMA_C3SAR" access="Read/Write" description="MDMA channel x source address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x11C" size="0" name="MDMA_C3DAR" access="Read/Write" description="MDMA channel x destination address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x120" size="0" name="MDMA_C3BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update&#xa;              value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x124" size="0" name="MDMA_C3LAR" access="Read/Write" description="MDMA channel x Link Address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x128" size="0" name="MDMA_C3TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected&#xa;              and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is&#xa;              protected and can be written only if EN is&#xa;              0." />
    </Register>
    <Register start="+0x130" size="0" name="MDMA_C3MAR" access="Read/Write" description="MDMA channel x Mask address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x134" size="0" name="MDMA_C3MDR" access="Read/Write" description="MDMA channel x Mask Data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x140" size="0" name="MDMA_C4ISR" access="ReadOnly" description="MDMA channel x interrupt/status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF4" description="Channel x transfer error interrupt flag&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF4" description="Channel x Channel Transfer Complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register. CTC is set when the&#xa;              last block was transferred and the channel has been&#xa;              automatically disabled. CTC is also set when the&#xa;              channel is suspended, as a result of writing EN bit&#xa;              to 0." />
      <BitField start="2" size="1" name="BRTIF4" description="Channel x block repeat transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF4" description="Channel x block transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF4" description="channel x buffer transfer&#xa;              complete" />
      <BitField start="16" size="1" name="CRQA4" description="channel x request active&#xa;              flag" />
    </Register>
    <Register start="+0x144" size="0" name="MDMA_C4IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF4" description="Channel x clear transfer error interrupt&#xa;              flag Writing a 1 into this bit clears TEIFx in the&#xa;              MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF4" description="Clear Channel transfer complete&#xa;              interrupt flag for channel x Writing a 1 into this&#xa;              bit clears CTCIFx in the MDMA_ISRy&#xa;              register" />
      <BitField start="2" size="1" name="CBRTIF4" description="Channel x clear block repeat transfer&#xa;              complete interrupt flag Writing a 1 into this bit&#xa;              clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF4" description="Channel x Clear block transfer complete&#xa;              interrupt flag Writing a 1 into this bit clears BTIFx&#xa;              in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF4" description="CLear buffer Transfer Complete Interrupt&#xa;              Flag for channel x Writing a 1 into this bit clears&#xa;              TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x148" size="0" name="MDMA_C4ESR" access="ReadOnly" description="MDMA Channel x error status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error. It is used in conjunction with TED.&#xa;              This field indicates the 7 LSBits of the address&#xa;              which generated a transfer/access error. It may be&#xa;              used by SW to retrieve the failing address, by adding&#xa;              this value (truncated to the buffer transfer length&#xa;              size) to the current SAR/DAR value. Note: The SAR/DAR&#xa;              current value doesnt reflect this last address due to&#xa;              the FIFO management system. The SAR/DAR are only&#xa;              updated at the end of a (buffer) transfer (of TLEN+1&#xa;              bytes). Note: It is not set in case of a link data&#xa;              error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is&#xa;              set by HW, in case of a transfer error while reading&#xa;              the block link data structure. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is&#xa;              set by HW, in case of a transfer error while writing&#xa;              the Mask Data. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by&#xa;              HW, when the programmed address is not aligned with&#xa;              the data size. TED will indicate whether the problem&#xa;              is on the source or destination. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW,&#xa;              when the block size is not an integer multiple of the&#xa;              data size either for source or destination. TED will&#xa;              indicate whether the problem is on the source or&#xa;              destination. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
    </Register>
    <Register start="+0x14C" size="0" name="MDMA_C4CR" access="Read/Write" description="This register is used to control the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable&#xa;              This bit is set and cleared by&#xa;              software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes&#xa;              exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit&#xa;              sets the CRQAx in MDMA_ISRy register, activating the&#xa;              request on Channel x Note: Either the whole CxCR&#xa;              register or the 8-bit/16-bit register @ Address&#xa;              offset: 0x4E + 0x40 chn may be used for SWRQ&#xa;              activation. In case of a SW request, acknowledge is&#xa;              not generated (neither HW signal, nor CxMAR write&#xa;              access)." />
    </Register>
    <Register start="+0x150" size="0" name="MDMA_C4TCR" access="Read/Write" description="This register is used to configure the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0 Note: When source is&#xa;              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List&#xa;              Mode, at the end of a block (single or last block in&#xa;              repeated block transfer mode), this register will be&#xa;              loaded from memory (from address given by current&#xa;              LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits&#xa;              are set and cleared by software. These bits are&#xa;              protected and can be written only if EN is 0 Note:&#xa;              When destination is AHB (DBUS=1), DINC = 00 is&#xa;              forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0 Note: If a value of 11 is&#xa;              programmed for the TCM access/AHB port, a transfer&#xa;              error will occur (TEIF bit set) If SINCOS &amp;lt;&#xa;              SSIZE and SINC &amp;#8800; 00, the result will be&#xa;              unpredictable. Note: SSIZE = 11 (double-word) is&#xa;              forbidden when source is TCM/AHB bus&#xa;              (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0. Note: If a value of&#xa;              11 is programmed for the TCM access/AHB port, a&#xa;              transfer error will occur (TEIF bit set) If DINCOS&#xa;              &amp;lt; DSIZE and DINC &amp;#8800; 00, the result&#xa;              will be unpredictable. Note: DSIZE = 11 (double-word)&#xa;              is forbidden when destination is TCM/AHB bus&#xa;              (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset&#xa;              size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment&#xa;              offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer&#xa;              configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer&#xa;              configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared&#xa;              by software. If the Source Size is smaller than the&#xa;              destination, it will be padded according to the PAM&#xa;              value. If the Source data size is larger than the&#xa;              destination one, it will be truncated. The alignment&#xa;              will be done according to the PAM[0] value. This bit&#xa;              is protected and can be written only if EN is&#xa;              0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are&#xa;              set and cleared by software. Case 1: Source data size&#xa;              smaller than destination data size - 3 options are&#xa;              valid. Case 2: Source data size larger than&#xa;              destination data size. The remainder part is&#xa;              discarded. When PKE = 1 or DSIZE=SSIZE, these bits&#xa;              are ignored. These bits are protected and can be&#xa;              written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and&#xa;              cleared by software. Note: If TRGM is 11 for the&#xa;              current block, all the values loaded at the end of&#xa;              the current block through the linked list mechanism&#xa;              must keep the same value (TRGM=11) and the same SWRM&#xa;              value, otherwise the result is undefined. These bits&#xa;              are protected and can be written only if EN is&#xa;              0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and&#xa;              cleared by software. If a HW or SW request is&#xa;              currently active, the bit change will be delayed&#xa;              until the current transfer is completed. If the CxMAR&#xa;              contains a valid address, the CxMDR value will also&#xa;              be written @ CxMAR address. This bit is protected and&#xa;              can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set&#xa;              and cleared by software. This bit is protected and&#xa;              can be written only if EN is 0. Note: All MDMA&#xa;              destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x154" size="0" name="MDMA_C4BNDTR" access="Read/Write" description="MDMA Channel x block number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to&#xa;              transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode&#xa;              These bits are protected and can be written only if&#xa;              EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update&#xa;              Mode These bits are protected and can be written only&#xa;              if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains&#xa;              the number of repetitions of the current block (0 to&#xa;              4095). When the channel is enabled, this register is&#xa;              read-only, indicating the remaining number of blocks,&#xa;              excluding the current one. This register decrements&#xa;              after each complete block transfer. Once the last&#xa;              block transfer has completed, this register can&#xa;              either stay at zero or be reloaded automatically from&#xa;              memory (in Linked List mode - i.e. Link Address&#xa;              valid). These bits are protected and can be written&#xa;              only if EN is 0." />
    </Register>
    <Register start="+0x158" size="0" name="MDMA_C4SAR" access="Read/Write" description="MDMA channel x source address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x15C" size="0" name="MDMA_C4DAR" access="Read/Write" description="MDMA channel x destination address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x160" size="0" name="MDMA_C4BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update&#xa;              value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x164" size="0" name="MDMA_C4LAR" access="Read/Write" description="MDMA channel x Link Address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x168" size="0" name="MDMA_C4TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected&#xa;              and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is&#xa;              protected and can be written only if EN is&#xa;              0." />
    </Register>
    <Register start="+0x170" size="0" name="MDMA_C4MAR" access="Read/Write" description="MDMA channel x Mask address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x174" size="0" name="MDMA_C4MDR" access="Read/Write" description="MDMA channel x Mask Data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x180" size="0" name="MDMA_C5ISR" access="ReadOnly" description="MDMA channel x interrupt/status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF5" description="Channel x transfer error interrupt flag&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF5" description="Channel x Channel Transfer Complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register. CTC is set when the&#xa;              last block was transferred and the channel has been&#xa;              automatically disabled. CTC is also set when the&#xa;              channel is suspended, as a result of writing EN bit&#xa;              to 0." />
      <BitField start="2" size="1" name="BRTIF5" description="Channel x block repeat transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF5" description="Channel x block transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF5" description="channel x buffer transfer&#xa;              complete" />
      <BitField start="16" size="1" name="CRQA5" description="channel x request active&#xa;              flag" />
    </Register>
    <Register start="+0x184" size="0" name="MDMA_C5IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF5" description="Channel x clear transfer error interrupt&#xa;              flag Writing a 1 into this bit clears TEIFx in the&#xa;              MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF5" description="Clear Channel transfer complete&#xa;              interrupt flag for channel x Writing a 1 into this&#xa;              bit clears CTCIFx in the MDMA_ISRy&#xa;              register" />
      <BitField start="2" size="1" name="CBRTIF5" description="Channel x clear block repeat transfer&#xa;              complete interrupt flag Writing a 1 into this bit&#xa;              clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF5" description="Channel x Clear block transfer complete&#xa;              interrupt flag Writing a 1 into this bit clears BTIFx&#xa;              in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF5" description="CLear buffer Transfer Complete Interrupt&#xa;              Flag for channel x Writing a 1 into this bit clears&#xa;              TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x188" size="0" name="MDMA_C5ESR" access="ReadOnly" description="MDMA Channel x error status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error. It is used in conjunction with TED.&#xa;              This field indicates the 7 LSBits of the address&#xa;              which generated a transfer/access error. It may be&#xa;              used by SW to retrieve the failing address, by adding&#xa;              this value (truncated to the buffer transfer length&#xa;              size) to the current SAR/DAR value. Note: The SAR/DAR&#xa;              current value doesnt reflect this last address due to&#xa;              the FIFO management system. The SAR/DAR are only&#xa;              updated at the end of a (buffer) transfer (of TLEN+1&#xa;              bytes). Note: It is not set in case of a link data&#xa;              error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is&#xa;              set by HW, in case of a transfer error while reading&#xa;              the block link data structure. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is&#xa;              set by HW, in case of a transfer error while writing&#xa;              the Mask Data. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by&#xa;              HW, when the programmed address is not aligned with&#xa;              the data size. TED will indicate whether the problem&#xa;              is on the source or destination. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW,&#xa;              when the block size is not an integer multiple of the&#xa;              data size either for source or destination. TED will&#xa;              indicate whether the problem is on the source or&#xa;              destination. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
    </Register>
    <Register start="+0x18C" size="0" name="MDMA_C5CR" access="Read/Write" description="This register is used to control the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable&#xa;              This bit is set and cleared by&#xa;              software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes&#xa;              exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit&#xa;              sets the CRQAx in MDMA_ISRy register, activating the&#xa;              request on Channel x Note: Either the whole CxCR&#xa;              register or the 8-bit/16-bit register @ Address&#xa;              offset: 0x4E + 0x40 chn may be used for SWRQ&#xa;              activation. In case of a SW request, acknowledge is&#xa;              not generated (neither HW signal, nor CxMAR write&#xa;              access)." />
    </Register>
    <Register start="+0x190" size="0" name="MDMA_C5TCR" access="Read/Write" description="This register is used to configure the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0 Note: When source is&#xa;              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List&#xa;              Mode, at the end of a block (single or last block in&#xa;              repeated block transfer mode), this register will be&#xa;              loaded from memory (from address given by current&#xa;              LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits&#xa;              are set and cleared by software. These bits are&#xa;              protected and can be written only if EN is 0 Note:&#xa;              When destination is AHB (DBUS=1), DINC = 00 is&#xa;              forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0 Note: If a value of 11 is&#xa;              programmed for the TCM access/AHB port, a transfer&#xa;              error will occur (TEIF bit set) If SINCOS &amp;lt;&#xa;              SSIZE and SINC &amp;#8800; 00, the result will be&#xa;              unpredictable. Note: SSIZE = 11 (double-word) is&#xa;              forbidden when source is TCM/AHB bus&#xa;              (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0. Note: If a value of&#xa;              11 is programmed for the TCM access/AHB port, a&#xa;              transfer error will occur (TEIF bit set) If DINCOS&#xa;              &amp;lt; DSIZE and DINC &amp;#8800; 00, the result&#xa;              will be unpredictable. Note: DSIZE = 11 (double-word)&#xa;              is forbidden when destination is TCM/AHB bus&#xa;              (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset&#xa;              size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment&#xa;              offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer&#xa;              configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer&#xa;              configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared&#xa;              by software. If the Source Size is smaller than the&#xa;              destination, it will be padded according to the PAM&#xa;              value. If the Source data size is larger than the&#xa;              destination one, it will be truncated. The alignment&#xa;              will be done according to the PAM[0] value. This bit&#xa;              is protected and can be written only if EN is&#xa;              0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are&#xa;              set and cleared by software. Case 1: Source data size&#xa;              smaller than destination data size - 3 options are&#xa;              valid. Case 2: Source data size larger than&#xa;              destination data size. The remainder part is&#xa;              discarded. When PKE = 1 or DSIZE=SSIZE, these bits&#xa;              are ignored. These bits are protected and can be&#xa;              written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and&#xa;              cleared by software. Note: If TRGM is 11 for the&#xa;              current block, all the values loaded at the end of&#xa;              the current block through the linked list mechanism&#xa;              must keep the same value (TRGM=11) and the same SWRM&#xa;              value, otherwise the result is undefined. These bits&#xa;              are protected and can be written only if EN is&#xa;              0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and&#xa;              cleared by software. If a HW or SW request is&#xa;              currently active, the bit change will be delayed&#xa;              until the current transfer is completed. If the CxMAR&#xa;              contains a valid address, the CxMDR value will also&#xa;              be written @ CxMAR address. This bit is protected and&#xa;              can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set&#xa;              and cleared by software. This bit is protected and&#xa;              can be written only if EN is 0. Note: All MDMA&#xa;              destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x194" size="0" name="MDMA_C5BNDTR" access="Read/Write" description="MDMA Channel x block number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to&#xa;              transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode&#xa;              These bits are protected and can be written only if&#xa;              EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update&#xa;              Mode These bits are protected and can be written only&#xa;              if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains&#xa;              the number of repetitions of the current block (0 to&#xa;              4095). When the channel is enabled, this register is&#xa;              read-only, indicating the remaining number of blocks,&#xa;              excluding the current one. This register decrements&#xa;              after each complete block transfer. Once the last&#xa;              block transfer has completed, this register can&#xa;              either stay at zero or be reloaded automatically from&#xa;              memory (in Linked List mode - i.e. Link Address&#xa;              valid). These bits are protected and can be written&#xa;              only if EN is 0." />
    </Register>
    <Register start="+0x198" size="0" name="MDMA_C5SAR" access="Read/Write" description="MDMA channel x source address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x19C" size="0" name="MDMA_C5DAR" access="Read/Write" description="MDMA channel x destination address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x1A0" size="0" name="MDMA_C5BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update&#xa;              value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x1A4" size="0" name="MDMA_C5LAR" access="Read/Write" description="MDMA channel x Link Address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x1A8" size="0" name="MDMA_C5TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected&#xa;              and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is&#xa;              protected and can be written only if EN is&#xa;              0." />
    </Register>
    <Register start="+0x1B0" size="0" name="MDMA_C5MAR" access="Read/Write" description="MDMA channel x Mask address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x1B4" size="0" name="MDMA_C5MDR" access="Read/Write" description="MDMA channel x Mask Data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x1C0" size="0" name="MDMA_C6ISR" access="ReadOnly" description="MDMA channel x interrupt/status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF6" description="Channel x transfer error interrupt flag&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF6" description="Channel x Channel Transfer Complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register. CTC is set when the&#xa;              last block was transferred and the channel has been&#xa;              automatically disabled. CTC is also set when the&#xa;              channel is suspended, as a result of writing EN bit&#xa;              to 0." />
      <BitField start="2" size="1" name="BRTIF6" description="Channel x block repeat transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF6" description="Channel x block transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF6" description="channel x buffer transfer&#xa;              complete" />
      <BitField start="16" size="1" name="CRQA6" description="channel x request active&#xa;              flag" />
    </Register>
    <Register start="+0x1C4" size="0" name="MDMA_C6IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF6" description="Channel x clear transfer error interrupt&#xa;              flag Writing a 1 into this bit clears TEIFx in the&#xa;              MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF6" description="Clear Channel transfer complete&#xa;              interrupt flag for channel x Writing a 1 into this&#xa;              bit clears CTCIFx in the MDMA_ISRy&#xa;              register" />
      <BitField start="2" size="1" name="CBRTIF6" description="Channel x clear block repeat transfer&#xa;              complete interrupt flag Writing a 1 into this bit&#xa;              clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF6" description="Channel x Clear block transfer complete&#xa;              interrupt flag Writing a 1 into this bit clears BTIFx&#xa;              in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF6" description="CLear buffer Transfer Complete Interrupt&#xa;              Flag for channel x Writing a 1 into this bit clears&#xa;              TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x1C8" size="0" name="MDMA_C6ESR" access="ReadOnly" description="MDMA Channel x error status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error. It is used in conjunction with TED.&#xa;              This field indicates the 7 LSBits of the address&#xa;              which generated a transfer/access error. It may be&#xa;              used by SW to retrieve the failing address, by adding&#xa;              this value (truncated to the buffer transfer length&#xa;              size) to the current SAR/DAR value. Note: The SAR/DAR&#xa;              current value doesnt reflect this last address due to&#xa;              the FIFO management system. The SAR/DAR are only&#xa;              updated at the end of a (buffer) transfer (of TLEN+1&#xa;              bytes). Note: It is not set in case of a link data&#xa;              error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is&#xa;              set by HW, in case of a transfer error while reading&#xa;              the block link data structure. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is&#xa;              set by HW, in case of a transfer error while writing&#xa;              the Mask Data. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by&#xa;              HW, when the programmed address is not aligned with&#xa;              the data size. TED will indicate whether the problem&#xa;              is on the source or destination. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW,&#xa;              when the block size is not an integer multiple of the&#xa;              data size either for source or destination. TED will&#xa;              indicate whether the problem is on the source or&#xa;              destination. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
    </Register>
    <Register start="+0x1CC" size="0" name="MDMA_C6CR" access="Read/Write" description="This register is used to control the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable&#xa;              This bit is set and cleared by&#xa;              software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes&#xa;              exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit&#xa;              sets the CRQAx in MDMA_ISRy register, activating the&#xa;              request on Channel x Note: Either the whole CxCR&#xa;              register or the 8-bit/16-bit register @ Address&#xa;              offset: 0x4E + 0x40 chn may be used for SWRQ&#xa;              activation. In case of a SW request, acknowledge is&#xa;              not generated (neither HW signal, nor CxMAR write&#xa;              access)." />
    </Register>
    <Register start="+0x1D0" size="0" name="MDMA_C6TCR" access="Read/Write" description="This register is used to configure the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0 Note: When source is&#xa;              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List&#xa;              Mode, at the end of a block (single or last block in&#xa;              repeated block transfer mode), this register will be&#xa;              loaded from memory (from address given by current&#xa;              LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits&#xa;              are set and cleared by software. These bits are&#xa;              protected and can be written only if EN is 0 Note:&#xa;              When destination is AHB (DBUS=1), DINC = 00 is&#xa;              forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0 Note: If a value of 11 is&#xa;              programmed for the TCM access/AHB port, a transfer&#xa;              error will occur (TEIF bit set) If SINCOS &amp;lt;&#xa;              SSIZE and SINC &amp;#8800; 00, the result will be&#xa;              unpredictable. Note: SSIZE = 11 (double-word) is&#xa;              forbidden when source is TCM/AHB bus&#xa;              (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0. Note: If a value of&#xa;              11 is programmed for the TCM access/AHB port, a&#xa;              transfer error will occur (TEIF bit set) If DINCOS&#xa;              &amp;lt; DSIZE and DINC &amp;#8800; 00, the result&#xa;              will be unpredictable. Note: DSIZE = 11 (double-word)&#xa;              is forbidden when destination is TCM/AHB bus&#xa;              (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset&#xa;              size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment&#xa;              offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer&#xa;              configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer&#xa;              configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared&#xa;              by software. If the Source Size is smaller than the&#xa;              destination, it will be padded according to the PAM&#xa;              value. If the Source data size is larger than the&#xa;              destination one, it will be truncated. The alignment&#xa;              will be done according to the PAM[0] value. This bit&#xa;              is protected and can be written only if EN is&#xa;              0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are&#xa;              set and cleared by software. Case 1: Source data size&#xa;              smaller than destination data size - 3 options are&#xa;              valid. Case 2: Source data size larger than&#xa;              destination data size. The remainder part is&#xa;              discarded. When PKE = 1 or DSIZE=SSIZE, these bits&#xa;              are ignored. These bits are protected and can be&#xa;              written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and&#xa;              cleared by software. Note: If TRGM is 11 for the&#xa;              current block, all the values loaded at the end of&#xa;              the current block through the linked list mechanism&#xa;              must keep the same value (TRGM=11) and the same SWRM&#xa;              value, otherwise the result is undefined. These bits&#xa;              are protected and can be written only if EN is&#xa;              0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and&#xa;              cleared by software. If a HW or SW request is&#xa;              currently active, the bit change will be delayed&#xa;              until the current transfer is completed. If the CxMAR&#xa;              contains a valid address, the CxMDR value will also&#xa;              be written @ CxMAR address. This bit is protected and&#xa;              can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set&#xa;              and cleared by software. This bit is protected and&#xa;              can be written only if EN is 0. Note: All MDMA&#xa;              destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x1D4" size="0" name="MDMA_C6BNDTR" access="Read/Write" description="MDMA Channel x block number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to&#xa;              transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode&#xa;              These bits are protected and can be written only if&#xa;              EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update&#xa;              Mode These bits are protected and can be written only&#xa;              if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains&#xa;              the number of repetitions of the current block (0 to&#xa;              4095). When the channel is enabled, this register is&#xa;              read-only, indicating the remaining number of blocks,&#xa;              excluding the current one. This register decrements&#xa;              after each complete block transfer. Once the last&#xa;              block transfer has completed, this register can&#xa;              either stay at zero or be reloaded automatically from&#xa;              memory (in Linked List mode - i.e. Link Address&#xa;              valid). These bits are protected and can be written&#xa;              only if EN is 0" />
    </Register>
    <Register start="+0x1D8" size="0" name="MDMA_C6SAR" access="Read/Write" description="MDMA channel x source address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x1DC" size="0" name="MDMA_C6DAR" access="Read/Write" description="MDMA channel x destination address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x1E0" size="0" name="MDMA_C6BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update&#xa;              value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x1E4" size="0" name="MDMA_C6LAR" access="Read/Write" description="MDMA channel x Link Address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x1E8" size="0" name="MDMA_C6TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected&#xa;              and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is&#xa;              protected and can be written only if EN is&#xa;              0." />
    </Register>
    <Register start="+0x1F0" size="0" name="MDMA_C6MAR" access="Read/Write" description="MDMA channel x Mask address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x1F4" size="0" name="MDMA_C6MDR" access="Read/Write" description="MDMA channel x Mask Data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x200" size="0" name="MDMA_C7ISR" access="ReadOnly" description="MDMA channel x interrupt/status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF7" description="Channel x transfer error interrupt flag&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF7" description="Channel x Channel Transfer Complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register. CTC is set when the&#xa;              last block was transferred and the channel has been&#xa;              automatically disabled. CTC is also set when the&#xa;              channel is suspended, as a result of writing EN bit&#xa;              to 0." />
      <BitField start="2" size="1" name="BRTIF7" description="Channel x block repeat transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF7" description="Channel x block transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF7" description="channel x buffer transfer&#xa;              complete" />
      <BitField start="16" size="1" name="CRQA7" description="channel x request active&#xa;              flag" />
    </Register>
    <Register start="+0x204" size="0" name="MDMA_C7IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF7" description="Channel x clear transfer error interrupt&#xa;              flag Writing a 1 into this bit clears TEIFx in the&#xa;              MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF7" description="Clear Channel transfer complete&#xa;              interrupt flag for channel x Writing a 1 into this&#xa;              bit clears CTCIFx in the MDMA_ISRy&#xa;              register" />
      <BitField start="2" size="1" name="CBRTIF7" description="Channel x clear block repeat transfer&#xa;              complete interrupt flag Writing a 1 into this bit&#xa;              clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF7" description="Channel x Clear block transfer complete&#xa;              interrupt flag Writing a 1 into this bit clears BTIFx&#xa;              in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF7" description="CLear buffer Transfer Complete Interrupt&#xa;              Flag for channel x Writing a 1 into this bit clears&#xa;              TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x208" size="0" name="MDMA_C7ESR" access="ReadOnly" description="MDMA Channel x error status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error. It is used in conjunction with TED.&#xa;              This field indicates the 7 LSBits of the address&#xa;              which generated a transfer/access error. It may be&#xa;              used by SW to retrieve the failing address, by adding&#xa;              this value (truncated to the buffer transfer length&#xa;              size) to the current SAR/DAR value. Note: The SAR/DAR&#xa;              current value doesnt reflect this last address due to&#xa;              the FIFO management system. The SAR/DAR are only&#xa;              updated at the end of a (buffer) transfer (of TLEN+1&#xa;              bytes). Note: It is not set in case of a link data&#xa;              error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is&#xa;              set by HW, in case of a transfer error while reading&#xa;              the block link data structure. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is&#xa;              set by HW, in case of a transfer error while writing&#xa;              the Mask Data. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by&#xa;              HW, when the programmed address is not aligned with&#xa;              the data size. TED will indicate whether the problem&#xa;              is on the source or destination. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW,&#xa;              when the block size is not an integer multiple of the&#xa;              data size either for source or destination. TED will&#xa;              indicate whether the problem is on the source or&#xa;              destination. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
    </Register>
    <Register start="+0x20C" size="0" name="MDMA_C7CR" access="Read/Write" description="This register is used to control the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable&#xa;              This bit is set and cleared by&#xa;              software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes&#xa;              exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit&#xa;              sets the CRQAx in MDMA_ISRy register, activating the&#xa;              request on Channel x Note: Either the whole CxCR&#xa;              register or the 8-bit/16-bit register @ Address&#xa;              offset: 0x4E + 0x40 chn may be used for SWRQ&#xa;              activation. In case of a SW request, acknowledge is&#xa;              not generated (neither HW signal, nor CxMAR write&#xa;              access)." />
    </Register>
    <Register start="+0x210" size="0" name="MDMA_C7TCR" access="Read/Write" description="This register is used to configure the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0 Note: When source is&#xa;              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List&#xa;              Mode, at the end of a block (single or last block in&#xa;              repeated block transfer mode), this register will be&#xa;              loaded from memory (from address given by current&#xa;              LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits&#xa;              are set and cleared by software. These bits are&#xa;              protected and can be written only if EN is 0 Note:&#xa;              When destination is AHB (DBUS=1), DINC = 00 is&#xa;              forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0 Note: If a value of 11 is&#xa;              programmed for the TCM access/AHB port, a transfer&#xa;              error will occur (TEIF bit set) If SINCOS &amp;lt;&#xa;              SSIZE and SINC &amp;#8800; 00, the result will be&#xa;              unpredictable. Note: SSIZE = 11 (double-word) is&#xa;              forbidden when source is TCM/AHB bus&#xa;              (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0. Note: If a value of&#xa;              11 is programmed for the TCM access/AHB port, a&#xa;              transfer error will occur (TEIF bit set) If DINCOS&#xa;              &amp;lt; DSIZE and DINC &amp;#8800; 00, the result&#xa;              will be unpredictable. Note: DSIZE = 11 (double-word)&#xa;              is forbidden when destination is TCM/AHB bus&#xa;              (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset&#xa;              size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment&#xa;              offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer&#xa;              configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer&#xa;              configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared&#xa;              by software. If the Source Size is smaller than the&#xa;              destination, it will be padded according to the PAM&#xa;              value. If the Source data size is larger than the&#xa;              destination one, it will be truncated. The alignment&#xa;              will be done according to the PAM[0] value. This bit&#xa;              is protected and can be written only if EN is&#xa;              0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are&#xa;              set and cleared by software. Case 1: Source data size&#xa;              smaller than destination data size - 3 options are&#xa;              valid. Case 2: Source data size larger than&#xa;              destination data size. The remainder part is&#xa;              discarded. When PKE = 1 or DSIZE=SSIZE, these bits&#xa;              are ignored. These bits are protected and can be&#xa;              written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and&#xa;              cleared by software. Note: If TRGM is 11 for the&#xa;              current block, all the values loaded at the end of&#xa;              the current block through the linked list mechanism&#xa;              must keep the same value (TRGM=11) and the same SWRM&#xa;              value, otherwise the result is undefined. These bits&#xa;              are protected and can be written only if EN is&#xa;              0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and&#xa;              cleared by software. If a HW or SW request is&#xa;              currently active, the bit change will be delayed&#xa;              until the current transfer is completed. If the CxMAR&#xa;              contains a valid address, the CxMDR value will also&#xa;              be written @ CxMAR address. This bit is protected and&#xa;              can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set&#xa;              and cleared by software. This bit is protected and&#xa;              can be written only if EN is 0. Note: All MDMA&#xa;              destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x214" size="0" name="MDMA_C7BNDTR" access="Read/Write" description="MDMA Channel x block number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to&#xa;              transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode&#xa;              These bits are protected and can be written only if&#xa;              EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update&#xa;              Mode These bits are protected and can be written only&#xa;              if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains&#xa;              the number of repetitions of the current block (0 to&#xa;              4095). When the channel is enabled, this register is&#xa;              read-only, indicating the remaining number of blocks,&#xa;              excluding the current one. This register decrements&#xa;              after each complete block transfer. Once the last&#xa;              block transfer has completed, this register can&#xa;              either stay at zero or be reloaded automatically from&#xa;              memory (in Linked List mode - i.e. Link Address&#xa;              valid). These bits are protected and can be written&#xa;              only if EN is 0." />
    </Register>
    <Register start="+0x218" size="0" name="MDMA_C7SAR" access="Read/Write" description="MDMA channel x source address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x21C" size="0" name="MDMA_C7DAR" access="Read/Write" description="MDMA channel x destination address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x220" size="0" name="MDMA_C7BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update&#xa;              value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x224" size="0" name="MDMA_C7LAR" access="Read/Write" description="MDMA channel x Link Address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x228" size="0" name="MDMA_C7TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected&#xa;              and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is&#xa;              protected and can be written only if EN is&#xa;              0." />
    </Register>
    <Register start="+0x230" size="0" name="MDMA_C7MAR" access="Read/Write" description="MDMA channel x Mask address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x234" size="0" name="MDMA_C7MDR" access="Read/Write" description="MDMA channel x Mask Data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x240" size="0" name="MDMA_C8ISR" access="ReadOnly" description="MDMA channel x interrupt/status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF8" description="Channel x transfer error interrupt flag&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF8" description="Channel x Channel Transfer Complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register. CTC is set when the&#xa;              last block was transferred and the channel has been&#xa;              automatically disabled. CTC is also set when the&#xa;              channel is suspended, as a result of writing EN bit&#xa;              to 0." />
      <BitField start="2" size="1" name="BRTIF8" description="Channel x block repeat transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF8" description="Channel x block transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF8" description="channel x buffer transfer&#xa;              complete" />
      <BitField start="16" size="1" name="CRQA8" description="channel x request active&#xa;              flag" />
    </Register>
    <Register start="+0x244" size="0" name="MDMA_C8IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF8" description="Channel x clear transfer error interrupt&#xa;              flag Writing a 1 into this bit clears TEIFx in the&#xa;              MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF8" description="Clear Channel transfer complete&#xa;              interrupt flag for channel x Writing a 1 into this&#xa;              bit clears CTCIFx in the MDMA_ISRy&#xa;              register" />
      <BitField start="2" size="1" name="CBRTIF8" description="Channel x clear block repeat transfer&#xa;              complete interrupt flag Writing a 1 into this bit&#xa;              clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF8" description="Channel x Clear block transfer complete&#xa;              interrupt flag Writing a 1 into this bit clears BTIFx&#xa;              in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF8" description="CLear buffer Transfer Complete Interrupt&#xa;              Flag for channel x Writing a 1 into this bit clears&#xa;              TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x248" size="0" name="MDMA_C8ESR" access="ReadOnly" description="MDMA Channel x error status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error. It is used in conjunction with TED.&#xa;              This field indicates the 7 LSBits of the address&#xa;              which generated a transfer/access error. It may be&#xa;              used by SW to retrieve the failing address, by adding&#xa;              this value (truncated to the buffer transfer length&#xa;              size) to the current SAR/DAR value. Note: The SAR/DAR&#xa;              current value doesnt reflect this last address due to&#xa;              the FIFO management system. The SAR/DAR are only&#xa;              updated at the end of a (buffer) transfer (of TLEN+1&#xa;              bytes). Note: It is not set in case of a link data&#xa;              error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is&#xa;              set by HW, in case of a transfer error while reading&#xa;              the block link data structure. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is&#xa;              set by HW, in case of a transfer error while writing&#xa;              the Mask Data. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by&#xa;              HW, when the programmed address is not aligned with&#xa;              the data size. TED will indicate whether the problem&#xa;              is on the source or destination. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW,&#xa;              when the block size is not an integer multiple of the&#xa;              data size either for source or destination. TED will&#xa;              indicate whether the problem is on the source or&#xa;              destination. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
    </Register>
    <Register start="+0x24C" size="0" name="MDMA_C8CR" access="Read/Write" description="This register is used to control the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable&#xa;              This bit is set and cleared by&#xa;              software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes&#xa;              exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit&#xa;              sets the CRQAx in MDMA_ISRy register, activating the&#xa;              request on Channel x Note: Either the whole CxCR&#xa;              register or the 8-bit/16-bit register @ Address&#xa;              offset: 0x4E + 0x40 chn may be used for SWRQ&#xa;              activation. In case of a SW request, acknowledge is&#xa;              not generated (neither HW signal, nor CxMAR write&#xa;              access)." />
    </Register>
    <Register start="+0x250" size="0" name="MDMA_C8TCR" access="Read/Write" description="This register is used to configure the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0 Note: When source is&#xa;              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List&#xa;              Mode, at the end of a block (single or last block in&#xa;              repeated block transfer mode), this register will be&#xa;              loaded from memory (from address given by current&#xa;              LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits&#xa;              are set and cleared by software. These bits are&#xa;              protected and can be written only if EN is 0 Note:&#xa;              When destination is AHB (DBUS=1), DINC = 00 is&#xa;              forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0 Note: If a value of 11 is&#xa;              programmed for the TCM access/AHB port, a transfer&#xa;              error will occur (TEIF bit set) If SINCOS &amp;lt;&#xa;              SSIZE and SINC &amp;#8800; 00, the result will be&#xa;              unpredictable. Note: SSIZE = 11 (double-word) is&#xa;              forbidden when source is TCM/AHB bus&#xa;              (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0. Note: If a value of&#xa;              11 is programmed for the TCM access/AHB port, a&#xa;              transfer error will occur (TEIF bit set) If DINCOS&#xa;              &amp;lt; DSIZE and DINC &amp;#8800; 00, the result&#xa;              will be unpredictable. Note: DSIZE = 11 (double-word)&#xa;              is forbidden when destination is TCM/AHB bus&#xa;              (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset&#xa;              size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment&#xa;              offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer&#xa;              configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer&#xa;              configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared&#xa;              by software. If the Source Size is smaller than the&#xa;              destination, it will be padded according to the PAM&#xa;              value. If the Source data size is larger than the&#xa;              destination one, it will be truncated. The alignment&#xa;              will be done according to the PAM[0] value. This bit&#xa;              is protected and can be written only if EN is&#xa;              0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are&#xa;              set and cleared by software. Case 1: Source data size&#xa;              smaller than destination data size - 3 options are&#xa;              valid. Case 2: Source data size larger than&#xa;              destination data size. The remainder part is&#xa;              discarded. When PKE = 1 or DSIZE=SSIZE, these bits&#xa;              are ignored. These bits are protected and can be&#xa;              written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and&#xa;              cleared by software. Note: If TRGM is 11 for the&#xa;              current block, all the values loaded at the end of&#xa;              the current block through the linked list mechanism&#xa;              must keep the same value (TRGM=11) and the same SWRM&#xa;              value, otherwise the result is undefined. These bits&#xa;              are protected and can be written only if EN is&#xa;              0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and&#xa;              cleared by software. If a HW or SW request is&#xa;              currently active, the bit change will be delayed&#xa;              until the current transfer is completed. If the CxMAR&#xa;              contains a valid address, the CxMDR value will also&#xa;              be written @ CxMAR address. This bit is protected and&#xa;              can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set&#xa;              and cleared by software. This bit is protected and&#xa;              can be written only if EN is 0. Note: All MDMA&#xa;              destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x254" size="0" name="MDMA_C8BNDTR" access="Read/Write" description="MDMA Channel x block number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to&#xa;              transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode&#xa;              These bits are protected and can be written only if&#xa;              EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update&#xa;              Mode These bits are protected and can be written only&#xa;              if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains&#xa;              the number of repetitions of the current block (0 to&#xa;              4095). When the channel is enabled, this register is&#xa;              read-only, indicating the remaining number of blocks,&#xa;              excluding the current one. This register decrements&#xa;              after each complete block transfer. Once the last&#xa;              block transfer has completed, this register can&#xa;              either stay at zero or be reloaded automatically from&#xa;              memory (in Linked List mode - i.e. Link Address&#xa;              valid). These bits are protected and can be written&#xa;              only if EN is 0." />
    </Register>
    <Register start="+0x258" size="0" name="MDMA_C8SAR" access="Read/Write" description="MDMA channel x source address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x25C" size="0" name="MDMA_C8DAR" access="Read/Write" description="MDMA channel x destination address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x260" size="0" name="MDMA_C8BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update&#xa;              value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x264" size="0" name="MDMA_C8LAR" access="Read/Write" description="MDMA channel x Link Address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x268" size="0" name="MDMA_C8TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected&#xa;              and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is&#xa;              protected and can be written only if EN is&#xa;              0." />
    </Register>
    <Register start="+0x270" size="0" name="MDMA_C8MAR" access="Read/Write" description="MDMA channel x Mask address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x274" size="0" name="MDMA_C8MDR" access="Read/Write" description="MDMA channel x Mask Data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x280" size="0" name="MDMA_C9ISR" access="ReadOnly" description="MDMA channel x interrupt/status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF9" description="Channel x transfer error interrupt flag&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF9" description="Channel x Channel Transfer Complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register. CTC is set when the&#xa;              last block was transferred and the channel has been&#xa;              automatically disabled. CTC is also set when the&#xa;              channel is suspended, as a result of writing EN bit&#xa;              to 0." />
      <BitField start="2" size="1" name="BRTIF9" description="Channel x block repeat transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF9" description="Channel x block transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF9" description="channel x buffer transfer&#xa;              complete" />
      <BitField start="16" size="1" name="CRQA9" description="channel x request active&#xa;              flag" />
    </Register>
    <Register start="+0x284" size="0" name="MDMA_C9IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF9" description="Channel x clear transfer error interrupt&#xa;              flag Writing a 1 into this bit clears TEIFx in the&#xa;              MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF9" description="Clear Channel transfer complete&#xa;              interrupt flag for channel x Writing a 1 into this&#xa;              bit clears CTCIFx in the MDMA_ISRy&#xa;              register" />
      <BitField start="2" size="1" name="CBRTIF9" description="Channel x clear block repeat transfer&#xa;              complete interrupt flag Writing a 1 into this bit&#xa;              clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF9" description="Channel x Clear block transfer complete&#xa;              interrupt flag Writing a 1 into this bit clears BTIFx&#xa;              in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF9" description="CLear buffer Transfer Complete Interrupt&#xa;              Flag for channel x Writing a 1 into this bit clears&#xa;              TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x288" size="0" name="MDMA_C9ESR" access="ReadOnly" description="MDMA Channel x error status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error. It is used in conjunction with TED.&#xa;              This field indicates the 7 LSBits of the address&#xa;              which generated a transfer/access error. It may be&#xa;              used by SW to retrieve the failing address, by adding&#xa;              this value (truncated to the buffer transfer length&#xa;              size) to the current SAR/DAR value. Note: The SAR/DAR&#xa;              current value doesnt reflect this last address due to&#xa;              the FIFO management system. The SAR/DAR are only&#xa;              updated at the end of a (buffer) transfer (of TLEN+1&#xa;              bytes). Note: It is not set in case of a link data&#xa;              error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is&#xa;              set by HW, in case of a transfer error while reading&#xa;              the block link data structure. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is&#xa;              set by HW, in case of a transfer error while writing&#xa;              the Mask Data. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by&#xa;              HW, when the programmed address is not aligned with&#xa;              the data size. TED will indicate whether the problem&#xa;              is on the source or destination. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW,&#xa;              when the block size is not an integer multiple of the&#xa;              data size either for source or destination. TED will&#xa;              indicate whether the problem is on the source or&#xa;              destination. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
    </Register>
    <Register start="+0x28C" size="0" name="MDMA_C9CR" access="Read/Write" description="This register is used to control the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable&#xa;              This bit is set and cleared by&#xa;              software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes&#xa;              exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit&#xa;              sets the CRQAx in MDMA_ISRy register, activating the&#xa;              request on Channel x Note: Either the whole CxCR&#xa;              register or the 8-bit/16-bit register @ Address&#xa;              offset: 0x4E + 0x40 chn may be used for SWRQ&#xa;              activation. In case of a SW request, acknowledge is&#xa;              not generated (neither HW signal, nor CxMAR write&#xa;              access)." />
    </Register>
    <Register start="+0x290" size="0" name="MDMA_C9TCR" access="Read/Write" description="This register is used to configure the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0 Note: When source is&#xa;              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List&#xa;              Mode, at the end of a block (single or last block in&#xa;              repeated block transfer mode), this register will be&#xa;              loaded from memory (from address given by current&#xa;              LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits&#xa;              are set and cleared by software. These bits are&#xa;              protected and can be written only if EN is 0 Note:&#xa;              When destination is AHB (DBUS=1), DINC = 00 is&#xa;              forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0 Note: If a value of 11 is&#xa;              programmed for the TCM access/AHB port, a transfer&#xa;              error will occur (TEIF bit set) If SINCOS &amp;lt;&#xa;              SSIZE and SINC &amp;#8800; 00, the result will be&#xa;              unpredictable. Note: SSIZE = 11 (double-word) is&#xa;              forbidden when source is TCM/AHB bus&#xa;              (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0. Note: If a value of&#xa;              11 is programmed for the TCM access/AHB port, a&#xa;              transfer error will occur (TEIF bit set) If DINCOS&#xa;              &amp;lt; DSIZE and DINC &amp;#8800; 00, the result&#xa;              will be unpredictable. Note: DSIZE = 11 (double-word)&#xa;              is forbidden when destination is TCM/AHB bus&#xa;              (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset&#xa;              size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment&#xa;              offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer&#xa;              configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer&#xa;              configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared&#xa;              by software. If the Source Size is smaller than the&#xa;              destination, it will be padded according to the PAM&#xa;              value. If the Source data size is larger than the&#xa;              destination one, it will be truncated. The alignment&#xa;              will be done according to the PAM[0] value. This bit&#xa;              is protected and can be written only if EN is&#xa;              0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are&#xa;              set and cleared by software. Case 1: Source data size&#xa;              smaller than destination data size - 3 options are&#xa;              valid. Case 2: Source data size larger than&#xa;              destination data size. The remainder part is&#xa;              discarded. When PKE = 1 or DSIZE=SSIZE, these bits&#xa;              are ignored. These bits are protected and can be&#xa;              written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and&#xa;              cleared by software. Note: If TRGM is 11 for the&#xa;              current block, all the values loaded at the end of&#xa;              the current block through the linked list mechanism&#xa;              must keep the same value (TRGM=11) and the same SWRM&#xa;              value, otherwise the result is undefined. These bits&#xa;              are protected and can be written only if EN is&#xa;              0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and&#xa;              cleared by software. If a HW or SW request is&#xa;              currently active, the bit change will be delayed&#xa;              until the current transfer is completed. If the CxMAR&#xa;              contains a valid address, the CxMDR value will also&#xa;              be written @ CxMAR address. This bit is protected and&#xa;              can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set&#xa;              and cleared by software. This bit is protected and&#xa;              can be written only if EN is 0. Note: All MDMA&#xa;              destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x294" size="0" name="MDMA_C9BNDTR" access="Read/Write" description="MDMA Channel x block number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to&#xa;              transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode&#xa;              These bits are protected and can be written only if&#xa;              EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update&#xa;              Mode These bits are protected and can be written only&#xa;              if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains&#xa;              the number of repetitions of the current block (0 to&#xa;              4095). When the channel is enabled, this register is&#xa;              read-only, indicating the remaining number of blocks,&#xa;              excluding the current one. This register decrements&#xa;              after each complete block transfer. Once the last&#xa;              block transfer has completed, this register can&#xa;              either stay at zero or be reloaded automatically from&#xa;              memory (in Linked List mode - i.e. Link Address&#xa;              valid). These bits are protected and can be written&#xa;              only if EN is 0." />
    </Register>
    <Register start="+0x298" size="0" name="MDMA_C9SAR" access="Read/Write" description="MDMA channel x source address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x29C" size="0" name="MDMA_C9DAR" access="Read/Write" description="MDMA channel x destination address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x2A0" size="0" name="MDMA_C9BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update&#xa;              value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x2A4" size="0" name="MDMA_C9LAR" access="Read/Write" description="MDMA channel x Link Address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x2A8" size="0" name="MDMA_C9TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected&#xa;              and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is&#xa;              protected and can be written only if EN is&#xa;              0." />
    </Register>
    <Register start="+0x2B0" size="0" name="MDMA_C9MAR" access="Read/Write" description="MDMA channel x Mask address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x2B4" size="0" name="MDMA_C9MDR" access="Read/Write" description="MDMA channel x Mask Data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x2C0" size="0" name="MDMA_C10ISR" access="ReadOnly" description="MDMA channel x interrupt/status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF10" description="Channel x transfer error interrupt flag&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF10" description="Channel x Channel Transfer Complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register. CTC is set when the&#xa;              last block was transferred and the channel has been&#xa;              automatically disabled. CTC is also set when the&#xa;              channel is suspended, as a result of writing EN bit&#xa;              to 0." />
      <BitField start="2" size="1" name="BRTIF10" description="Channel x block repeat transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF10" description="Channel x block transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF10" description="channel x buffer transfer&#xa;              complete" />
      <BitField start="16" size="1" name="CRQA10" description="channel x request active&#xa;              flag" />
    </Register>
    <Register start="+0x2C4" size="0" name="MDMA_C10IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF10" description="Channel x clear transfer error interrupt&#xa;              flag Writing a 1 into this bit clears TEIFx in the&#xa;              MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF10" description="Clear Channel transfer complete&#xa;              interrupt flag for channel x Writing a 1 into this&#xa;              bit clears CTCIFx in the MDMA_ISRy&#xa;              register" />
      <BitField start="2" size="1" name="CBRTIF10" description="Channel x clear block repeat transfer&#xa;              complete interrupt flag Writing a 1 into this bit&#xa;              clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF10" description="Channel x Clear block transfer complete&#xa;              interrupt flag Writing a 1 into this bit clears BTIFx&#xa;              in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF10" description="CLear buffer Transfer Complete Interrupt&#xa;              Flag for channel x Writing a 1 into this bit clears&#xa;              TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x2C8" size="0" name="MDMA_C10ESR" access="ReadOnly" description="MDMA Channel x error status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error. It is used in conjunction with TED.&#xa;              This field indicates the 7 LSBits of the address&#xa;              which generated a transfer/access error. It may be&#xa;              used by SW to retrieve the failing address, by adding&#xa;              this value (truncated to the buffer transfer length&#xa;              size) to the current SAR/DAR value. Note: The SAR/DAR&#xa;              current value doesnt reflect this last address due to&#xa;              the FIFO management system. The SAR/DAR are only&#xa;              updated at the end of a (buffer) transfer (of TLEN+1&#xa;              bytes). Note: It is not set in case of a link data&#xa;              error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is&#xa;              set by HW, in case of a transfer error while reading&#xa;              the block link data structure. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is&#xa;              set by HW, in case of a transfer error while writing&#xa;              the Mask Data. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by&#xa;              HW, when the programmed address is not aligned with&#xa;              the data size. TED will indicate whether the problem&#xa;              is on the source or destination. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW,&#xa;              when the block size is not an integer multiple of the&#xa;              data size either for source or destination. TED will&#xa;              indicate whether the problem is on the source or&#xa;              destination. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
    </Register>
    <Register start="+0x2CC" size="0" name="MDMA_C10CR" access="Read/Write" description="This register is used to control the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable&#xa;              This bit is set and cleared by&#xa;              software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes&#xa;              exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit&#xa;              sets the CRQAx in MDMA_ISRy register, activating the&#xa;              request on Channel x Note: Either the whole CxCR&#xa;              register or the 8-bit/16-bit register @ Address&#xa;              offset: 0x4E + 0x40 chn may be used for SWRQ&#xa;              activation. In case of a SW request, acknowledge is&#xa;              not generated (neither HW signal, nor CxMAR write&#xa;              access)." />
    </Register>
    <Register start="+0x2D0" size="0" name="MDMA_C10TCR" access="Read/Write" description="This register is used to configure the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0 Note: When source is&#xa;              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List&#xa;              Mode, at the end of a block (single or last block in&#xa;              repeated block transfer mode), this register will be&#xa;              loaded from memory (from address given by current&#xa;              LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits&#xa;              are set and cleared by software. These bits are&#xa;              protected and can be written only if EN is 0 Note:&#xa;              When destination is AHB (DBUS=1), DINC = 00 is&#xa;              forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0 Note: If a value of 11 is&#xa;              programmed for the TCM access/AHB port, a transfer&#xa;              error will occur (TEIF bit set) If SINCOS &amp;lt;&#xa;              SSIZE and SINC &amp;#8800; 00, the result will be&#xa;              unpredictable. Note: SSIZE = 11 (double-word) is&#xa;              forbidden when source is TCM/AHB bus&#xa;              (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0. Note: If a value of&#xa;              11 is programmed for the TCM access/AHB port, a&#xa;              transfer error will occur (TEIF bit set) If DINCOS&#xa;              &amp;lt; DSIZE and DINC &amp;#8800; 00, the result&#xa;              will be unpredictable. Note: DSIZE = 11 (double-word)&#xa;              is forbidden when destination is TCM/AHB bus&#xa;              (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset&#xa;              size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment&#xa;              offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer&#xa;              configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer&#xa;              configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared&#xa;              by software. If the Source Size is smaller than the&#xa;              destination, it will be padded according to the PAM&#xa;              value. If the Source data size is larger than the&#xa;              destination one, it will be truncated. The alignment&#xa;              will be done according to the PAM[0] value. This bit&#xa;              is protected and can be written only if EN is&#xa;              0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are&#xa;              set and cleared by software. Case 1: Source data size&#xa;              smaller than destination data size - 3 options are&#xa;              valid. Case 2: Source data size larger than&#xa;              destination data size. The remainder part is&#xa;              discarded. When PKE = 1 or DSIZE=SSIZE, these bits&#xa;              are ignored. These bits are protected and can be&#xa;              written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and&#xa;              cleared by software. Note: If TRGM is 11 for the&#xa;              current block, all the values loaded at the end of&#xa;              the current block through the linked list mechanism&#xa;              must keep the same value (TRGM=11) and the same SWRM&#xa;              value, otherwise the result is undefined. These bits&#xa;              are protected and can be written only if EN is&#xa;              0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and&#xa;              cleared by software. If a HW or SW request is&#xa;              currently active, the bit change will be delayed&#xa;              until the current transfer is completed. If the CxMAR&#xa;              contains a valid address, the CxMDR value will also&#xa;              be written @ CxMAR address. This bit is protected and&#xa;              can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set&#xa;              and cleared by software. This bit is protected and&#xa;              can be written only if EN is 0. Note: All MDMA&#xa;              destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x2D4" size="0" name="MDMA_C10BNDTR" access="Read/Write" description="MDMA Channel x block number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to&#xa;              transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode&#xa;              These bits are protected and can be written only if&#xa;              EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update&#xa;              Mode These bits are protected and can be written only&#xa;              if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains&#xa;              the number of repetitions of the current block (0 to&#xa;              4095). When the channel is enabled, this register is&#xa;              read-only, indicating the remaining number of blocks,&#xa;              excluding the current one. This register decrements&#xa;              after each complete block transfer. Once the last&#xa;              block transfer has completed, this register can&#xa;              either stay at zero or be reloaded automatically from&#xa;              memory (in Linked List mode - i.e. Link Address&#xa;              valid). These bits are protected and can be written&#xa;              only if EN is 0." />
    </Register>
    <Register start="+0x2D8" size="0" name="MDMA_C10SAR" access="Read/Write" description="MDMA channel x source address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x2DC" size="0" name="MDMA_C10DAR" access="Read/Write" description="MDMA channel x destination address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x2E0" size="0" name="MDMA_C10BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update&#xa;              value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x2E4" size="0" name="MDMA_C10LAR" access="Read/Write" description="MDMA channel x Link Address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x2E8" size="0" name="MDMA_C10TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected&#xa;              and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is&#xa;              protected and can be written only if EN is&#xa;              0." />
    </Register>
    <Register start="+0x2F0" size="0" name="MDMA_C10MAR" access="Read/Write" description="MDMA channel x Mask address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x2F4" size="0" name="MDMA_C10MDR" access="Read/Write" description="MDMA channel x Mask Data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x300" size="0" name="MDMA_C11ISR" access="ReadOnly" description="MDMA channel x interrupt/status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF11" description="Channel x transfer error interrupt flag&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF11" description="Channel x Channel Transfer Complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register. CTC is set when the&#xa;              last block was transferred and the channel has been&#xa;              automatically disabled. CTC is also set when the&#xa;              channel is suspended, as a result of writing EN bit&#xa;              to 0." />
      <BitField start="2" size="1" name="BRTIF11" description="Channel x block repeat transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF11" description="Channel x block transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF11" description="channel x buffer transfer&#xa;              complete" />
      <BitField start="16" size="1" name="CRQA11" description="channel x request active&#xa;              flag" />
    </Register>
    <Register start="+0x304" size="0" name="MDMA_C11IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF11" description="Channel x clear transfer error interrupt&#xa;              flag Writing a 1 into this bit clears TEIFx in the&#xa;              MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF11" description="Clear Channel transfer complete&#xa;              interrupt flag for channel x Writing a 1 into this&#xa;              bit clears CTCIFx in the MDMA_ISRy&#xa;              register" />
      <BitField start="2" size="1" name="CBRTIF11" description="Channel x clear block repeat transfer&#xa;              complete interrupt flag Writing a 1 into this bit&#xa;              clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF11" description="Channel x Clear block transfer complete&#xa;              interrupt flag Writing a 1 into this bit clears BTIFx&#xa;              in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF11" description="CLear buffer Transfer Complete Interrupt&#xa;              Flag for channel x Writing a 1 into this bit clears&#xa;              TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x308" size="0" name="MDMA_C11ESR" access="ReadOnly" description="MDMA Channel x error status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error. It is used in conjunction with TED.&#xa;              This field indicates the 7 LSBits of the address&#xa;              which generated a transfer/access error. It may be&#xa;              used by SW to retrieve the failing address, by adding&#xa;              this value (truncated to the buffer transfer length&#xa;              size) to the current SAR/DAR value. Note: The SAR/DAR&#xa;              current value doesnt reflect this last address due to&#xa;              the FIFO management system. The SAR/DAR are only&#xa;              updated at the end of a (buffer) transfer (of TLEN+1&#xa;              bytes). Note: It is not set in case of a link data&#xa;              error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is&#xa;              set by HW, in case of a transfer error while reading&#xa;              the block link data structure. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is&#xa;              set by HW, in case of a transfer error while writing&#xa;              the Mask Data. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by&#xa;              HW, when the programmed address is not aligned with&#xa;              the data size. TED will indicate whether the problem&#xa;              is on the source or destination. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW,&#xa;              when the block size is not an integer multiple of the&#xa;              data size either for source or destination. TED will&#xa;              indicate whether the problem is on the source or&#xa;              destination. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
    </Register>
    <Register start="+0x30C" size="0" name="MDMA_C11CR" access="Read/Write" description="This register is used to control the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable&#xa;              This bit is set and cleared by&#xa;              software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes&#xa;              exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit&#xa;              sets the CRQAx in MDMA_ISRy register, activating the&#xa;              request on Channel x Note: Either the whole CxCR&#xa;              register or the 8-bit/16-bit register @ Address&#xa;              offset: 0x4E + 0x40 chn may be used for SWRQ&#xa;              activation. In case of a SW request, acknowledge is&#xa;              not generated (neither HW signal, nor CxMAR write&#xa;              access)." />
    </Register>
    <Register start="+0x310" size="0" name="MDMA_C11TCR" access="Read/Write" description="This register is used to configure the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0 Note: When source is&#xa;              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List&#xa;              Mode, at the end of a block (single or last block in&#xa;              repeated block transfer mode), this register will be&#xa;              loaded from memory (from address given by current&#xa;              LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits&#xa;              are set and cleared by software. These bits are&#xa;              protected and can be written only if EN is 0 Note:&#xa;              When destination is AHB (DBUS=1), DINC = 00 is&#xa;              forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0 Note: If a value of 11 is&#xa;              programmed for the TCM access/AHB port, a transfer&#xa;              error will occur (TEIF bit set) If SINCOS &amp;lt;&#xa;              SSIZE and SINC &amp;#8800; 00, the result will be&#xa;              unpredictable. Note: SSIZE = 11 (double-word) is&#xa;              forbidden when source is TCM/AHB bus&#xa;              (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0. Note: If a value of&#xa;              11 is programmed for the TCM access/AHB port, a&#xa;              transfer error will occur (TEIF bit set) If DINCOS&#xa;              &amp;lt; DSIZE and DINC &amp;#8800; 00, the result&#xa;              will be unpredictable. Note: DSIZE = 11 (double-word)&#xa;              is forbidden when destination is TCM/AHB bus&#xa;              (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset&#xa;              size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment&#xa;              offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer&#xa;              configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer&#xa;              configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared&#xa;              by software. If the Source Size is smaller than the&#xa;              destination, it will be padded according to the PAM&#xa;              value. If the Source data size is larger than the&#xa;              destination one, it will be truncated. The alignment&#xa;              will be done according to the PAM[0] value. This bit&#xa;              is protected and can be written only if EN is&#xa;              0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are&#xa;              set and cleared by software. Case 1: Source data size&#xa;              smaller than destination data size - 3 options are&#xa;              valid. Case 2: Source data size larger than&#xa;              destination data size. The remainder part is&#xa;              discarded. When PKE = 1 or DSIZE=SSIZE, these bits&#xa;              are ignored. These bits are protected and can be&#xa;              written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and&#xa;              cleared by software. Note: If TRGM is 11 for the&#xa;              current block, all the values loaded at the end of&#xa;              the current block through the linked list mechanism&#xa;              must keep the same value (TRGM=11) and the same SWRM&#xa;              value, otherwise the result is undefined. These bits&#xa;              are protected and can be written only if EN is&#xa;              0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and&#xa;              cleared by software. If a HW or SW request is&#xa;              currently active, the bit change will be delayed&#xa;              until the current transfer is completed. If the CxMAR&#xa;              contains a valid address, the CxMDR value will also&#xa;              be written @ CxMAR address. This bit is protected and&#xa;              can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set&#xa;              and cleared by software. This bit is protected and&#xa;              can be written only if EN is 0. Note: All MDMA&#xa;              destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x314" size="0" name="MDMA_C11BNDTR" access="Read/Write" description="MDMA Channel x block number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to&#xa;              transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode&#xa;              These bits are protected and can be written only if&#xa;              EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update&#xa;              Mode These bits are protected and can be written only&#xa;              if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains&#xa;              the number of repetitions of the current block (0 to&#xa;              4095). When the channel is enabled, this register is&#xa;              read-only, indicating the remaining number of blocks,&#xa;              excluding the current one. This register decrements&#xa;              after each complete block transfer. Once the last&#xa;              block transfer has completed, this register can&#xa;              either stay at zero or be reloaded automatically from&#xa;              memory (in Linked List mode - i.e. Link Address&#xa;              valid). These bits are protected and can be written&#xa;              only if EN is 0." />
    </Register>
    <Register start="+0x318" size="0" name="MDMA_C11SAR" access="Read/Write" description="MDMA channel x source address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x31C" size="0" name="MDMA_C11DAR" access="Read/Write" description="MDMA channel x destination address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x320" size="0" name="MDMA_C11BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update&#xa;              value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x324" size="0" name="MDMA_C11LAR" access="Read/Write" description="MDMA channel x Link Address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x328" size="0" name="MDMA_C11TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected&#xa;              and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is&#xa;              protected and can be written only if EN is&#xa;              0." />
    </Register>
    <Register start="+0x330" size="0" name="MDMA_C11MAR" access="Read/Write" description="MDMA channel x Mask address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x334" size="0" name="MDMA_C11MDR" access="Read/Write" description="MDMA channel x Mask Data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x340" size="0" name="MDMA_C12ISR" access="ReadOnly" description="MDMA channel x interrupt/status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF12" description="Channel x transfer error interrupt flag&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF12" description="Channel x Channel Transfer Complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register. CTC is set when the&#xa;              last block was transferred and the channel has been&#xa;              automatically disabled. CTC is also set when the&#xa;              channel is suspended, as a result of writing EN bit&#xa;              to 0." />
      <BitField start="2" size="1" name="BRTIF12" description="Channel x block repeat transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF12" description="Channel x block transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF12" description="channel x buffer transfer&#xa;              complete" />
      <BitField start="16" size="1" name="CRQA12" description="channel x request active&#xa;              flag" />
    </Register>
    <Register start="+0x344" size="0" name="MDMA_C12IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF12" description="Channel x clear transfer error interrupt&#xa;              flag Writing a 1 into this bit clears TEIFx in the&#xa;              MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF12" description="Clear Channel transfer complete&#xa;              interrupt flag for channel x Writing a 1 into this&#xa;              bit clears CTCIFx in the MDMA_ISRy&#xa;              register" />
      <BitField start="2" size="1" name="CBRTIF12" description="Channel x clear block repeat transfer&#xa;              complete interrupt flag Writing a 1 into this bit&#xa;              clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF12" description="Channel x Clear block transfer complete&#xa;              interrupt flag Writing a 1 into this bit clears BTIFx&#xa;              in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF12" description="CLear buffer Transfer Complete Interrupt&#xa;              Flag for channel x Writing a 1 into this bit clears&#xa;              TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x348" size="0" name="MDMA_C12ESR" access="ReadOnly" description="MDMA Channel x error status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error. It is used in conjunction with TED.&#xa;              This field indicates the 7 LSBits of the address&#xa;              which generated a transfer/access error. It may be&#xa;              used by SW to retrieve the failing address, by adding&#xa;              this value (truncated to the buffer transfer length&#xa;              size) to the current SAR/DAR value. Note: The SAR/DAR&#xa;              current value doesnt reflect this last address due to&#xa;              the FIFO management system. The SAR/DAR are only&#xa;              updated at the end of a (buffer) transfer (of TLEN+1&#xa;              bytes). Note: It is not set in case of a link data&#xa;              error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is&#xa;              set by HW, in case of a transfer error while reading&#xa;              the block link data structure. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is&#xa;              set by HW, in case of a transfer error while writing&#xa;              the Mask Data. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by&#xa;              HW, when the programmed address is not aligned with&#xa;              the data size. TED will indicate whether the problem&#xa;              is on the source or destination. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW,&#xa;              when the block size is not an integer multiple of the&#xa;              data size either for source or destination. TED will&#xa;              indicate whether the problem is on the source or&#xa;              destination. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
    </Register>
    <Register start="+0x34C" size="0" name="MDMA_C12CR" access="Read/Write" description="This register is used to control the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable&#xa;              This bit is set and cleared by&#xa;              software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes&#xa;              exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit&#xa;              sets the CRQAx in MDMA_ISRy register, activating the&#xa;              request on Channel x Note: Either the whole CxCR&#xa;              register or the 8-bit/16-bit register @ Address&#xa;              offset: 0x4E + 0x40 chn may be used for SWRQ&#xa;              activation. In case of a SW request, acknowledge is&#xa;              not generated (neither HW signal, nor CxMAR write&#xa;              access)." />
    </Register>
    <Register start="+0x350" size="0" name="MDMA_C12TCR" access="Read/Write" description="This register is used to configure the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0 Note: When source is&#xa;              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List&#xa;              Mode, at the end of a block (single or last block in&#xa;              repeated block transfer mode), this register will be&#xa;              loaded from memory (from address given by current&#xa;              LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits&#xa;              are set and cleared by software. These bits are&#xa;              protected and can be written only if EN is 0 Note:&#xa;              When destination is AHB (DBUS=1), DINC = 00 is&#xa;              forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0 Note: If a value of 11 is&#xa;              programmed for the TCM access/AHB port, a transfer&#xa;              error will occur (TEIF bit set) If SINCOS &amp;lt;&#xa;              SSIZE and SINC &amp;#8800; 00, the result will be&#xa;              unpredictable. Note: SSIZE = 11 (double-word) is&#xa;              forbidden when source is TCM/AHB bus&#xa;              (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0. Note: If a value of&#xa;              11 is programmed for the TCM access/AHB port, a&#xa;              transfer error will occur (TEIF bit set) If DINCOS&#xa;              &amp;lt; DSIZE and DINC &amp;#8800; 00, the result&#xa;              will be unpredictable. Note: DSIZE = 11 (double-word)&#xa;              is forbidden when destination is TCM/AHB bus&#xa;              (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset&#xa;              size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment&#xa;              offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer&#xa;              configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer&#xa;              configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared&#xa;              by software. If the Source Size is smaller than the&#xa;              destination, it will be padded according to the PAM&#xa;              value. If the Source data size is larger than the&#xa;              destination one, it will be truncated. The alignment&#xa;              will be done according to the PAM[0] value. This bit&#xa;              is protected and can be written only if EN is&#xa;              0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are&#xa;              set and cleared by software. Case 1: Source data size&#xa;              smaller than destination data size - 3 options are&#xa;              valid. Case 2: Source data size larger than&#xa;              destination data size. The remainder part is&#xa;              discarded. When PKE = 1 or DSIZE=SSIZE, these bits&#xa;              are ignored. These bits are protected and can be&#xa;              written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and&#xa;              cleared by software. Note: If TRGM is 11 for the&#xa;              current block, all the values loaded at the end of&#xa;              the current block through the linked list mechanism&#xa;              must keep the same value (TRGM=11) and the same SWRM&#xa;              value, otherwise the result is undefined. These bits&#xa;              are protected and can be written only if EN is&#xa;              0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and&#xa;              cleared by software. If a HW or SW request is&#xa;              currently active, the bit change will be delayed&#xa;              until the current transfer is completed. If the CxMAR&#xa;              contains a valid address, the CxMDR value will also&#xa;              be written @ CxMAR address. This bit is protected and&#xa;              can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set&#xa;              and cleared by software. This bit is protected and&#xa;              can be written only if EN is 0. Note: All MDMA&#xa;              destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x354" size="0" name="MDMA_C12BNDTR" access="Read/Write" description="MDMA Channel x block number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to&#xa;              transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode&#xa;              These bits are protected and can be written only if&#xa;              EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update&#xa;              Mode These bits are protected and can be written only&#xa;              if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains&#xa;              the number of repetitions of the current block (0 to&#xa;              4095). When the channel is enabled, this register is&#xa;              read-only, indicating the remaining number of blocks,&#xa;              excluding the current one. This register decrements&#xa;              after each complete block transfer. Once the last&#xa;              block transfer has completed, this register can&#xa;              either stay at zero or be reloaded automatically from&#xa;              memory (in Linked List mode - i.e. Link Address&#xa;              valid). These bits are protected and can be written&#xa;              only if EN is 0." />
    </Register>
    <Register start="+0x358" size="0" name="MDMA_C12SAR" access="Read/Write" description="MDMA channel x source address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x35C" size="0" name="MDMA_C12DAR" access="Read/Write" description="MDMA channel x destination address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x360" size="0" name="MDMA_C12BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update&#xa;              value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x364" size="0" name="MDMA_C12LAR" access="Read/Write" description="MDMA channel x Link Address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x368" size="0" name="MDMA_C12TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected&#xa;              and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is&#xa;              protected and can be written only if EN is&#xa;              0." />
    </Register>
    <Register start="+0x370" size="0" name="MDMA_C12MAR" access="Read/Write" description="MDMA channel x Mask address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x374" size="0" name="MDMA_C12MDR" access="Read/Write" description="MDMA channel x Mask Data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x380" size="0" name="MDMA_C13ISR" access="ReadOnly" description="MDMA channel x interrupt/status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF13" description="Channel x transfer error interrupt flag&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF13" description="Channel x Channel Transfer Complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register. CTC is set when the&#xa;              last block was transferred and the channel has been&#xa;              automatically disabled. CTC is also set when the&#xa;              channel is suspended, as a result of writing EN bit&#xa;              to 0." />
      <BitField start="2" size="1" name="BRTIF13" description="Channel x block repeat transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF13" description="Channel x block transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF13" description="channel x buffer transfer&#xa;              complete" />
      <BitField start="16" size="1" name="CRQA13" description="channel x request active&#xa;              flag" />
    </Register>
    <Register start="+0x384" size="0" name="MDMA_C13IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF13" description="Channel x clear transfer error interrupt&#xa;              flag Writing a 1 into this bit clears TEIFx in the&#xa;              MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF13" description="Clear Channel transfer complete&#xa;              interrupt flag for channel x Writing a 1 into this&#xa;              bit clears CTCIFx in the MDMA_ISRy&#xa;              register" />
      <BitField start="2" size="1" name="CBRTIF13" description="Channel x clear block repeat transfer&#xa;              complete interrupt flag Writing a 1 into this bit&#xa;              clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF13" description="Channel x Clear block transfer complete&#xa;              interrupt flag Writing a 1 into this bit clears BTIFx&#xa;              in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF13" description="CLear buffer Transfer Complete Interrupt&#xa;              Flag for channel x Writing a 1 into this bit clears&#xa;              TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x388" size="0" name="MDMA_C13ESR" access="ReadOnly" description="MDMA Channel x error status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error. It is used in conjunction with TED.&#xa;              This field indicates the 7 LSBits of the address&#xa;              which generated a transfer/access error. It may be&#xa;              used by SW to retrieve the failing address, by adding&#xa;              this value (truncated to the buffer transfer length&#xa;              size) to the current SAR/DAR value. Note: The SAR/DAR&#xa;              current value doesnt reflect this last address due to&#xa;              the FIFO management system. The SAR/DAR are only&#xa;              updated at the end of a (buffer) transfer (of TLEN+1&#xa;              bytes). Note: It is not set in case of a link data&#xa;              error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is&#xa;              set by HW, in case of a transfer error while reading&#xa;              the block link data structure. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is&#xa;              set by HW, in case of a transfer error while writing&#xa;              the Mask Data. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by&#xa;              HW, when the programmed address is not aligned with&#xa;              the data size. TED will indicate whether the problem&#xa;              is on the source or destination. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW,&#xa;              when the block size is not an integer multiple of the&#xa;              data size either for source or destination. TED will&#xa;              indicate whether the problem is on the source or&#xa;              destination. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
    </Register>
    <Register start="+0x38C" size="0" name="MDMA_C13CR" access="Read/Write" description="This register is used to control the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable&#xa;              This bit is set and cleared by&#xa;              software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes&#xa;              exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit&#xa;              sets the CRQAx in MDMA_ISRy register, activating the&#xa;              request on Channel x Note: Either the whole CxCR&#xa;              register or the 8-bit/16-bit register @ Address&#xa;              offset: 0x4E + 0x40 chn may be used for SWRQ&#xa;              activation. In case of a SW request, acknowledge is&#xa;              not generated (neither HW signal, nor CxMAR write&#xa;              access)." />
    </Register>
    <Register start="+0x390" size="0" name="MDMA_C13TCR" access="Read/Write" description="This register is used to configure the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0 Note: When source is&#xa;              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List&#xa;              Mode, at the end of a block (single or last block in&#xa;              repeated block transfer mode), this register will be&#xa;              loaded from memory (from address given by current&#xa;              LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits&#xa;              are set and cleared by software. These bits are&#xa;              protected and can be written only if EN is 0 Note:&#xa;              When destination is AHB (DBUS=1), DINC = 00 is&#xa;              forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0 Note: If a value of 11 is&#xa;              programmed for the TCM access/AHB port, a transfer&#xa;              error will occur (TEIF bit set) If SINCOS &amp;lt;&#xa;              SSIZE and SINC &amp;#8800; 00, the result will be&#xa;              unpredictable. Note: SSIZE = 11 (double-word) is&#xa;              forbidden when source is TCM/AHB bus&#xa;              (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0. Note: If a value of&#xa;              11 is programmed for the TCM access/AHB port, a&#xa;              transfer error will occur (TEIF bit set) If DINCOS&#xa;              &amp;lt; DSIZE and DINC &amp;#8800; 00, the result&#xa;              will be unpredictable. Note: DSIZE = 11 (double-word)&#xa;              is forbidden when destination is TCM/AHB bus&#xa;              (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset&#xa;              size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment&#xa;              offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer&#xa;              configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer&#xa;              configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared&#xa;              by software. If the Source Size is smaller than the&#xa;              destination, it will be padded according to the PAM&#xa;              value. If the Source data size is larger than the&#xa;              destination one, it will be truncated. The alignment&#xa;              will be done according to the PAM[0] value. This bit&#xa;              is protected and can be written only if EN is&#xa;              0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are&#xa;              set and cleared by software. Case 1: Source data size&#xa;              smaller than destination data size - 3 options are&#xa;              valid. Case 2: Source data size larger than&#xa;              destination data size. The remainder part is&#xa;              discarded. When PKE = 1 or DSIZE=SSIZE, these bits&#xa;              are ignored. These bits are protected and can be&#xa;              written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and&#xa;              cleared by software. Note: If TRGM is 11 for the&#xa;              current block, all the values loaded at the end of&#xa;              the current block through the linked list mechanism&#xa;              must keep the same value (TRGM=11) and the same SWRM&#xa;              value, otherwise the result is undefined. These bits&#xa;              are protected and can be written only if EN is&#xa;              0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and&#xa;              cleared by software. If a HW or SW request is&#xa;              currently active, the bit change will be delayed&#xa;              until the current transfer is completed. If the CxMAR&#xa;              contains a valid address, the CxMDR value will also&#xa;              be written @ CxMAR address. This bit is protected and&#xa;              can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set&#xa;              and cleared by software. This bit is protected and&#xa;              can be written only if EN is 0. Note: All MDMA&#xa;              destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x394" size="0" name="MDMA_C13BNDTR" access="Read/Write" description="MDMA Channel x block number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to&#xa;              transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode&#xa;              These bits are protected and can be written only if&#xa;              EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update&#xa;              Mode These bits are protected and can be written only&#xa;              if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains&#xa;              the number of repetitions of the current block (0 to&#xa;              4095). When the channel is enabled, this register is&#xa;              read-only, indicating the remaining number of blocks,&#xa;              excluding the current one. This register decrements&#xa;              after each complete block transfer. Once the last&#xa;              block transfer has completed, this register can&#xa;              either stay at zero or be reloaded automatically from&#xa;              memory (in Linked List mode - i.e. Link Address&#xa;              valid). These bits are protected and can be written&#xa;              only if EN is 0." />
    </Register>
    <Register start="+0x398" size="0" name="MDMA_C13SAR" access="Read/Write" description="MDMA channel x source address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x39C" size="0" name="MDMA_C13DAR" access="Read/Write" description="MDMA channel x destination address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x3A0" size="0" name="MDMA_C13BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update&#xa;              value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x3A4" size="0" name="MDMA_C13LAR" access="Read/Write" description="MDMA channel x Link Address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x3A8" size="0" name="MDMA_C13TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected&#xa;              and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is&#xa;              protected and can be written only if EN is&#xa;              0." />
    </Register>
    <Register start="+0x3B0" size="0" name="MDMA_C13MAR" access="Read/Write" description="MDMA channel x Mask address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x3B4" size="0" name="MDMA_C13MDR" access="Read/Write" description="MDMA channel x Mask Data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x3C0" size="0" name="MDMA_C14ISR" access="ReadOnly" description="MDMA channel x interrupt/status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF14" description="Channel x transfer error interrupt flag&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF14" description="Channel x Channel Transfer Complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register. CTC is set when the&#xa;              last block was transferred and the channel has been&#xa;              automatically disabled. CTC is also set when the&#xa;              channel is suspended, as a result of writing EN bit&#xa;              to 0." />
      <BitField start="2" size="1" name="BRTIF14" description="Channel x block repeat transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF14" description="Channel x block transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF14" description="channel x buffer transfer&#xa;              complete" />
      <BitField start="16" size="1" name="CRQA14" description="channel x request active&#xa;              flag" />
    </Register>
    <Register start="+0x3C4" size="0" name="MDMA_C14IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF14" description="Channel x clear transfer error interrupt&#xa;              flag Writing a 1 into this bit clears TEIFx in the&#xa;              MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF14" description="Clear Channel transfer complete&#xa;              interrupt flag for channel x Writing a 1 into this&#xa;              bit clears CTCIFx in the MDMA_ISRy&#xa;              register" />
      <BitField start="2" size="1" name="CBRTIF14" description="Channel x clear block repeat transfer&#xa;              complete interrupt flag Writing a 1 into this bit&#xa;              clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF14" description="Channel x Clear block transfer complete&#xa;              interrupt flag Writing a 1 into this bit clears BTIFx&#xa;              in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF14" description="CLear buffer Transfer Complete Interrupt&#xa;              Flag for channel x Writing a 1 into this bit clears&#xa;              TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x3C8" size="0" name="MDMA_C14ESR" access="ReadOnly" description="MDMA Channel x error status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error. It is used in conjunction with TED.&#xa;              This field indicates the 7 LSBits of the address&#xa;              which generated a transfer/access error. It may be&#xa;              used by SW to retrieve the failing address, by adding&#xa;              this value (truncated to the buffer transfer length&#xa;              size) to the current SAR/DAR value. Note: The SAR/DAR&#xa;              current value doesnt reflect this last address due to&#xa;              the FIFO management system. The SAR/DAR are only&#xa;              updated at the end of a (buffer) transfer (of TLEN+1&#xa;              bytes). Note: It is not set in case of a link data&#xa;              error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is&#xa;              set by HW, in case of a transfer error while reading&#xa;              the block link data structure. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is&#xa;              set by HW, in case of a transfer error while writing&#xa;              the Mask Data. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by&#xa;              HW, when the programmed address is not aligned with&#xa;              the data size. TED will indicate whether the problem&#xa;              is on the source or destination. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW,&#xa;              when the block size is not an integer multiple of the&#xa;              data size either for source or destination. TED will&#xa;              indicate whether the problem is on the source or&#xa;              destination. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
    </Register>
    <Register start="+0x3CC" size="0" name="MDMA_C14CR" access="Read/Write" description="This register is used to control the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable&#xa;              This bit is set and cleared by&#xa;              software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes&#xa;              exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit&#xa;              sets the CRQAx in MDMA_ISRy register, activating the&#xa;              request on Channel x Note: Either the whole CxCR&#xa;              register or the 8-bit/16-bit register @ Address&#xa;              offset: 0x4E + 0x40 chn may be used for SWRQ&#xa;              activation. In case of a SW request, acknowledge is&#xa;              not generated (neither HW signal, nor CxMAR write&#xa;              access)." />
    </Register>
    <Register start="+0x3D0" size="0" name="MDMA_C14TCR" access="Read/Write" description="This register is used to configure the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0 Note: When source is&#xa;              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List&#xa;              Mode, at the end of a block (single or last block in&#xa;              repeated block transfer mode), this register will be&#xa;              loaded from memory (from address given by current&#xa;              LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits&#xa;              are set and cleared by software. These bits are&#xa;              protected and can be written only if EN is 0 Note:&#xa;              When destination is AHB (DBUS=1), DINC = 00 is&#xa;              forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0 Note: If a value of 11 is&#xa;              programmed for the TCM access/AHB port, a transfer&#xa;              error will occur (TEIF bit set) If SINCOS &amp;lt;&#xa;              SSIZE and SINC &amp;#8800; 00, the result will be&#xa;              unpredictable. Note: SSIZE = 11 (double-word) is&#xa;              forbidden when source is TCM/AHB bus&#xa;              (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0. Note: If a value of&#xa;              11 is programmed for the TCM access/AHB port, a&#xa;              transfer error will occur (TEIF bit set) If DINCOS&#xa;              &amp;lt; DSIZE and DINC &amp;#8800; 00, the result&#xa;              will be unpredictable. Note: DSIZE = 11 (double-word)&#xa;              is forbidden when destination is TCM/AHB bus&#xa;              (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset&#xa;              size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment&#xa;              offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer&#xa;              configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer&#xa;              configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared&#xa;              by software. If the Source Size is smaller than the&#xa;              destination, it will be padded according to the PAM&#xa;              value. If the Source data size is larger than the&#xa;              destination one, it will be truncated. The alignment&#xa;              will be done according to the PAM[0] value. This bit&#xa;              is protected and can be written only if EN is&#xa;              0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are&#xa;              set and cleared by software. Case 1: Source data size&#xa;              smaller than destination data size - 3 options are&#xa;              valid. Case 2: Source data size larger than&#xa;              destination data size. The remainder part is&#xa;              discarded. When PKE = 1 or DSIZE=SSIZE, these bits&#xa;              are ignored. These bits are protected and can be&#xa;              written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and&#xa;              cleared by software. Note: If TRGM is 11 for the&#xa;              current block, all the values loaded at the end of&#xa;              the current block through the linked list mechanism&#xa;              must keep the same value (TRGM=11) and the same SWRM&#xa;              value, otherwise the result is undefined. These bits&#xa;              are protected and can be written only if EN is&#xa;              0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and&#xa;              cleared by software. If a HW or SW request is&#xa;              currently active, the bit change will be delayed&#xa;              until the current transfer is completed. If the CxMAR&#xa;              contains a valid address, the CxMDR value will also&#xa;              be written @ CxMAR address. This bit is protected and&#xa;              can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set&#xa;              and cleared by software. This bit is protected and&#xa;              can be written only if EN is 0. Note: All MDMA&#xa;              destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x3D4" size="0" name="MDMA_C14BNDTR" access="Read/Write" description="MDMA Channel x block number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to&#xa;              transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode&#xa;              These bits are protected and can be written only if&#xa;              EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update&#xa;              Mode These bits are protected and can be written only&#xa;              if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains&#xa;              the number of repetitions of the current block (0 to&#xa;              4095). When the channel is enabled, this register is&#xa;              read-only, indicating the remaining number of blocks,&#xa;              excluding the current one. This register decrements&#xa;              after each complete block transfer. Once the last&#xa;              block transfer has completed, this register can&#xa;              either stay at zero or be reloaded automatically from&#xa;              memory (in Linked List mode - i.e. Link Address&#xa;              valid). These bits are protected and can be written&#xa;              only if EN is 0." />
    </Register>
    <Register start="+0x3D8" size="0" name="MDMA_C14SAR" access="Read/Write" description="MDMA channel x source address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x3DC" size="0" name="MDMA_C14DAR" access="Read/Write" description="MDMA channel x destination address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x3E0" size="0" name="MDMA_C14BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update&#xa;              value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x3E4" size="0" name="MDMA_C14LAR" access="Read/Write" description="MDMA channel x Link Address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x3E8" size="0" name="MDMA_C14TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected&#xa;              and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is&#xa;              protected and can be written only if EN is&#xa;              0." />
    </Register>
    <Register start="+0x3F0" size="0" name="MDMA_C14MAR" access="Read/Write" description="MDMA channel x Mask address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x3F4" size="0" name="MDMA_C14MDR" access="Read/Write" description="MDMA channel x Mask Data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
    <Register start="+0x400" size="0" name="MDMA_C15ISR" access="ReadOnly" description="MDMA channel x interrupt/status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEIF15" description="Channel x transfer error interrupt flag&#xa;              This bit is set by hardware. It is cleared by&#xa;              software writing 1 to the corresponding bit in the&#xa;              DMA_IFCRy register." />
      <BitField start="1" size="1" name="CTCIF15" description="Channel x Channel Transfer Complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register. CTC is set when the&#xa;              last block was transferred and the channel has been&#xa;              automatically disabled. CTC is also set when the&#xa;              channel is suspended, as a result of writing EN bit&#xa;              to 0." />
      <BitField start="2" size="1" name="BRTIF15" description="Channel x block repeat transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="3" size="1" name="BTIF15" description="Channel x block transfer complete&#xa;              interrupt flag This bit is set by hardware. It is&#xa;              cleared by software writing 1 to the corresponding&#xa;              bit in the DMA_IFCRy register." />
      <BitField start="4" size="1" name="TCIF15" description="channel x buffer transfer&#xa;              complete" />
      <BitField start="16" size="1" name="CRQA15" description="channel x request active&#xa;              flag" />
    </Register>
    <Register start="+0x404" size="0" name="MDMA_C15IFCR" access="WriteOnly" description="MDMA channel x interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEIF15" description="Channel x clear transfer error interrupt&#xa;              flag Writing a 1 into this bit clears TEIFx in the&#xa;              MDMA_ISRy register" />
      <BitField start="1" size="1" name="CCTCIF15" description="Clear Channel transfer complete&#xa;              interrupt flag for channel x Writing a 1 into this&#xa;              bit clears CTCIFx in the MDMA_ISRy&#xa;              register" />
      <BitField start="2" size="1" name="CBRTIF15" description="Channel x clear block repeat transfer&#xa;              complete interrupt flag Writing a 1 into this bit&#xa;              clears BRTIFx in the MDMA_ISRy register" />
      <BitField start="3" size="1" name="CBTIF15" description="Channel x Clear block transfer complete&#xa;              interrupt flag Writing a 1 into this bit clears BTIFx&#xa;              in the MDMA_ISRy register" />
      <BitField start="4" size="1" name="CLTCIF15" description="CLear buffer Transfer Complete Interrupt&#xa;              Flag for channel x Writing a 1 into this bit clears&#xa;              TCIFx in the MDMA_ISRy register" />
    </Register>
    <Register start="+0x408" size="0" name="MDMA_C15ESR" access="ReadOnly" description="MDMA Channel x error status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TEA" description="Transfer Error Address These bits are&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error. It is used in conjunction with TED.&#xa;              This field indicates the 7 LSBits of the address&#xa;              which generated a transfer/access error. It may be&#xa;              used by SW to retrieve the failing address, by adding&#xa;              this value (truncated to the buffer transfer length&#xa;              size) to the current SAR/DAR value. Note: The SAR/DAR&#xa;              current value doesnt reflect this last address due to&#xa;              the FIFO management system. The SAR/DAR are only&#xa;              updated at the end of a (buffer) transfer (of TLEN+1&#xa;              bytes). Note: It is not set in case of a link data&#xa;              error." />
      <BitField start="7" size="1" name="TED" description="Transfer Error Direction These bit is&#xa;              set and cleared by HW, in case of an MDMA data&#xa;              transfer error." />
      <BitField start="8" size="1" name="TELD" description="Transfer Error Link Data These bit is&#xa;              set by HW, in case of a transfer error while reading&#xa;              the block link data structure. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="9" size="1" name="TEMD" description="Transfer Error Mask Data These bit is&#xa;              set by HW, in case of a transfer error while writing&#xa;              the Mask Data. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="10" size="1" name="ASE" description="Address/Size Error These bit is set by&#xa;              HW, when the programmed address is not aligned with&#xa;              the data size. TED will indicate whether the problem&#xa;              is on the source or destination. It is cleared by&#xa;              software writing 1 to the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
      <BitField start="11" size="1" name="BSE" description="Block Size Error These bit is set by HW,&#xa;              when the block size is not an integer multiple of the&#xa;              data size either for source or destination. TED will&#xa;              indicate whether the problem is on the source or&#xa;              destination. It is cleared by software writing 1 to&#xa;              the CTEIFx bit in the DMA_IFCRy&#xa;              register." />
    </Register>
    <Register start="+0x40C" size="0" name="MDMA_C15CR" access="Read/Write" description="This register is used to control the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="channel enable" />
      <BitField start="1" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="2" size="1" name="CTCIE" description="Channel Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="3" size="1" name="BRTIE" description="Block Repeat transfer interrupt enable&#xa;              This bit is set and cleared by&#xa;              software." />
      <BitField start="4" size="1" name="BTIE" description="Block Transfer interrupt enable This bit&#xa;              is set and cleared by software." />
      <BitField start="5" size="1" name="TCIE" description="buffer Transfer Complete interrupt&#xa;              enable This bit is set and cleared by&#xa;              software." />
      <BitField start="6" size="2" name="PL" description="Priority level These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0." />
      <BitField start="12" size="1" name="BEX" description="byte Endianness exchange" />
      <BitField start="13" size="1" name="HEX" description="Half word Endianes&#xa;              exchange" />
      <BitField start="14" size="1" name="WEX" description="Word Endianness exchange" />
      <BitField start="16" size="1" name="SWRQ" description="SW ReQuest Writing a 1 into this bit&#xa;              sets the CRQAx in MDMA_ISRy register, activating the&#xa;              request on Channel x Note: Either the whole CxCR&#xa;              register or the 8-bit/16-bit register @ Address&#xa;              offset: 0x4E + 0x40 chn may be used for SWRQ&#xa;              activation. In case of a SW request, acknowledge is&#xa;              not generated (neither HW signal, nor CxMAR write&#xa;              access)." />
    </Register>
    <Register start="+0x410" size="0" name="MDMA_C15TCR" access="Read/Write" description="This register is used to configure the&#xa;          concerned channel." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SINC" description="Source increment mode These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0 Note: When source is&#xa;              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List&#xa;              Mode, at the end of a block (single or last block in&#xa;              repeated block transfer mode), this register will be&#xa;              loaded from memory (from address given by current&#xa;              LAR[31:0] + 0x00)." />
      <BitField start="2" size="2" name="DINC" description="Destination increment mode These bits&#xa;              are set and cleared by software. These bits are&#xa;              protected and can be written only if EN is 0 Note:&#xa;              When destination is AHB (DBUS=1), DINC = 00 is&#xa;              forbidden." />
      <BitField start="4" size="2" name="SSIZE" description="Source data size These bits are set and&#xa;              cleared by software. These bits are protected and can&#xa;              be written only if EN is 0 Note: If a value of 11 is&#xa;              programmed for the TCM access/AHB port, a transfer&#xa;              error will occur (TEIF bit set) If SINCOS &amp;lt;&#xa;              SSIZE and SINC &amp;#8800; 00, the result will be&#xa;              unpredictable. Note: SSIZE = 11 (double-word) is&#xa;              forbidden when source is TCM/AHB bus&#xa;              (SBUS=1)." />
      <BitField start="6" size="2" name="DSIZE" description="Destination data size These bits are set&#xa;              and cleared by software. These bits are protected and&#xa;              can be written only if EN is 0. Note: If a value of&#xa;              11 is programmed for the TCM access/AHB port, a&#xa;              transfer error will occur (TEIF bit set) If DINCOS&#xa;              &amp;lt; DSIZE and DINC &amp;#8800; 00, the result&#xa;              will be unpredictable. Note: DSIZE = 11 (double-word)&#xa;              is forbidden when destination is TCM/AHB bus&#xa;              (DBUS=1)." />
      <BitField start="8" size="2" name="SINCOS" description="source increment offset&#xa;              size" />
      <BitField start="10" size="2" name="DINCOS" description="Destination increment&#xa;              offset" />
      <BitField start="12" size="3" name="SBURST" description="source burst transfer&#xa;              configuration" />
      <BitField start="15" size="3" name="DBURST" description="Destination burst transfer&#xa;              configuration" />
      <BitField start="18" size="7" name="TLEN" description="buffer transfer lengh" />
      <BitField start="25" size="1" name="PKE" description="PacK Enable These bit is set and cleared&#xa;              by software. If the Source Size is smaller than the&#xa;              destination, it will be padded according to the PAM&#xa;              value. If the Source data size is larger than the&#xa;              destination one, it will be truncated. The alignment&#xa;              will be done according to the PAM[0] value. This bit&#xa;              is protected and can be written only if EN is&#xa;              0" />
      <BitField start="26" size="2" name="PAM" description="Padding/Alignement Mode These bits are&#xa;              set and cleared by software. Case 1: Source data size&#xa;              smaller than destination data size - 3 options are&#xa;              valid. Case 2: Source data size larger than&#xa;              destination data size. The remainder part is&#xa;              discarded. When PKE = 1 or DSIZE=SSIZE, these bits&#xa;              are ignored. These bits are protected and can be&#xa;              written only if EN is 0" />
      <BitField start="28" size="2" name="TRGM" description="Trigger Mode These bits are set and&#xa;              cleared by software. Note: If TRGM is 11 for the&#xa;              current block, all the values loaded at the end of&#xa;              the current block through the linked list mechanism&#xa;              must keep the same value (TRGM=11) and the same SWRM&#xa;              value, otherwise the result is undefined. These bits&#xa;              are protected and can be written only if EN is&#xa;              0." />
      <BitField start="30" size="1" name="SWRM" description="SW Request Mode This bit is set and&#xa;              cleared by software. If a HW or SW request is&#xa;              currently active, the bit change will be delayed&#xa;              until the current transfer is completed. If the CxMAR&#xa;              contains a valid address, the CxMDR value will also&#xa;              be written @ CxMAR address. This bit is protected and&#xa;              can be written only if EN is 0." />
      <BitField start="31" size="1" name="BWM" description="Bufferable Write Mode This bit is set&#xa;              and cleared by software. This bit is protected and&#xa;              can be written only if EN is 0. Note: All MDMA&#xa;              destination accesses are non-cacheable." />
    </Register>
    <Register start="+0x414" size="0" name="MDMA_C15BNDTR" access="Read/Write" description="MDMA Channel x block number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="17" name="BNDT" description="block number of data to&#xa;              transfer" />
      <BitField start="18" size="1" name="BRSUM" description="Block Repeat Source address Update Mode&#xa;              These bits are protected and can be written only if&#xa;              EN is 0." />
      <BitField start="19" size="1" name="BRDUM" description="Block Repeat Destination address Update&#xa;              Mode These bits are protected and can be written only&#xa;              if EN is 0." />
      <BitField start="20" size="12" name="BRC" description="Block Repeat Count This field contains&#xa;              the number of repetitions of the current block (0 to&#xa;              4095). When the channel is enabled, this register is&#xa;              read-only, indicating the remaining number of blocks,&#xa;              excluding the current one. This register decrements&#xa;              after each complete block transfer. Once the last&#xa;              block transfer has completed, this register can&#xa;              either stay at zero or be reloaded automatically from&#xa;              memory (in Linked List mode - i.e. Link Address&#xa;              valid). These bits are protected and can be written&#xa;              only if EN is 0." />
    </Register>
    <Register start="+0x418" size="0" name="MDMA_C15SAR" access="Read/Write" description="MDMA channel x source address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR" description="source adr base" />
    </Register>
    <Register start="+0x41C" size="0" name="MDMA_C15DAR" access="Read/Write" description="MDMA channel x destination address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR" description="Destination adr base" />
    </Register>
    <Register start="+0x420" size="0" name="MDMA_C15BRUR" access="Read/Write" description="MDMA channel x Block Repeat address Update&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SUV" description="source adresse update&#xa;              value" />
      <BitField start="16" size="16" name="DUV" description="destination address update" />
    </Register>
    <Register start="+0x424" size="0" name="MDMA_C15LAR" access="Read/Write" description="MDMA channel x Link Address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LAR" description="Link address register" />
    </Register>
    <Register start="+0x428" size="0" name="MDMA_C15TBR" access="Read/Write" description="MDMA channel x Trigger and Bus selection&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TSEL" description="Trigger selection" />
      <BitField start="16" size="1" name="SBUS" description="Source BUS select This bit is protected&#xa;              and can be written only if EN is 0." />
      <BitField start="17" size="1" name="DBUS" description="Destination BUS slect This bit is&#xa;              protected and can be written only if EN is&#xa;              0." />
    </Register>
    <Register start="+0x430" size="0" name="MDMA_C15MAR" access="Read/Write" description="MDMA channel x Mask address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MAR" description="Mask address" />
    </Register>
    <Register start="+0x434" size="0" name="MDMA_C15MDR" access="Read/Write" description="MDMA channel x Mask Data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MDR" description="Mask data" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="QUADSPI" start="0x52005000" description="QUADSPI">
    <Register start="+0x0" size="0" name="QUADSPI_CR" access="Read/Write" description="QUADSPI control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Enable Enable the QUADSPI." />
      <BitField start="1" size="1" name="ABORT" description="Abort request This bit aborts the&#xa;              on-going command sequence. It is automatically reset&#xa;              once the abort is complete. This bit stops the&#xa;              current transfer. In polling mode or memory-mapped&#xa;              mode, this bit also reset the APM bit or the DM&#xa;              bit." />
      <BitField start="2" size="1" name="DMAEN" description="DMA enable In indirect mode, DMA can be&#xa;              used to input or output data via the QUADSPI_DR&#xa;              register. DMA transfers are initiated when the FIFO&#xa;              threshold flag, FTF, is set." />
      <BitField start="3" size="1" name="TCEN" description="Timeout counter enable This bit is valid&#xa;              only when memory-mapped mode (FMODE = 11) is&#xa;              selected. Activating this bit causes the chip select&#xa;              (nCS) to be released (and thus reduces consumption)&#xa;              if there has not been an access after a certain&#xa;              amount of time, where this time is defined by&#xa;              TIMEOUT[15:0] (QUADSPI_LPTR). Enable the timeout&#xa;              counter. By default, the QUADSPI never stops its&#xa;              prefetch operation, keeping the previous read&#xa;              operation active with nCS maintained low, even if no&#xa;              access to the Flash memory occurs for a long time.&#xa;              Since Flash memories tend to consume more when nCS is&#xa;              held low, the application might want to activate the&#xa;              timeout counter (TCEN = 1, QUADSPI_CR[3]) so that nCS&#xa;              is released after a period of TIMEOUT[15:0]&#xa;              (QUADSPI_LPTR) cycles have elapsed without an access&#xa;              since when the FIFO becomes full with prefetch data.&#xa;              This bit can be modified only when BUSY =&#xa;              0." />
      <BitField start="4" size="1" name="SSHIFT" description="Sample shift By default, the QUADSPI&#xa;              samples data 1/2 of a CLK cycle after the data is&#xa;              driven by the Flash memory. This bit allows the data&#xa;              is to be sampled later in order to account for&#xa;              external signal delays. Firmware must assure that&#xa;              SSHIFT = 0 when in DDR mode (when DDRM = 1). This&#xa;              field can be modified only when BUSY =&#xa;              0." />
      <BitField start="6" size="1" name="DFM" description="Dual-flash mode This bit activates&#xa;              dual-flash mode, where two external Flash memories&#xa;              are used simultaneously to double throughput and&#xa;              capacity. This bit can be modified only when BUSY =&#xa;              0." />
      <BitField start="7" size="1" name="FSEL" description="Flash memory selection This bit selects&#xa;              the Flash memory to be addressed in single flash mode&#xa;              (when DFM = 0). This bit can be modified only when&#xa;              BUSY = 0. This bit is ignored when DFM =&#xa;              1." />
      <BitField start="8" size="5" name="FTHRES" description="FIFO threshold level Defines, in&#xa;              indirect mode, the threshold number of bytes in the&#xa;              FIFO that will cause the FIFO threshold flag (FTF,&#xa;              QUADSPI_SR[2]) to be set. In indirect write mode&#xa;              (FMODE = 00): ... In indirect read mode (FMODE = 01):&#xa;              ... If DMAEN = 1, then the DMA controller for the&#xa;              corresponding channel must be disabled before&#xa;              changing the FTHRES value." />
      <BitField start="16" size="1" name="TEIE" description="Transfer error interrupt enable This bit&#xa;              enables the transfer error interrupt." />
      <BitField start="17" size="1" name="TCIE" description="Transfer complete interrupt enable This&#xa;              bit enables the transfer complete&#xa;              interrupt." />
      <BitField start="18" size="1" name="FTIE" description="FIFO threshold interrupt enable This bit&#xa;              enables the FIFO threshold interrupt." />
      <BitField start="19" size="1" name="SMIE" description="Status match interrupt enable This bit&#xa;              enables the status match interrupt." />
      <BitField start="20" size="1" name="TOIE" description="TimeOut interrupt enable This bit&#xa;              enables the TimeOut interrupt." />
      <BitField start="22" size="1" name="APMS" description="Automatic poll mode stop This bit&#xa;              determines if automatic polling is stopped after a&#xa;              match. This bit can be modified only when BUSY =&#xa;              0." />
      <BitField start="23" size="1" name="PMM" description="Polling match mode This bit indicates&#xa;              which method should be used for determining a match&#xa;              during automatic polling mode. This bit can be&#xa;              modified only when BUSY = 0." />
      <BitField start="24" size="8" name="PRESCALER" description="clock prescaler" />
    </Register>
    <Register start="+0x4" size="0" name="QUADSPI_DCR" access="Read/Write" description="QUADSPI device configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CKMODE" description="indicates the level that clk takes&#xa;              between command" />
      <BitField start="8" size="3" name="CSHT" description="Chip select high time CSHT+1 defines the&#xa;              minimum number of CLK cycles which the chip select&#xa;              (nCS) must remain high between commands issued to the&#xa;              Flash memory. ... This field can be modified only&#xa;              when BUSY = 0." />
      <BitField start="16" size="5" name="FSIZE" description="Flash memory size This field defines the&#xa;              size of external memory using the following formula:&#xa;              Number of bytes in Flash memory = 2[FSIZE+1] FSIZE+1&#xa;              is effectively the number of address bits required to&#xa;              address the Flash memory. The Flash memory capacity&#xa;              can be up to 4GB (addressed using 32 bits) in&#xa;              indirect mode, but the addressable space in&#xa;              memory-mapped mode is limited to 256MB. If DFM = 1,&#xa;              FSIZE indicates the total capacity of the two Flash&#xa;              memories together. This field can be modified only&#xa;              when BUSY = 0." />
    </Register>
    <Register start="+0x8" size="0" name="QUADSPI_SR" access="ReadOnly" description="QUADSPI status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEF" description="Transfer error flag This bit is set in&#xa;              indirect mode when an invalid address is being&#xa;              accessed in indirect mode. It is cleared by writing 1&#xa;              to CTEF." />
      <BitField start="1" size="1" name="TCF" description="Transfer complete flag This bit is set&#xa;              in indirect mode when the programmed number of data&#xa;              has been transferred or in any mode when the transfer&#xa;              has been aborted.It is cleared by writing 1 to&#xa;              CTCF." />
      <BitField start="2" size="1" name="FTF" description="FIFO threshold flag In indirect mode,&#xa;              this bit is set when the FIFO threshold has been&#xa;              reached, or if there is any data left in the FIFO&#xa;              after reads from the Flash memory are complete. It is&#xa;              cleared automatically as soon as threshold condition&#xa;              is no longer true. In automatic polling mode this bit&#xa;              is set every time the status register is read, and&#xa;              the bit is cleared when the data register is&#xa;              read." />
      <BitField start="3" size="1" name="SMF" description="Status match flag This bit is set in&#xa;              automatic polling mode when the unmasked received&#xa;              data matches the corresponding bits in the match&#xa;              register (QUADSPI_PSMAR). It is cleared by writing 1&#xa;              to CSMF." />
      <BitField start="4" size="1" name="TOF" description="Timeout flag This bit is set when&#xa;              timeout occurs. It is cleared by writing 1 to&#xa;              CTOF." />
      <BitField start="5" size="1" name="BUSY" description="Busy This bit is set when an operation&#xa;              is on going. This bit clears automatically when the&#xa;              operation with the Flash memory is finished and the&#xa;              FIFO is empty." />
      <BitField start="8" size="6" name="FLEVEL" description="FIFO level This field gives the number&#xa;              of valid bytes which are being held in the FIFO.&#xa;              FLEVEL = 0 when the FIFO is empty, and 16 when it is&#xa;              full. In memory-mapped mode and in automatic status&#xa;              polling mode, FLEVEL is zero." />
    </Register>
    <Register start="+0xC" size="0" name="QUADSPI_FCR" access="Read/Write" description="QUADSPI flag clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CTEF" description="Clear transfer error flag Writing 1&#xa;              clears the TEF flag in the QUADSPI_SR&#xa;              register" />
      <BitField start="1" size="1" name="CTCF" description="Clear transfer complete flag Writing 1&#xa;              clears the TCF flag in the QUADSPI_SR&#xa;              register" />
      <BitField start="3" size="1" name="CSMF" description="Clear status match flag Writing 1 clears&#xa;              the SMF flag in the QUADSPI_SR register" />
      <BitField start="4" size="1" name="CTOF" description="Clear timeout flag Writing 1 clears the&#xa;              TOF flag in the QUADSPI_SR register" />
    </Register>
    <Register start="+0x10" size="0" name="QUADSPI_DLR" access="Read/Write" description="QUADSPI data length register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DL" description="Data length Number of data to be&#xa;              retrieved (value+1) in indirect and status-polling&#xa;              modes. A value no greater than 3 (indicating 4 bytes)&#xa;              should be used for status-polling mode. All 1s in&#xa;              indirect mode means undefined length, where QUADSPI&#xa;              will continue until the end of memory, as defined by&#xa;              FSIZE. 0x0000_0000: 1 byte is to be transferred&#xa;              0x0000_0001: 2 bytes are to be transferred&#xa;              0x0000_0002: 3 bytes are to be transferred&#xa;              0x0000_0003: 4 bytes are to be transferred ...&#xa;              0xFFFF_FFFD: 4,294,967,294 (4G-2) bytes are to be&#xa;              transferred 0xFFFF_FFFE: 4,294,967,295 (4G-1) bytes&#xa;              are to be transferred 0xFFFF_FFFF: undefined length&#xa;              -- all bytes until the end of Flash memory (as&#xa;              defined by FSIZE) are to be transferred. Continue&#xa;              reading indefinitely if FSIZE = 0x1F. DL[0] is stuck&#xa;              at 1 in dual-flash mode (DFM = 1) even when 0 is&#xa;              written to this bit, thus assuring that each access&#xa;              transfers an even number of bytes. This field has no&#xa;              effect when in memory-mapped mode (FMODE = 10). This&#xa;              field can be written only when BUSY =&#xa;              0." />
    </Register>
    <Register start="+0x14" size="0" name="QUADSPI_CCR" access="Read/Write" description="QUADSPI communication configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="INSTRUCTION" description="Instruction Instruction to be send to&#xa;              the external SPI device. This field can be written&#xa;              only when BUSY = 0." />
      <BitField start="8" size="2" name="IMODE" description="Instruction mode This field defines the&#xa;              instruction phase mode of operation: This field can&#xa;              be written only when BUSY = 0." />
      <BitField start="10" size="2" name="ADMODE" description="Address mode This field defines the&#xa;              address phase mode of operation: This field can be&#xa;              written only when BUSY = 0." />
      <BitField start="12" size="2" name="ADSIZE" description="Address size This bit defines address&#xa;              size: This field can be written only when BUSY =&#xa;              0." />
      <BitField start="14" size="2" name="ABMODE" description="Alternate bytes mode This field defines&#xa;              the alternate-bytes phase mode of operation: This&#xa;              field can be written only when BUSY =&#xa;              0." />
      <BitField start="16" size="2" name="ABSIZE" description="Alternate bytes size This bit defines&#xa;              alternate bytes size: This field can be written only&#xa;              when BUSY = 0." />
      <BitField start="18" size="5" name="DCYC" description="Number of dummy cycles This field&#xa;              defines the duration of the dummy phase. In both SDR&#xa;              and DDR modes, it specifies a number of CLK cycles&#xa;              (0-31). This field can be written only when BUSY =&#xa;              0." />
      <BitField start="24" size="2" name="DMODE" description="Data mode This field defines the data&#xa;              phases mode of operation: This field also determines&#xa;              the dummy phase mode of operation. This field can be&#xa;              written only when BUSY = 0." />
      <BitField start="26" size="2" name="FMODE" description="Functional mode This field defines the&#xa;              QUADSPI functional mode of operation. If DMAEN = 1&#xa;              already, then the DMA controller for the&#xa;              corresponding channel must be disabled before&#xa;              changing the FMODE value. This field can be written&#xa;              only when BUSY = 0." />
      <BitField start="28" size="1" name="SIOO" description="Send instruction only once mode See&#xa;              Section15.3.11: Sending the instruction only once on&#xa;              page13. This bit has no effect when IMODE = 00. This&#xa;              field can be written only when BUSY =&#xa;              0." />
      <BitField start="30" size="1" name="DHHC" description="DDR hold Delay the data output by 1/4 of&#xa;              the QUADSPI output clock cycle in DDR mode: This&#xa;              feature is only active in DDR mode. This field can be&#xa;              written only when BUSY = 0." />
      <BitField start="31" size="1" name="DDRM" description="Double data rate mode This bit sets the&#xa;              DDR mode for the address, alternate byte and data&#xa;              phase: This field can be written only when BUSY =&#xa;              0." />
    </Register>
    <Register start="+0x18" size="0" name="QUADSPI_AR" access="Read/Write" description="QUADSPI address register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDRESS" description="[31 0]: Address Address to be send to&#xa;              the external Flash memory Writes to this field are&#xa;              ignored when BUSY = 0 or when FMODE = 11&#xa;              (memory-mapped mode). In dual flash mode, ADDRESS[0]&#xa;              is automatically stuck to 0 as the address should&#xa;              always be even" />
    </Register>
    <Register start="+0x1C" size="0" name="QUADSPI_ABR" access="Read/Write" description="QUADSPI alternate bytes&#xa;          registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ALTERNATE" description="Alternate Bytes Optional data to be send&#xa;              to the external SPI device right after the address.&#xa;              This field can be written only when BUSY =&#xa;              0." />
    </Register>
    <Register start="+0x20" size="0" name="QUADSPI_DR" access="Read/Write" description="QUADSPI data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data Data to be sent/received to/from&#xa;              the external SPI device. In indirect write mode, data&#xa;              written to this register is stored on the FIFO before&#xa;              it is sent to the Flash memory during the data phase.&#xa;              If the FIFO is too full, a write operation is stalled&#xa;              until the FIFO has enough space to accept the amount&#xa;              of data being written. In indirect read mode, reading&#xa;              this register gives (via the FIFO) the data which was&#xa;              received from the Flash memory. If the FIFO does not&#xa;              have as many bytes as requested by the read operation&#xa;              and if BUSY=1, the read operation is stalled until&#xa;              enough data is present or until the transfer is&#xa;              complete, whichever happens first. In automatic&#xa;              polling mode, this register contains the last data&#xa;              read from the Flash memory (without masking). Word,&#xa;              halfword, and byte accesses to this register are&#xa;              supported. In indirect write mode, a byte write adds&#xa;              1 byte to the FIFO, a halfword write 2, and a word&#xa;              write 4. Similarly, in indirect read mode, a byte&#xa;              read removes 1 byte from the FIFO, a halfword read 2,&#xa;              and a word read 4. Accesses in indirect mode must be&#xa;              aligned to the bottom of this register: a byte read&#xa;              must read DATA[7:0] and a halfword read must read&#xa;              DATA[15:0]." />
    </Register>
    <Register start="+0x24" size="0" name="QUADSPI_PSMKR" access="Read/Write" description="QUADSPI polling status mask&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MASK" description="Status mask Mask to be applied to the&#xa;              status bytes received in polling mode. For bit n:&#xa;              This field can be written only when BUSY =&#xa;              0." />
    </Register>
    <Register start="+0x28" size="0" name="QUADSPI_PSMAR" access="Read/Write" description="QUADSPI polling status match&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MATCH" description="Status match Value to be compared with&#xa;              the masked status register to get a match. This field&#xa;              can be written only when BUSY = 0." />
    </Register>
    <Register start="+0x2C" size="0" name="QUADSPI_PIR" access="Read/Write" description="QUADSPI polling interval&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INTERVAL" description="Polling interval Number of CLK cycles&#xa;              between to read during automatic polling phases. This&#xa;              field can be written only when BUSY =&#xa;              0." />
    </Register>
    <Register start="+0x30" size="0" name="QUADSPI_LPTR" access="Read/Write" description="QUADSPI low-power timeout&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIMEOUT" description="Timeout period After each access in&#xa;              memory-mapped mode, the QUADSPI prefetches the&#xa;              subsequent bytes and holds these bytes in the FIFO.&#xa;              This field indicates how many CLK cycles the QUADSPI&#xa;              waits after the FIFO becomes full until it raises&#xa;              nCS, putting the Flash memory in a lower-consumption&#xa;              state. This field can be written only when BUSY =&#xa;              0." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RNG" start="0x48021800" description="RNG">
    <Register start="+0x0" size="0" name="RNG_CR" access="Read/Write" description="RNG control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="RNGEN" description="Random number generator&#xa;              enable" />
      <BitField start="3" size="1" name="IE" description="Interrupt enable" />
      <BitField start="5" size="1" name="CED" description="Clock error detection Note: The clock&#xa;              error detection can be used only when ck_rc48 or&#xa;              ck_pll1_q (ck_pll1_q = 48MHz) source is selected&#xa;              otherwise, CED bit must be equal to 1. The clock&#xa;              error detection cannot be enabled nor disabled on the&#xa;              fly when RNG peripheral is enabled, to enable or&#xa;              disable CED the RNG must be disabled." />
    </Register>
    <Register start="+0x4" size="0" name="RNG_SR" access="Read/Write" description="RNG status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DRDY" description="Data ready Note: If IE=1 in RNG_CR, an&#xa;              interrupt is generated when DRDY=1. It can rise when&#xa;              the peripheral is disabled. When the output buffer&#xa;              becomes empty (after reading RNG_DR), this bit&#xa;              returns to 0 until a new random value is&#xa;              generated." />
      <BitField start="1" size="1" name="CECS" description="Clock error current status Note: This&#xa;              bit is meaningless if CED (Clock error detection) bit&#xa;              in RNG_CR is equal to 1." />
      <BitField start="2" size="1" name="SECS" description="Seed error current status ** More than&#xa;              64 consecutive bits at the same value (0 or 1) **&#xa;              More than 32 consecutive alternances of 0 and 1&#xa;              (0101010101...01)" />
      <BitField start="5" size="1" name="CEIS" description="Clock error interrupt status This bit is&#xa;              set at the same time as CECS. It is cleared by&#xa;              writing it to 0. An interrupt is pending if IE = 1 in&#xa;              the RNG_CR register. Note: This bit is meaningless if&#xa;              CED (Clock error detection) bit in RNG_CR is equal to&#xa;              1." />
      <BitField start="6" size="1" name="SEIS" description="Seed error interrupt status This bit is&#xa;              set at the same time as SECS. It is cleared by&#xa;              writing it to 0. ** More than 64 consecutive bits at&#xa;              the same value (0 or 1) ** More than 32 consecutive&#xa;              alternances of 0 and 1 (0101010101...01) An interrupt&#xa;              is pending if IE = 1 in the RNG_CR&#xa;              register." />
    </Register>
    <Register start="+0x8" size="0" name="RNG_DR" access="ReadOnly" description="The RNG_DR register is a read-only register&#xa;          that delivers a 32-bit random value when read. The&#xa;          content of this register is valid when DRDY= 1, even if&#xa;          RNGEN=0." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RNDATA" description="Random data 32-bit random data which are&#xa;              valid when DRDY=1." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTC" start="0x58004000" description="RTC">
    <Register start="+0x0" size="0" name="RTC_TR" access="Read/Write" description="The RTC_TR is the calendar time shadow&#xa;          register. This register must be written in initialization&#xa;          mode only. Refer to Calendar initialization and&#xa;          configuration on page9 and Reading the calendar on&#xa;          page10.This register is write protected. The write access&#xa;          procedure is described in RTC register write protection&#xa;          on page9." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD format" />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format" />
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD format" />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format" />
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format" />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format" />
      <BitField start="22" size="1" name="PM" description="AM/PM notation" />
    </Register>
    <Register start="+0x4" size="0" name="RTC_DR" access="Read/Write" description="The RTC_DR is the calendar date shadow&#xa;          register. This register must be written in initialization&#xa;          mode only. Refer to Calendar initialization and&#xa;          configuration on page9 and Reading the calendar on&#xa;          page10.This register is write protected. The write access&#xa;          procedure is described in RTC register write protection&#xa;          on page9." reset_value="0x00002101" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DU" description="Date units in BCD format" />
      <BitField start="4" size="2" name="DT" description="Date tens in BCD format" />
      <BitField start="8" size="4" name="MU" description="Month units in BCD format" />
      <BitField start="12" size="1" name="MT" description="Month tens in BCD format" />
      <BitField start="13" size="3" name="WDU" description="Week day units" />
      <BitField start="16" size="4" name="YU" description="Year units in BCD format" />
      <BitField start="20" size="4" name="YT" description="Year tens in BCD format" />
    </Register>
    <Register start="+0x8" size="0" name="RTC_CR" access="Read/Write" description="RTC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="WUCKSEL" description="Wakeup clock selection" />
      <BitField start="3" size="1" name="TSEDGE" description="Time-stamp event active edge TSE must be&#xa;              reset when TSEDGE is changed to avoid unwanted TSF&#xa;              setting." />
      <BitField start="4" size="1" name="REFCKON" description="RTC_REFIN reference clock detection&#xa;              enable (50 or 60Hz) Note: PREDIV_S must be&#xa;              0x00FF." />
      <BitField start="5" size="1" name="BYPSHAD" description="Bypass the shadow registers Note: If the&#xa;              frequency of the APB clock is less than seven times&#xa;              the frequency of RTCCLK, BYPSHAD must be set to&#xa;              1." />
      <BitField start="6" size="1" name="FMT" description="Hour format" />
      <BitField start="8" size="1" name="ALRAE" description="Alarm A enable" />
      <BitField start="9" size="1" name="ALRBE" description="Alarm B enable" />
      <BitField start="10" size="1" name="WUTE" description="Wakeup timer enable" />
      <BitField start="11" size="1" name="TSE" description="timestamp enable" />
      <BitField start="12" size="1" name="ALRAIE" description="Alarm A interrupt enable" />
      <BitField start="13" size="1" name="ALRBIE" description="Alarm B interrupt enable" />
      <BitField start="14" size="1" name="WUTIE" description="Wakeup timer interrupt&#xa;              enable" />
      <BitField start="15" size="1" name="TSIE" description="Time-stamp interrupt&#xa;              enable" />
      <BitField start="16" size="1" name="ADD1H" description="Add 1 hour (summer time change) When&#xa;              this bit is set outside initialization mode, 1 hour&#xa;              is added to the calendar time. This bit is always&#xa;              read as 0." />
      <BitField start="17" size="1" name="SUB1H" description="Subtract 1 hour (winter time change)&#xa;              When this bit is set outside initialization mode, 1&#xa;              hour is subtracted to the calendar time if the&#xa;              current hour is not 0. This bit is always read as 0.&#xa;              Setting this bit has no effect when current hour is&#xa;              0." />
      <BitField start="18" size="1" name="BKP" description="Backup This bit can be written by the&#xa;              user to memorize whether the daylight saving time&#xa;              change has been performed or not." />
      <BitField start="19" size="1" name="COSEL" description="Calibration output selection When COE=1,&#xa;              this bit selects which signal is output on RTC_CALIB.&#xa;              These frequencies are valid for RTCCLK at 32.768 kHz&#xa;              and prescalers at their default values (PREDIV_A=127&#xa;              and PREDIV_S=255). Refer to Section24.3.15:&#xa;              Calibration clock output" />
      <BitField start="20" size="1" name="POL" description="Output polarity This bit is used to&#xa;              configure the polarity of RTC_ALARM&#xa;              output" />
      <BitField start="21" size="2" name="OSEL" description="Output selection These bits are used to&#xa;              select the flag to be routed to RTC_ALARM&#xa;              output" />
      <BitField start="23" size="1" name="COE" description="Calibration output enable This bit&#xa;              enables the RTC_CALIB output" />
      <BitField start="24" size="1" name="ITSE" description="timestamp on internal event&#xa;              enable" />
    </Register>
    <Register start="+0xC" size="0" name="RTC_ISR" access="Read/Write" description="This register is write protected (except for&#xa;          RTC_ISR[13:8] bits). The write access procedure is&#xa;          described in RTC register write protection on&#xa;          page9." reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ALRAWF" description="Alarm A write flag This bit is set by&#xa;              hardware when Alarm A values can be changed, after&#xa;              the ALRAE bit has been set to 0 in RTC_CR. It is&#xa;              cleared by hardware in initialization&#xa;              mode." />
      <BitField start="1" size="1" name="ALRBWF" description="Alarm B write flag This bit is set by&#xa;              hardware when Alarm B values can be changed, after&#xa;              the ALRBE bit has been set to 0 in RTC_CR. It is&#xa;              cleared by hardware in initialization&#xa;              mode." />
      <BitField start="2" size="1" name="WUTWF" description="Wakeup timer write flag This bit is set&#xa;              by hardware up to 2 RTCCLK cycles after the WUTE bit&#xa;              has been set to 0 in RTC_CR, and is cleared up to 2&#xa;              RTCCLK cycles after the WUTE bit has been set to 1.&#xa;              The wakeup timer values can be changed when WUTE bit&#xa;              is cleared and WUTWF is set." />
      <BitField start="3" size="1" name="SHPF" description="Shift operation pending This flag is set&#xa;              by hardware as soon as a shift operation is initiated&#xa;              by a write to the RTC_SHIFTR register. It is cleared&#xa;              by hardware when the corresponding shift operation&#xa;              has been executed. Writing to the SHPF bit has no&#xa;              effect." />
      <BitField start="4" size="1" name="INITS" description="Initialization status flag This bit is&#xa;              set by hardware when the calendar year field is&#xa;              different from 0 (Backup domain reset&#xa;              state)." />
      <BitField start="5" size="1" name="RSF" description="Registers synchronization flag This bit&#xa;              is set by hardware each time the calendar registers&#xa;              are copied into the shadow registers (RTC_SSRx,&#xa;              RTC_TRx and RTC_DRx). This bit is cleared by hardware&#xa;              in initialization mode, while a shift operation is&#xa;              pending (SHPF=1), or when in bypass shadow register&#xa;              mode (BYPSHAD=1). This bit can also be cleared by&#xa;              software. It is cleared either by software or by&#xa;              hardware in initialization mode." />
      <BitField start="6" size="1" name="INITF" description="Initialization flag When this bit is set&#xa;              to 1, the RTC is in initialization state, and the&#xa;              time, date and prescaler registers can be&#xa;              updated." />
      <BitField start="7" size="1" name="INIT" description="Initialization mode" />
      <BitField start="8" size="1" name="ALRAF" description="Alarm A flag This flag is set by&#xa;              hardware when the time/date registers (RTC_TR and&#xa;              RTC_DR) match the Alarm A register (RTC_ALRMAR). This&#xa;              flag is cleared by software by writing&#xa;              0." />
      <BitField start="9" size="1" name="ALRBF" description="Alarm B flag This flag is set by&#xa;              hardware when the time/date registers (RTC_TR and&#xa;              RTC_DR) match the Alarm B register (RTC_ALRMBR). This&#xa;              flag is cleared by software by writing&#xa;              0." />
      <BitField start="10" size="1" name="WUTF" description="Wakeup timer flag This flag is set by&#xa;              hardware when the wakeup auto-reload counter reaches&#xa;              0. This flag is cleared by software by writing 0.&#xa;              This flag must be cleared by software at least 1.5&#xa;              RTCCLK periods before WUTF is set to 1&#xa;              again." />
      <BitField start="11" size="1" name="TSF" description="Time-stamp flag This flag is set by&#xa;              hardware when a time-stamp event occurs. This flag is&#xa;              cleared by software by writing 0." />
      <BitField start="12" size="1" name="TSOVF" description="Time-stamp overflow flag This flag is&#xa;              set by hardware when a time-stamp event occurs while&#xa;              TSF is already set. This flag is cleared by software&#xa;              by writing 0. It is recommended to check and then&#xa;              clear TSOVF only after clearing the TSF bit.&#xa;              Otherwise, an overflow might not be noticed if a&#xa;              time-stamp event occurs immediately before the TSF&#xa;              bit is cleared." />
      <BitField start="13" size="1" name="TAMP1F" description="RTC_TAMP1 detection flag This flag is&#xa;              set by hardware when a tamper detection event is&#xa;              detected on the RTC_TAMP1 input. It is cleared by&#xa;              software writing 0" />
      <BitField start="14" size="1" name="TAMP2F" description="RTC_TAMP2 detection flag This flag is&#xa;              set by hardware when a tamper detection event is&#xa;              detected on the RTC_TAMP2 input. It is cleared by&#xa;              software writing 0" />
      <BitField start="15" size="1" name="TAMP3F" description="RTC_TAMP3 detection flag This flag is&#xa;              set by hardware when a tamper detection event is&#xa;              detected on the RTC_TAMP3 input. It is cleared by&#xa;              software writing 0" />
      <BitField start="16" size="1" name="RECALPF" description="Recalibration pending Flag The RECALPF&#xa;              status flag is automatically set to 1 when software&#xa;              writes to the RTC_CALR register, indicating that the&#xa;              RTC_CALR register is blocked. When the new&#xa;              calibration settings are taken into account, this bit&#xa;              returns to 0. Refer to Re-calibration&#xa;              on-the-fly." />
      <BitField start="17" size="1" name="ITSF" description="Internal tTime-stamp flag" />
    </Register>
    <Register start="+0x10" size="0" name="RTC_PRER" access="Read/Write" description="This register must be written in&#xa;          initialization mode only. The initialization must be&#xa;          performed in two separate write accesses. Refer to&#xa;          Calendar initialization and configuration on page9.This&#xa;          register is write protected. The write access procedure&#xa;          is described in RTC register write protection on&#xa;          page9." reset_value="0x007F00FF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="PREDIV_S" description="Synchronous prescaler factor This is the&#xa;              synchronous division factor: ck_spre frequency =&#xa;              ck_apre frequency/(PREDIV_S+1)" />
      <BitField start="16" size="7" name="PREDIV_A" description="Asynchronous prescaler factor This is&#xa;              the asynchronous division factor: ck_apre frequency =&#xa;              RTCCLK frequency/(PREDIV_A+1)" />
    </Register>
    <Register start="+0x14" size="0" name="RTC_WUTR" access="Read/Write" description="This register can be written only when WUTWF&#xa;          is set to 1 in RTC_ISR.This register is write protected.&#xa;          The write access procedure is described in RTC register&#xa;          write protection on page9." reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WUT" description="Wakeup auto-reload value bits When the&#xa;              wakeup timer is enabled (WUTE set to 1), the WUTF&#xa;              flag is set every (WUT[15:0] + 1) ck_wut cycles. The&#xa;              ck_wut period is selected through WUCKSEL[2:0] bits&#xa;              of the RTC_CR register When WUCKSEL[2] = 1, the&#xa;              wakeup timer becomes 17-bits and WUCKSEL[1]&#xa;              effectively becomes WUT[16] the most-significant bit&#xa;              to be reloaded into the timer. The first assertion of&#xa;              WUTF occurs (WUT+1) ck_wut cycles after WUTE is set.&#xa;              Setting WUT[15:0] to 0x0000 with WUCKSEL[2:0] =011&#xa;              (RTCCLK/2) is forbidden." />
    </Register>
    <Register start="+0x1C" size="0" name="RTC_ALRMAR" access="Read/Write" description="This register can be written only when&#xa;          ALRAWF is set to 1 in RTC_ISR, or in initialization&#xa;          mode.This register is write protected. The write access&#xa;          procedure is described in RTC register write protection&#xa;          on page9." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD&#xa;              format." />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format." />
      <BitField start="7" size="1" name="MSK1" description="Alarm A seconds mask" />
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD&#xa;              format." />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format." />
      <BitField start="15" size="1" name="MSK2" description="Alarm A minutes mask" />
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format." />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format." />
      <BitField start="22" size="1" name="PM" description="AM/PM notation" />
      <BitField start="23" size="1" name="MSK3" description="Alarm A hours mask" />
      <BitField start="24" size="4" name="DU" description="Date units or day in BCD&#xa;              format." />
      <BitField start="28" size="2" name="DT" description="Date tens in BCD format." />
      <BitField start="30" size="1" name="WDSEL" description="Week day selection" />
      <BitField start="31" size="1" name="MSK4" description="Alarm A date mask" />
    </Register>
    <Register start="+0x20" size="0" name="RTC_ALRMBR" access="Read/Write" description="This register can be written only when&#xa;          ALRBWF is set to 1 in RTC_ISR, or in initialization&#xa;          mode.This register is write protected. The write access&#xa;          procedure is described in RTC register write protection&#xa;          on page9." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD format" />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format" />
      <BitField start="7" size="1" name="MSK1" description="Alarm B seconds mask" />
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD format" />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format" />
      <BitField start="15" size="1" name="MSK2" description="Alarm B minutes mask" />
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format" />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format" />
      <BitField start="22" size="1" name="PM" description="AM/PM notation" />
      <BitField start="23" size="1" name="MSK3" description="Alarm B hours mask" />
      <BitField start="24" size="4" name="DU" description="Date units or day in BCD&#xa;              format" />
      <BitField start="28" size="2" name="DT" description="Date tens in BCD format" />
      <BitField start="30" size="1" name="WDSEL" description="Week day selection" />
      <BitField start="31" size="1" name="MSK4" description="Alarm B date mask" />
    </Register>
    <Register start="+0x24" size="0" name="RTC_WPR" access="WriteOnly" description="RTC write protection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="KEY" description="Write protection key This byte is&#xa;              written by software. Reading this byte always returns&#xa;              0x00. Refer to RTC register write protection for a&#xa;              description of how to unlock RTC register write&#xa;              protection." />
    </Register>
    <Register start="+0x28" size="0" name="RTC_SSR" access="ReadOnly" description="RTC sub second register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SS" description="Sub second value SS[15:0] is the value&#xa;              in the synchronous prescaler counter. The fraction of&#xa;              a second is given by the formula below: Second&#xa;              fraction = (PREDIV_S - SS) / (PREDIV_S + 1) Note: SS&#xa;              can be larger than PREDIV_S only after a shift&#xa;              operation. In that case, the correct time/date is one&#xa;              second less than as indicated by&#xa;              RTC_TR/RTC_DR." />
    </Register>
    <Register start="+0x2C" size="0" name="RTC_SHIFTR" access="WriteOnly" description="This register is write protected. The write&#xa;          access procedure is described in RTC register write&#xa;          protection on page9." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="SUBFS" description="Subtract a fraction of a second These&#xa;              bits are write only and is always read as zero.&#xa;              Writing to this bit has no effect when a shift&#xa;              operation is pending (when SHPF=1, in RTC_ISR). The&#xa;              value which is written to SUBFS is added to the&#xa;              synchronous prescaler counter. Since this counter&#xa;              counts down, this operation effectively subtracts&#xa;              from (delays) the clock by: Delay (seconds) = SUBFS /&#xa;              (PREDIV_S + 1) A fraction of a second can effectively&#xa;              be added to the clock (advancing the clock) when the&#xa;              ADD1S function is used in conjunction with SUBFS,&#xa;              effectively advancing the clock by: Advance (seconds)&#xa;              = (1 - (SUBFS / (PREDIV_S + 1))). Note: Writing to&#xa;              SUBFS causes RSF to be cleared. Software can then&#xa;              wait until RSF=1 to be sure that the shadow registers&#xa;              have been updated with the shifted&#xa;              time." />
      <BitField start="31" size="1" name="ADD1S" description="Add one second This bit is write only&#xa;              and is always read as zero. Writing to this bit has&#xa;              no effect when a shift operation is pending (when&#xa;              SHPF=1, in RTC_ISR). This function is intended to be&#xa;              used with SUBFS (see description below) in order to&#xa;              effectively add a fraction of a second to the clock&#xa;              in an atomic operation." />
    </Register>
    <Register start="+0x30" size="0" name="RTC_TSTR" access="ReadOnly" description="The content of this register is valid only&#xa;          when TSF is set to 1 in RTC_ISR. It is cleared when TSF&#xa;          bit is reset." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SU" description="Second units in BCD&#xa;              format." />
      <BitField start="4" size="3" name="ST" description="Second tens in BCD format." />
      <BitField start="8" size="4" name="MNU" description="Minute units in BCD&#xa;              format." />
      <BitField start="12" size="3" name="MNT" description="Minute tens in BCD format." />
      <BitField start="16" size="4" name="HU" description="Hour units in BCD format." />
      <BitField start="20" size="2" name="HT" description="Hour tens in BCD format." />
      <BitField start="22" size="1" name="PM" description="AM/PM notation" />
    </Register>
    <Register start="+0x34" size="0" name="RTC_TSDR" access="ReadOnly" description="The content of this register is valid only&#xa;          when TSF is set to 1 in RTC_ISR. It is cleared when TSF&#xa;          bit is reset." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DU" description="Date units in BCD format" />
      <BitField start="4" size="2" name="DT" description="Date tens in BCD format" />
      <BitField start="8" size="4" name="MU" description="Month units in BCD format" />
      <BitField start="12" size="1" name="MT" description="Month tens in BCD format" />
      <BitField start="13" size="3" name="WDU" description="Week day units" />
    </Register>
    <Register start="+0x38" size="0" name="RTC_TSSSR" access="ReadOnly" description="The content of this register is valid only&#xa;          when RTC_ISR/TSF is set. It is cleared when the&#xa;          RTC_ISR/TSF bit is reset." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SS" description="Sub second value SS[15:0] is the value&#xa;              of the synchronous prescaler counter when the&#xa;              timestamp event occurred." />
    </Register>
    <Register start="+0x3C" size="0" name="RTC_CALR" access="Read/Write" description="This register is write protected. The write&#xa;          access procedure is described in RTC register write&#xa;          protection on page9." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CALM" description="Calibration minus The frequency of the&#xa;              calendar is reduced by masking CALM out of 220 RTCCLK&#xa;              pulses (32 seconds if the input frequency is 32768&#xa;              Hz). This decreases the frequency of the calendar&#xa;              with a resolution of 0.9537 ppm. To increase the&#xa;              frequency of the calendar, this feature should be&#xa;              used in conjunction with CALP. See Section24.3.12:&#xa;              RTC smooth digital calibration on&#xa;              page13." />
      <BitField start="13" size="1" name="CALW16" description="Use a 16-second calibration cycle period&#xa;              When CALW16 is set to 1, the 16-second calibration&#xa;              cycle period is selected.This bit must not be set to&#xa;              1 if CALW8=1. Note: CALM[0] is stuck at 0 when&#xa;              CALW16= 1. Refer to Section24.3.12: RTC smooth&#xa;              digital calibration." />
      <BitField start="14" size="1" name="CALW8" description="Use an 8-second calibration cycle period&#xa;              When CALW8 is set to 1, the 8-second calibration&#xa;              cycle period is selected. Note: CALM[1:0] are stuck&#xa;              at 00; when CALW8= 1. Refer to Section24.3.12: RTC&#xa;              smooth digital calibration." />
      <BitField start="15" size="1" name="CALP" description="Increase frequency of RTC by 488.5 ppm&#xa;              This feature is intended to be used in conjunction&#xa;              with CALM, which lowers the frequency of the calendar&#xa;              with a fine resolution. if the input frequency is&#xa;              32768 Hz, the number of RTCCLK pulses added during a&#xa;              32-second window is calculated as follows: (512 *&#xa;              CALP) - CALM. Refer to Section24.3.12: RTC smooth&#xa;              digital calibration." />
    </Register>
    <Register start="+0x40" size="0" name="RTC_TAMPCR" access="Read/Write" description="RTC tamper and alternate function&#xa;          configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TAMP1E" description="RTC_TAMP1 input detection&#xa;              enable" />
      <BitField start="1" size="1" name="TAMP1TRG" description="Active level for RTC_TAMP1 input If&#xa;              TAMPFLT != 00 if TAMPFLT = 00:" />
      <BitField start="2" size="1" name="TAMPIE" description="Tamper interrupt enable" />
      <BitField start="3" size="1" name="TAMP2E" description="RTC_TAMP2 input detection&#xa;              enable" />
      <BitField start="4" size="1" name="TAMP2TRG" description="Active level for RTC_TAMP2 input if&#xa;              TAMPFLT != 00: if TAMPFLT = 00:" />
      <BitField start="5" size="1" name="TAMP3E" description="RTC_TAMP3 detection enable" />
      <BitField start="6" size="1" name="TAMP3TRG" description="Active level for RTC_TAMP3 input if&#xa;              TAMPFLT != 00: if TAMPFLT = 00:" />
      <BitField start="7" size="1" name="TAMPTS" description="Activate timestamp on tamper detection&#xa;              event TAMPTS is valid even if TSE=0 in the RTC_CR&#xa;              register." />
      <BitField start="8" size="3" name="TAMPFREQ" description="Tamper sampling frequency Determines the&#xa;              frequency at which each of the RTC_TAMPx inputs are&#xa;              sampled." />
      <BitField start="11" size="2" name="TAMPFLT" description="RTC_TAMPx filter count These bits&#xa;              determines the number of consecutive samples at the&#xa;              specified level (TAMP*TRG) needed to activate a&#xa;              Tamper event. TAMPFLT is valid for each of the&#xa;              RTC_TAMPx inputs." />
      <BitField start="13" size="2" name="TAMPPRCH" description="RTC_TAMPx precharge duration These bit&#xa;              determines the duration of time during which the&#xa;              pull-up/is activated before each sample. TAMPPRCH is&#xa;              valid for each of the RTC_TAMPx inputs." />
      <BitField start="15" size="1" name="TAMPPUDIS" description="RTC_TAMPx pull-up disable This bit&#xa;              determines if each of the RTC_TAMPx pins are&#xa;              pre-charged before each sample." />
      <BitField start="16" size="1" name="TAMP1IE" description="Tamper 1 interrupt enable" />
      <BitField start="17" size="1" name="TAMP1NOERASE" description="Tamper 1 no erase" />
      <BitField start="18" size="1" name="TAMP1MF" description="Tamper 1 mask flag" />
      <BitField start="19" size="1" name="TAMP2IE" description="Tamper 2 interrupt enable" />
      <BitField start="20" size="1" name="TAMP2NOERASE" description="Tamper 2 no erase" />
      <BitField start="21" size="1" name="TAMP2MF" description="Tamper 2 mask flag" />
      <BitField start="22" size="1" name="TAMP3IE" description="Tamper 3 interrupt enable" />
      <BitField start="23" size="1" name="TAMP3NOERASE" description="Tamper 3 no erase" />
      <BitField start="24" size="1" name="TAMP3MF" description="Tamper 3 mask flag" />
    </Register>
    <Register start="+0x44" size="0" name="RTC_ALRMASSR" access="Read/Write" description="This register can be written only when ALRAE&#xa;          is reset in RTC_CR register, or in initialization&#xa;          mode.This register is write protected. The write access&#xa;          procedure is described in RTC register write protection&#xa;          on page9" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="SS" description="Sub seconds value This value is compared&#xa;              with the contents of the synchronous prescaler&#xa;              counter to determine if Alarm A is to be activated.&#xa;              Only bits 0 up MASKSS-1 are compared." />
      <BitField start="24" size="4" name="MASKSS" description="Mask the most-significant bits starting&#xa;              at this bit ... The overflow bits of the synchronous&#xa;              counter (bits 15) is never compared. This bit can be&#xa;              different from 0 only after a shift&#xa;              operation." />
    </Register>
    <Register start="+0x48" size="0" name="RTC_ALRMBSSR" access="Read/Write" description="This register can be written only when ALRBE&#xa;          is reset in RTC_CR register, or in initialization&#xa;          mode.This register is write protected.The write access&#xa;          procedure is described in Section: RTC register write&#xa;          protection." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="SS" description="Sub seconds value This value is compared&#xa;              with the contents of the synchronous prescaler&#xa;              counter to determine if Alarm B is to be activated.&#xa;              Only bits 0 up to MASKSS-1 are&#xa;              compared." />
      <BitField start="24" size="4" name="MASKSS" description="Mask the most-significant bits starting&#xa;              at this bit ... The overflow bits of the synchronous&#xa;              counter (bits 15) is never compared. This bit can be&#xa;              different from 0 only after a shift&#xa;              operation." />
    </Register>
    <Register start="+0x50" size="0" name="RTC_BKP0R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0x54" size="0" name="RTC_BKP1R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0x58" size="0" name="RTC_BKP2R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0x5C" size="0" name="RTC_BKP3R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0x60" size="0" name="RTC_BKP4R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0x64" size="0" name="RTC_BKP5R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0x68" size="0" name="RTC_BKP6R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0x6C" size="0" name="RTC_BKP7R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0x70" size="0" name="RTC_BKP8R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0x74" size="0" name="RTC_BKP9R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0x78" size="0" name="RTC_BKP10R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0x7C" size="0" name="RTC_BKP11R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0x80" size="0" name="RTC_BKP12R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0x84" size="0" name="RTC_BKP13R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0x88" size="0" name="RTC_BKP14R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0x8C" size="0" name="RTC_BKP15R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0x4C" size="0" name="RTC_OR" access="Read/Write" description="RTC option register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RTC_ALARM_TYPE" description="RTC_ALARM output type on&#xa;              PC13" />
      <BitField start="1" size="1" name="RTC_OUT_RMP" description="RTC_OUT remap" />
    </Register>
    <Register start="+0x90" size="0" name="RTC_BKP16R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0x94" size="0" name="RTC_BKP17R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0x98" size="0" name="RTC_BKP18R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0x9C" size="0" name="RTC_BKP19R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0xA0" size="0" name="RTC_BKP20R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0xA4" size="0" name="RTC_BKP21R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0xA8" size="0" name="RTC_BKP22R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0xAC" size="0" name="RTC_BKP23R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0xB0" size="0" name="RTC_BKP24R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0xB4" size="0" name="RTC_BKP25R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0xB8" size="0" name="RTC_BKP26R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0xBC" size="0" name="RTC_BKP27R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0xC0" size="0" name="RTC_BKP28R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0xC4" size="0" name="RTC_BKP29R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0xC8" size="0" name="RTC_BKP30R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
    <Register start="+0xCC" size="0" name="RTC_BKP31R" access="Read/Write" description="RTC backup registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BKP" description="The application can write or read data&#xa;              to and from these registers. They are powered-on by&#xa;              VBAT when VDD is switched off, so that they are not&#xa;              reset by System reset, and their contents remain&#xa;              valid when the device operates in low-power mode.&#xa;              This register is reset on a tamper detection event,&#xa;              as long as TAMPxF=1. or when the Flash readout&#xa;              protection is disabled." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SAI4" start="0x58005400" description="SAI">
    <Register start="+0x0" size="0" name="SAI_GCR" access="Read/Write" description="Global configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="2" name="SYNCOUT" description="Synchronization outputs These bits are&#xa;              set and cleared by software." />
      <BitField start="0" size="2" name="SYNCIN" description="Synchronization inputs" />
    </Register>
    <Register start="+0x4" size="0" name="SAI_ACR1" access="Read/Write" description="Configuration register 1" reset_value="0x00000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE" description="SAIx audio block mode&#xa;              immediately" />
      <BitField start="2" size="2" name="PRTCFG" description="Protocol configuration. These bits are&#xa;              set and cleared by software. These bits have to be&#xa;              configured when the audio block is&#xa;              disabled." />
      <BitField start="5" size="3" name="DS" description="Data size. These bits are set and&#xa;              cleared by software. These bits are ignored when the&#xa;              SPDIF protocols are selected (bit PRTCFG[1:0]),&#xa;              because the frame and the data size are fixed in such&#xa;              case. When the companding mode is selected through&#xa;              COMP[1:0] bits, DS[1:0] are ignored since the data&#xa;              size is fixed to 8 bits by the algorithm. These bits&#xa;              must be configured when the audio block is&#xa;              disabled." />
      <BitField start="8" size="1" name="LSBFIRST" description="Least significant bit first. This bit is&#xa;              set and cleared by software. It must be configured&#xa;              when the audio block is disabled. This bit has no&#xa;              meaning in AC97 audio protocol since AC97 data are&#xa;              always transferred with the MSB first. This bit has&#xa;              no meaning in SPDIF audio protocol since in SPDIF&#xa;              data are always transferred with LSB&#xa;              first." />
      <BitField start="9" size="1" name="CKSTR" description="Clock strobing edge. This bit is set and&#xa;              cleared by software. It must be configured when the&#xa;              audio block is disabled. This bit has no meaning in&#xa;              SPDIF audio protocol." />
      <BitField start="10" size="2" name="SYNCEN" description="Synchronization enable. These bits are&#xa;              set and cleared by software. They must be configured&#xa;              when the audio sub-block is disabled. Note: The audio&#xa;              sub-block should be configured as asynchronous when&#xa;              SPDIF mode is enabled." />
      <BitField start="12" size="1" name="MONO" description="Mono mode. This bit is set and cleared&#xa;              by software. It is meaningful only when the number of&#xa;              slots is equal to 2. When the mono mode is selected,&#xa;              slot 0 data are duplicated on slot 1 when the audio&#xa;              block operates as a transmitter. In reception mode,&#xa;              the slot1 is discarded and only the data received&#xa;              from slot 0 are stored. Refer to Section: Mono/stereo&#xa;              mode for more details." />
      <BitField start="13" size="1" name="OUTDRIV" description="Output drive. This bit is set and&#xa;              cleared by software. Note: This bit has to be set&#xa;              before enabling the audio block and after the audio&#xa;              block configuration." />
      <BitField start="16" size="1" name="SAIXEN" description="Audio block enable where x is A or B.&#xa;              This bit is set by software. To switch off the audio&#xa;              block, the application software must program this bit&#xa;              to 0 and poll the bit till it reads back 0, meaning&#xa;              that the block is completely disabled. Before setting&#xa;              this bit to 1, check that it is set to 0, otherwise&#xa;              the enable command will not be taken into account.&#xa;              This bit allows to control the state of SAIx audio&#xa;              block. If it is disabled when an audio frame transfer&#xa;              is ongoing, the ongoing transfer completes and the&#xa;              cell is fully disabled at the end of this audio frame&#xa;              transfer. Note: When SAIx block is configured in&#xa;              master mode, the clock must be present on the input&#xa;              of SAIx before setting SAIXEN bit." />
      <BitField start="17" size="1" name="DMAEN" description="DMA enable. This bit is set and cleared&#xa;              by software. Note: Since the audio block defaults to&#xa;              operate as a transmitter after reset, the MODE[1:0]&#xa;              bits must be configured before setting DMAEN to avoid&#xa;              a DMA request in receiver mode." />
      <BitField start="19" size="1" name="NOMCK" description="No divider" />
      <BitField start="20" size="4" name="MCKDIV" description="Master clock divider. These bits are set&#xa;              and cleared by software. These bits are meaningless&#xa;              when the audio block operates in slave mode. They&#xa;              have to be configured when the audio block is&#xa;              disabled. Others: the master clock frequency is&#xa;              calculated accordingly to the following&#xa;              formula:" />
      <BitField start="26" size="1" name="OSR" description="Oversampling ratio for master&#xa;              clock" />
    </Register>
    <Register start="+0x8" size="0" name="SAI_ACR2" access="Read/Write" description="Configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FTH" description="FIFO threshold. This bit is set and&#xa;              cleared by software." />
      <BitField start="3" size="1" name="FFLUSH" description="FIFO flush. This bit is set by software.&#xa;              It is always read as 0. This bit should be configured&#xa;              when the SAI is disabled." />
      <BitField start="4" size="1" name="TRIS" description="Tristate management on data line. This&#xa;              bit is set and cleared by software. It is meaningful&#xa;              only if the audio block is configured as a&#xa;              transmitter. This bit is not used when the audio&#xa;              block is configured in SPDIF mode. It should be&#xa;              configured when SAI is disabled. Refer to Section:&#xa;              Output data line management on an inactive slot for&#xa;              more details." />
      <BitField start="5" size="1" name="MUTE" description="Mute. This bit is set and cleared by&#xa;              software. It is meaningful only when the audio block&#xa;              operates as a transmitter. The MUTE value is linked&#xa;              to value of MUTEVAL if the number of slots is lower&#xa;              or equal to 2, or equal to 0 if it is greater than 2.&#xa;              Refer to Section: Mute mode for more details. Note:&#xa;              This bit is meaningless and should not be used for&#xa;              SPDIF audio blocks." />
      <BitField start="6" size="1" name="MUTEVAL" description="Mute value. This bit is set and cleared&#xa;              by software.It must be written before enabling the&#xa;              audio block: SAIXEN. This bit is meaningful only when&#xa;              the audio block operates as a transmitter, the number&#xa;              of slots is lower or equal to 2 and the MUTE bit is&#xa;              set. If more slots are declared, the bit value sent&#xa;              during the transmission in mute mode is equal to 0,&#xa;              whatever the value of MUTEVAL. if the number of slot&#xa;              is lower or equal to 2 and MUTEVAL = 1, the MUTE&#xa;              value transmitted for each slot is the one sent&#xa;              during the previous frame. Refer to Section: Mute&#xa;              mode for more details. Note: This bit is meaningless&#xa;              and should not be used for SPDIF audio&#xa;              blocks." />
      <BitField start="7" size="6" name="MUTECNT" description="Mute counter. These bits are set and&#xa;              cleared by software. They are used only in reception&#xa;              mode. The value set in these bits is compared to the&#xa;              number of consecutive mute frames detected in&#xa;              reception. When the number of mute frames is equal to&#xa;              this value, the flag MUTEDET will be set and an&#xa;              interrupt will be generated if bit MUTEDETIE is set.&#xa;              Refer to Section: Mute mode for more&#xa;              details." />
      <BitField start="13" size="1" name="CPL" description="Complement bit. This bit is set and&#xa;              cleared by software. It defines the type of&#xa;              complement to be used for companding mode Note: This&#xa;              bit has effect only when the companding mode is -Law&#xa;              algorithm or A-Law algorithm." />
      <BitField start="14" size="2" name="COMP" description="Companding mode. These bits are set and&#xa;              cleared by software. The -Law and the A-Law log are a&#xa;              part of the CCITT G.711 recommendation, the type of&#xa;              complement that will be used depends on CPL bit. The&#xa;              data expansion or data compression are determined by&#xa;              the state of bit MODE[0]. The data compression is&#xa;              applied if the audio block is configured as a&#xa;              transmitter. The data expansion is automatically&#xa;              applied when the audio block is configured as a&#xa;              receiver. Refer to Section: Companding mode for more&#xa;              details. Note: Companding mode is applicable only&#xa;              when TDM is selected." />
    </Register>
    <Register start="+0xC" size="0" name="SAI_AFRCR" access="Read/Write" description="This register has no meaning in AC97 and&#xa;          SPDIF audio protocol" reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FRL" description="Frame length. These bits are set and&#xa;              cleared by software. They define the audio frame&#xa;              length expressed in number of SCK clock cycles: the&#xa;              number of bits in the frame is equal to FRL[7:0] + 1.&#xa;              The minimum number of bits to transfer in an audio&#xa;              frame must be equal to 8, otherwise the audio block&#xa;              will behaves in an unexpected way. This is the case&#xa;              when the data size is 8 bits and only one slot 0 is&#xa;              defined in NBSLOT[4:0] of SAI_xSLOTR register&#xa;              (NBSLOT[3:0] = 0000). In master mode, if the master&#xa;              clock (available on MCLK_x pin) is used, the frame&#xa;              length should be aligned with a number equal to a&#xa;              power of 2, ranging from 8 to 256. When the master&#xa;              clock is not used (NODIV = 1), it is recommended to&#xa;              program the frame length to an value ranging from 8&#xa;              to 256. These bits are meaningless and are not used&#xa;              in AC97 or SPDIF audio block&#xa;              configuration." />
      <BitField start="8" size="7" name="FSALL" description="Frame synchronization active level&#xa;              length. These bits are set and cleared by software.&#xa;              They specify the length in number of bit clock (SCK)&#xa;              + 1 (FSALL[6:0] + 1) of the active level of the FS&#xa;              signal in the audio frame These bits are meaningless&#xa;              and are not used in AC97 or SPDIF audio block&#xa;              configuration. They must be configured when the audio&#xa;              block is disabled." />
      <BitField start="16" size="1" name="FSDEF" description="Frame synchronization definition. This&#xa;              bit is set and cleared by software. When the bit is&#xa;              set, the number of slots defined in the SAI_xSLOTR&#xa;              register has to be even. It means that half of this&#xa;              number of slots will be dedicated to the left channel&#xa;              and the other slots for the right channel (e.g: this&#xa;              bit has to be set for I2S or MSB/LSB-justified&#xa;              protocols...). This bit is meaningless and is not&#xa;              used in AC97 or SPDIF audio block configuration. It&#xa;              must be configured when the audio block is&#xa;              disabled." />
      <BitField start="17" size="1" name="FSPOL" description="Frame synchronization polarity. This bit&#xa;              is set and cleared by software. It is used to&#xa;              configure the level of the start of frame on the FS&#xa;              signal. It is meaningless and is not used in AC97 or&#xa;              SPDIF audio block configuration. This bit must be&#xa;              configured when the audio block is&#xa;              disabled." />
      <BitField start="18" size="1" name="FSOFF" description="Frame synchronization offset. This bit&#xa;              is set and cleared by software. It is meaningless and&#xa;              is not used in AC97 or SPDIF audio block&#xa;              configuration. This bit must be configured when the&#xa;              audio block is disabled." />
    </Register>
    <Register start="+0x10" size="0" name="SAI_ASLOTR" access="Read/Write" description="This register has no meaning in AC97 and&#xa;          SPDIF audio protocol" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FBOFF" description="First bit offset These bits are set and&#xa;              cleared by software. The value set in this bitfield&#xa;              defines the position of the first data transfer bit&#xa;              in the slot. It represents an offset value. In&#xa;              transmission mode, the bits outside the data field&#xa;              are forced to 0. In reception mode, the extra&#xa;              received bits are discarded. These bits must be set&#xa;              when the audio block is disabled. They are ignored in&#xa;              AC97 or SPDIF mode." />
      <BitField start="6" size="2" name="SLOTSZ" description="Slot size This bits is set and cleared&#xa;              by software. The slot size must be higher or equal to&#xa;              the data size. If this condition is not respected,&#xa;              the behavior of the SAI will be undetermined. Refer&#xa;              to Section: Output data line management on an&#xa;              inactive slot for information on how to drive SD&#xa;              line. These bits must be set when the audio block is&#xa;              disabled. They are ignored in AC97 or SPDIF&#xa;              mode." />
      <BitField start="8" size="4" name="NBSLOT" description="Number of slots in an audio frame. These&#xa;              bits are set and cleared by software. The value set&#xa;              in this bitfield represents the number of slots + 1&#xa;              in the audio frame (including the number of inactive&#xa;              slots). The maximum number of slots is 16. The number&#xa;              of slots should be even if FSDEF bit in the SAI_xFRCR&#xa;              register is set. The number of slots must be&#xa;              configured when the audio block is disabled. They are&#xa;              ignored in AC97 or SPDIF mode." />
      <BitField start="16" size="16" name="SLOTEN" description="Slot enable. These bits are set and&#xa;              cleared by software. Each SLOTEN bit corresponds to a&#xa;              slot position from 0 to 15 (maximum 16 slots). The&#xa;              slot must be enabled when the audio block is&#xa;              disabled. They are ignored in AC97 or SPDIF&#xa;              mode." />
    </Register>
    <Register start="+0x14" size="0" name="SAI_AIM" access="Read/Write" description="Interrupt mask register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDRIE" description="Overrun/underrun interrupt enable. This&#xa;              bit is set and cleared by software. When this bit is&#xa;              set, an interrupt is generated if the OVRUDR bit in&#xa;              the SAI_xSR register is set." />
      <BitField start="1" size="1" name="MUTEDETIE" description="Mute detection interrupt enable. This&#xa;              bit is set and cleared by software. When this bit is&#xa;              set, an interrupt is generated if the MUTEDET bit in&#xa;              the SAI_xSR register is set. This bit has a meaning&#xa;              only if the audio block is configured in receiver&#xa;              mode." />
      <BitField start="2" size="1" name="WCKCFGIE" description="Wrong clock configuration interrupt&#xa;              enable. This bit is set and cleared by software. This&#xa;              bit is taken into account only if the audio block is&#xa;              configured as a master (MODE[1] = 0) and NODIV = 0.&#xa;              It generates an interrupt if the WCKCFG flag in the&#xa;              SAI_xSR register is set. Note: This bit is used only&#xa;              in TDM mode and is meaningless in other&#xa;              modes." />
      <BitField start="3" size="1" name="FREQIE" description="FIFO request interrupt enable. This bit&#xa;              is set and cleared by software. When this bit is set,&#xa;              an interrupt is generated if the FREQ bit in the&#xa;              SAI_xSR register is set. Since the audio block&#xa;              defaults to operate as a transmitter after reset, the&#xa;              MODE bit must be configured before setting FREQIE to&#xa;              avoid a parasitic interruption in receiver&#xa;              mode," />
      <BitField start="4" size="1" name="CNRDYIE" description="Codec not ready interrupt enable (AC97).&#xa;              This bit is set and cleared by software. When the&#xa;              interrupt is enabled, the audio block detects in the&#xa;              slot 0 (tag0) of the AC97 frame if the Codec&#xa;              connected to this line is ready or not. If it is not&#xa;              ready, the CNRDY flag in the SAI_xSR register is set&#xa;              and an interruption i generated. This bit has a&#xa;              meaning only if the AC97 mode is selected through&#xa;              PRTCFG[1:0] bits and the audio block is operates as a&#xa;              receiver." />
      <BitField start="5" size="1" name="AFSDETIE" description="Anticipated frame synchronization&#xa;              detection interrupt enable. This bit is set and&#xa;              cleared by software. When this bit is set, an&#xa;              interrupt will be generated if the AFSDET bit in the&#xa;              SAI_xSR register is set. This bit is meaningless in&#xa;              AC97, SPDIF mode or when the audio block operates as&#xa;              a master." />
      <BitField start="6" size="1" name="LFSDETIE" description="Late frame synchronization detection&#xa;              interrupt enable. This bit is set and cleared by&#xa;              software. When this bit is set, an interrupt will be&#xa;              generated if the LFSDET bit is set in the SAI_xSR&#xa;              register. This bit is meaningless in AC97, SPDIF mode&#xa;              or when the audio block operates as a&#xa;              master." />
    </Register>
    <Register start="+0x18" size="0" name="SAI_ASR" access="ReadOnly" description="Status register" reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDR" description="Overrun / underrun. This bit is read&#xa;              only. The overrun and underrun conditions can occur&#xa;              only when the audio block is configured as a receiver&#xa;              and a transmitter, respectively. It can generate an&#xa;              interrupt if OVRUDRIE bit is set in SAI_xIM register.&#xa;              This flag is cleared when the software sets COVRUDR&#xa;              bit in SAI_xCLRFR register." />
      <BitField start="1" size="1" name="MUTEDET" description="Mute detection. This bit is read only.&#xa;              This flag is set if consecutive 0 values are received&#xa;              in each slot of a given audio frame and for a&#xa;              consecutive number of audio frames (set in the&#xa;              MUTECNT bit in the SAI_xCR2 register). It can&#xa;              generate an interrupt if MUTEDETIE bit is set in&#xa;              SAI_xIM register. This flag is cleared when the&#xa;              software sets bit CMUTEDET in the SAI_xCLRFR&#xa;              register." />
      <BitField start="2" size="1" name="WCKCFG" description="Wrong clock configuration flag. This bit&#xa;              is read only. This bit is used only when the audio&#xa;              block operates in master mode (MODE[1] = 0) and NODIV&#xa;              = 0. It can generate an interrupt if WCKCFGIE bit is&#xa;              set in SAI_xIM register. This flag is cleared when&#xa;              the software sets CWCKCFG bit in SAI_xCLRFR&#xa;              register." />
      <BitField start="3" size="1" name="FREQ" description="FIFO request. This bit is read only. The&#xa;              request depends on the audio block configuration: If&#xa;              the block is configured in transmission mode, the&#xa;              FIFO request is related to a write request operation&#xa;              in the SAI_xDR. If the block configured in reception,&#xa;              the FIFO request related to a read request operation&#xa;              from the SAI_xDR. This flag can generate an interrupt&#xa;              if FREQIE bit is set in SAI_xIM&#xa;              register." />
      <BitField start="4" size="1" name="CNRDY" description="Codec not ready. This bit is read only.&#xa;              This bit is used only when the AC97 audio protocol is&#xa;              selected in the SAI_xCR1 register and configured in&#xa;              receiver mode. It can generate an interrupt if&#xa;              CNRDYIE bit is set in SAI_xIM register. This flag is&#xa;              cleared when the software sets CCNRDY bit in&#xa;              SAI_xCLRFR register." />
      <BitField start="5" size="1" name="AFSDET" description="Anticipated frame synchronization&#xa;              detection. This bit is read only. This flag can be&#xa;              set only if the audio block is configured in slave&#xa;              mode. It is not used in AC97or SPDIF mode. It can&#xa;              generate an interrupt if AFSDETIE bit is set in&#xa;              SAI_xIM register. This flag is cleared when the&#xa;              software sets CAFSDET bit in SAI_xCLRFR&#xa;              register." />
      <BitField start="6" size="1" name="LFSDET" description="Late frame synchronization detection.&#xa;              This bit is read only. This flag can be set only if&#xa;              the audio block is configured in slave mode. It is&#xa;              not used in AC97 or SPDIF mode. It can generate an&#xa;              interrupt if LFSDETIE bit is set in the SAI_xIM&#xa;              register. This flag is cleared when the software sets&#xa;              bit CLFSDET in SAI_xCLRFR register" />
      <BitField start="16" size="3" name="FLVL" description="FIFO level threshold. This bit is read&#xa;              only. The FIFO level threshold flag is managed only&#xa;              by hardware and its setting depends on SAI block&#xa;              configuration (transmitter or receiver mode). If the&#xa;              SAI block is configured as transmitter: If SAI block&#xa;              is configured as receiver:" />
    </Register>
    <Register start="+0x1C" size="0" name="SAI_ACLRFR" access="WriteOnly" description="Clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COVRUDR" description="Clear overrun / underrun. This bit is&#xa;              write only. Programming this bit to 1 clears the&#xa;              OVRUDR flag in the SAI_xSR register. Reading this bit&#xa;              always returns the value 0." />
      <BitField start="1" size="1" name="CMUTEDET" description="Mute detection flag. This bit is write&#xa;              only. Programming this bit to 1 clears the MUTEDET&#xa;              flag in the SAI_xSR register. Reading this bit always&#xa;              returns the value 0." />
      <BitField start="2" size="1" name="CWCKCFG" description="Clear wrong clock configuration flag.&#xa;              This bit is write only. Programming this bit to 1&#xa;              clears the WCKCFG flag in the SAI_xSR register. This&#xa;              bit is used only when the audio block is set as&#xa;              master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1&#xa;              register. Reading this bit always returns the value&#xa;              0." />
      <BitField start="4" size="1" name="CCNRDY" description="Clear Codec not ready flag. This bit is&#xa;              write only. Programming this bit to 1 clears the&#xa;              CNRDY flag in the SAI_xSR register. This bit is used&#xa;              only when the AC97 audio protocol is selected in the&#xa;              SAI_xCR1 register. Reading this bit always returns&#xa;              the value 0." />
      <BitField start="5" size="1" name="CAFSDET" description="Clear anticipated frame synchronization&#xa;              detection flag. This bit is write only. Programming&#xa;              this bit to 1 clears the AFSDET flag in the SAI_xSR&#xa;              register. It is not used in AC97or SPDIF mode.&#xa;              Reading this bit always returns the value&#xa;              0." />
      <BitField start="6" size="1" name="CLFSDET" description="Clear late frame synchronization&#xa;              detection flag. This bit is write only. Programming&#xa;              this bit to 1 clears the LFSDET flag in the SAI_xSR&#xa;              register. This bit is not used in AC97or SPDIF mode&#xa;              Reading this bit always returns the value&#xa;              0." />
    </Register>
    <Register start="+0x20" size="0" name="SAI_ADR" access="Read/Write" description="Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data A write to this register loads the&#xa;              FIFO provided the FIFO is not full. A read from this&#xa;              register empties the FIFO if the FIFO is not&#xa;              empty." />
    </Register>
    <Register start="+0x24" size="0" name="SAI_BCR1" access="Read/Write" description="Configuration register 1" reset_value="0x00000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE" description="SAIx audio block mode&#xa;              immediately" />
      <BitField start="2" size="2" name="PRTCFG" description="Protocol configuration. These bits are&#xa;              set and cleared by software. These bits have to be&#xa;              configured when the audio block is&#xa;              disabled." />
      <BitField start="5" size="3" name="DS" description="Data size. These bits are set and&#xa;              cleared by software. These bits are ignored when the&#xa;              SPDIF protocols are selected (bit PRTCFG[1:0]),&#xa;              because the frame and the data size are fixed in such&#xa;              case. When the companding mode is selected through&#xa;              COMP[1:0] bits, DS[1:0] are ignored since the data&#xa;              size is fixed to 8 bits by the algorithm. These bits&#xa;              must be configured when the audio block is&#xa;              disabled." />
      <BitField start="8" size="1" name="LSBFIRST" description="Least significant bit first. This bit is&#xa;              set and cleared by software. It must be configured&#xa;              when the audio block is disabled. This bit has no&#xa;              meaning in AC97 audio protocol since AC97 data are&#xa;              always transferred with the MSB first. This bit has&#xa;              no meaning in SPDIF audio protocol since in SPDIF&#xa;              data are always transferred with LSB&#xa;              first." />
      <BitField start="9" size="1" name="CKSTR" description="Clock strobing edge. This bit is set and&#xa;              cleared by software. It must be configured when the&#xa;              audio block is disabled. This bit has no meaning in&#xa;              SPDIF audio protocol." />
      <BitField start="10" size="2" name="SYNCEN" description="Synchronization enable. These bits are&#xa;              set and cleared by software. They must be configured&#xa;              when the audio sub-block is disabled. Note: The audio&#xa;              sub-block should be configured as asynchronous when&#xa;              SPDIF mode is enabled." />
      <BitField start="12" size="1" name="MONO" description="Mono mode. This bit is set and cleared&#xa;              by software. It is meaningful only when the number of&#xa;              slots is equal to 2. When the mono mode is selected,&#xa;              slot 0 data are duplicated on slot 1 when the audio&#xa;              block operates as a transmitter. In reception mode,&#xa;              the slot1 is discarded and only the data received&#xa;              from slot 0 are stored. Refer to Section: Mono/stereo&#xa;              mode for more details." />
      <BitField start="13" size="1" name="OUTDRIV" description="Output drive. This bit is set and&#xa;              cleared by software. Note: This bit has to be set&#xa;              before enabling the audio block and after the audio&#xa;              block configuration." />
      <BitField start="16" size="1" name="SAIXEN" description="Audio block enable where x is A or B.&#xa;              This bit is set by software. To switch off the audio&#xa;              block, the application software must program this bit&#xa;              to 0 and poll the bit till it reads back 0, meaning&#xa;              that the block is completely disabled. Before setting&#xa;              this bit to 1, check that it is set to 0, otherwise&#xa;              the enable command will not be taken into account.&#xa;              This bit allows to control the state of SAIx audio&#xa;              block. If it is disabled when an audio frame transfer&#xa;              is ongoing, the ongoing transfer completes and the&#xa;              cell is fully disabled at the end of this audio frame&#xa;              transfer. Note: When SAIx block is configured in&#xa;              master mode, the clock must be present on the input&#xa;              of SAIx before setting SAIXEN bit." />
      <BitField start="17" size="1" name="DMAEN" description="DMA enable. This bit is set and cleared&#xa;              by software. Note: Since the audio block defaults to&#xa;              operate as a transmitter after reset, the MODE[1:0]&#xa;              bits must be configured before setting DMAEN to avoid&#xa;              a DMA request in receiver mode." />
      <BitField start="19" size="1" name="NOMCK" description="No divider" />
      <BitField start="20" size="4" name="MCKDIV" description="Master clock divider. These bits are set&#xa;              and cleared by software. These bits are meaningless&#xa;              when the audio block operates in slave mode. They&#xa;              have to be configured when the audio block is&#xa;              disabled. Others: the master clock frequency is&#xa;              calculated accordingly to the following&#xa;              formula:" />
      <BitField start="26" size="1" name="OSR" description="Oversampling ratio for master&#xa;              clock" />
    </Register>
    <Register start="+0x28" size="0" name="SAI_BCR2" access="Read/Write" description="Configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FTH" description="FIFO threshold. This bit is set and&#xa;              cleared by software." />
      <BitField start="3" size="1" name="FFLUSH" description="FIFO flush. This bit is set by software.&#xa;              It is always read as 0. This bit should be configured&#xa;              when the SAI is disabled." />
      <BitField start="4" size="1" name="TRIS" description="Tristate management on data line. This&#xa;              bit is set and cleared by software. It is meaningful&#xa;              only if the audio block is configured as a&#xa;              transmitter. This bit is not used when the audio&#xa;              block is configured in SPDIF mode. It should be&#xa;              configured when SAI is disabled. Refer to Section:&#xa;              Output data line management on an inactive slot for&#xa;              more details." />
      <BitField start="5" size="1" name="MUTE" description="Mute. This bit is set and cleared by&#xa;              software. It is meaningful only when the audio block&#xa;              operates as a transmitter. The MUTE value is linked&#xa;              to value of MUTEVAL if the number of slots is lower&#xa;              or equal to 2, or equal to 0 if it is greater than 2.&#xa;              Refer to Section: Mute mode for more details. Note:&#xa;              This bit is meaningless and should not be used for&#xa;              SPDIF audio blocks." />
      <BitField start="6" size="1" name="MUTEVAL" description="Mute value. This bit is set and cleared&#xa;              by software.It must be written before enabling the&#xa;              audio block: SAIXEN. This bit is meaningful only when&#xa;              the audio block operates as a transmitter, the number&#xa;              of slots is lower or equal to 2 and the MUTE bit is&#xa;              set. If more slots are declared, the bit value sent&#xa;              during the transmission in mute mode is equal to 0,&#xa;              whatever the value of MUTEVAL. if the number of slot&#xa;              is lower or equal to 2 and MUTEVAL = 1, the MUTE&#xa;              value transmitted for each slot is the one sent&#xa;              during the previous frame. Refer to Section: Mute&#xa;              mode for more details. Note: This bit is meaningless&#xa;              and should not be used for SPDIF audio&#xa;              blocks." />
      <BitField start="7" size="6" name="MUTECNT" description="Mute counter. These bits are set and&#xa;              cleared by software. They are used only in reception&#xa;              mode. The value set in these bits is compared to the&#xa;              number of consecutive mute frames detected in&#xa;              reception. When the number of mute frames is equal to&#xa;              this value, the flag MUTEDET will be set and an&#xa;              interrupt will be generated if bit MUTEDETIE is set.&#xa;              Refer to Section: Mute mode for more&#xa;              details." />
      <BitField start="13" size="1" name="CPL" description="Complement bit. This bit is set and&#xa;              cleared by software. It defines the type of&#xa;              complement to be used for companding mode Note: This&#xa;              bit has effect only when the companding mode is -Law&#xa;              algorithm or A-Law algorithm." />
      <BitField start="14" size="2" name="COMP" description="Companding mode. These bits are set and&#xa;              cleared by software. The -Law and the A-Law log are a&#xa;              part of the CCITT G.711 recommendation, the type of&#xa;              complement that will be used depends on CPL bit. The&#xa;              data expansion or data compression are determined by&#xa;              the state of bit MODE[0]. The data compression is&#xa;              applied if the audio block is configured as a&#xa;              transmitter. The data expansion is automatically&#xa;              applied when the audio block is configured as a&#xa;              receiver. Refer to Section: Companding mode for more&#xa;              details. Note: Companding mode is applicable only&#xa;              when TDM is selected." />
    </Register>
    <Register start="+0x2C" size="0" name="SAI_BFRCR" access="Read/Write" description="This register has no meaning in AC97 and&#xa;          SPDIF audio protocol" reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FRL" description="Frame length. These bits are set and&#xa;              cleared by software. They define the audio frame&#xa;              length expressed in number of SCK clock cycles: the&#xa;              number of bits in the frame is equal to FRL[7:0] + 1.&#xa;              The minimum number of bits to transfer in an audio&#xa;              frame must be equal to 8, otherwise the audio block&#xa;              will behaves in an unexpected way. This is the case&#xa;              when the data size is 8 bits and only one slot 0 is&#xa;              defined in NBSLOT[4:0] of SAI_xSLOTR register&#xa;              (NBSLOT[3:0] = 0000). In master mode, if the master&#xa;              clock (available on MCLK_x pin) is used, the frame&#xa;              length should be aligned with a number equal to a&#xa;              power of 2, ranging from 8 to 256. When the master&#xa;              clock is not used (NODIV = 1), it is recommended to&#xa;              program the frame length to an value ranging from 8&#xa;              to 256. These bits are meaningless and are not used&#xa;              in AC97 or SPDIF audio block&#xa;              configuration." />
      <BitField start="8" size="7" name="FSALL" description="Frame synchronization active level&#xa;              length. These bits are set and cleared by software.&#xa;              They specify the length in number of bit clock (SCK)&#xa;              + 1 (FSALL[6:0] + 1) of the active level of the FS&#xa;              signal in the audio frame These bits are meaningless&#xa;              and are not used in AC97 or SPDIF audio block&#xa;              configuration. They must be configured when the audio&#xa;              block is disabled." />
      <BitField start="16" size="1" name="FSDEF" description="Frame synchronization definition. This&#xa;              bit is set and cleared by software. When the bit is&#xa;              set, the number of slots defined in the SAI_xSLOTR&#xa;              register has to be even. It means that half of this&#xa;              number of slots will be dedicated to the left channel&#xa;              and the other slots for the right channel (e.g: this&#xa;              bit has to be set for I2S or MSB/LSB-justified&#xa;              protocols...). This bit is meaningless and is not&#xa;              used in AC97 or SPDIF audio block configuration. It&#xa;              must be configured when the audio block is&#xa;              disabled." />
      <BitField start="17" size="1" name="FSPOL" description="Frame synchronization polarity. This bit&#xa;              is set and cleared by software. It is used to&#xa;              configure the level of the start of frame on the FS&#xa;              signal. It is meaningless and is not used in AC97 or&#xa;              SPDIF audio block configuration. This bit must be&#xa;              configured when the audio block is&#xa;              disabled." />
      <BitField start="18" size="1" name="FSOFF" description="Frame synchronization offset. This bit&#xa;              is set and cleared by software. It is meaningless and&#xa;              is not used in AC97 or SPDIF audio block&#xa;              configuration. This bit must be configured when the&#xa;              audio block is disabled." />
    </Register>
    <Register start="+0x30" size="0" name="SAI_BSLOTR" access="Read/Write" description="This register has no meaning in AC97 and&#xa;          SPDIF audio protocol" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FBOFF" description="First bit offset These bits are set and&#xa;              cleared by software. The value set in this bitfield&#xa;              defines the position of the first data transfer bit&#xa;              in the slot. It represents an offset value. In&#xa;              transmission mode, the bits outside the data field&#xa;              are forced to 0. In reception mode, the extra&#xa;              received bits are discarded. These bits must be set&#xa;              when the audio block is disabled. They are ignored in&#xa;              AC97 or SPDIF mode." />
      <BitField start="6" size="2" name="SLOTSZ" description="Slot size This bits is set and cleared&#xa;              by software. The slot size must be higher or equal to&#xa;              the data size. If this condition is not respected,&#xa;              the behavior of the SAI will be undetermined. Refer&#xa;              to Section: Output data line management on an&#xa;              inactive slot for information on how to drive SD&#xa;              line. These bits must be set when the audio block is&#xa;              disabled. They are ignored in AC97 or SPDIF&#xa;              mode." />
      <BitField start="8" size="4" name="NBSLOT" description="Number of slots in an audio frame. These&#xa;              bits are set and cleared by software. The value set&#xa;              in this bitfield represents the number of slots + 1&#xa;              in the audio frame (including the number of inactive&#xa;              slots). The maximum number of slots is 16. The number&#xa;              of slots should be even if FSDEF bit in the SAI_xFRCR&#xa;              register is set. The number of slots must be&#xa;              configured when the audio block is disabled. They are&#xa;              ignored in AC97 or SPDIF mode." />
      <BitField start="16" size="16" name="SLOTEN" description="Slot enable. These bits are set and&#xa;              cleared by software. Each SLOTEN bit corresponds to a&#xa;              slot position from 0 to 15 (maximum 16 slots). The&#xa;              slot must be enabled when the audio block is&#xa;              disabled. They are ignored in AC97 or SPDIF&#xa;              mode." />
    </Register>
    <Register start="+0x34" size="0" name="SAI_BIM" access="Read/Write" description="Interrupt mask register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDRIE" description="Overrun/underrun interrupt enable. This&#xa;              bit is set and cleared by software. When this bit is&#xa;              set, an interrupt is generated if the OVRUDR bit in&#xa;              the SAI_xSR register is set." />
      <BitField start="1" size="1" name="MUTEDETIE" description="Mute detection interrupt enable. This&#xa;              bit is set and cleared by software. When this bit is&#xa;              set, an interrupt is generated if the MUTEDET bit in&#xa;              the SAI_xSR register is set. This bit has a meaning&#xa;              only if the audio block is configured in receiver&#xa;              mode." />
      <BitField start="2" size="1" name="WCKCFGIE" description="Wrong clock configuration interrupt&#xa;              enable. This bit is set and cleared by software. This&#xa;              bit is taken into account only if the audio block is&#xa;              configured as a master (MODE[1] = 0) and NODIV = 0.&#xa;              It generates an interrupt if the WCKCFG flag in the&#xa;              SAI_xSR register is set. Note: This bit is used only&#xa;              in TDM mode and is meaningless in other&#xa;              modes." />
      <BitField start="3" size="1" name="FREQIE" description="FIFO request interrupt enable. This bit&#xa;              is set and cleared by software. When this bit is set,&#xa;              an interrupt is generated if the FREQ bit in the&#xa;              SAI_xSR register is set. Since the audio block&#xa;              defaults to operate as a transmitter after reset, the&#xa;              MODE bit must be configured before setting FREQIE to&#xa;              avoid a parasitic interruption in receiver&#xa;              mode," />
      <BitField start="4" size="1" name="CNRDYIE" description="Codec not ready interrupt enable (AC97).&#xa;              This bit is set and cleared by software. When the&#xa;              interrupt is enabled, the audio block detects in the&#xa;              slot 0 (tag0) of the AC97 frame if the Codec&#xa;              connected to this line is ready or not. If it is not&#xa;              ready, the CNRDY flag in the SAI_xSR register is set&#xa;              and an interruption i generated. This bit has a&#xa;              meaning only if the AC97 mode is selected through&#xa;              PRTCFG[1:0] bits and the audio block is operates as a&#xa;              receiver." />
      <BitField start="5" size="1" name="AFSDETIE" description="Anticipated frame synchronization&#xa;              detection interrupt enable. This bit is set and&#xa;              cleared by software. When this bit is set, an&#xa;              interrupt will be generated if the AFSDET bit in the&#xa;              SAI_xSR register is set. This bit is meaningless in&#xa;              AC97, SPDIF mode or when the audio block operates as&#xa;              a master." />
      <BitField start="6" size="1" name="LFSDETIE" description="Late frame synchronization detection&#xa;              interrupt enable. This bit is set and cleared by&#xa;              software. When this bit is set, an interrupt will be&#xa;              generated if the LFSDET bit is set in the SAI_xSR&#xa;              register. This bit is meaningless in AC97, SPDIF mode&#xa;              or when the audio block operates as a&#xa;              master." />
    </Register>
    <Register start="+0x38" size="0" name="SAI_BSR" access="ReadOnly" description="Status register" reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDR" description="Overrun / underrun. This bit is read&#xa;              only. The overrun and underrun conditions can occur&#xa;              only when the audio block is configured as a receiver&#xa;              and a transmitter, respectively. It can generate an&#xa;              interrupt if OVRUDRIE bit is set in SAI_xIM register.&#xa;              This flag is cleared when the software sets COVRUDR&#xa;              bit in SAI_xCLRFR register." />
      <BitField start="1" size="1" name="MUTEDET" description="Mute detection. This bit is read only.&#xa;              This flag is set if consecutive 0 values are received&#xa;              in each slot of a given audio frame and for a&#xa;              consecutive number of audio frames (set in the&#xa;              MUTECNT bit in the SAI_xCR2 register). It can&#xa;              generate an interrupt if MUTEDETIE bit is set in&#xa;              SAI_xIM register. This flag is cleared when the&#xa;              software sets bit CMUTEDET in the SAI_xCLRFR&#xa;              register." />
      <BitField start="2" size="1" name="WCKCFG" description="Wrong clock configuration flag. This bit&#xa;              is read only. This bit is used only when the audio&#xa;              block operates in master mode (MODE[1] = 0) and NODIV&#xa;              = 0. It can generate an interrupt if WCKCFGIE bit is&#xa;              set in SAI_xIM register. This flag is cleared when&#xa;              the software sets CWCKCFG bit in SAI_xCLRFR&#xa;              register." />
      <BitField start="3" size="1" name="FREQ" description="FIFO request. This bit is read only. The&#xa;              request depends on the audio block configuration: If&#xa;              the block is configured in transmission mode, the&#xa;              FIFO request is related to a write request operation&#xa;              in the SAI_xDR. If the block configured in reception,&#xa;              the FIFO request related to a read request operation&#xa;              from the SAI_xDR. This flag can generate an interrupt&#xa;              if FREQIE bit is set in SAI_xIM&#xa;              register." />
      <BitField start="4" size="1" name="CNRDY" description="Codec not ready. This bit is read only.&#xa;              This bit is used only when the AC97 audio protocol is&#xa;              selected in the SAI_xCR1 register and configured in&#xa;              receiver mode. It can generate an interrupt if&#xa;              CNRDYIE bit is set in SAI_xIM register. This flag is&#xa;              cleared when the software sets CCNRDY bit in&#xa;              SAI_xCLRFR register." />
      <BitField start="5" size="1" name="AFSDET" description="Anticipated frame synchronization&#xa;              detection. This bit is read only. This flag can be&#xa;              set only if the audio block is configured in slave&#xa;              mode. It is not used in AC97or SPDIF mode. It can&#xa;              generate an interrupt if AFSDETIE bit is set in&#xa;              SAI_xIM register. This flag is cleared when the&#xa;              software sets CAFSDET bit in SAI_xCLRFR&#xa;              register." />
      <BitField start="6" size="1" name="LFSDET" description="Late frame synchronization detection.&#xa;              This bit is read only. This flag can be set only if&#xa;              the audio block is configured in slave mode. It is&#xa;              not used in AC97 or SPDIF mode. It can generate an&#xa;              interrupt if LFSDETIE bit is set in the SAI_xIM&#xa;              register. This flag is cleared when the software sets&#xa;              bit CLFSDET in SAI_xCLRFR register" />
      <BitField start="16" size="3" name="FLVL" description="FIFO level threshold. This bit is read&#xa;              only. The FIFO level threshold flag is managed only&#xa;              by hardware and its setting depends on SAI block&#xa;              configuration (transmitter or receiver mode). If the&#xa;              SAI block is configured as transmitter: If SAI block&#xa;              is configured as receiver:" />
    </Register>
    <Register start="+0x3C" size="0" name="SAI_BCLRFR" access="WriteOnly" description="Clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COVRUDR" description="Clear overrun / underrun. This bit is&#xa;              write only. Programming this bit to 1 clears the&#xa;              OVRUDR flag in the SAI_xSR register. Reading this bit&#xa;              always returns the value 0." />
      <BitField start="1" size="1" name="CMUTEDET" description="Mute detection flag. This bit is write&#xa;              only. Programming this bit to 1 clears the MUTEDET&#xa;              flag in the SAI_xSR register. Reading this bit always&#xa;              returns the value 0." />
      <BitField start="2" size="1" name="CWCKCFG" description="Clear wrong clock configuration flag.&#xa;              This bit is write only. Programming this bit to 1&#xa;              clears the WCKCFG flag in the SAI_xSR register. This&#xa;              bit is used only when the audio block is set as&#xa;              master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1&#xa;              register. Reading this bit always returns the value&#xa;              0." />
      <BitField start="4" size="1" name="CCNRDY" description="Clear Codec not ready flag. This bit is&#xa;              write only. Programming this bit to 1 clears the&#xa;              CNRDY flag in the SAI_xSR register. This bit is used&#xa;              only when the AC97 audio protocol is selected in the&#xa;              SAI_xCR1 register. Reading this bit always returns&#xa;              the value 0." />
      <BitField start="5" size="1" name="CAFSDET" description="Clear anticipated frame synchronization&#xa;              detection flag. This bit is write only. Programming&#xa;              this bit to 1 clears the AFSDET flag in the SAI_xSR&#xa;              register. It is not used in AC97or SPDIF mode.&#xa;              Reading this bit always returns the value&#xa;              0." />
      <BitField start="6" size="1" name="CLFSDET" description="Clear late frame synchronization&#xa;              detection flag. This bit is write only. Programming&#xa;              this bit to 1 clears the LFSDET flag in the SAI_xSR&#xa;              register. This bit is not used in AC97or SPDIF mode&#xa;              Reading this bit always returns the value&#xa;              0." />
    </Register>
    <Register start="+0x40" size="0" name="SAI_BDR" access="Read/Write" description="Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data A write to this register loads the&#xa;              FIFO provided the FIFO is not full. A read from this&#xa;              register empties the FIFO if the FIFO is not&#xa;              empty." />
    </Register>
    <Register start="+0x44" size="0" name="SAI_PDMCR" access="Read/Write" description="PDM control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDMEN" description="PDM enable" />
      <BitField start="4" size="2" name="MICNBR" description="Number of microphones" />
      <BitField start="8" size="1" name="CKEN1" description="Clock enable of bitstream clock number&#xa;              1" />
      <BitField start="9" size="1" name="CKEN2" description="Clock enable of bitstream clock number&#xa;              2" />
      <BitField start="10" size="1" name="CKEN3" description="Clock enable of bitstream clock number&#xa;              3" />
      <BitField start="11" size="1" name="CKEN4" description="Clock enable of bitstream clock number&#xa;              4" />
    </Register>
    <Register start="+0x48" size="0" name="SAI_PDMDLY" access="Read/Write" description="PDM delay register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="DLYM1L" description="Delay line adjust for first microphone&#xa;              of pair 1" />
      <BitField start="4" size="3" name="DLYM1R" description="Delay line adjust for second microphone&#xa;              of pair 1" />
      <BitField start="8" size="3" name="DLYM2L" description="Delay line for first microphone of pair&#xa;              2" />
      <BitField start="12" size="3" name="DLYM2R" description="Delay line for second microphone of pair&#xa;              2" />
      <BitField start="16" size="3" name="DLYM3L" description="Delay line for first microphone of pair&#xa;              3" />
      <BitField start="20" size="3" name="DLYM3R" description="Delay line for second microphone of pair&#xa;              3" />
      <BitField start="24" size="3" name="DLYM4L" description="Delay line for first microphone of pair&#xa;              4" />
      <BitField start="28" size="3" name="DLYM4R" description="Delay line for second microphone of pair&#xa;              4" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SAI1" start="0x40015800" description="SAI">
    <Register start="+0x0" size="0" name="SAI_GCR" access="Read/Write" description="Global configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="2" name="SYNCOUT" description="Synchronization outputs These bits are&#xa;              set and cleared by software." />
      <BitField start="0" size="2" name="SYNCIN" description="Synchronization inputs" />
    </Register>
    <Register start="+0x4" size="0" name="SAI_ACR1" access="Read/Write" description="Configuration register 1" reset_value="0x00000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE" description="SAIx audio block mode&#xa;              immediately" />
      <BitField start="2" size="2" name="PRTCFG" description="Protocol configuration. These bits are&#xa;              set and cleared by software. These bits have to be&#xa;              configured when the audio block is&#xa;              disabled." />
      <BitField start="5" size="3" name="DS" description="Data size. These bits are set and&#xa;              cleared by software. These bits are ignored when the&#xa;              SPDIF protocols are selected (bit PRTCFG[1:0]),&#xa;              because the frame and the data size are fixed in such&#xa;              case. When the companding mode is selected through&#xa;              COMP[1:0] bits, DS[1:0] are ignored since the data&#xa;              size is fixed to 8 bits by the algorithm. These bits&#xa;              must be configured when the audio block is&#xa;              disabled." />
      <BitField start="8" size="1" name="LSBFIRST" description="Least significant bit first. This bit is&#xa;              set and cleared by software. It must be configured&#xa;              when the audio block is disabled. This bit has no&#xa;              meaning in AC97 audio protocol since AC97 data are&#xa;              always transferred with the MSB first. This bit has&#xa;              no meaning in SPDIF audio protocol since in SPDIF&#xa;              data are always transferred with LSB&#xa;              first." />
      <BitField start="9" size="1" name="CKSTR" description="Clock strobing edge. This bit is set and&#xa;              cleared by software. It must be configured when the&#xa;              audio block is disabled. This bit has no meaning in&#xa;              SPDIF audio protocol." />
      <BitField start="10" size="2" name="SYNCEN" description="Synchronization enable. These bits are&#xa;              set and cleared by software. They must be configured&#xa;              when the audio sub-block is disabled. Note: The audio&#xa;              sub-block should be configured as asynchronous when&#xa;              SPDIF mode is enabled." />
      <BitField start="12" size="1" name="MONO" description="Mono mode. This bit is set and cleared&#xa;              by software. It is meaningful only when the number of&#xa;              slots is equal to 2. When the mono mode is selected,&#xa;              slot 0 data are duplicated on slot 1 when the audio&#xa;              block operates as a transmitter. In reception mode,&#xa;              the slot1 is discarded and only the data received&#xa;              from slot 0 are stored. Refer to Section: Mono/stereo&#xa;              mode for more details." />
      <BitField start="13" size="1" name="OUTDRIV" description="Output drive. This bit is set and&#xa;              cleared by software. Note: This bit has to be set&#xa;              before enabling the audio block and after the audio&#xa;              block configuration." />
      <BitField start="16" size="1" name="SAIXEN" description="Audio block enable where x is A or B.&#xa;              This bit is set by software. To switch off the audio&#xa;              block, the application software must program this bit&#xa;              to 0 and poll the bit till it reads back 0, meaning&#xa;              that the block is completely disabled. Before setting&#xa;              this bit to 1, check that it is set to 0, otherwise&#xa;              the enable command will not be taken into account.&#xa;              This bit allows to control the state of SAIx audio&#xa;              block. If it is disabled when an audio frame transfer&#xa;              is ongoing, the ongoing transfer completes and the&#xa;              cell is fully disabled at the end of this audio frame&#xa;              transfer. Note: When SAIx block is configured in&#xa;              master mode, the clock must be present on the input&#xa;              of SAIx before setting SAIXEN bit." />
      <BitField start="17" size="1" name="DMAEN" description="DMA enable. This bit is set and cleared&#xa;              by software. Note: Since the audio block defaults to&#xa;              operate as a transmitter after reset, the MODE[1:0]&#xa;              bits must be configured before setting DMAEN to avoid&#xa;              a DMA request in receiver mode." />
      <BitField start="19" size="1" name="NOMCK" description="No divider" />
      <BitField start="20" size="4" name="MCKDIV" description="Master clock divider. These bits are set&#xa;              and cleared by software. These bits are meaningless&#xa;              when the audio block operates in slave mode. They&#xa;              have to be configured when the audio block is&#xa;              disabled. Others: the master clock frequency is&#xa;              calculated accordingly to the following&#xa;              formula:" />
      <BitField start="26" size="1" name="OSR" description="Oversampling ratio for master&#xa;              clock" />
    </Register>
    <Register start="+0x8" size="0" name="SAI_ACR2" access="Read/Write" description="Configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FTH" description="FIFO threshold. This bit is set and&#xa;              cleared by software." />
      <BitField start="3" size="1" name="FFLUSH" description="FIFO flush. This bit is set by software.&#xa;              It is always read as 0. This bit should be configured&#xa;              when the SAI is disabled." />
      <BitField start="4" size="1" name="TRIS" description="Tristate management on data line. This&#xa;              bit is set and cleared by software. It is meaningful&#xa;              only if the audio block is configured as a&#xa;              transmitter. This bit is not used when the audio&#xa;              block is configured in SPDIF mode. It should be&#xa;              configured when SAI is disabled. Refer to Section:&#xa;              Output data line management on an inactive slot for&#xa;              more details." />
      <BitField start="5" size="1" name="MUTE" description="Mute. This bit is set and cleared by&#xa;              software. It is meaningful only when the audio block&#xa;              operates as a transmitter. The MUTE value is linked&#xa;              to value of MUTEVAL if the number of slots is lower&#xa;              or equal to 2, or equal to 0 if it is greater than 2.&#xa;              Refer to Section: Mute mode for more details. Note:&#xa;              This bit is meaningless and should not be used for&#xa;              SPDIF audio blocks." />
      <BitField start="6" size="1" name="MUTEVAL" description="Mute value. This bit is set and cleared&#xa;              by software.It must be written before enabling the&#xa;              audio block: SAIXEN. This bit is meaningful only when&#xa;              the audio block operates as a transmitter, the number&#xa;              of slots is lower or equal to 2 and the MUTE bit is&#xa;              set. If more slots are declared, the bit value sent&#xa;              during the transmission in mute mode is equal to 0,&#xa;              whatever the value of MUTEVAL. if the number of slot&#xa;              is lower or equal to 2 and MUTEVAL = 1, the MUTE&#xa;              value transmitted for each slot is the one sent&#xa;              during the previous frame. Refer to Section: Mute&#xa;              mode for more details. Note: This bit is meaningless&#xa;              and should not be used for SPDIF audio&#xa;              blocks." />
      <BitField start="7" size="6" name="MUTECNT" description="Mute counter. These bits are set and&#xa;              cleared by software. They are used only in reception&#xa;              mode. The value set in these bits is compared to the&#xa;              number of consecutive mute frames detected in&#xa;              reception. When the number of mute frames is equal to&#xa;              this value, the flag MUTEDET will be set and an&#xa;              interrupt will be generated if bit MUTEDETIE is set.&#xa;              Refer to Section: Mute mode for more&#xa;              details." />
      <BitField start="13" size="1" name="CPL" description="Complement bit. This bit is set and&#xa;              cleared by software. It defines the type of&#xa;              complement to be used for companding mode Note: This&#xa;              bit has effect only when the companding mode is -Law&#xa;              algorithm or A-Law algorithm." />
      <BitField start="14" size="2" name="COMP" description="Companding mode. These bits are set and&#xa;              cleared by software. The -Law and the A-Law log are a&#xa;              part of the CCITT G.711 recommendation, the type of&#xa;              complement that will be used depends on CPL bit. The&#xa;              data expansion or data compression are determined by&#xa;              the state of bit MODE[0]. The data compression is&#xa;              applied if the audio block is configured as a&#xa;              transmitter. The data expansion is automatically&#xa;              applied when the audio block is configured as a&#xa;              receiver. Refer to Section: Companding mode for more&#xa;              details. Note: Companding mode is applicable only&#xa;              when TDM is selected." />
    </Register>
    <Register start="+0xC" size="0" name="SAI_AFRCR" access="Read/Write" description="This register has no meaning in AC97 and&#xa;          SPDIF audio protocol" reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FRL" description="Frame length. These bits are set and&#xa;              cleared by software. They define the audio frame&#xa;              length expressed in number of SCK clock cycles: the&#xa;              number of bits in the frame is equal to FRL[7:0] + 1.&#xa;              The minimum number of bits to transfer in an audio&#xa;              frame must be equal to 8, otherwise the audio block&#xa;              will behaves in an unexpected way. This is the case&#xa;              when the data size is 8 bits and only one slot 0 is&#xa;              defined in NBSLOT[4:0] of SAI_xSLOTR register&#xa;              (NBSLOT[3:0] = 0000). In master mode, if the master&#xa;              clock (available on MCLK_x pin) is used, the frame&#xa;              length should be aligned with a number equal to a&#xa;              power of 2, ranging from 8 to 256. When the master&#xa;              clock is not used (NODIV = 1), it is recommended to&#xa;              program the frame length to an value ranging from 8&#xa;              to 256. These bits are meaningless and are not used&#xa;              in AC97 or SPDIF audio block&#xa;              configuration." />
      <BitField start="8" size="7" name="FSALL" description="Frame synchronization active level&#xa;              length. These bits are set and cleared by software.&#xa;              They specify the length in number of bit clock (SCK)&#xa;              + 1 (FSALL[6:0] + 1) of the active level of the FS&#xa;              signal in the audio frame These bits are meaningless&#xa;              and are not used in AC97 or SPDIF audio block&#xa;              configuration. They must be configured when the audio&#xa;              block is disabled." />
      <BitField start="16" size="1" name="FSDEF" description="Frame synchronization definition. This&#xa;              bit is set and cleared by software. When the bit is&#xa;              set, the number of slots defined in the SAI_xSLOTR&#xa;              register has to be even. It means that half of this&#xa;              number of slots will be dedicated to the left channel&#xa;              and the other slots for the right channel (e.g: this&#xa;              bit has to be set for I2S or MSB/LSB-justified&#xa;              protocols...). This bit is meaningless and is not&#xa;              used in AC97 or SPDIF audio block configuration. It&#xa;              must be configured when the audio block is&#xa;              disabled." />
      <BitField start="17" size="1" name="FSPOL" description="Frame synchronization polarity. This bit&#xa;              is set and cleared by software. It is used to&#xa;              configure the level of the start of frame on the FS&#xa;              signal. It is meaningless and is not used in AC97 or&#xa;              SPDIF audio block configuration. This bit must be&#xa;              configured when the audio block is&#xa;              disabled." />
      <BitField start="18" size="1" name="FSOFF" description="Frame synchronization offset. This bit&#xa;              is set and cleared by software. It is meaningless and&#xa;              is not used in AC97 or SPDIF audio block&#xa;              configuration. This bit must be configured when the&#xa;              audio block is disabled." />
    </Register>
    <Register start="+0x10" size="0" name="SAI_ASLOTR" access="Read/Write" description="This register has no meaning in AC97 and&#xa;          SPDIF audio protocol" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FBOFF" description="First bit offset These bits are set and&#xa;              cleared by software. The value set in this bitfield&#xa;              defines the position of the first data transfer bit&#xa;              in the slot. It represents an offset value. In&#xa;              transmission mode, the bits outside the data field&#xa;              are forced to 0. In reception mode, the extra&#xa;              received bits are discarded. These bits must be set&#xa;              when the audio block is disabled. They are ignored in&#xa;              AC97 or SPDIF mode." />
      <BitField start="6" size="2" name="SLOTSZ" description="Slot size This bits is set and cleared&#xa;              by software. The slot size must be higher or equal to&#xa;              the data size. If this condition is not respected,&#xa;              the behavior of the SAI will be undetermined. Refer&#xa;              to Section: Output data line management on an&#xa;              inactive slot for information on how to drive SD&#xa;              line. These bits must be set when the audio block is&#xa;              disabled. They are ignored in AC97 or SPDIF&#xa;              mode." />
      <BitField start="8" size="4" name="NBSLOT" description="Number of slots in an audio frame. These&#xa;              bits are set and cleared by software. The value set&#xa;              in this bitfield represents the number of slots + 1&#xa;              in the audio frame (including the number of inactive&#xa;              slots). The maximum number of slots is 16. The number&#xa;              of slots should be even if FSDEF bit in the SAI_xFRCR&#xa;              register is set. The number of slots must be&#xa;              configured when the audio block is disabled. They are&#xa;              ignored in AC97 or SPDIF mode." />
      <BitField start="16" size="16" name="SLOTEN" description="Slot enable. These bits are set and&#xa;              cleared by software. Each SLOTEN bit corresponds to a&#xa;              slot position from 0 to 15 (maximum 16 slots). The&#xa;              slot must be enabled when the audio block is&#xa;              disabled. They are ignored in AC97 or SPDIF&#xa;              mode." />
    </Register>
    <Register start="+0x14" size="0" name="SAI_AIM" access="Read/Write" description="Interrupt mask register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDRIE" description="Overrun/underrun interrupt enable. This&#xa;              bit is set and cleared by software. When this bit is&#xa;              set, an interrupt is generated if the OVRUDR bit in&#xa;              the SAI_xSR register is set." />
      <BitField start="1" size="1" name="MUTEDETIE" description="Mute detection interrupt enable. This&#xa;              bit is set and cleared by software. When this bit is&#xa;              set, an interrupt is generated if the MUTEDET bit in&#xa;              the SAI_xSR register is set. This bit has a meaning&#xa;              only if the audio block is configured in receiver&#xa;              mode." />
      <BitField start="2" size="1" name="WCKCFGIE" description="Wrong clock configuration interrupt&#xa;              enable. This bit is set and cleared by software. This&#xa;              bit is taken into account only if the audio block is&#xa;              configured as a master (MODE[1] = 0) and NODIV = 0.&#xa;              It generates an interrupt if the WCKCFG flag in the&#xa;              SAI_xSR register is set. Note: This bit is used only&#xa;              in TDM mode and is meaningless in other&#xa;              modes." />
      <BitField start="3" size="1" name="FREQIE" description="FIFO request interrupt enable. This bit&#xa;              is set and cleared by software. When this bit is set,&#xa;              an interrupt is generated if the FREQ bit in the&#xa;              SAI_xSR register is set. Since the audio block&#xa;              defaults to operate as a transmitter after reset, the&#xa;              MODE bit must be configured before setting FREQIE to&#xa;              avoid a parasitic interruption in receiver&#xa;              mode," />
      <BitField start="4" size="1" name="CNRDYIE" description="Codec not ready interrupt enable (AC97).&#xa;              This bit is set and cleared by software. When the&#xa;              interrupt is enabled, the audio block detects in the&#xa;              slot 0 (tag0) of the AC97 frame if the Codec&#xa;              connected to this line is ready or not. If it is not&#xa;              ready, the CNRDY flag in the SAI_xSR register is set&#xa;              and an interruption i generated. This bit has a&#xa;              meaning only if the AC97 mode is selected through&#xa;              PRTCFG[1:0] bits and the audio block is operates as a&#xa;              receiver." />
      <BitField start="5" size="1" name="AFSDETIE" description="Anticipated frame synchronization&#xa;              detection interrupt enable. This bit is set and&#xa;              cleared by software. When this bit is set, an&#xa;              interrupt will be generated if the AFSDET bit in the&#xa;              SAI_xSR register is set. This bit is meaningless in&#xa;              AC97, SPDIF mode or when the audio block operates as&#xa;              a master." />
      <BitField start="6" size="1" name="LFSDETIE" description="Late frame synchronization detection&#xa;              interrupt enable. This bit is set and cleared by&#xa;              software. When this bit is set, an interrupt will be&#xa;              generated if the LFSDET bit is set in the SAI_xSR&#xa;              register. This bit is meaningless in AC97, SPDIF mode&#xa;              or when the audio block operates as a&#xa;              master." />
    </Register>
    <Register start="+0x18" size="0" name="SAI_ASR" access="ReadOnly" description="Status register" reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDR" description="Overrun / underrun. This bit is read&#xa;              only. The overrun and underrun conditions can occur&#xa;              only when the audio block is configured as a receiver&#xa;              and a transmitter, respectively. It can generate an&#xa;              interrupt if OVRUDRIE bit is set in SAI_xIM register.&#xa;              This flag is cleared when the software sets COVRUDR&#xa;              bit in SAI_xCLRFR register." />
      <BitField start="1" size="1" name="MUTEDET" description="Mute detection. This bit is read only.&#xa;              This flag is set if consecutive 0 values are received&#xa;              in each slot of a given audio frame and for a&#xa;              consecutive number of audio frames (set in the&#xa;              MUTECNT bit in the SAI_xCR2 register). It can&#xa;              generate an interrupt if MUTEDETIE bit is set in&#xa;              SAI_xIM register. This flag is cleared when the&#xa;              software sets bit CMUTEDET in the SAI_xCLRFR&#xa;              register." />
      <BitField start="2" size="1" name="WCKCFG" description="Wrong clock configuration flag. This bit&#xa;              is read only. This bit is used only when the audio&#xa;              block operates in master mode (MODE[1] = 0) and NODIV&#xa;              = 0. It can generate an interrupt if WCKCFGIE bit is&#xa;              set in SAI_xIM register. This flag is cleared when&#xa;              the software sets CWCKCFG bit in SAI_xCLRFR&#xa;              register." />
      <BitField start="3" size="1" name="FREQ" description="FIFO request. This bit is read only. The&#xa;              request depends on the audio block configuration: If&#xa;              the block is configured in transmission mode, the&#xa;              FIFO request is related to a write request operation&#xa;              in the SAI_xDR. If the block configured in reception,&#xa;              the FIFO request related to a read request operation&#xa;              from the SAI_xDR. This flag can generate an interrupt&#xa;              if FREQIE bit is set in SAI_xIM&#xa;              register." />
      <BitField start="4" size="1" name="CNRDY" description="Codec not ready. This bit is read only.&#xa;              This bit is used only when the AC97 audio protocol is&#xa;              selected in the SAI_xCR1 register and configured in&#xa;              receiver mode. It can generate an interrupt if&#xa;              CNRDYIE bit is set in SAI_xIM register. This flag is&#xa;              cleared when the software sets CCNRDY bit in&#xa;              SAI_xCLRFR register." />
      <BitField start="5" size="1" name="AFSDET" description="Anticipated frame synchronization&#xa;              detection. This bit is read only. This flag can be&#xa;              set only if the audio block is configured in slave&#xa;              mode. It is not used in AC97or SPDIF mode. It can&#xa;              generate an interrupt if AFSDETIE bit is set in&#xa;              SAI_xIM register. This flag is cleared when the&#xa;              software sets CAFSDET bit in SAI_xCLRFR&#xa;              register." />
      <BitField start="6" size="1" name="LFSDET" description="Late frame synchronization detection.&#xa;              This bit is read only. This flag can be set only if&#xa;              the audio block is configured in slave mode. It is&#xa;              not used in AC97 or SPDIF mode. It can generate an&#xa;              interrupt if LFSDETIE bit is set in the SAI_xIM&#xa;              register. This flag is cleared when the software sets&#xa;              bit CLFSDET in SAI_xCLRFR register" />
      <BitField start="16" size="3" name="FLVL" description="FIFO level threshold. This bit is read&#xa;              only. The FIFO level threshold flag is managed only&#xa;              by hardware and its setting depends on SAI block&#xa;              configuration (transmitter or receiver mode). If the&#xa;              SAI block is configured as transmitter: If SAI block&#xa;              is configured as receiver:" />
    </Register>
    <Register start="+0x1C" size="0" name="SAI_ACLRFR" access="WriteOnly" description="Clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COVRUDR" description="Clear overrun / underrun. This bit is&#xa;              write only. Programming this bit to 1 clears the&#xa;              OVRUDR flag in the SAI_xSR register. Reading this bit&#xa;              always returns the value 0." />
      <BitField start="1" size="1" name="CMUTEDET" description="Mute detection flag. This bit is write&#xa;              only. Programming this bit to 1 clears the MUTEDET&#xa;              flag in the SAI_xSR register. Reading this bit always&#xa;              returns the value 0." />
      <BitField start="2" size="1" name="CWCKCFG" description="Clear wrong clock configuration flag.&#xa;              This bit is write only. Programming this bit to 1&#xa;              clears the WCKCFG flag in the SAI_xSR register. This&#xa;              bit is used only when the audio block is set as&#xa;              master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1&#xa;              register. Reading this bit always returns the value&#xa;              0." />
      <BitField start="4" size="1" name="CCNRDY" description="Clear Codec not ready flag. This bit is&#xa;              write only. Programming this bit to 1 clears the&#xa;              CNRDY flag in the SAI_xSR register. This bit is used&#xa;              only when the AC97 audio protocol is selected in the&#xa;              SAI_xCR1 register. Reading this bit always returns&#xa;              the value 0." />
      <BitField start="5" size="1" name="CAFSDET" description="Clear anticipated frame synchronization&#xa;              detection flag. This bit is write only. Programming&#xa;              this bit to 1 clears the AFSDET flag in the SAI_xSR&#xa;              register. It is not used in AC97or SPDIF mode.&#xa;              Reading this bit always returns the value&#xa;              0." />
      <BitField start="6" size="1" name="CLFSDET" description="Clear late frame synchronization&#xa;              detection flag. This bit is write only. Programming&#xa;              this bit to 1 clears the LFSDET flag in the SAI_xSR&#xa;              register. This bit is not used in AC97or SPDIF mode&#xa;              Reading this bit always returns the value&#xa;              0." />
    </Register>
    <Register start="+0x20" size="0" name="SAI_ADR" access="Read/Write" description="Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data A write to this register loads the&#xa;              FIFO provided the FIFO is not full. A read from this&#xa;              register empties the FIFO if the FIFO is not&#xa;              empty." />
    </Register>
    <Register start="+0x24" size="0" name="SAI_BCR1" access="Read/Write" description="Configuration register 1" reset_value="0x00000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE" description="SAIx audio block mode&#xa;              immediately" />
      <BitField start="2" size="2" name="PRTCFG" description="Protocol configuration. These bits are&#xa;              set and cleared by software. These bits have to be&#xa;              configured when the audio block is&#xa;              disabled." />
      <BitField start="5" size="3" name="DS" description="Data size. These bits are set and&#xa;              cleared by software. These bits are ignored when the&#xa;              SPDIF protocols are selected (bit PRTCFG[1:0]),&#xa;              because the frame and the data size are fixed in such&#xa;              case. When the companding mode is selected through&#xa;              COMP[1:0] bits, DS[1:0] are ignored since the data&#xa;              size is fixed to 8 bits by the algorithm. These bits&#xa;              must be configured when the audio block is&#xa;              disabled." />
      <BitField start="8" size="1" name="LSBFIRST" description="Least significant bit first. This bit is&#xa;              set and cleared by software. It must be configured&#xa;              when the audio block is disabled. This bit has no&#xa;              meaning in AC97 audio protocol since AC97 data are&#xa;              always transferred with the MSB first. This bit has&#xa;              no meaning in SPDIF audio protocol since in SPDIF&#xa;              data are always transferred with LSB&#xa;              first." />
      <BitField start="9" size="1" name="CKSTR" description="Clock strobing edge. This bit is set and&#xa;              cleared by software. It must be configured when the&#xa;              audio block is disabled. This bit has no meaning in&#xa;              SPDIF audio protocol." />
      <BitField start="10" size="2" name="SYNCEN" description="Synchronization enable. These bits are&#xa;              set and cleared by software. They must be configured&#xa;              when the audio sub-block is disabled. Note: The audio&#xa;              sub-block should be configured as asynchronous when&#xa;              SPDIF mode is enabled." />
      <BitField start="12" size="1" name="MONO" description="Mono mode. This bit is set and cleared&#xa;              by software. It is meaningful only when the number of&#xa;              slots is equal to 2. When the mono mode is selected,&#xa;              slot 0 data are duplicated on slot 1 when the audio&#xa;              block operates as a transmitter. In reception mode,&#xa;              the slot1 is discarded and only the data received&#xa;              from slot 0 are stored. Refer to Section: Mono/stereo&#xa;              mode for more details." />
      <BitField start="13" size="1" name="OUTDRIV" description="Output drive. This bit is set and&#xa;              cleared by software. Note: This bit has to be set&#xa;              before enabling the audio block and after the audio&#xa;              block configuration." />
      <BitField start="16" size="1" name="SAIXEN" description="Audio block enable where x is A or B.&#xa;              This bit is set by software. To switch off the audio&#xa;              block, the application software must program this bit&#xa;              to 0 and poll the bit till it reads back 0, meaning&#xa;              that the block is completely disabled. Before setting&#xa;              this bit to 1, check that it is set to 0, otherwise&#xa;              the enable command will not be taken into account.&#xa;              This bit allows to control the state of SAIx audio&#xa;              block. If it is disabled when an audio frame transfer&#xa;              is ongoing, the ongoing transfer completes and the&#xa;              cell is fully disabled at the end of this audio frame&#xa;              transfer. Note: When SAIx block is configured in&#xa;              master mode, the clock must be present on the input&#xa;              of SAIx before setting SAIXEN bit." />
      <BitField start="17" size="1" name="DMAEN" description="DMA enable. This bit is set and cleared&#xa;              by software. Note: Since the audio block defaults to&#xa;              operate as a transmitter after reset, the MODE[1:0]&#xa;              bits must be configured before setting DMAEN to avoid&#xa;              a DMA request in receiver mode." />
      <BitField start="19" size="1" name="NOMCK" description="No divider" />
      <BitField start="20" size="4" name="MCKDIV" description="Master clock divider. These bits are set&#xa;              and cleared by software. These bits are meaningless&#xa;              when the audio block operates in slave mode. They&#xa;              have to be configured when the audio block is&#xa;              disabled. Others: the master clock frequency is&#xa;              calculated accordingly to the following&#xa;              formula:" />
      <BitField start="26" size="1" name="OSR" description="Oversampling ratio for master&#xa;              clock" />
    </Register>
    <Register start="+0x28" size="0" name="SAI_BCR2" access="Read/Write" description="Configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FTH" description="FIFO threshold. This bit is set and&#xa;              cleared by software." />
      <BitField start="3" size="1" name="FFLUSH" description="FIFO flush. This bit is set by software.&#xa;              It is always read as 0. This bit should be configured&#xa;              when the SAI is disabled." />
      <BitField start="4" size="1" name="TRIS" description="Tristate management on data line. This&#xa;              bit is set and cleared by software. It is meaningful&#xa;              only if the audio block is configured as a&#xa;              transmitter. This bit is not used when the audio&#xa;              block is configured in SPDIF mode. It should be&#xa;              configured when SAI is disabled. Refer to Section:&#xa;              Output data line management on an inactive slot for&#xa;              more details." />
      <BitField start="5" size="1" name="MUTE" description="Mute. This bit is set and cleared by&#xa;              software. It is meaningful only when the audio block&#xa;              operates as a transmitter. The MUTE value is linked&#xa;              to value of MUTEVAL if the number of slots is lower&#xa;              or equal to 2, or equal to 0 if it is greater than 2.&#xa;              Refer to Section: Mute mode for more details. Note:&#xa;              This bit is meaningless and should not be used for&#xa;              SPDIF audio blocks." />
      <BitField start="6" size="1" name="MUTEVAL" description="Mute value. This bit is set and cleared&#xa;              by software.It must be written before enabling the&#xa;              audio block: SAIXEN. This bit is meaningful only when&#xa;              the audio block operates as a transmitter, the number&#xa;              of slots is lower or equal to 2 and the MUTE bit is&#xa;              set. If more slots are declared, the bit value sent&#xa;              during the transmission in mute mode is equal to 0,&#xa;              whatever the value of MUTEVAL. if the number of slot&#xa;              is lower or equal to 2 and MUTEVAL = 1, the MUTE&#xa;              value transmitted for each slot is the one sent&#xa;              during the previous frame. Refer to Section: Mute&#xa;              mode for more details. Note: This bit is meaningless&#xa;              and should not be used for SPDIF audio&#xa;              blocks." />
      <BitField start="7" size="6" name="MUTECNT" description="Mute counter. These bits are set and&#xa;              cleared by software. They are used only in reception&#xa;              mode. The value set in these bits is compared to the&#xa;              number of consecutive mute frames detected in&#xa;              reception. When the number of mute frames is equal to&#xa;              this value, the flag MUTEDET will be set and an&#xa;              interrupt will be generated if bit MUTEDETIE is set.&#xa;              Refer to Section: Mute mode for more&#xa;              details." />
      <BitField start="13" size="1" name="CPL" description="Complement bit. This bit is set and&#xa;              cleared by software. It defines the type of&#xa;              complement to be used for companding mode Note: This&#xa;              bit has effect only when the companding mode is -Law&#xa;              algorithm or A-Law algorithm." />
      <BitField start="14" size="2" name="COMP" description="Companding mode. These bits are set and&#xa;              cleared by software. The -Law and the A-Law log are a&#xa;              part of the CCITT G.711 recommendation, the type of&#xa;              complement that will be used depends on CPL bit. The&#xa;              data expansion or data compression are determined by&#xa;              the state of bit MODE[0]. The data compression is&#xa;              applied if the audio block is configured as a&#xa;              transmitter. The data expansion is automatically&#xa;              applied when the audio block is configured as a&#xa;              receiver. Refer to Section: Companding mode for more&#xa;              details. Note: Companding mode is applicable only&#xa;              when TDM is selected." />
    </Register>
    <Register start="+0x2C" size="0" name="SAI_BFRCR" access="Read/Write" description="This register has no meaning in AC97 and&#xa;          SPDIF audio protocol" reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FRL" description="Frame length. These bits are set and&#xa;              cleared by software. They define the audio frame&#xa;              length expressed in number of SCK clock cycles: the&#xa;              number of bits in the frame is equal to FRL[7:0] + 1.&#xa;              The minimum number of bits to transfer in an audio&#xa;              frame must be equal to 8, otherwise the audio block&#xa;              will behaves in an unexpected way. This is the case&#xa;              when the data size is 8 bits and only one slot 0 is&#xa;              defined in NBSLOT[4:0] of SAI_xSLOTR register&#xa;              (NBSLOT[3:0] = 0000). In master mode, if the master&#xa;              clock (available on MCLK_x pin) is used, the frame&#xa;              length should be aligned with a number equal to a&#xa;              power of 2, ranging from 8 to 256. When the master&#xa;              clock is not used (NODIV = 1), it is recommended to&#xa;              program the frame length to an value ranging from 8&#xa;              to 256. These bits are meaningless and are not used&#xa;              in AC97 or SPDIF audio block&#xa;              configuration." />
      <BitField start="8" size="7" name="FSALL" description="Frame synchronization active level&#xa;              length. These bits are set and cleared by software.&#xa;              They specify the length in number of bit clock (SCK)&#xa;              + 1 (FSALL[6:0] + 1) of the active level of the FS&#xa;              signal in the audio frame These bits are meaningless&#xa;              and are not used in AC97 or SPDIF audio block&#xa;              configuration. They must be configured when the audio&#xa;              block is disabled." />
      <BitField start="16" size="1" name="FSDEF" description="Frame synchronization definition. This&#xa;              bit is set and cleared by software. When the bit is&#xa;              set, the number of slots defined in the SAI_xSLOTR&#xa;              register has to be even. It means that half of this&#xa;              number of slots will be dedicated to the left channel&#xa;              and the other slots for the right channel (e.g: this&#xa;              bit has to be set for I2S or MSB/LSB-justified&#xa;              protocols...). This bit is meaningless and is not&#xa;              used in AC97 or SPDIF audio block configuration. It&#xa;              must be configured when the audio block is&#xa;              disabled." />
      <BitField start="17" size="1" name="FSPOL" description="Frame synchronization polarity. This bit&#xa;              is set and cleared by software. It is used to&#xa;              configure the level of the start of frame on the FS&#xa;              signal. It is meaningless and is not used in AC97 or&#xa;              SPDIF audio block configuration. This bit must be&#xa;              configured when the audio block is&#xa;              disabled." />
      <BitField start="18" size="1" name="FSOFF" description="Frame synchronization offset. This bit&#xa;              is set and cleared by software. It is meaningless and&#xa;              is not used in AC97 or SPDIF audio block&#xa;              configuration. This bit must be configured when the&#xa;              audio block is disabled." />
    </Register>
    <Register start="+0x30" size="0" name="SAI_BSLOTR" access="Read/Write" description="This register has no meaning in AC97 and&#xa;          SPDIF audio protocol" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FBOFF" description="First bit offset These bits are set and&#xa;              cleared by software. The value set in this bitfield&#xa;              defines the position of the first data transfer bit&#xa;              in the slot. It represents an offset value. In&#xa;              transmission mode, the bits outside the data field&#xa;              are forced to 0. In reception mode, the extra&#xa;              received bits are discarded. These bits must be set&#xa;              when the audio block is disabled. They are ignored in&#xa;              AC97 or SPDIF mode." />
      <BitField start="6" size="2" name="SLOTSZ" description="Slot size This bits is set and cleared&#xa;              by software. The slot size must be higher or equal to&#xa;              the data size. If this condition is not respected,&#xa;              the behavior of the SAI will be undetermined. Refer&#xa;              to Section: Output data line management on an&#xa;              inactive slot for information on how to drive SD&#xa;              line. These bits must be set when the audio block is&#xa;              disabled. They are ignored in AC97 or SPDIF&#xa;              mode." />
      <BitField start="8" size="4" name="NBSLOT" description="Number of slots in an audio frame. These&#xa;              bits are set and cleared by software. The value set&#xa;              in this bitfield represents the number of slots + 1&#xa;              in the audio frame (including the number of inactive&#xa;              slots). The maximum number of slots is 16. The number&#xa;              of slots should be even if FSDEF bit in the SAI_xFRCR&#xa;              register is set. The number of slots must be&#xa;              configured when the audio block is disabled. They are&#xa;              ignored in AC97 or SPDIF mode." />
      <BitField start="16" size="16" name="SLOTEN" description="Slot enable. These bits are set and&#xa;              cleared by software. Each SLOTEN bit corresponds to a&#xa;              slot position from 0 to 15 (maximum 16 slots). The&#xa;              slot must be enabled when the audio block is&#xa;              disabled. They are ignored in AC97 or SPDIF&#xa;              mode." />
    </Register>
    <Register start="+0x34" size="0" name="SAI_BIM" access="Read/Write" description="Interrupt mask register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDRIE" description="Overrun/underrun interrupt enable. This&#xa;              bit is set and cleared by software. When this bit is&#xa;              set, an interrupt is generated if the OVRUDR bit in&#xa;              the SAI_xSR register is set." />
      <BitField start="1" size="1" name="MUTEDETIE" description="Mute detection interrupt enable. This&#xa;              bit is set and cleared by software. When this bit is&#xa;              set, an interrupt is generated if the MUTEDET bit in&#xa;              the SAI_xSR register is set. This bit has a meaning&#xa;              only if the audio block is configured in receiver&#xa;              mode." />
      <BitField start="2" size="1" name="WCKCFGIE" description="Wrong clock configuration interrupt&#xa;              enable. This bit is set and cleared by software. This&#xa;              bit is taken into account only if the audio block is&#xa;              configured as a master (MODE[1] = 0) and NODIV = 0.&#xa;              It generates an interrupt if the WCKCFG flag in the&#xa;              SAI_xSR register is set. Note: This bit is used only&#xa;              in TDM mode and is meaningless in other&#xa;              modes." />
      <BitField start="3" size="1" name="FREQIE" description="FIFO request interrupt enable. This bit&#xa;              is set and cleared by software. When this bit is set,&#xa;              an interrupt is generated if the FREQ bit in the&#xa;              SAI_xSR register is set. Since the audio block&#xa;              defaults to operate as a transmitter after reset, the&#xa;              MODE bit must be configured before setting FREQIE to&#xa;              avoid a parasitic interruption in receiver&#xa;              mode," />
      <BitField start="4" size="1" name="CNRDYIE" description="Codec not ready interrupt enable (AC97).&#xa;              This bit is set and cleared by software. When the&#xa;              interrupt is enabled, the audio block detects in the&#xa;              slot 0 (tag0) of the AC97 frame if the Codec&#xa;              connected to this line is ready or not. If it is not&#xa;              ready, the CNRDY flag in the SAI_xSR register is set&#xa;              and an interruption i generated. This bit has a&#xa;              meaning only if the AC97 mode is selected through&#xa;              PRTCFG[1:0] bits and the audio block is operates as a&#xa;              receiver." />
      <BitField start="5" size="1" name="AFSDETIE" description="Anticipated frame synchronization&#xa;              detection interrupt enable. This bit is set and&#xa;              cleared by software. When this bit is set, an&#xa;              interrupt will be generated if the AFSDET bit in the&#xa;              SAI_xSR register is set. This bit is meaningless in&#xa;              AC97, SPDIF mode or when the audio block operates as&#xa;              a master." />
      <BitField start="6" size="1" name="LFSDETIE" description="Late frame synchronization detection&#xa;              interrupt enable. This bit is set and cleared by&#xa;              software. When this bit is set, an interrupt will be&#xa;              generated if the LFSDET bit is set in the SAI_xSR&#xa;              register. This bit is meaningless in AC97, SPDIF mode&#xa;              or when the audio block operates as a&#xa;              master." />
    </Register>
    <Register start="+0x38" size="0" name="SAI_BSR" access="ReadOnly" description="Status register" reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDR" description="Overrun / underrun. This bit is read&#xa;              only. The overrun and underrun conditions can occur&#xa;              only when the audio block is configured as a receiver&#xa;              and a transmitter, respectively. It can generate an&#xa;              interrupt if OVRUDRIE bit is set in SAI_xIM register.&#xa;              This flag is cleared when the software sets COVRUDR&#xa;              bit in SAI_xCLRFR register." />
      <BitField start="1" size="1" name="MUTEDET" description="Mute detection. This bit is read only.&#xa;              This flag is set if consecutive 0 values are received&#xa;              in each slot of a given audio frame and for a&#xa;              consecutive number of audio frames (set in the&#xa;              MUTECNT bit in the SAI_xCR2 register). It can&#xa;              generate an interrupt if MUTEDETIE bit is set in&#xa;              SAI_xIM register. This flag is cleared when the&#xa;              software sets bit CMUTEDET in the SAI_xCLRFR&#xa;              register." />
      <BitField start="2" size="1" name="WCKCFG" description="Wrong clock configuration flag. This bit&#xa;              is read only. This bit is used only when the audio&#xa;              block operates in master mode (MODE[1] = 0) and NODIV&#xa;              = 0. It can generate an interrupt if WCKCFGIE bit is&#xa;              set in SAI_xIM register. This flag is cleared when&#xa;              the software sets CWCKCFG bit in SAI_xCLRFR&#xa;              register." />
      <BitField start="3" size="1" name="FREQ" description="FIFO request. This bit is read only. The&#xa;              request depends on the audio block configuration: If&#xa;              the block is configured in transmission mode, the&#xa;              FIFO request is related to a write request operation&#xa;              in the SAI_xDR. If the block configured in reception,&#xa;              the FIFO request related to a read request operation&#xa;              from the SAI_xDR. This flag can generate an interrupt&#xa;              if FREQIE bit is set in SAI_xIM&#xa;              register." />
      <BitField start="4" size="1" name="CNRDY" description="Codec not ready. This bit is read only.&#xa;              This bit is used only when the AC97 audio protocol is&#xa;              selected in the SAI_xCR1 register and configured in&#xa;              receiver mode. It can generate an interrupt if&#xa;              CNRDYIE bit is set in SAI_xIM register. This flag is&#xa;              cleared when the software sets CCNRDY bit in&#xa;              SAI_xCLRFR register." />
      <BitField start="5" size="1" name="AFSDET" description="Anticipated frame synchronization&#xa;              detection. This bit is read only. This flag can be&#xa;              set only if the audio block is configured in slave&#xa;              mode. It is not used in AC97or SPDIF mode. It can&#xa;              generate an interrupt if AFSDETIE bit is set in&#xa;              SAI_xIM register. This flag is cleared when the&#xa;              software sets CAFSDET bit in SAI_xCLRFR&#xa;              register." />
      <BitField start="6" size="1" name="LFSDET" description="Late frame synchronization detection.&#xa;              This bit is read only. This flag can be set only if&#xa;              the audio block is configured in slave mode. It is&#xa;              not used in AC97 or SPDIF mode. It can generate an&#xa;              interrupt if LFSDETIE bit is set in the SAI_xIM&#xa;              register. This flag is cleared when the software sets&#xa;              bit CLFSDET in SAI_xCLRFR register" />
      <BitField start="16" size="3" name="FLVL" description="FIFO level threshold. This bit is read&#xa;              only. The FIFO level threshold flag is managed only&#xa;              by hardware and its setting depends on SAI block&#xa;              configuration (transmitter or receiver mode). If the&#xa;              SAI block is configured as transmitter: If SAI block&#xa;              is configured as receiver:" />
    </Register>
    <Register start="+0x3C" size="0" name="SAI_BCLRFR" access="WriteOnly" description="Clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COVRUDR" description="Clear overrun / underrun. This bit is&#xa;              write only. Programming this bit to 1 clears the&#xa;              OVRUDR flag in the SAI_xSR register. Reading this bit&#xa;              always returns the value 0." />
      <BitField start="1" size="1" name="CMUTEDET" description="Mute detection flag. This bit is write&#xa;              only. Programming this bit to 1 clears the MUTEDET&#xa;              flag in the SAI_xSR register. Reading this bit always&#xa;              returns the value 0." />
      <BitField start="2" size="1" name="CWCKCFG" description="Clear wrong clock configuration flag.&#xa;              This bit is write only. Programming this bit to 1&#xa;              clears the WCKCFG flag in the SAI_xSR register. This&#xa;              bit is used only when the audio block is set as&#xa;              master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1&#xa;              register. Reading this bit always returns the value&#xa;              0." />
      <BitField start="4" size="1" name="CCNRDY" description="Clear Codec not ready flag. This bit is&#xa;              write only. Programming this bit to 1 clears the&#xa;              CNRDY flag in the SAI_xSR register. This bit is used&#xa;              only when the AC97 audio protocol is selected in the&#xa;              SAI_xCR1 register. Reading this bit always returns&#xa;              the value 0." />
      <BitField start="5" size="1" name="CAFSDET" description="Clear anticipated frame synchronization&#xa;              detection flag. This bit is write only. Programming&#xa;              this bit to 1 clears the AFSDET flag in the SAI_xSR&#xa;              register. It is not used in AC97or SPDIF mode.&#xa;              Reading this bit always returns the value&#xa;              0." />
      <BitField start="6" size="1" name="CLFSDET" description="Clear late frame synchronization&#xa;              detection flag. This bit is write only. Programming&#xa;              this bit to 1 clears the LFSDET flag in the SAI_xSR&#xa;              register. This bit is not used in AC97or SPDIF mode&#xa;              Reading this bit always returns the value&#xa;              0." />
    </Register>
    <Register start="+0x40" size="0" name="SAI_BDR" access="Read/Write" description="Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data A write to this register loads the&#xa;              FIFO provided the FIFO is not full. A read from this&#xa;              register empties the FIFO if the FIFO is not&#xa;              empty." />
    </Register>
    <Register start="+0x44" size="0" name="SAI_PDMCR" access="Read/Write" description="PDM control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDMEN" description="PDM enable" />
      <BitField start="4" size="2" name="MICNBR" description="Number of microphones" />
      <BitField start="8" size="1" name="CKEN1" description="Clock enable of bitstream clock number&#xa;              1" />
      <BitField start="9" size="1" name="CKEN2" description="Clock enable of bitstream clock number&#xa;              2" />
      <BitField start="10" size="1" name="CKEN3" description="Clock enable of bitstream clock number&#xa;              3" />
      <BitField start="11" size="1" name="CKEN4" description="Clock enable of bitstream clock number&#xa;              4" />
    </Register>
    <Register start="+0x48" size="0" name="SAI_PDMDLY" access="Read/Write" description="PDM delay register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="DLYM1L" description="Delay line adjust for first microphone&#xa;              of pair 1" />
      <BitField start="4" size="3" name="DLYM1R" description="Delay line adjust for second microphone&#xa;              of pair 1" />
      <BitField start="8" size="3" name="DLYM2L" description="Delay line for first microphone of pair&#xa;              2" />
      <BitField start="12" size="3" name="DLYM2R" description="Delay line for second microphone of pair&#xa;              2" />
      <BitField start="16" size="3" name="DLYM3L" description="Delay line for first microphone of pair&#xa;              3" />
      <BitField start="20" size="3" name="DLYM3R" description="Delay line for second microphone of pair&#xa;              3" />
      <BitField start="24" size="3" name="DLYM4L" description="Delay line for first microphone of pair&#xa;              4" />
      <BitField start="28" size="3" name="DLYM4R" description="Delay line for second microphone of pair&#xa;              4" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SAI2" start="0x40015C00" description="SAI">
    <Register start="+0x0" size="0" name="SAI_GCR" access="Read/Write" description="Global configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="2" name="SYNCOUT" description="Synchronization outputs These bits are&#xa;              set and cleared by software." />
      <BitField start="0" size="2" name="SYNCIN" description="Synchronization inputs" />
    </Register>
    <Register start="+0x4" size="0" name="SAI_ACR1" access="Read/Write" description="Configuration register 1" reset_value="0x00000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE" description="SAIx audio block mode&#xa;              immediately" />
      <BitField start="2" size="2" name="PRTCFG" description="Protocol configuration. These bits are&#xa;              set and cleared by software. These bits have to be&#xa;              configured when the audio block is&#xa;              disabled." />
      <BitField start="5" size="3" name="DS" description="Data size. These bits are set and&#xa;              cleared by software. These bits are ignored when the&#xa;              SPDIF protocols are selected (bit PRTCFG[1:0]),&#xa;              because the frame and the data size are fixed in such&#xa;              case. When the companding mode is selected through&#xa;              COMP[1:0] bits, DS[1:0] are ignored since the data&#xa;              size is fixed to 8 bits by the algorithm. These bits&#xa;              must be configured when the audio block is&#xa;              disabled." />
      <BitField start="8" size="1" name="LSBFIRST" description="Least significant bit first. This bit is&#xa;              set and cleared by software. It must be configured&#xa;              when the audio block is disabled. This bit has no&#xa;              meaning in AC97 audio protocol since AC97 data are&#xa;              always transferred with the MSB first. This bit has&#xa;              no meaning in SPDIF audio protocol since in SPDIF&#xa;              data are always transferred with LSB&#xa;              first." />
      <BitField start="9" size="1" name="CKSTR" description="Clock strobing edge. This bit is set and&#xa;              cleared by software. It must be configured when the&#xa;              audio block is disabled. This bit has no meaning in&#xa;              SPDIF audio protocol." />
      <BitField start="10" size="2" name="SYNCEN" description="Synchronization enable. These bits are&#xa;              set and cleared by software. They must be configured&#xa;              when the audio sub-block is disabled. Note: The audio&#xa;              sub-block should be configured as asynchronous when&#xa;              SPDIF mode is enabled." />
      <BitField start="12" size="1" name="MONO" description="Mono mode. This bit is set and cleared&#xa;              by software. It is meaningful only when the number of&#xa;              slots is equal to 2. When the mono mode is selected,&#xa;              slot 0 data are duplicated on slot 1 when the audio&#xa;              block operates as a transmitter. In reception mode,&#xa;              the slot1 is discarded and only the data received&#xa;              from slot 0 are stored. Refer to Section: Mono/stereo&#xa;              mode for more details." />
      <BitField start="13" size="1" name="OUTDRIV" description="Output drive. This bit is set and&#xa;              cleared by software. Note: This bit has to be set&#xa;              before enabling the audio block and after the audio&#xa;              block configuration." />
      <BitField start="16" size="1" name="SAIXEN" description="Audio block enable where x is A or B.&#xa;              This bit is set by software. To switch off the audio&#xa;              block, the application software must program this bit&#xa;              to 0 and poll the bit till it reads back 0, meaning&#xa;              that the block is completely disabled. Before setting&#xa;              this bit to 1, check that it is set to 0, otherwise&#xa;              the enable command will not be taken into account.&#xa;              This bit allows to control the state of SAIx audio&#xa;              block. If it is disabled when an audio frame transfer&#xa;              is ongoing, the ongoing transfer completes and the&#xa;              cell is fully disabled at the end of this audio frame&#xa;              transfer. Note: When SAIx block is configured in&#xa;              master mode, the clock must be present on the input&#xa;              of SAIx before setting SAIXEN bit." />
      <BitField start="17" size="1" name="DMAEN" description="DMA enable. This bit is set and cleared&#xa;              by software. Note: Since the audio block defaults to&#xa;              operate as a transmitter after reset, the MODE[1:0]&#xa;              bits must be configured before setting DMAEN to avoid&#xa;              a DMA request in receiver mode." />
      <BitField start="19" size="1" name="NOMCK" description="No divider" />
      <BitField start="20" size="4" name="MCKDIV" description="Master clock divider. These bits are set&#xa;              and cleared by software. These bits are meaningless&#xa;              when the audio block operates in slave mode. They&#xa;              have to be configured when the audio block is&#xa;              disabled. Others: the master clock frequency is&#xa;              calculated accordingly to the following&#xa;              formula:" />
      <BitField start="26" size="1" name="OSR" description="Oversampling ratio for master&#xa;              clock" />
    </Register>
    <Register start="+0x8" size="0" name="SAI_ACR2" access="Read/Write" description="Configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FTH" description="FIFO threshold. This bit is set and&#xa;              cleared by software." />
      <BitField start="3" size="1" name="FFLUSH" description="FIFO flush. This bit is set by software.&#xa;              It is always read as 0. This bit should be configured&#xa;              when the SAI is disabled." />
      <BitField start="4" size="1" name="TRIS" description="Tristate management on data line. This&#xa;              bit is set and cleared by software. It is meaningful&#xa;              only if the audio block is configured as a&#xa;              transmitter. This bit is not used when the audio&#xa;              block is configured in SPDIF mode. It should be&#xa;              configured when SAI is disabled. Refer to Section:&#xa;              Output data line management on an inactive slot for&#xa;              more details." />
      <BitField start="5" size="1" name="MUTE" description="Mute. This bit is set and cleared by&#xa;              software. It is meaningful only when the audio block&#xa;              operates as a transmitter. The MUTE value is linked&#xa;              to value of MUTEVAL if the number of slots is lower&#xa;              or equal to 2, or equal to 0 if it is greater than 2.&#xa;              Refer to Section: Mute mode for more details. Note:&#xa;              This bit is meaningless and should not be used for&#xa;              SPDIF audio blocks." />
      <BitField start="6" size="1" name="MUTEVAL" description="Mute value. This bit is set and cleared&#xa;              by software.It must be written before enabling the&#xa;              audio block: SAIXEN. This bit is meaningful only when&#xa;              the audio block operates as a transmitter, the number&#xa;              of slots is lower or equal to 2 and the MUTE bit is&#xa;              set. If more slots are declared, the bit value sent&#xa;              during the transmission in mute mode is equal to 0,&#xa;              whatever the value of MUTEVAL. if the number of slot&#xa;              is lower or equal to 2 and MUTEVAL = 1, the MUTE&#xa;              value transmitted for each slot is the one sent&#xa;              during the previous frame. Refer to Section: Mute&#xa;              mode for more details. Note: This bit is meaningless&#xa;              and should not be used for SPDIF audio&#xa;              blocks." />
      <BitField start="7" size="6" name="MUTECNT" description="Mute counter. These bits are set and&#xa;              cleared by software. They are used only in reception&#xa;              mode. The value set in these bits is compared to the&#xa;              number of consecutive mute frames detected in&#xa;              reception. When the number of mute frames is equal to&#xa;              this value, the flag MUTEDET will be set and an&#xa;              interrupt will be generated if bit MUTEDETIE is set.&#xa;              Refer to Section: Mute mode for more&#xa;              details." />
      <BitField start="13" size="1" name="CPL" description="Complement bit. This bit is set and&#xa;              cleared by software. It defines the type of&#xa;              complement to be used for companding mode Note: This&#xa;              bit has effect only when the companding mode is -Law&#xa;              algorithm or A-Law algorithm." />
      <BitField start="14" size="2" name="COMP" description="Companding mode. These bits are set and&#xa;              cleared by software. The -Law and the A-Law log are a&#xa;              part of the CCITT G.711 recommendation, the type of&#xa;              complement that will be used depends on CPL bit. The&#xa;              data expansion or data compression are determined by&#xa;              the state of bit MODE[0]. The data compression is&#xa;              applied if the audio block is configured as a&#xa;              transmitter. The data expansion is automatically&#xa;              applied when the audio block is configured as a&#xa;              receiver. Refer to Section: Companding mode for more&#xa;              details. Note: Companding mode is applicable only&#xa;              when TDM is selected." />
    </Register>
    <Register start="+0xC" size="0" name="SAI_AFRCR" access="Read/Write" description="This register has no meaning in AC97 and&#xa;          SPDIF audio protocol" reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FRL" description="Frame length. These bits are set and&#xa;              cleared by software. They define the audio frame&#xa;              length expressed in number of SCK clock cycles: the&#xa;              number of bits in the frame is equal to FRL[7:0] + 1.&#xa;              The minimum number of bits to transfer in an audio&#xa;              frame must be equal to 8, otherwise the audio block&#xa;              will behaves in an unexpected way. This is the case&#xa;              when the data size is 8 bits and only one slot 0 is&#xa;              defined in NBSLOT[4:0] of SAI_xSLOTR register&#xa;              (NBSLOT[3:0] = 0000). In master mode, if the master&#xa;              clock (available on MCLK_x pin) is used, the frame&#xa;              length should be aligned with a number equal to a&#xa;              power of 2, ranging from 8 to 256. When the master&#xa;              clock is not used (NODIV = 1), it is recommended to&#xa;              program the frame length to an value ranging from 8&#xa;              to 256. These bits are meaningless and are not used&#xa;              in AC97 or SPDIF audio block&#xa;              configuration." />
      <BitField start="8" size="7" name="FSALL" description="Frame synchronization active level&#xa;              length. These bits are set and cleared by software.&#xa;              They specify the length in number of bit clock (SCK)&#xa;              + 1 (FSALL[6:0] + 1) of the active level of the FS&#xa;              signal in the audio frame These bits are meaningless&#xa;              and are not used in AC97 or SPDIF audio block&#xa;              configuration. They must be configured when the audio&#xa;              block is disabled." />
      <BitField start="16" size="1" name="FSDEF" description="Frame synchronization definition. This&#xa;              bit is set and cleared by software. When the bit is&#xa;              set, the number of slots defined in the SAI_xSLOTR&#xa;              register has to be even. It means that half of this&#xa;              number of slots will be dedicated to the left channel&#xa;              and the other slots for the right channel (e.g: this&#xa;              bit has to be set for I2S or MSB/LSB-justified&#xa;              protocols...). This bit is meaningless and is not&#xa;              used in AC97 or SPDIF audio block configuration. It&#xa;              must be configured when the audio block is&#xa;              disabled." />
      <BitField start="17" size="1" name="FSPOL" description="Frame synchronization polarity. This bit&#xa;              is set and cleared by software. It is used to&#xa;              configure the level of the start of frame on the FS&#xa;              signal. It is meaningless and is not used in AC97 or&#xa;              SPDIF audio block configuration. This bit must be&#xa;              configured when the audio block is&#xa;              disabled." />
      <BitField start="18" size="1" name="FSOFF" description="Frame synchronization offset. This bit&#xa;              is set and cleared by software. It is meaningless and&#xa;              is not used in AC97 or SPDIF audio block&#xa;              configuration. This bit must be configured when the&#xa;              audio block is disabled." />
    </Register>
    <Register start="+0x10" size="0" name="SAI_ASLOTR" access="Read/Write" description="This register has no meaning in AC97 and&#xa;          SPDIF audio protocol" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FBOFF" description="First bit offset These bits are set and&#xa;              cleared by software. The value set in this bitfield&#xa;              defines the position of the first data transfer bit&#xa;              in the slot. It represents an offset value. In&#xa;              transmission mode, the bits outside the data field&#xa;              are forced to 0. In reception mode, the extra&#xa;              received bits are discarded. These bits must be set&#xa;              when the audio block is disabled. They are ignored in&#xa;              AC97 or SPDIF mode." />
      <BitField start="6" size="2" name="SLOTSZ" description="Slot size This bits is set and cleared&#xa;              by software. The slot size must be higher or equal to&#xa;              the data size. If this condition is not respected,&#xa;              the behavior of the SAI will be undetermined. Refer&#xa;              to Section: Output data line management on an&#xa;              inactive slot for information on how to drive SD&#xa;              line. These bits must be set when the audio block is&#xa;              disabled. They are ignored in AC97 or SPDIF&#xa;              mode." />
      <BitField start="8" size="4" name="NBSLOT" description="Number of slots in an audio frame. These&#xa;              bits are set and cleared by software. The value set&#xa;              in this bitfield represents the number of slots + 1&#xa;              in the audio frame (including the number of inactive&#xa;              slots). The maximum number of slots is 16. The number&#xa;              of slots should be even if FSDEF bit in the SAI_xFRCR&#xa;              register is set. The number of slots must be&#xa;              configured when the audio block is disabled. They are&#xa;              ignored in AC97 or SPDIF mode." />
      <BitField start="16" size="16" name="SLOTEN" description="Slot enable. These bits are set and&#xa;              cleared by software. Each SLOTEN bit corresponds to a&#xa;              slot position from 0 to 15 (maximum 16 slots). The&#xa;              slot must be enabled when the audio block is&#xa;              disabled. They are ignored in AC97 or SPDIF&#xa;              mode." />
    </Register>
    <Register start="+0x14" size="0" name="SAI_AIM" access="Read/Write" description="Interrupt mask register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDRIE" description="Overrun/underrun interrupt enable. This&#xa;              bit is set and cleared by software. When this bit is&#xa;              set, an interrupt is generated if the OVRUDR bit in&#xa;              the SAI_xSR register is set." />
      <BitField start="1" size="1" name="MUTEDETIE" description="Mute detection interrupt enable. This&#xa;              bit is set and cleared by software. When this bit is&#xa;              set, an interrupt is generated if the MUTEDET bit in&#xa;              the SAI_xSR register is set. This bit has a meaning&#xa;              only if the audio block is configured in receiver&#xa;              mode." />
      <BitField start="2" size="1" name="WCKCFGIE" description="Wrong clock configuration interrupt&#xa;              enable. This bit is set and cleared by software. This&#xa;              bit is taken into account only if the audio block is&#xa;              configured as a master (MODE[1] = 0) and NODIV = 0.&#xa;              It generates an interrupt if the WCKCFG flag in the&#xa;              SAI_xSR register is set. Note: This bit is used only&#xa;              in TDM mode and is meaningless in other&#xa;              modes." />
      <BitField start="3" size="1" name="FREQIE" description="FIFO request interrupt enable. This bit&#xa;              is set and cleared by software. When this bit is set,&#xa;              an interrupt is generated if the FREQ bit in the&#xa;              SAI_xSR register is set. Since the audio block&#xa;              defaults to operate as a transmitter after reset, the&#xa;              MODE bit must be configured before setting FREQIE to&#xa;              avoid a parasitic interruption in receiver&#xa;              mode," />
      <BitField start="4" size="1" name="CNRDYIE" description="Codec not ready interrupt enable (AC97).&#xa;              This bit is set and cleared by software. When the&#xa;              interrupt is enabled, the audio block detects in the&#xa;              slot 0 (tag0) of the AC97 frame if the Codec&#xa;              connected to this line is ready or not. If it is not&#xa;              ready, the CNRDY flag in the SAI_xSR register is set&#xa;              and an interruption i generated. This bit has a&#xa;              meaning only if the AC97 mode is selected through&#xa;              PRTCFG[1:0] bits and the audio block is operates as a&#xa;              receiver." />
      <BitField start="5" size="1" name="AFSDETIE" description="Anticipated frame synchronization&#xa;              detection interrupt enable. This bit is set and&#xa;              cleared by software. When this bit is set, an&#xa;              interrupt will be generated if the AFSDET bit in the&#xa;              SAI_xSR register is set. This bit is meaningless in&#xa;              AC97, SPDIF mode or when the audio block operates as&#xa;              a master." />
      <BitField start="6" size="1" name="LFSDETIE" description="Late frame synchronization detection&#xa;              interrupt enable. This bit is set and cleared by&#xa;              software. When this bit is set, an interrupt will be&#xa;              generated if the LFSDET bit is set in the SAI_xSR&#xa;              register. This bit is meaningless in AC97, SPDIF mode&#xa;              or when the audio block operates as a&#xa;              master." />
    </Register>
    <Register start="+0x18" size="0" name="SAI_ASR" access="ReadOnly" description="Status register" reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDR" description="Overrun / underrun. This bit is read&#xa;              only. The overrun and underrun conditions can occur&#xa;              only when the audio block is configured as a receiver&#xa;              and a transmitter, respectively. It can generate an&#xa;              interrupt if OVRUDRIE bit is set in SAI_xIM register.&#xa;              This flag is cleared when the software sets COVRUDR&#xa;              bit in SAI_xCLRFR register." />
      <BitField start="1" size="1" name="MUTEDET" description="Mute detection. This bit is read only.&#xa;              This flag is set if consecutive 0 values are received&#xa;              in each slot of a given audio frame and for a&#xa;              consecutive number of audio frames (set in the&#xa;              MUTECNT bit in the SAI_xCR2 register). It can&#xa;              generate an interrupt if MUTEDETIE bit is set in&#xa;              SAI_xIM register. This flag is cleared when the&#xa;              software sets bit CMUTEDET in the SAI_xCLRFR&#xa;              register." />
      <BitField start="2" size="1" name="WCKCFG" description="Wrong clock configuration flag. This bit&#xa;              is read only. This bit is used only when the audio&#xa;              block operates in master mode (MODE[1] = 0) and NODIV&#xa;              = 0. It can generate an interrupt if WCKCFGIE bit is&#xa;              set in SAI_xIM register. This flag is cleared when&#xa;              the software sets CWCKCFG bit in SAI_xCLRFR&#xa;              register." />
      <BitField start="3" size="1" name="FREQ" description="FIFO request. This bit is read only. The&#xa;              request depends on the audio block configuration: If&#xa;              the block is configured in transmission mode, the&#xa;              FIFO request is related to a write request operation&#xa;              in the SAI_xDR. If the block configured in reception,&#xa;              the FIFO request related to a read request operation&#xa;              from the SAI_xDR. This flag can generate an interrupt&#xa;              if FREQIE bit is set in SAI_xIM&#xa;              register." />
      <BitField start="4" size="1" name="CNRDY" description="Codec not ready. This bit is read only.&#xa;              This bit is used only when the AC97 audio protocol is&#xa;              selected in the SAI_xCR1 register and configured in&#xa;              receiver mode. It can generate an interrupt if&#xa;              CNRDYIE bit is set in SAI_xIM register. This flag is&#xa;              cleared when the software sets CCNRDY bit in&#xa;              SAI_xCLRFR register." />
      <BitField start="5" size="1" name="AFSDET" description="Anticipated frame synchronization&#xa;              detection. This bit is read only. This flag can be&#xa;              set only if the audio block is configured in slave&#xa;              mode. It is not used in AC97or SPDIF mode. It can&#xa;              generate an interrupt if AFSDETIE bit is set in&#xa;              SAI_xIM register. This flag is cleared when the&#xa;              software sets CAFSDET bit in SAI_xCLRFR&#xa;              register." />
      <BitField start="6" size="1" name="LFSDET" description="Late frame synchronization detection.&#xa;              This bit is read only. This flag can be set only if&#xa;              the audio block is configured in slave mode. It is&#xa;              not used in AC97 or SPDIF mode. It can generate an&#xa;              interrupt if LFSDETIE bit is set in the SAI_xIM&#xa;              register. This flag is cleared when the software sets&#xa;              bit CLFSDET in SAI_xCLRFR register" />
      <BitField start="16" size="3" name="FLVL" description="FIFO level threshold. This bit is read&#xa;              only. The FIFO level threshold flag is managed only&#xa;              by hardware and its setting depends on SAI block&#xa;              configuration (transmitter or receiver mode). If the&#xa;              SAI block is configured as transmitter: If SAI block&#xa;              is configured as receiver:" />
    </Register>
    <Register start="+0x1C" size="0" name="SAI_ACLRFR" access="WriteOnly" description="Clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COVRUDR" description="Clear overrun / underrun. This bit is&#xa;              write only. Programming this bit to 1 clears the&#xa;              OVRUDR flag in the SAI_xSR register. Reading this bit&#xa;              always returns the value 0." />
      <BitField start="1" size="1" name="CMUTEDET" description="Mute detection flag. This bit is write&#xa;              only. Programming this bit to 1 clears the MUTEDET&#xa;              flag in the SAI_xSR register. Reading this bit always&#xa;              returns the value 0." />
      <BitField start="2" size="1" name="CWCKCFG" description="Clear wrong clock configuration flag.&#xa;              This bit is write only. Programming this bit to 1&#xa;              clears the WCKCFG flag in the SAI_xSR register. This&#xa;              bit is used only when the audio block is set as&#xa;              master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1&#xa;              register. Reading this bit always returns the value&#xa;              0." />
      <BitField start="4" size="1" name="CCNRDY" description="Clear Codec not ready flag. This bit is&#xa;              write only. Programming this bit to 1 clears the&#xa;              CNRDY flag in the SAI_xSR register. This bit is used&#xa;              only when the AC97 audio protocol is selected in the&#xa;              SAI_xCR1 register. Reading this bit always returns&#xa;              the value 0." />
      <BitField start="5" size="1" name="CAFSDET" description="Clear anticipated frame synchronization&#xa;              detection flag. This bit is write only. Programming&#xa;              this bit to 1 clears the AFSDET flag in the SAI_xSR&#xa;              register. It is not used in AC97or SPDIF mode.&#xa;              Reading this bit always returns the value&#xa;              0." />
      <BitField start="6" size="1" name="CLFSDET" description="Clear late frame synchronization&#xa;              detection flag. This bit is write only. Programming&#xa;              this bit to 1 clears the LFSDET flag in the SAI_xSR&#xa;              register. This bit is not used in AC97or SPDIF mode&#xa;              Reading this bit always returns the value&#xa;              0." />
    </Register>
    <Register start="+0x20" size="0" name="SAI_ADR" access="Read/Write" description="Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data A write to this register loads the&#xa;              FIFO provided the FIFO is not full. A read from this&#xa;              register empties the FIFO if the FIFO is not&#xa;              empty." />
    </Register>
    <Register start="+0x24" size="0" name="SAI_BCR1" access="Read/Write" description="Configuration register 1" reset_value="0x00000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE" description="SAIx audio block mode&#xa;              immediately" />
      <BitField start="2" size="2" name="PRTCFG" description="Protocol configuration. These bits are&#xa;              set and cleared by software. These bits have to be&#xa;              configured when the audio block is&#xa;              disabled." />
      <BitField start="5" size="3" name="DS" description="Data size. These bits are set and&#xa;              cleared by software. These bits are ignored when the&#xa;              SPDIF protocols are selected (bit PRTCFG[1:0]),&#xa;              because the frame and the data size are fixed in such&#xa;              case. When the companding mode is selected through&#xa;              COMP[1:0] bits, DS[1:0] are ignored since the data&#xa;              size is fixed to 8 bits by the algorithm. These bits&#xa;              must be configured when the audio block is&#xa;              disabled." />
      <BitField start="8" size="1" name="LSBFIRST" description="Least significant bit first. This bit is&#xa;              set and cleared by software. It must be configured&#xa;              when the audio block is disabled. This bit has no&#xa;              meaning in AC97 audio protocol since AC97 data are&#xa;              always transferred with the MSB first. This bit has&#xa;              no meaning in SPDIF audio protocol since in SPDIF&#xa;              data are always transferred with LSB&#xa;              first." />
      <BitField start="9" size="1" name="CKSTR" description="Clock strobing edge. This bit is set and&#xa;              cleared by software. It must be configured when the&#xa;              audio block is disabled. This bit has no meaning in&#xa;              SPDIF audio protocol." />
      <BitField start="10" size="2" name="SYNCEN" description="Synchronization enable. These bits are&#xa;              set and cleared by software. They must be configured&#xa;              when the audio sub-block is disabled. Note: The audio&#xa;              sub-block should be configured as asynchronous when&#xa;              SPDIF mode is enabled." />
      <BitField start="12" size="1" name="MONO" description="Mono mode. This bit is set and cleared&#xa;              by software. It is meaningful only when the number of&#xa;              slots is equal to 2. When the mono mode is selected,&#xa;              slot 0 data are duplicated on slot 1 when the audio&#xa;              block operates as a transmitter. In reception mode,&#xa;              the slot1 is discarded and only the data received&#xa;              from slot 0 are stored. Refer to Section: Mono/stereo&#xa;              mode for more details." />
      <BitField start="13" size="1" name="OUTDRIV" description="Output drive. This bit is set and&#xa;              cleared by software. Note: This bit has to be set&#xa;              before enabling the audio block and after the audio&#xa;              block configuration." />
      <BitField start="16" size="1" name="SAIXEN" description="Audio block enable where x is A or B.&#xa;              This bit is set by software. To switch off the audio&#xa;              block, the application software must program this bit&#xa;              to 0 and poll the bit till it reads back 0, meaning&#xa;              that the block is completely disabled. Before setting&#xa;              this bit to 1, check that it is set to 0, otherwise&#xa;              the enable command will not be taken into account.&#xa;              This bit allows to control the state of SAIx audio&#xa;              block. If it is disabled when an audio frame transfer&#xa;              is ongoing, the ongoing transfer completes and the&#xa;              cell is fully disabled at the end of this audio frame&#xa;              transfer. Note: When SAIx block is configured in&#xa;              master mode, the clock must be present on the input&#xa;              of SAIx before setting SAIXEN bit." />
      <BitField start="17" size="1" name="DMAEN" description="DMA enable. This bit is set and cleared&#xa;              by software. Note: Since the audio block defaults to&#xa;              operate as a transmitter after reset, the MODE[1:0]&#xa;              bits must be configured before setting DMAEN to avoid&#xa;              a DMA request in receiver mode." />
      <BitField start="19" size="1" name="NOMCK" description="No divider" />
      <BitField start="20" size="4" name="MCKDIV" description="Master clock divider. These bits are set&#xa;              and cleared by software. These bits are meaningless&#xa;              when the audio block operates in slave mode. They&#xa;              have to be configured when the audio block is&#xa;              disabled. Others: the master clock frequency is&#xa;              calculated accordingly to the following&#xa;              formula:" />
      <BitField start="26" size="1" name="OSR" description="Oversampling ratio for master&#xa;              clock" />
    </Register>
    <Register start="+0x28" size="0" name="SAI_BCR2" access="Read/Write" description="Configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FTH" description="FIFO threshold. This bit is set and&#xa;              cleared by software." />
      <BitField start="3" size="1" name="FFLUSH" description="FIFO flush. This bit is set by software.&#xa;              It is always read as 0. This bit should be configured&#xa;              when the SAI is disabled." />
      <BitField start="4" size="1" name="TRIS" description="Tristate management on data line. This&#xa;              bit is set and cleared by software. It is meaningful&#xa;              only if the audio block is configured as a&#xa;              transmitter. This bit is not used when the audio&#xa;              block is configured in SPDIF mode. It should be&#xa;              configured when SAI is disabled. Refer to Section:&#xa;              Output data line management on an inactive slot for&#xa;              more details." />
      <BitField start="5" size="1" name="MUTE" description="Mute. This bit is set and cleared by&#xa;              software. It is meaningful only when the audio block&#xa;              operates as a transmitter. The MUTE value is linked&#xa;              to value of MUTEVAL if the number of slots is lower&#xa;              or equal to 2, or equal to 0 if it is greater than 2.&#xa;              Refer to Section: Mute mode for more details. Note:&#xa;              This bit is meaningless and should not be used for&#xa;              SPDIF audio blocks." />
      <BitField start="6" size="1" name="MUTEVAL" description="Mute value. This bit is set and cleared&#xa;              by software.It must be written before enabling the&#xa;              audio block: SAIXEN. This bit is meaningful only when&#xa;              the audio block operates as a transmitter, the number&#xa;              of slots is lower or equal to 2 and the MUTE bit is&#xa;              set. If more slots are declared, the bit value sent&#xa;              during the transmission in mute mode is equal to 0,&#xa;              whatever the value of MUTEVAL. if the number of slot&#xa;              is lower or equal to 2 and MUTEVAL = 1, the MUTE&#xa;              value transmitted for each slot is the one sent&#xa;              during the previous frame. Refer to Section: Mute&#xa;              mode for more details. Note: This bit is meaningless&#xa;              and should not be used for SPDIF audio&#xa;              blocks." />
      <BitField start="7" size="6" name="MUTECNT" description="Mute counter. These bits are set and&#xa;              cleared by software. They are used only in reception&#xa;              mode. The value set in these bits is compared to the&#xa;              number of consecutive mute frames detected in&#xa;              reception. When the number of mute frames is equal to&#xa;              this value, the flag MUTEDET will be set and an&#xa;              interrupt will be generated if bit MUTEDETIE is set.&#xa;              Refer to Section: Mute mode for more&#xa;              details." />
      <BitField start="13" size="1" name="CPL" description="Complement bit. This bit is set and&#xa;              cleared by software. It defines the type of&#xa;              complement to be used for companding mode Note: This&#xa;              bit has effect only when the companding mode is -Law&#xa;              algorithm or A-Law algorithm." />
      <BitField start="14" size="2" name="COMP" description="Companding mode. These bits are set and&#xa;              cleared by software. The -Law and the A-Law log are a&#xa;              part of the CCITT G.711 recommendation, the type of&#xa;              complement that will be used depends on CPL bit. The&#xa;              data expansion or data compression are determined by&#xa;              the state of bit MODE[0]. The data compression is&#xa;              applied if the audio block is configured as a&#xa;              transmitter. The data expansion is automatically&#xa;              applied when the audio block is configured as a&#xa;              receiver. Refer to Section: Companding mode for more&#xa;              details. Note: Companding mode is applicable only&#xa;              when TDM is selected." />
    </Register>
    <Register start="+0x2C" size="0" name="SAI_BFRCR" access="Read/Write" description="This register has no meaning in AC97 and&#xa;          SPDIF audio protocol" reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FRL" description="Frame length. These bits are set and&#xa;              cleared by software. They define the audio frame&#xa;              length expressed in number of SCK clock cycles: the&#xa;              number of bits in the frame is equal to FRL[7:0] + 1.&#xa;              The minimum number of bits to transfer in an audio&#xa;              frame must be equal to 8, otherwise the audio block&#xa;              will behaves in an unexpected way. This is the case&#xa;              when the data size is 8 bits and only one slot 0 is&#xa;              defined in NBSLOT[4:0] of SAI_xSLOTR register&#xa;              (NBSLOT[3:0] = 0000). In master mode, if the master&#xa;              clock (available on MCLK_x pin) is used, the frame&#xa;              length should be aligned with a number equal to a&#xa;              power of 2, ranging from 8 to 256. When the master&#xa;              clock is not used (NODIV = 1), it is recommended to&#xa;              program the frame length to an value ranging from 8&#xa;              to 256. These bits are meaningless and are not used&#xa;              in AC97 or SPDIF audio block&#xa;              configuration." />
      <BitField start="8" size="7" name="FSALL" description="Frame synchronization active level&#xa;              length. These bits are set and cleared by software.&#xa;              They specify the length in number of bit clock (SCK)&#xa;              + 1 (FSALL[6:0] + 1) of the active level of the FS&#xa;              signal in the audio frame These bits are meaningless&#xa;              and are not used in AC97 or SPDIF audio block&#xa;              configuration. They must be configured when the audio&#xa;              block is disabled." />
      <BitField start="16" size="1" name="FSDEF" description="Frame synchronization definition. This&#xa;              bit is set and cleared by software. When the bit is&#xa;              set, the number of slots defined in the SAI_xSLOTR&#xa;              register has to be even. It means that half of this&#xa;              number of slots will be dedicated to the left channel&#xa;              and the other slots for the right channel (e.g: this&#xa;              bit has to be set for I2S or MSB/LSB-justified&#xa;              protocols...). This bit is meaningless and is not&#xa;              used in AC97 or SPDIF audio block configuration. It&#xa;              must be configured when the audio block is&#xa;              disabled." />
      <BitField start="17" size="1" name="FSPOL" description="Frame synchronization polarity. This bit&#xa;              is set and cleared by software. It is used to&#xa;              configure the level of the start of frame on the FS&#xa;              signal. It is meaningless and is not used in AC97 or&#xa;              SPDIF audio block configuration. This bit must be&#xa;              configured when the audio block is&#xa;              disabled." />
      <BitField start="18" size="1" name="FSOFF" description="Frame synchronization offset. This bit&#xa;              is set and cleared by software. It is meaningless and&#xa;              is not used in AC97 or SPDIF audio block&#xa;              configuration. This bit must be configured when the&#xa;              audio block is disabled." />
    </Register>
    <Register start="+0x30" size="0" name="SAI_BSLOTR" access="Read/Write" description="This register has no meaning in AC97 and&#xa;          SPDIF audio protocol" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FBOFF" description="First bit offset These bits are set and&#xa;              cleared by software. The value set in this bitfield&#xa;              defines the position of the first data transfer bit&#xa;              in the slot. It represents an offset value. In&#xa;              transmission mode, the bits outside the data field&#xa;              are forced to 0. In reception mode, the extra&#xa;              received bits are discarded. These bits must be set&#xa;              when the audio block is disabled. They are ignored in&#xa;              AC97 or SPDIF mode." />
      <BitField start="6" size="2" name="SLOTSZ" description="Slot size This bits is set and cleared&#xa;              by software. The slot size must be higher or equal to&#xa;              the data size. If this condition is not respected,&#xa;              the behavior of the SAI will be undetermined. Refer&#xa;              to Section: Output data line management on an&#xa;              inactive slot for information on how to drive SD&#xa;              line. These bits must be set when the audio block is&#xa;              disabled. They are ignored in AC97 or SPDIF&#xa;              mode." />
      <BitField start="8" size="4" name="NBSLOT" description="Number of slots in an audio frame. These&#xa;              bits are set and cleared by software. The value set&#xa;              in this bitfield represents the number of slots + 1&#xa;              in the audio frame (including the number of inactive&#xa;              slots). The maximum number of slots is 16. The number&#xa;              of slots should be even if FSDEF bit in the SAI_xFRCR&#xa;              register is set. The number of slots must be&#xa;              configured when the audio block is disabled. They are&#xa;              ignored in AC97 or SPDIF mode." />
      <BitField start="16" size="16" name="SLOTEN" description="Slot enable. These bits are set and&#xa;              cleared by software. Each SLOTEN bit corresponds to a&#xa;              slot position from 0 to 15 (maximum 16 slots). The&#xa;              slot must be enabled when the audio block is&#xa;              disabled. They are ignored in AC97 or SPDIF&#xa;              mode." />
    </Register>
    <Register start="+0x34" size="0" name="SAI_BIM" access="Read/Write" description="Interrupt mask register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDRIE" description="Overrun/underrun interrupt enable. This&#xa;              bit is set and cleared by software. When this bit is&#xa;              set, an interrupt is generated if the OVRUDR bit in&#xa;              the SAI_xSR register is set." />
      <BitField start="1" size="1" name="MUTEDETIE" description="Mute detection interrupt enable. This&#xa;              bit is set and cleared by software. When this bit is&#xa;              set, an interrupt is generated if the MUTEDET bit in&#xa;              the SAI_xSR register is set. This bit has a meaning&#xa;              only if the audio block is configured in receiver&#xa;              mode." />
      <BitField start="2" size="1" name="WCKCFGIE" description="Wrong clock configuration interrupt&#xa;              enable. This bit is set and cleared by software. This&#xa;              bit is taken into account only if the audio block is&#xa;              configured as a master (MODE[1] = 0) and NODIV = 0.&#xa;              It generates an interrupt if the WCKCFG flag in the&#xa;              SAI_xSR register is set. Note: This bit is used only&#xa;              in TDM mode and is meaningless in other&#xa;              modes." />
      <BitField start="3" size="1" name="FREQIE" description="FIFO request interrupt enable. This bit&#xa;              is set and cleared by software. When this bit is set,&#xa;              an interrupt is generated if the FREQ bit in the&#xa;              SAI_xSR register is set. Since the audio block&#xa;              defaults to operate as a transmitter after reset, the&#xa;              MODE bit must be configured before setting FREQIE to&#xa;              avoid a parasitic interruption in receiver&#xa;              mode," />
      <BitField start="4" size="1" name="CNRDYIE" description="Codec not ready interrupt enable (AC97).&#xa;              This bit is set and cleared by software. When the&#xa;              interrupt is enabled, the audio block detects in the&#xa;              slot 0 (tag0) of the AC97 frame if the Codec&#xa;              connected to this line is ready or not. If it is not&#xa;              ready, the CNRDY flag in the SAI_xSR register is set&#xa;              and an interruption i generated. This bit has a&#xa;              meaning only if the AC97 mode is selected through&#xa;              PRTCFG[1:0] bits and the audio block is operates as a&#xa;              receiver." />
      <BitField start="5" size="1" name="AFSDETIE" description="Anticipated frame synchronization&#xa;              detection interrupt enable. This bit is set and&#xa;              cleared by software. When this bit is set, an&#xa;              interrupt will be generated if the AFSDET bit in the&#xa;              SAI_xSR register is set. This bit is meaningless in&#xa;              AC97, SPDIF mode or when the audio block operates as&#xa;              a master." />
      <BitField start="6" size="1" name="LFSDETIE" description="Late frame synchronization detection&#xa;              interrupt enable. This bit is set and cleared by&#xa;              software. When this bit is set, an interrupt will be&#xa;              generated if the LFSDET bit is set in the SAI_xSR&#xa;              register. This bit is meaningless in AC97, SPDIF mode&#xa;              or when the audio block operates as a&#xa;              master." />
    </Register>
    <Register start="+0x38" size="0" name="SAI_BSR" access="ReadOnly" description="Status register" reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDR" description="Overrun / underrun. This bit is read&#xa;              only. The overrun and underrun conditions can occur&#xa;              only when the audio block is configured as a receiver&#xa;              and a transmitter, respectively. It can generate an&#xa;              interrupt if OVRUDRIE bit is set in SAI_xIM register.&#xa;              This flag is cleared when the software sets COVRUDR&#xa;              bit in SAI_xCLRFR register." />
      <BitField start="1" size="1" name="MUTEDET" description="Mute detection. This bit is read only.&#xa;              This flag is set if consecutive 0 values are received&#xa;              in each slot of a given audio frame and for a&#xa;              consecutive number of audio frames (set in the&#xa;              MUTECNT bit in the SAI_xCR2 register). It can&#xa;              generate an interrupt if MUTEDETIE bit is set in&#xa;              SAI_xIM register. This flag is cleared when the&#xa;              software sets bit CMUTEDET in the SAI_xCLRFR&#xa;              register." />
      <BitField start="2" size="1" name="WCKCFG" description="Wrong clock configuration flag. This bit&#xa;              is read only. This bit is used only when the audio&#xa;              block operates in master mode (MODE[1] = 0) and NODIV&#xa;              = 0. It can generate an interrupt if WCKCFGIE bit is&#xa;              set in SAI_xIM register. This flag is cleared when&#xa;              the software sets CWCKCFG bit in SAI_xCLRFR&#xa;              register." />
      <BitField start="3" size="1" name="FREQ" description="FIFO request. This bit is read only. The&#xa;              request depends on the audio block configuration: If&#xa;              the block is configured in transmission mode, the&#xa;              FIFO request is related to a write request operation&#xa;              in the SAI_xDR. If the block configured in reception,&#xa;              the FIFO request related to a read request operation&#xa;              from the SAI_xDR. This flag can generate an interrupt&#xa;              if FREQIE bit is set in SAI_xIM&#xa;              register." />
      <BitField start="4" size="1" name="CNRDY" description="Codec not ready. This bit is read only.&#xa;              This bit is used only when the AC97 audio protocol is&#xa;              selected in the SAI_xCR1 register and configured in&#xa;              receiver mode. It can generate an interrupt if&#xa;              CNRDYIE bit is set in SAI_xIM register. This flag is&#xa;              cleared when the software sets CCNRDY bit in&#xa;              SAI_xCLRFR register." />
      <BitField start="5" size="1" name="AFSDET" description="Anticipated frame synchronization&#xa;              detection. This bit is read only. This flag can be&#xa;              set only if the audio block is configured in slave&#xa;              mode. It is not used in AC97or SPDIF mode. It can&#xa;              generate an interrupt if AFSDETIE bit is set in&#xa;              SAI_xIM register. This flag is cleared when the&#xa;              software sets CAFSDET bit in SAI_xCLRFR&#xa;              register." />
      <BitField start="6" size="1" name="LFSDET" description="Late frame synchronization detection.&#xa;              This bit is read only. This flag can be set only if&#xa;              the audio block is configured in slave mode. It is&#xa;              not used in AC97 or SPDIF mode. It can generate an&#xa;              interrupt if LFSDETIE bit is set in the SAI_xIM&#xa;              register. This flag is cleared when the software sets&#xa;              bit CLFSDET in SAI_xCLRFR register" />
      <BitField start="16" size="3" name="FLVL" description="FIFO level threshold. This bit is read&#xa;              only. The FIFO level threshold flag is managed only&#xa;              by hardware and its setting depends on SAI block&#xa;              configuration (transmitter or receiver mode). If the&#xa;              SAI block is configured as transmitter: If SAI block&#xa;              is configured as receiver:" />
    </Register>
    <Register start="+0x3C" size="0" name="SAI_BCLRFR" access="WriteOnly" description="Clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COVRUDR" description="Clear overrun / underrun. This bit is&#xa;              write only. Programming this bit to 1 clears the&#xa;              OVRUDR flag in the SAI_xSR register. Reading this bit&#xa;              always returns the value 0." />
      <BitField start="1" size="1" name="CMUTEDET" description="Mute detection flag. This bit is write&#xa;              only. Programming this bit to 1 clears the MUTEDET&#xa;              flag in the SAI_xSR register. Reading this bit always&#xa;              returns the value 0." />
      <BitField start="2" size="1" name="CWCKCFG" description="Clear wrong clock configuration flag.&#xa;              This bit is write only. Programming this bit to 1&#xa;              clears the WCKCFG flag in the SAI_xSR register. This&#xa;              bit is used only when the audio block is set as&#xa;              master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1&#xa;              register. Reading this bit always returns the value&#xa;              0." />
      <BitField start="4" size="1" name="CCNRDY" description="Clear Codec not ready flag. This bit is&#xa;              write only. Programming this bit to 1 clears the&#xa;              CNRDY flag in the SAI_xSR register. This bit is used&#xa;              only when the AC97 audio protocol is selected in the&#xa;              SAI_xCR1 register. Reading this bit always returns&#xa;              the value 0." />
      <BitField start="5" size="1" name="CAFSDET" description="Clear anticipated frame synchronization&#xa;              detection flag. This bit is write only. Programming&#xa;              this bit to 1 clears the AFSDET flag in the SAI_xSR&#xa;              register. It is not used in AC97or SPDIF mode.&#xa;              Reading this bit always returns the value&#xa;              0." />
      <BitField start="6" size="1" name="CLFSDET" description="Clear late frame synchronization&#xa;              detection flag. This bit is write only. Programming&#xa;              this bit to 1 clears the LFSDET flag in the SAI_xSR&#xa;              register. This bit is not used in AC97or SPDIF mode&#xa;              Reading this bit always returns the value&#xa;              0." />
    </Register>
    <Register start="+0x40" size="0" name="SAI_BDR" access="Read/Write" description="Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data A write to this register loads the&#xa;              FIFO provided the FIFO is not full. A read from this&#xa;              register empties the FIFO if the FIFO is not&#xa;              empty." />
    </Register>
    <Register start="+0x44" size="0" name="SAI_PDMCR" access="Read/Write" description="PDM control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDMEN" description="PDM enable" />
      <BitField start="4" size="2" name="MICNBR" description="Number of microphones" />
      <BitField start="8" size="1" name="CKEN1" description="Clock enable of bitstream clock number&#xa;              1" />
      <BitField start="9" size="1" name="CKEN2" description="Clock enable of bitstream clock number&#xa;              2" />
      <BitField start="10" size="1" name="CKEN3" description="Clock enable of bitstream clock number&#xa;              3" />
      <BitField start="11" size="1" name="CKEN4" description="Clock enable of bitstream clock number&#xa;              4" />
    </Register>
    <Register start="+0x48" size="0" name="SAI_PDMDLY" access="Read/Write" description="PDM delay register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="DLYM1L" description="Delay line adjust for first microphone&#xa;              of pair 1" />
      <BitField start="4" size="3" name="DLYM1R" description="Delay line adjust for second microphone&#xa;              of pair 1" />
      <BitField start="8" size="3" name="DLYM2L" description="Delay line for first microphone of pair&#xa;              2" />
      <BitField start="12" size="3" name="DLYM2R" description="Delay line for second microphone of pair&#xa;              2" />
      <BitField start="16" size="3" name="DLYM3L" description="Delay line for first microphone of pair&#xa;              3" />
      <BitField start="20" size="3" name="DLYM3R" description="Delay line for second microphone of pair&#xa;              3" />
      <BitField start="24" size="3" name="DLYM4L" description="Delay line for first microphone of pair&#xa;              4" />
      <BitField start="28" size="3" name="DLYM4R" description="Delay line for second microphone of pair&#xa;              4" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SAI3" start="0x40016000" description="SAI">
    <Register start="+0x0" size="0" name="SAI_GCR" access="Read/Write" description="Global configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="2" name="SYNCOUT" description="Synchronization outputs These bits are&#xa;              set and cleared by software." />
      <BitField start="0" size="2" name="SYNCIN" description="Synchronization inputs" />
    </Register>
    <Register start="+0x4" size="0" name="SAI_ACR1" access="Read/Write" description="Configuration register 1" reset_value="0x00000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE" description="SAIx audio block mode&#xa;              immediately" />
      <BitField start="2" size="2" name="PRTCFG" description="Protocol configuration. These bits are&#xa;              set and cleared by software. These bits have to be&#xa;              configured when the audio block is&#xa;              disabled." />
      <BitField start="5" size="3" name="DS" description="Data size. These bits are set and&#xa;              cleared by software. These bits are ignored when the&#xa;              SPDIF protocols are selected (bit PRTCFG[1:0]),&#xa;              because the frame and the data size are fixed in such&#xa;              case. When the companding mode is selected through&#xa;              COMP[1:0] bits, DS[1:0] are ignored since the data&#xa;              size is fixed to 8 bits by the algorithm. These bits&#xa;              must be configured when the audio block is&#xa;              disabled." />
      <BitField start="8" size="1" name="LSBFIRST" description="Least significant bit first. This bit is&#xa;              set and cleared by software. It must be configured&#xa;              when the audio block is disabled. This bit has no&#xa;              meaning in AC97 audio protocol since AC97 data are&#xa;              always transferred with the MSB first. This bit has&#xa;              no meaning in SPDIF audio protocol since in SPDIF&#xa;              data are always transferred with LSB&#xa;              first." />
      <BitField start="9" size="1" name="CKSTR" description="Clock strobing edge. This bit is set and&#xa;              cleared by software. It must be configured when the&#xa;              audio block is disabled. This bit has no meaning in&#xa;              SPDIF audio protocol." />
      <BitField start="10" size="2" name="SYNCEN" description="Synchronization enable. These bits are&#xa;              set and cleared by software. They must be configured&#xa;              when the audio sub-block is disabled. Note: The audio&#xa;              sub-block should be configured as asynchronous when&#xa;              SPDIF mode is enabled." />
      <BitField start="12" size="1" name="MONO" description="Mono mode. This bit is set and cleared&#xa;              by software. It is meaningful only when the number of&#xa;              slots is equal to 2. When the mono mode is selected,&#xa;              slot 0 data are duplicated on slot 1 when the audio&#xa;              block operates as a transmitter. In reception mode,&#xa;              the slot1 is discarded and only the data received&#xa;              from slot 0 are stored. Refer to Section: Mono/stereo&#xa;              mode for more details." />
      <BitField start="13" size="1" name="OUTDRIV" description="Output drive. This bit is set and&#xa;              cleared by software. Note: This bit has to be set&#xa;              before enabling the audio block and after the audio&#xa;              block configuration." />
      <BitField start="16" size="1" name="SAIXEN" description="Audio block enable where x is A or B.&#xa;              This bit is set by software. To switch off the audio&#xa;              block, the application software must program this bit&#xa;              to 0 and poll the bit till it reads back 0, meaning&#xa;              that the block is completely disabled. Before setting&#xa;              this bit to 1, check that it is set to 0, otherwise&#xa;              the enable command will not be taken into account.&#xa;              This bit allows to control the state of SAIx audio&#xa;              block. If it is disabled when an audio frame transfer&#xa;              is ongoing, the ongoing transfer completes and the&#xa;              cell is fully disabled at the end of this audio frame&#xa;              transfer. Note: When SAIx block is configured in&#xa;              master mode, the clock must be present on the input&#xa;              of SAIx before setting SAIXEN bit." />
      <BitField start="17" size="1" name="DMAEN" description="DMA enable. This bit is set and cleared&#xa;              by software. Note: Since the audio block defaults to&#xa;              operate as a transmitter after reset, the MODE[1:0]&#xa;              bits must be configured before setting DMAEN to avoid&#xa;              a DMA request in receiver mode." />
      <BitField start="19" size="1" name="NOMCK" description="No divider" />
      <BitField start="20" size="4" name="MCKDIV" description="Master clock divider. These bits are set&#xa;              and cleared by software. These bits are meaningless&#xa;              when the audio block operates in slave mode. They&#xa;              have to be configured when the audio block is&#xa;              disabled. Others: the master clock frequency is&#xa;              calculated accordingly to the following&#xa;              formula:" />
      <BitField start="26" size="1" name="OSR" description="Oversampling ratio for master&#xa;              clock" />
    </Register>
    <Register start="+0x8" size="0" name="SAI_ACR2" access="Read/Write" description="Configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FTH" description="FIFO threshold. This bit is set and&#xa;              cleared by software." />
      <BitField start="3" size="1" name="FFLUSH" description="FIFO flush. This bit is set by software.&#xa;              It is always read as 0. This bit should be configured&#xa;              when the SAI is disabled." />
      <BitField start="4" size="1" name="TRIS" description="Tristate management on data line. This&#xa;              bit is set and cleared by software. It is meaningful&#xa;              only if the audio block is configured as a&#xa;              transmitter. This bit is not used when the audio&#xa;              block is configured in SPDIF mode. It should be&#xa;              configured when SAI is disabled. Refer to Section:&#xa;              Output data line management on an inactive slot for&#xa;              more details." />
      <BitField start="5" size="1" name="MUTE" description="Mute. This bit is set and cleared by&#xa;              software. It is meaningful only when the audio block&#xa;              operates as a transmitter. The MUTE value is linked&#xa;              to value of MUTEVAL if the number of slots is lower&#xa;              or equal to 2, or equal to 0 if it is greater than 2.&#xa;              Refer to Section: Mute mode for more details. Note:&#xa;              This bit is meaningless and should not be used for&#xa;              SPDIF audio blocks." />
      <BitField start="6" size="1" name="MUTEVAL" description="Mute value. This bit is set and cleared&#xa;              by software.It must be written before enabling the&#xa;              audio block: SAIXEN. This bit is meaningful only when&#xa;              the audio block operates as a transmitter, the number&#xa;              of slots is lower or equal to 2 and the MUTE bit is&#xa;              set. If more slots are declared, the bit value sent&#xa;              during the transmission in mute mode is equal to 0,&#xa;              whatever the value of MUTEVAL. if the number of slot&#xa;              is lower or equal to 2 and MUTEVAL = 1, the MUTE&#xa;              value transmitted for each slot is the one sent&#xa;              during the previous frame. Refer to Section: Mute&#xa;              mode for more details. Note: This bit is meaningless&#xa;              and should not be used for SPDIF audio&#xa;              blocks." />
      <BitField start="7" size="6" name="MUTECNT" description="Mute counter. These bits are set and&#xa;              cleared by software. They are used only in reception&#xa;              mode. The value set in these bits is compared to the&#xa;              number of consecutive mute frames detected in&#xa;              reception. When the number of mute frames is equal to&#xa;              this value, the flag MUTEDET will be set and an&#xa;              interrupt will be generated if bit MUTEDETIE is set.&#xa;              Refer to Section: Mute mode for more&#xa;              details." />
      <BitField start="13" size="1" name="CPL" description="Complement bit. This bit is set and&#xa;              cleared by software. It defines the type of&#xa;              complement to be used for companding mode Note: This&#xa;              bit has effect only when the companding mode is -Law&#xa;              algorithm or A-Law algorithm." />
      <BitField start="14" size="2" name="COMP" description="Companding mode. These bits are set and&#xa;              cleared by software. The -Law and the A-Law log are a&#xa;              part of the CCITT G.711 recommendation, the type of&#xa;              complement that will be used depends on CPL bit. The&#xa;              data expansion or data compression are determined by&#xa;              the state of bit MODE[0]. The data compression is&#xa;              applied if the audio block is configured as a&#xa;              transmitter. The data expansion is automatically&#xa;              applied when the audio block is configured as a&#xa;              receiver. Refer to Section: Companding mode for more&#xa;              details. Note: Companding mode is applicable only&#xa;              when TDM is selected." />
    </Register>
    <Register start="+0xC" size="0" name="SAI_AFRCR" access="Read/Write" description="This register has no meaning in AC97 and&#xa;          SPDIF audio protocol" reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FRL" description="Frame length. These bits are set and&#xa;              cleared by software. They define the audio frame&#xa;              length expressed in number of SCK clock cycles: the&#xa;              number of bits in the frame is equal to FRL[7:0] + 1.&#xa;              The minimum number of bits to transfer in an audio&#xa;              frame must be equal to 8, otherwise the audio block&#xa;              will behaves in an unexpected way. This is the case&#xa;              when the data size is 8 bits and only one slot 0 is&#xa;              defined in NBSLOT[4:0] of SAI_xSLOTR register&#xa;              (NBSLOT[3:0] = 0000). In master mode, if the master&#xa;              clock (available on MCLK_x pin) is used, the frame&#xa;              length should be aligned with a number equal to a&#xa;              power of 2, ranging from 8 to 256. When the master&#xa;              clock is not used (NODIV = 1), it is recommended to&#xa;              program the frame length to an value ranging from 8&#xa;              to 256. These bits are meaningless and are not used&#xa;              in AC97 or SPDIF audio block&#xa;              configuration." />
      <BitField start="8" size="7" name="FSALL" description="Frame synchronization active level&#xa;              length. These bits are set and cleared by software.&#xa;              They specify the length in number of bit clock (SCK)&#xa;              + 1 (FSALL[6:0] + 1) of the active level of the FS&#xa;              signal in the audio frame These bits are meaningless&#xa;              and are not used in AC97 or SPDIF audio block&#xa;              configuration. They must be configured when the audio&#xa;              block is disabled." />
      <BitField start="16" size="1" name="FSDEF" description="Frame synchronization definition. This&#xa;              bit is set and cleared by software. When the bit is&#xa;              set, the number of slots defined in the SAI_xSLOTR&#xa;              register has to be even. It means that half of this&#xa;              number of slots will be dedicated to the left channel&#xa;              and the other slots for the right channel (e.g: this&#xa;              bit has to be set for I2S or MSB/LSB-justified&#xa;              protocols...). This bit is meaningless and is not&#xa;              used in AC97 or SPDIF audio block configuration. It&#xa;              must be configured when the audio block is&#xa;              disabled." />
      <BitField start="17" size="1" name="FSPOL" description="Frame synchronization polarity. This bit&#xa;              is set and cleared by software. It is used to&#xa;              configure the level of the start of frame on the FS&#xa;              signal. It is meaningless and is not used in AC97 or&#xa;              SPDIF audio block configuration. This bit must be&#xa;              configured when the audio block is&#xa;              disabled." />
      <BitField start="18" size="1" name="FSOFF" description="Frame synchronization offset. This bit&#xa;              is set and cleared by software. It is meaningless and&#xa;              is not used in AC97 or SPDIF audio block&#xa;              configuration. This bit must be configured when the&#xa;              audio block is disabled." />
    </Register>
    <Register start="+0x10" size="0" name="SAI_ASLOTR" access="Read/Write" description="This register has no meaning in AC97 and&#xa;          SPDIF audio protocol" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FBOFF" description="First bit offset These bits are set and&#xa;              cleared by software. The value set in this bitfield&#xa;              defines the position of the first data transfer bit&#xa;              in the slot. It represents an offset value. In&#xa;              transmission mode, the bits outside the data field&#xa;              are forced to 0. In reception mode, the extra&#xa;              received bits are discarded. These bits must be set&#xa;              when the audio block is disabled. They are ignored in&#xa;              AC97 or SPDIF mode." />
      <BitField start="6" size="2" name="SLOTSZ" description="Slot size This bits is set and cleared&#xa;              by software. The slot size must be higher or equal to&#xa;              the data size. If this condition is not respected,&#xa;              the behavior of the SAI will be undetermined. Refer&#xa;              to Section: Output data line management on an&#xa;              inactive slot for information on how to drive SD&#xa;              line. These bits must be set when the audio block is&#xa;              disabled. They are ignored in AC97 or SPDIF&#xa;              mode." />
      <BitField start="8" size="4" name="NBSLOT" description="Number of slots in an audio frame. These&#xa;              bits are set and cleared by software. The value set&#xa;              in this bitfield represents the number of slots + 1&#xa;              in the audio frame (including the number of inactive&#xa;              slots). The maximum number of slots is 16. The number&#xa;              of slots should be even if FSDEF bit in the SAI_xFRCR&#xa;              register is set. The number of slots must be&#xa;              configured when the audio block is disabled. They are&#xa;              ignored in AC97 or SPDIF mode." />
      <BitField start="16" size="16" name="SLOTEN" description="Slot enable. These bits are set and&#xa;              cleared by software. Each SLOTEN bit corresponds to a&#xa;              slot position from 0 to 15 (maximum 16 slots). The&#xa;              slot must be enabled when the audio block is&#xa;              disabled. They are ignored in AC97 or SPDIF&#xa;              mode." />
    </Register>
    <Register start="+0x14" size="0" name="SAI_AIM" access="Read/Write" description="Interrupt mask register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDRIE" description="Overrun/underrun interrupt enable. This&#xa;              bit is set and cleared by software. When this bit is&#xa;              set, an interrupt is generated if the OVRUDR bit in&#xa;              the SAI_xSR register is set." />
      <BitField start="1" size="1" name="MUTEDETIE" description="Mute detection interrupt enable. This&#xa;              bit is set and cleared by software. When this bit is&#xa;              set, an interrupt is generated if the MUTEDET bit in&#xa;              the SAI_xSR register is set. This bit has a meaning&#xa;              only if the audio block is configured in receiver&#xa;              mode." />
      <BitField start="2" size="1" name="WCKCFGIE" description="Wrong clock configuration interrupt&#xa;              enable. This bit is set and cleared by software. This&#xa;              bit is taken into account only if the audio block is&#xa;              configured as a master (MODE[1] = 0) and NODIV = 0.&#xa;              It generates an interrupt if the WCKCFG flag in the&#xa;              SAI_xSR register is set. Note: This bit is used only&#xa;              in TDM mode and is meaningless in other&#xa;              modes." />
      <BitField start="3" size="1" name="FREQIE" description="FIFO request interrupt enable. This bit&#xa;              is set and cleared by software. When this bit is set,&#xa;              an interrupt is generated if the FREQ bit in the&#xa;              SAI_xSR register is set. Since the audio block&#xa;              defaults to operate as a transmitter after reset, the&#xa;              MODE bit must be configured before setting FREQIE to&#xa;              avoid a parasitic interruption in receiver&#xa;              mode," />
      <BitField start="4" size="1" name="CNRDYIE" description="Codec not ready interrupt enable (AC97).&#xa;              This bit is set and cleared by software. When the&#xa;              interrupt is enabled, the audio block detects in the&#xa;              slot 0 (tag0) of the AC97 frame if the Codec&#xa;              connected to this line is ready or not. If it is not&#xa;              ready, the CNRDY flag in the SAI_xSR register is set&#xa;              and an interruption i generated. This bit has a&#xa;              meaning only if the AC97 mode is selected through&#xa;              PRTCFG[1:0] bits and the audio block is operates as a&#xa;              receiver." />
      <BitField start="5" size="1" name="AFSDETIE" description="Anticipated frame synchronization&#xa;              detection interrupt enable. This bit is set and&#xa;              cleared by software. When this bit is set, an&#xa;              interrupt will be generated if the AFSDET bit in the&#xa;              SAI_xSR register is set. This bit is meaningless in&#xa;              AC97, SPDIF mode or when the audio block operates as&#xa;              a master." />
      <BitField start="6" size="1" name="LFSDETIE" description="Late frame synchronization detection&#xa;              interrupt enable. This bit is set and cleared by&#xa;              software. When this bit is set, an interrupt will be&#xa;              generated if the LFSDET bit is set in the SAI_xSR&#xa;              register. This bit is meaningless in AC97, SPDIF mode&#xa;              or when the audio block operates as a&#xa;              master." />
    </Register>
    <Register start="+0x18" size="0" name="SAI_ASR" access="ReadOnly" description="Status register" reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDR" description="Overrun / underrun. This bit is read&#xa;              only. The overrun and underrun conditions can occur&#xa;              only when the audio block is configured as a receiver&#xa;              and a transmitter, respectively. It can generate an&#xa;              interrupt if OVRUDRIE bit is set in SAI_xIM register.&#xa;              This flag is cleared when the software sets COVRUDR&#xa;              bit in SAI_xCLRFR register." />
      <BitField start="1" size="1" name="MUTEDET" description="Mute detection. This bit is read only.&#xa;              This flag is set if consecutive 0 values are received&#xa;              in each slot of a given audio frame and for a&#xa;              consecutive number of audio frames (set in the&#xa;              MUTECNT bit in the SAI_xCR2 register). It can&#xa;              generate an interrupt if MUTEDETIE bit is set in&#xa;              SAI_xIM register. This flag is cleared when the&#xa;              software sets bit CMUTEDET in the SAI_xCLRFR&#xa;              register." />
      <BitField start="2" size="1" name="WCKCFG" description="Wrong clock configuration flag. This bit&#xa;              is read only. This bit is used only when the audio&#xa;              block operates in master mode (MODE[1] = 0) and NODIV&#xa;              = 0. It can generate an interrupt if WCKCFGIE bit is&#xa;              set in SAI_xIM register. This flag is cleared when&#xa;              the software sets CWCKCFG bit in SAI_xCLRFR&#xa;              register." />
      <BitField start="3" size="1" name="FREQ" description="FIFO request. This bit is read only. The&#xa;              request depends on the audio block configuration: If&#xa;              the block is configured in transmission mode, the&#xa;              FIFO request is related to a write request operation&#xa;              in the SAI_xDR. If the block configured in reception,&#xa;              the FIFO request related to a read request operation&#xa;              from the SAI_xDR. This flag can generate an interrupt&#xa;              if FREQIE bit is set in SAI_xIM&#xa;              register." />
      <BitField start="4" size="1" name="CNRDY" description="Codec not ready. This bit is read only.&#xa;              This bit is used only when the AC97 audio protocol is&#xa;              selected in the SAI_xCR1 register and configured in&#xa;              receiver mode. It can generate an interrupt if&#xa;              CNRDYIE bit is set in SAI_xIM register. This flag is&#xa;              cleared when the software sets CCNRDY bit in&#xa;              SAI_xCLRFR register." />
      <BitField start="5" size="1" name="AFSDET" description="Anticipated frame synchronization&#xa;              detection. This bit is read only. This flag can be&#xa;              set only if the audio block is configured in slave&#xa;              mode. It is not used in AC97or SPDIF mode. It can&#xa;              generate an interrupt if AFSDETIE bit is set in&#xa;              SAI_xIM register. This flag is cleared when the&#xa;              software sets CAFSDET bit in SAI_xCLRFR&#xa;              register." />
      <BitField start="6" size="1" name="LFSDET" description="Late frame synchronization detection.&#xa;              This bit is read only. This flag can be set only if&#xa;              the audio block is configured in slave mode. It is&#xa;              not used in AC97 or SPDIF mode. It can generate an&#xa;              interrupt if LFSDETIE bit is set in the SAI_xIM&#xa;              register. This flag is cleared when the software sets&#xa;              bit CLFSDET in SAI_xCLRFR register" />
      <BitField start="16" size="3" name="FLVL" description="FIFO level threshold. This bit is read&#xa;              only. The FIFO level threshold flag is managed only&#xa;              by hardware and its setting depends on SAI block&#xa;              configuration (transmitter or receiver mode). If the&#xa;              SAI block is configured as transmitter: If SAI block&#xa;              is configured as receiver:" />
    </Register>
    <Register start="+0x1C" size="0" name="SAI_ACLRFR" access="WriteOnly" description="Clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COVRUDR" description="Clear overrun / underrun. This bit is&#xa;              write only. Programming this bit to 1 clears the&#xa;              OVRUDR flag in the SAI_xSR register. Reading this bit&#xa;              always returns the value 0." />
      <BitField start="1" size="1" name="CMUTEDET" description="Mute detection flag. This bit is write&#xa;              only. Programming this bit to 1 clears the MUTEDET&#xa;              flag in the SAI_xSR register. Reading this bit always&#xa;              returns the value 0." />
      <BitField start="2" size="1" name="CWCKCFG" description="Clear wrong clock configuration flag.&#xa;              This bit is write only. Programming this bit to 1&#xa;              clears the WCKCFG flag in the SAI_xSR register. This&#xa;              bit is used only when the audio block is set as&#xa;              master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1&#xa;              register. Reading this bit always returns the value&#xa;              0." />
      <BitField start="4" size="1" name="CCNRDY" description="Clear Codec not ready flag. This bit is&#xa;              write only. Programming this bit to 1 clears the&#xa;              CNRDY flag in the SAI_xSR register. This bit is used&#xa;              only when the AC97 audio protocol is selected in the&#xa;              SAI_xCR1 register. Reading this bit always returns&#xa;              the value 0." />
      <BitField start="5" size="1" name="CAFSDET" description="Clear anticipated frame synchronization&#xa;              detection flag. This bit is write only. Programming&#xa;              this bit to 1 clears the AFSDET flag in the SAI_xSR&#xa;              register. It is not used in AC97or SPDIF mode.&#xa;              Reading this bit always returns the value&#xa;              0." />
      <BitField start="6" size="1" name="CLFSDET" description="Clear late frame synchronization&#xa;              detection flag. This bit is write only. Programming&#xa;              this bit to 1 clears the LFSDET flag in the SAI_xSR&#xa;              register. This bit is not used in AC97or SPDIF mode&#xa;              Reading this bit always returns the value&#xa;              0." />
    </Register>
    <Register start="+0x20" size="0" name="SAI_ADR" access="Read/Write" description="Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data A write to this register loads the&#xa;              FIFO provided the FIFO is not full. A read from this&#xa;              register empties the FIFO if the FIFO is not&#xa;              empty." />
    </Register>
    <Register start="+0x24" size="0" name="SAI_BCR1" access="Read/Write" description="Configuration register 1" reset_value="0x00000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MODE" description="SAIx audio block mode&#xa;              immediately" />
      <BitField start="2" size="2" name="PRTCFG" description="Protocol configuration. These bits are&#xa;              set and cleared by software. These bits have to be&#xa;              configured when the audio block is&#xa;              disabled." />
      <BitField start="5" size="3" name="DS" description="Data size. These bits are set and&#xa;              cleared by software. These bits are ignored when the&#xa;              SPDIF protocols are selected (bit PRTCFG[1:0]),&#xa;              because the frame and the data size are fixed in such&#xa;              case. When the companding mode is selected through&#xa;              COMP[1:0] bits, DS[1:0] are ignored since the data&#xa;              size is fixed to 8 bits by the algorithm. These bits&#xa;              must be configured when the audio block is&#xa;              disabled." />
      <BitField start="8" size="1" name="LSBFIRST" description="Least significant bit first. This bit is&#xa;              set and cleared by software. It must be configured&#xa;              when the audio block is disabled. This bit has no&#xa;              meaning in AC97 audio protocol since AC97 data are&#xa;              always transferred with the MSB first. This bit has&#xa;              no meaning in SPDIF audio protocol since in SPDIF&#xa;              data are always transferred with LSB&#xa;              first." />
      <BitField start="9" size="1" name="CKSTR" description="Clock strobing edge. This bit is set and&#xa;              cleared by software. It must be configured when the&#xa;              audio block is disabled. This bit has no meaning in&#xa;              SPDIF audio protocol." />
      <BitField start="10" size="2" name="SYNCEN" description="Synchronization enable. These bits are&#xa;              set and cleared by software. They must be configured&#xa;              when the audio sub-block is disabled. Note: The audio&#xa;              sub-block should be configured as asynchronous when&#xa;              SPDIF mode is enabled." />
      <BitField start="12" size="1" name="MONO" description="Mono mode. This bit is set and cleared&#xa;              by software. It is meaningful only when the number of&#xa;              slots is equal to 2. When the mono mode is selected,&#xa;              slot 0 data are duplicated on slot 1 when the audio&#xa;              block operates as a transmitter. In reception mode,&#xa;              the slot1 is discarded and only the data received&#xa;              from slot 0 are stored. Refer to Section: Mono/stereo&#xa;              mode for more details." />
      <BitField start="13" size="1" name="OUTDRIV" description="Output drive. This bit is set and&#xa;              cleared by software. Note: This bit has to be set&#xa;              before enabling the audio block and after the audio&#xa;              block configuration." />
      <BitField start="16" size="1" name="SAIXEN" description="Audio block enable where x is A or B.&#xa;              This bit is set by software. To switch off the audio&#xa;              block, the application software must program this bit&#xa;              to 0 and poll the bit till it reads back 0, meaning&#xa;              that the block is completely disabled. Before setting&#xa;              this bit to 1, check that it is set to 0, otherwise&#xa;              the enable command will not be taken into account.&#xa;              This bit allows to control the state of SAIx audio&#xa;              block. If it is disabled when an audio frame transfer&#xa;              is ongoing, the ongoing transfer completes and the&#xa;              cell is fully disabled at the end of this audio frame&#xa;              transfer. Note: When SAIx block is configured in&#xa;              master mode, the clock must be present on the input&#xa;              of SAIx before setting SAIXEN bit." />
      <BitField start="17" size="1" name="DMAEN" description="DMA enable. This bit is set and cleared&#xa;              by software. Note: Since the audio block defaults to&#xa;              operate as a transmitter after reset, the MODE[1:0]&#xa;              bits must be configured before setting DMAEN to avoid&#xa;              a DMA request in receiver mode." />
      <BitField start="19" size="1" name="NOMCK" description="No divider" />
      <BitField start="20" size="4" name="MCKDIV" description="Master clock divider. These bits are set&#xa;              and cleared by software. These bits are meaningless&#xa;              when the audio block operates in slave mode. They&#xa;              have to be configured when the audio block is&#xa;              disabled. Others: the master clock frequency is&#xa;              calculated accordingly to the following&#xa;              formula:" />
      <BitField start="26" size="1" name="OSR" description="Oversampling ratio for master&#xa;              clock" />
    </Register>
    <Register start="+0x28" size="0" name="SAI_BCR2" access="Read/Write" description="Configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="FTH" description="FIFO threshold. This bit is set and&#xa;              cleared by software." />
      <BitField start="3" size="1" name="FFLUSH" description="FIFO flush. This bit is set by software.&#xa;              It is always read as 0. This bit should be configured&#xa;              when the SAI is disabled." />
      <BitField start="4" size="1" name="TRIS" description="Tristate management on data line. This&#xa;              bit is set and cleared by software. It is meaningful&#xa;              only if the audio block is configured as a&#xa;              transmitter. This bit is not used when the audio&#xa;              block is configured in SPDIF mode. It should be&#xa;              configured when SAI is disabled. Refer to Section:&#xa;              Output data line management on an inactive slot for&#xa;              more details." />
      <BitField start="5" size="1" name="MUTE" description="Mute. This bit is set and cleared by&#xa;              software. It is meaningful only when the audio block&#xa;              operates as a transmitter. The MUTE value is linked&#xa;              to value of MUTEVAL if the number of slots is lower&#xa;              or equal to 2, or equal to 0 if it is greater than 2.&#xa;              Refer to Section: Mute mode for more details. Note:&#xa;              This bit is meaningless and should not be used for&#xa;              SPDIF audio blocks." />
      <BitField start="6" size="1" name="MUTEVAL" description="Mute value. This bit is set and cleared&#xa;              by software.It must be written before enabling the&#xa;              audio block: SAIXEN. This bit is meaningful only when&#xa;              the audio block operates as a transmitter, the number&#xa;              of slots is lower or equal to 2 and the MUTE bit is&#xa;              set. If more slots are declared, the bit value sent&#xa;              during the transmission in mute mode is equal to 0,&#xa;              whatever the value of MUTEVAL. if the number of slot&#xa;              is lower or equal to 2 and MUTEVAL = 1, the MUTE&#xa;              value transmitted for each slot is the one sent&#xa;              during the previous frame. Refer to Section: Mute&#xa;              mode for more details. Note: This bit is meaningless&#xa;              and should not be used for SPDIF audio&#xa;              blocks." />
      <BitField start="7" size="6" name="MUTECNT" description="Mute counter. These bits are set and&#xa;              cleared by software. They are used only in reception&#xa;              mode. The value set in these bits is compared to the&#xa;              number of consecutive mute frames detected in&#xa;              reception. When the number of mute frames is equal to&#xa;              this value, the flag MUTEDET will be set and an&#xa;              interrupt will be generated if bit MUTEDETIE is set.&#xa;              Refer to Section: Mute mode for more&#xa;              details." />
      <BitField start="13" size="1" name="CPL" description="Complement bit. This bit is set and&#xa;              cleared by software. It defines the type of&#xa;              complement to be used for companding mode Note: This&#xa;              bit has effect only when the companding mode is -Law&#xa;              algorithm or A-Law algorithm." />
      <BitField start="14" size="2" name="COMP" description="Companding mode. These bits are set and&#xa;              cleared by software. The -Law and the A-Law log are a&#xa;              part of the CCITT G.711 recommendation, the type of&#xa;              complement that will be used depends on CPL bit. The&#xa;              data expansion or data compression are determined by&#xa;              the state of bit MODE[0]. The data compression is&#xa;              applied if the audio block is configured as a&#xa;              transmitter. The data expansion is automatically&#xa;              applied when the audio block is configured as a&#xa;              receiver. Refer to Section: Companding mode for more&#xa;              details. Note: Companding mode is applicable only&#xa;              when TDM is selected." />
    </Register>
    <Register start="+0x2C" size="0" name="SAI_BFRCR" access="Read/Write" description="This register has no meaning in AC97 and&#xa;          SPDIF audio protocol" reset_value="0x00000007" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FRL" description="Frame length. These bits are set and&#xa;              cleared by software. They define the audio frame&#xa;              length expressed in number of SCK clock cycles: the&#xa;              number of bits in the frame is equal to FRL[7:0] + 1.&#xa;              The minimum number of bits to transfer in an audio&#xa;              frame must be equal to 8, otherwise the audio block&#xa;              will behaves in an unexpected way. This is the case&#xa;              when the data size is 8 bits and only one slot 0 is&#xa;              defined in NBSLOT[4:0] of SAI_xSLOTR register&#xa;              (NBSLOT[3:0] = 0000). In master mode, if the master&#xa;              clock (available on MCLK_x pin) is used, the frame&#xa;              length should be aligned with a number equal to a&#xa;              power of 2, ranging from 8 to 256. When the master&#xa;              clock is not used (NODIV = 1), it is recommended to&#xa;              program the frame length to an value ranging from 8&#xa;              to 256. These bits are meaningless and are not used&#xa;              in AC97 or SPDIF audio block&#xa;              configuration." />
      <BitField start="8" size="7" name="FSALL" description="Frame synchronization active level&#xa;              length. These bits are set and cleared by software.&#xa;              They specify the length in number of bit clock (SCK)&#xa;              + 1 (FSALL[6:0] + 1) of the active level of the FS&#xa;              signal in the audio frame These bits are meaningless&#xa;              and are not used in AC97 or SPDIF audio block&#xa;              configuration. They must be configured when the audio&#xa;              block is disabled." />
      <BitField start="16" size="1" name="FSDEF" description="Frame synchronization definition. This&#xa;              bit is set and cleared by software. When the bit is&#xa;              set, the number of slots defined in the SAI_xSLOTR&#xa;              register has to be even. It means that half of this&#xa;              number of slots will be dedicated to the left channel&#xa;              and the other slots for the right channel (e.g: this&#xa;              bit has to be set for I2S or MSB/LSB-justified&#xa;              protocols...). This bit is meaningless and is not&#xa;              used in AC97 or SPDIF audio block configuration. It&#xa;              must be configured when the audio block is&#xa;              disabled." />
      <BitField start="17" size="1" name="FSPOL" description="Frame synchronization polarity. This bit&#xa;              is set and cleared by software. It is used to&#xa;              configure the level of the start of frame on the FS&#xa;              signal. It is meaningless and is not used in AC97 or&#xa;              SPDIF audio block configuration. This bit must be&#xa;              configured when the audio block is&#xa;              disabled." />
      <BitField start="18" size="1" name="FSOFF" description="Frame synchronization offset. This bit&#xa;              is set and cleared by software. It is meaningless and&#xa;              is not used in AC97 or SPDIF audio block&#xa;              configuration. This bit must be configured when the&#xa;              audio block is disabled." />
    </Register>
    <Register start="+0x30" size="0" name="SAI_BSLOTR" access="Read/Write" description="This register has no meaning in AC97 and&#xa;          SPDIF audio protocol" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FBOFF" description="First bit offset These bits are set and&#xa;              cleared by software. The value set in this bitfield&#xa;              defines the position of the first data transfer bit&#xa;              in the slot. It represents an offset value. In&#xa;              transmission mode, the bits outside the data field&#xa;              are forced to 0. In reception mode, the extra&#xa;              received bits are discarded. These bits must be set&#xa;              when the audio block is disabled. They are ignored in&#xa;              AC97 or SPDIF mode." />
      <BitField start="6" size="2" name="SLOTSZ" description="Slot size This bits is set and cleared&#xa;              by software. The slot size must be higher or equal to&#xa;              the data size. If this condition is not respected,&#xa;              the behavior of the SAI will be undetermined. Refer&#xa;              to Section: Output data line management on an&#xa;              inactive slot for information on how to drive SD&#xa;              line. These bits must be set when the audio block is&#xa;              disabled. They are ignored in AC97 or SPDIF&#xa;              mode." />
      <BitField start="8" size="4" name="NBSLOT" description="Number of slots in an audio frame. These&#xa;              bits are set and cleared by software. The value set&#xa;              in this bitfield represents the number of slots + 1&#xa;              in the audio frame (including the number of inactive&#xa;              slots). The maximum number of slots is 16. The number&#xa;              of slots should be even if FSDEF bit in the SAI_xFRCR&#xa;              register is set. The number of slots must be&#xa;              configured when the audio block is disabled. They are&#xa;              ignored in AC97 or SPDIF mode." />
      <BitField start="16" size="16" name="SLOTEN" description="Slot enable. These bits are set and&#xa;              cleared by software. Each SLOTEN bit corresponds to a&#xa;              slot position from 0 to 15 (maximum 16 slots). The&#xa;              slot must be enabled when the audio block is&#xa;              disabled. They are ignored in AC97 or SPDIF&#xa;              mode." />
    </Register>
    <Register start="+0x34" size="0" name="SAI_BIM" access="Read/Write" description="Interrupt mask register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDRIE" description="Overrun/underrun interrupt enable. This&#xa;              bit is set and cleared by software. When this bit is&#xa;              set, an interrupt is generated if the OVRUDR bit in&#xa;              the SAI_xSR register is set." />
      <BitField start="1" size="1" name="MUTEDETIE" description="Mute detection interrupt enable. This&#xa;              bit is set and cleared by software. When this bit is&#xa;              set, an interrupt is generated if the MUTEDET bit in&#xa;              the SAI_xSR register is set. This bit has a meaning&#xa;              only if the audio block is configured in receiver&#xa;              mode." />
      <BitField start="2" size="1" name="WCKCFGIE" description="Wrong clock configuration interrupt&#xa;              enable. This bit is set and cleared by software. This&#xa;              bit is taken into account only if the audio block is&#xa;              configured as a master (MODE[1] = 0) and NODIV = 0.&#xa;              It generates an interrupt if the WCKCFG flag in the&#xa;              SAI_xSR register is set. Note: This bit is used only&#xa;              in TDM mode and is meaningless in other&#xa;              modes." />
      <BitField start="3" size="1" name="FREQIE" description="FIFO request interrupt enable. This bit&#xa;              is set and cleared by software. When this bit is set,&#xa;              an interrupt is generated if the FREQ bit in the&#xa;              SAI_xSR register is set. Since the audio block&#xa;              defaults to operate as a transmitter after reset, the&#xa;              MODE bit must be configured before setting FREQIE to&#xa;              avoid a parasitic interruption in receiver&#xa;              mode," />
      <BitField start="4" size="1" name="CNRDYIE" description="Codec not ready interrupt enable (AC97).&#xa;              This bit is set and cleared by software. When the&#xa;              interrupt is enabled, the audio block detects in the&#xa;              slot 0 (tag0) of the AC97 frame if the Codec&#xa;              connected to this line is ready or not. If it is not&#xa;              ready, the CNRDY flag in the SAI_xSR register is set&#xa;              and an interruption i generated. This bit has a&#xa;              meaning only if the AC97 mode is selected through&#xa;              PRTCFG[1:0] bits and the audio block is operates as a&#xa;              receiver." />
      <BitField start="5" size="1" name="AFSDETIE" description="Anticipated frame synchronization&#xa;              detection interrupt enable. This bit is set and&#xa;              cleared by software. When this bit is set, an&#xa;              interrupt will be generated if the AFSDET bit in the&#xa;              SAI_xSR register is set. This bit is meaningless in&#xa;              AC97, SPDIF mode or when the audio block operates as&#xa;              a master." />
      <BitField start="6" size="1" name="LFSDETIE" description="Late frame synchronization detection&#xa;              interrupt enable. This bit is set and cleared by&#xa;              software. When this bit is set, an interrupt will be&#xa;              generated if the LFSDET bit is set in the SAI_xSR&#xa;              register. This bit is meaningless in AC97, SPDIF mode&#xa;              or when the audio block operates as a&#xa;              master." />
    </Register>
    <Register start="+0x38" size="0" name="SAI_BSR" access="ReadOnly" description="Status register" reset_value="0x00000008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OVRUDR" description="Overrun / underrun. This bit is read&#xa;              only. The overrun and underrun conditions can occur&#xa;              only when the audio block is configured as a receiver&#xa;              and a transmitter, respectively. It can generate an&#xa;              interrupt if OVRUDRIE bit is set in SAI_xIM register.&#xa;              This flag is cleared when the software sets COVRUDR&#xa;              bit in SAI_xCLRFR register." />
      <BitField start="1" size="1" name="MUTEDET" description="Mute detection. This bit is read only.&#xa;              This flag is set if consecutive 0 values are received&#xa;              in each slot of a given audio frame and for a&#xa;              consecutive number of audio frames (set in the&#xa;              MUTECNT bit in the SAI_xCR2 register). It can&#xa;              generate an interrupt if MUTEDETIE bit is set in&#xa;              SAI_xIM register. This flag is cleared when the&#xa;              software sets bit CMUTEDET in the SAI_xCLRFR&#xa;              register." />
      <BitField start="2" size="1" name="WCKCFG" description="Wrong clock configuration flag. This bit&#xa;              is read only. This bit is used only when the audio&#xa;              block operates in master mode (MODE[1] = 0) and NODIV&#xa;              = 0. It can generate an interrupt if WCKCFGIE bit is&#xa;              set in SAI_xIM register. This flag is cleared when&#xa;              the software sets CWCKCFG bit in SAI_xCLRFR&#xa;              register." />
      <BitField start="3" size="1" name="FREQ" description="FIFO request. This bit is read only. The&#xa;              request depends on the audio block configuration: If&#xa;              the block is configured in transmission mode, the&#xa;              FIFO request is related to a write request operation&#xa;              in the SAI_xDR. If the block configured in reception,&#xa;              the FIFO request related to a read request operation&#xa;              from the SAI_xDR. This flag can generate an interrupt&#xa;              if FREQIE bit is set in SAI_xIM&#xa;              register." />
      <BitField start="4" size="1" name="CNRDY" description="Codec not ready. This bit is read only.&#xa;              This bit is used only when the AC97 audio protocol is&#xa;              selected in the SAI_xCR1 register and configured in&#xa;              receiver mode. It can generate an interrupt if&#xa;              CNRDYIE bit is set in SAI_xIM register. This flag is&#xa;              cleared when the software sets CCNRDY bit in&#xa;              SAI_xCLRFR register." />
      <BitField start="5" size="1" name="AFSDET" description="Anticipated frame synchronization&#xa;              detection. This bit is read only. This flag can be&#xa;              set only if the audio block is configured in slave&#xa;              mode. It is not used in AC97or SPDIF mode. It can&#xa;              generate an interrupt if AFSDETIE bit is set in&#xa;              SAI_xIM register. This flag is cleared when the&#xa;              software sets CAFSDET bit in SAI_xCLRFR&#xa;              register." />
      <BitField start="6" size="1" name="LFSDET" description="Late frame synchronization detection.&#xa;              This bit is read only. This flag can be set only if&#xa;              the audio block is configured in slave mode. It is&#xa;              not used in AC97 or SPDIF mode. It can generate an&#xa;              interrupt if LFSDETIE bit is set in the SAI_xIM&#xa;              register. This flag is cleared when the software sets&#xa;              bit CLFSDET in SAI_xCLRFR register" />
      <BitField start="16" size="3" name="FLVL" description="FIFO level threshold. This bit is read&#xa;              only. The FIFO level threshold flag is managed only&#xa;              by hardware and its setting depends on SAI block&#xa;              configuration (transmitter or receiver mode). If the&#xa;              SAI block is configured as transmitter: If SAI block&#xa;              is configured as receiver:" />
    </Register>
    <Register start="+0x3C" size="0" name="SAI_BCLRFR" access="WriteOnly" description="Clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COVRUDR" description="Clear overrun / underrun. This bit is&#xa;              write only. Programming this bit to 1 clears the&#xa;              OVRUDR flag in the SAI_xSR register. Reading this bit&#xa;              always returns the value 0." />
      <BitField start="1" size="1" name="CMUTEDET" description="Mute detection flag. This bit is write&#xa;              only. Programming this bit to 1 clears the MUTEDET&#xa;              flag in the SAI_xSR register. Reading this bit always&#xa;              returns the value 0." />
      <BitField start="2" size="1" name="CWCKCFG" description="Clear wrong clock configuration flag.&#xa;              This bit is write only. Programming this bit to 1&#xa;              clears the WCKCFG flag in the SAI_xSR register. This&#xa;              bit is used only when the audio block is set as&#xa;              master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1&#xa;              register. Reading this bit always returns the value&#xa;              0." />
      <BitField start="4" size="1" name="CCNRDY" description="Clear Codec not ready flag. This bit is&#xa;              write only. Programming this bit to 1 clears the&#xa;              CNRDY flag in the SAI_xSR register. This bit is used&#xa;              only when the AC97 audio protocol is selected in the&#xa;              SAI_xCR1 register. Reading this bit always returns&#xa;              the value 0." />
      <BitField start="5" size="1" name="CAFSDET" description="Clear anticipated frame synchronization&#xa;              detection flag. This bit is write only. Programming&#xa;              this bit to 1 clears the AFSDET flag in the SAI_xSR&#xa;              register. It is not used in AC97or SPDIF mode.&#xa;              Reading this bit always returns the value&#xa;              0." />
      <BitField start="6" size="1" name="CLFSDET" description="Clear late frame synchronization&#xa;              detection flag. This bit is write only. Programming&#xa;              this bit to 1 clears the LFSDET flag in the SAI_xSR&#xa;              register. This bit is not used in AC97or SPDIF mode&#xa;              Reading this bit always returns the value&#xa;              0." />
    </Register>
    <Register start="+0x40" size="0" name="SAI_BDR" access="Read/Write" description="Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA" description="Data A write to this register loads the&#xa;              FIFO provided the FIFO is not full. A read from this&#xa;              register empties the FIFO if the FIFO is not&#xa;              empty." />
    </Register>
    <Register start="+0x44" size="0" name="SAI_PDMCR" access="Read/Write" description="PDM control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDMEN" description="PDM enable" />
      <BitField start="4" size="2" name="MICNBR" description="Number of microphones" />
      <BitField start="8" size="1" name="CKEN1" description="Clock enable of bitstream clock number&#xa;              1" />
      <BitField start="9" size="1" name="CKEN2" description="Clock enable of bitstream clock number&#xa;              2" />
      <BitField start="10" size="1" name="CKEN3" description="Clock enable of bitstream clock number&#xa;              3" />
      <BitField start="11" size="1" name="CKEN4" description="Clock enable of bitstream clock number&#xa;              4" />
    </Register>
    <Register start="+0x48" size="0" name="SAI_PDMDLY" access="Read/Write" description="PDM delay register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="DLYM1L" description="Delay line adjust for first microphone&#xa;              of pair 1" />
      <BitField start="4" size="3" name="DLYM1R" description="Delay line adjust for second microphone&#xa;              of pair 1" />
      <BitField start="8" size="3" name="DLYM2L" description="Delay line for first microphone of pair&#xa;              2" />
      <BitField start="12" size="3" name="DLYM2R" description="Delay line for second microphone of pair&#xa;              2" />
      <BitField start="16" size="3" name="DLYM3L" description="Delay line for first microphone of pair&#xa;              3" />
      <BitField start="20" size="3" name="DLYM3R" description="Delay line for second microphone of pair&#xa;              3" />
      <BitField start="24" size="3" name="DLYM4L" description="Delay line for first microphone of pair&#xa;              4" />
      <BitField start="28" size="3" name="DLYM4R" description="Delay line for second microphone of pair&#xa;              4" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SDMMC1" start="0x52007000" description="SDMMC1">
    <Register start="+0x0" size="0" name="SDMMC_POWER" access="Read/Write" description="SDMMC power control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PWRCTRL" description="SDMMC state control bits. These bits can&#xa;              only be written when the SDMMC is not in the power-on&#xa;              state (PWRCTRL?11). These bits are used to define the&#xa;              functional state of the SDMMC signals: Any further&#xa;              write will be ignored, PWRCTRL value will keep&#xa;              11." />
      <BitField start="2" size="1" name="VSWITCH" description="Voltage switch sequence start. This bit&#xa;              is used to start the timing critical section of the&#xa;              voltage switch sequence:" />
      <BitField start="3" size="1" name="VSWITCHEN" description="Voltage switch procedure enable. This&#xa;              bit can only be written by firmware when CPSM is&#xa;              disabled (CPSMEN = 0). This bit is used to stop the&#xa;              SDMMC_CK after the voltage switch command&#xa;              response:" />
      <BitField start="4" size="1" name="DIRPOL" description="Data and command direction signals&#xa;              polarity selection. This bit can only be written when&#xa;              the SDMMC is in the power-off state (PWRCTRL =&#xa;              00)." />
    </Register>
    <Register start="+0x4" size="0" name="SDMMC_CLKCR" access="Read/Write" description="The SDMMC_CLKCR register controls the&#xa;          SDMMC_CK output clock, the SDMMC_RX_CLK receive clock,&#xa;          and the bus width." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLKDIV" description="Clock divide factor This bit can only be&#xa;              written when the CPSM and DPSM are not active&#xa;              (CPSMACT = 0 and DPSMACT = 0). This field defines the&#xa;              divide factor between the input clock (SDMMCCLK) and&#xa;              the output clock (SDMMC_CK): SDMMC_CK frequency =&#xa;              SDMMCCLK / [2 * CLKDIV]. 0xx: etc.. xxx:&#xa;              etc.." />
      <BitField start="12" size="1" name="PWRSAV" description="Power saving configuration bit This bit&#xa;              can only be written when the CPSM and DPSM are not&#xa;              active (CPSMACT = 0 and DPSMACT = 0) For power&#xa;              saving, the SDMMC_CK clock output can be disabled&#xa;              when the bus is idle by setting PWRSAV:" />
      <BitField start="14" size="2" name="WIDBUS" description="Wide bus mode enable bit This bit can&#xa;              only be written when the CPSM and DPSM are not active&#xa;              (CPSMACT = 0 and DPSMACT = 0)" />
      <BitField start="16" size="1" name="NEGEDGE" description="SDMMC_CK dephasing selection bit for&#xa;              data and Command. This bit can only be written when&#xa;              the CPSM and DPSM are not active (CPSMACT = 0 and&#xa;              DPSMACT = 0). When clock division = 1 (CLKDIV = 0),&#xa;              this bit has no effect. Data and Command change on&#xa;              SDMMC_CK falling edge. When clock division &amp;gt;1&#xa;              (CLKDIV &amp;gt; 0) &amp;amp; DDR = 0: - SDMMC_CK&#xa;              edge occurs on SDMMCCLK rising edge. When clock&#xa;              division &gt;1 (CLKDIV &gt; 0) &amp; DDR = 1: - Data&#xa;              changed on the SDMMCCLK falling edge succeeding a&#xa;              SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK&#xa;              rising edge. - Data changed on the SDMMC_CK falling&#xa;              edge succeeding a SDMMC_CK edge. - SDMMC_CK edge&#xa;              occurs on SDMMCCLK rising edge." />
      <BitField start="17" size="1" name="HWFC_EN" description="Hardware flow control enable This bit&#xa;              can only be written when the CPSM and DPSM are not&#xa;              active (CPSMACT = 0 and DPSMACT = 0) When Hardware&#xa;              flow control is enabled, the meaning of the TXFIFOE&#xa;              and RXFIFOF flags change, please see SDMMC status&#xa;              register definition in Section56.8.11." />
      <BitField start="18" size="1" name="DDR" description="Data rate signaling selection This bit&#xa;              can only be written when the CPSM and DPSM are not&#xa;              active (CPSMACT = 0 and DPSMACT = 0) DDR rate shall&#xa;              only be selected with 4-bit or 8-bit wide bus mode.&#xa;              (WIDBUS &amp;gt; 00). DDR = 1 has no effect when&#xa;              WIDBUS = 00 (1-bit wide bus). DDR rate shall only be&#xa;              selected with clock division &amp;gt;1. (CLKDIV&#xa;              &amp;gt; 0)" />
      <BitField start="19" size="1" name="BUSSPEED" description="Bus speed mode selection between DS, HS,&#xa;              SDR12, SDR25 and SDR50, DDR50, SDR104. This bit can&#xa;              only be written when the CPSM and DPSM are not active&#xa;              (CPSMACT = 0 and DPSMACT = 0)" />
      <BitField start="20" size="2" name="SELCLKRX" description="Receive clock selection. These bits can&#xa;              only be written when the CPSM and DPSM are not active&#xa;              (CPSMACT = 0 and DPSMACT = 0)" />
    </Register>
    <Register start="+0x8" size="0" name="SDMMC_ARGR" access="Read/Write" description="The SDMMC_ARGR register contains a 32-bit&#xa;          command argument, which is sent to a card as part of a&#xa;          command message." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDARG" description="Command argument. These bits can only be&#xa;              written by firmware when CPSM is disabled (CPSMEN =&#xa;              0). Command argument sent to a card as part of a&#xa;              command message. If a command contains an argument,&#xa;              it must be loaded into this register before writing a&#xa;              command to the command register." />
    </Register>
    <Register start="+0xC" size="0" name="SDMMC_CMDR" access="Read/Write" description="The SDMMC_CMDR register contains the command&#xa;          index and command type bits. The command index is sent to&#xa;          a card as part of a command message. The command type&#xa;          bits control the command path state machine&#xa;          (CPSM)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CMDINDEX" description="Command index. This bit can only be&#xa;              written by firmware when CPSM is disabled (CPSMEN =&#xa;              0). The command index is sent to the card as part of&#xa;              a command message." />
      <BitField start="6" size="1" name="CMDTRANS" description="The CPSM treats the command as a data&#xa;              transfer command, stops the interrupt period, and&#xa;              signals DataEnable to the DPSM This bit can only be&#xa;              written by firmware when CPSM is disabled (CPSMEN =&#xa;              0). If this bit is set, the CPSM issues an end of&#xa;              interrupt period and issues DataEnable signal to the&#xa;              DPSM when the command is sent." />
      <BitField start="7" size="1" name="CMDSTOP" description="The CPSM treats the command as a Stop&#xa;              Transmission command and signals Abort to the DPSM.&#xa;              This bit can only be written by firmware when CPSM is&#xa;              disabled (CPSMEN = 0). If this bit is set, the CPSM&#xa;              issues the Abort signal to the DPSM when the command&#xa;              is sent." />
      <BitField start="8" size="2" name="WAITRESP" description="Wait for response bits. This bit can&#xa;              only be written by firmware when CPSM is disabled&#xa;              (CPSMEN = 0). They are used to configure whether the&#xa;              CPSM is to wait for a response, and if yes, which&#xa;              kind of response." />
      <BitField start="10" size="1" name="WAITINT" description="CPSM waits for interrupt request. If&#xa;              this bit is set, the CPSM disables command timeout&#xa;              and waits for an card interrupt request (Response).&#xa;              If this bit is cleared in the CPSM Wait state, will&#xa;              cause the abort of the interrupt mode." />
      <BitField start="11" size="1" name="WAITPEND" description="CPSM Waits for end of data transfer&#xa;              (CmdPend internal signal) from DPSM. This bit when&#xa;              set, the CPSM waits for the end of data transfer&#xa;              trigger before it starts sending a command. WAITPEND&#xa;              is only taken into account when DTMODE = MMC stream&#xa;              data transfer, WIDBUS = 1-bit wide bus mode, DPSMACT&#xa;              = 1 and DTDIR = from host to card." />
      <BitField start="12" size="1" name="CPSMEN" description="Command path state machine (CPSM) Enable&#xa;              bit This bit is written 1 by firmware, and cleared by&#xa;              hardware when the CPSM enters the Idle state. If this&#xa;              bit is set, the CPSM is enabled. When DTEN = 1, no&#xa;              command will be transfered nor boot procedure will be&#xa;              started. CPSMEN is cleared to 0." />
      <BitField start="13" size="1" name="DTHOLD" description="Hold new data block transmission and&#xa;              reception in the DPSM. If this bit is set, the DPSM&#xa;              will not move from the Wait_S state to the Send state&#xa;              or from the Wait_R state to the Receive&#xa;              state." />
      <BitField start="14" size="1" name="BOOTMODE" description="Select the boot mode procedure to be&#xa;              used. This bit can only be written by firmware when&#xa;              CPSM is disabled (CPSMEN = 0)" />
      <BitField start="15" size="1" name="BOOTEN" description="Enable boot mode&#xa;              procedure." />
      <BitField start="16" size="1" name="CMDSUSPEND" description="The CPSM treats the command as a Suspend&#xa;              or Resume command and signals interrupt period&#xa;              start/end. This bit can only be written by firmware&#xa;              when CPSM is disabled (CPSMEN = 0). CMDSUSPEND = 1&#xa;              and CMDTRANS = 0 Suspend command, start interrupt&#xa;              period when response bit BS=0. CMDSUSPEND = 1 and&#xa;              CMDTRANS = 1 Resume command with data, end interrupt&#xa;              period when response bit DF=1." />
    </Register>
    <Register start="+0x14" size="0" name="SDMMC_RESP1R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the&#xa;          status of a card, which is part of the received&#xa;          response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS1" description="see Table 432" />
    </Register>
    <Register start="+0x18" size="0" name="SDMMC_RESP2R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the&#xa;          status of a card, which is part of the received&#xa;          response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS2" description="see Table404." />
    </Register>
    <Register start="+0x1C" size="0" name="SDMMC_RESP3R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the&#xa;          status of a card, which is part of the received&#xa;          response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS3" description="see Table404." />
    </Register>
    <Register start="+0x20" size="0" name="SDMMC_RESP4R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the&#xa;          status of a card, which is part of the received&#xa;          response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS4" description="see Table404." />
    </Register>
    <Register start="+0x24" size="0" name="SDMMC_DTIMER" access="Read/Write" description="The SDMMC_DTIMER register contains the data&#xa;          timeout period, in card bus clock periods. A counter&#xa;          loads the value from the SDMMC_DTIMER register, and&#xa;          starts decrementing when the data path state machine&#xa;          (DPSM) enters the Wait_R or Busy state. If the timer&#xa;          reaches 0 while the DPSM is in either of these states,&#xa;          the timeout status flag is set." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATATIME" description="Data and R1b busy timeout period This&#xa;              bit can only be written when the CPSM and DPSM are&#xa;              not active (CPSMACT = 0 and DPSMACT = 0). Data and&#xa;              R1b busy timeout period expressed in card bus clock&#xa;              periods." />
    </Register>
    <Register start="+0x28" size="0" name="SDMMC_DLENR" access="Read/Write" description="The SDMMC_DLENR register contains the number&#xa;          of data bytes to be transferred. The value is loaded into&#xa;          the data counter when data transfer starts." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="25" name="DATALENGTH" description="Data length value This register can only&#xa;              be written by firmware when DPSM is inactive (DPSMACT&#xa;              = 0). Number of data bytes to be transferred. When&#xa;              DDR = 1 DATALENGTH is truncated to a multiple of 2.&#xa;              (The last odd byte is not transfered) When DATALENGTH&#xa;              = 0 no data will be transfered, when requested by a&#xa;              CPSMEN and CMDTRANS = 1 also no command will be&#xa;              transfered. DTEN and CPSMEN are cleared to&#xa;              0." />
    </Register>
    <Register start="+0x2C" size="0" name="SDMMC_DCTRL" access="Read/Write" description="The SDMMC_DCTRL register control the data&#xa;          path state machine (DPSM)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DTEN" description="Data transfer enable bit This bit can&#xa;              only be written by firmware when DPSM is inactive&#xa;              (DPSMACT = 0). This bit is cleared by Hardware when&#xa;              data transfer completes. This bit shall only be used&#xa;              to transfer data when no associated data transfer&#xa;              command is used, i.e. shall not be used with SD or&#xa;              eMMC cards." />
      <BitField start="1" size="1" name="DTDIR" description="Data transfer direction selection This&#xa;              bit can only be written by firmware when DPSM is&#xa;              inactive (DPSMACT = 0)." />
      <BitField start="2" size="2" name="DTMODE" description="Data transfer mode selection. This bit&#xa;              can only be written by firmware when DPSM is inactive&#xa;              (DPSMACT = 0)." />
      <BitField start="4" size="4" name="DBLOCKSIZE" description="Data block size This bit can only be&#xa;              written by firmware when DPSM is inactive (DPSMACT =&#xa;              0). Define the data block length when the block data&#xa;              transfer mode is selected: When DATALENGTH is not a&#xa;              multiple of DBLOCKSIZE, the transfered data is&#xa;              truncated at a multiple of DBLOCKSIZE. (Any remain&#xa;              data will not be transfered.) When DDR = 1,&#xa;              DBLOCKSIZE = 0000 shall not be used. (No data will be&#xa;              transfered)" />
      <BitField start="8" size="1" name="RWSTART" description="Read wait start. If this bit is set,&#xa;              read wait operation starts." />
      <BitField start="9" size="1" name="RWSTOP" description="Read wait stop This bit is written by&#xa;              firmware and auto cleared by hardware when the DPSM&#xa;              moves from the READ_WAIT state to the WAIT_R or IDLE&#xa;              state." />
      <BitField start="10" size="1" name="RWMOD" description="Read wait mode. This bit can only be&#xa;              written by firmware when DPSM is inactive (DPSMACT =&#xa;              0)." />
      <BitField start="11" size="1" name="SDIOEN" description="SD I/O interrupt enable functions This&#xa;              bit can only be written by firmware when DPSM is&#xa;              inactive (DPSMACT = 0). If this bit is set, the DPSM&#xa;              enables the SD I/O card specific interrupt&#xa;              operation." />
      <BitField start="12" size="1" name="BOOTACKEN" description="Enable the reception of the boot&#xa;              acknowledgment. This bit can only be written by&#xa;              firmware when DPSM is inactive (DPSMACT =&#xa;              0)." />
      <BitField start="13" size="1" name="FIFORST" description="FIFO reset, will flush any remaining&#xa;              data. This bit can only be written by firmware when&#xa;              IDMAEN= 0 and DPSM is active (DPSMACT = 1). This bit&#xa;              will only take effect when a transfer error or&#xa;              transfer hold occurs." />
    </Register>
    <Register start="+0x30" size="0" name="SDMMC_DCNTR" access="ReadOnly" description="The SDMMC_DCNTR register loads the value&#xa;          from the data length register (see SDMMC_DLENR) when the&#xa;          DPSM moves from the Idle state to the Wait_R or Wait_S&#xa;          state. As data is transferred, the counter decrements the&#xa;          value until it reaches 0. The DPSM then moves to the Idle&#xa;          state and when there has been no error, the data status&#xa;          end flag (DATAEND) is set." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="25" name="DATACOUNT" description="Data count value When read, the number&#xa;              of remaining data bytes to be transferred is&#xa;              returned. Write has no effect." />
    </Register>
    <Register start="+0x34" size="0" name="SDMMC_STAR" access="ReadOnly" description="The SDMMC_STAR register is a read-only&#xa;          register. It contains two types of flag:Static flags&#xa;          (bits [29,21,11:0]): these bits remain asserted until&#xa;          they are cleared by writing to the SDMMC interrupt Clear&#xa;          register (see SDMMC_ICR)Dynamic flags (bits [20:12]):&#xa;          these bits change state depending on the state of the&#xa;          underlying logic (for example, FIFO full and empty flags&#xa;          are asserted and de-asserted as data while written to the&#xa;          FIFO)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCRCFAIL" description="Command response received (CRC check&#xa;              failed). Interrupt flag is cleared by writing&#xa;              corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="1" size="1" name="DCRCFAIL" description="Data block sent/received (CRC check&#xa;              failed). Interrupt flag is cleared by writing&#xa;              corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="2" size="1" name="CTIMEOUT" description="Command response timeout. Interrupt flag&#xa;              is cleared by writing corresponding interrupt clear&#xa;              bit in SDMMC_ICR. The Command Timeout period has a&#xa;              fixed value of 64 SDMMC_CK clock&#xa;              periods." />
      <BitField start="3" size="1" name="DTIMEOUT" description="Data timeout. Interrupt flag is cleared&#xa;              by writing corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="4" size="1" name="TXUNDERR" description="Transmit FIFO underrun error or IDMA&#xa;              read transfer error. Interrupt flag is cleared by&#xa;              writing corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="5" size="1" name="RXOVERR" description="Received FIFO overrun error or IDMA&#xa;              write transfer error. Interrupt flag is cleared by&#xa;              writing corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="6" size="1" name="CMDREND" description="Command response received (CRC check&#xa;              passed, or no CRC). Interrupt flag is cleared by&#xa;              writing corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="7" size="1" name="CMDSENT" description="Command sent (no response required).&#xa;              Interrupt flag is cleared by writing corresponding&#xa;              interrupt clear bit in SDMMC_ICR." />
      <BitField start="8" size="1" name="DATAEND" description="Data transfer ended correctly. (data&#xa;              counter, DATACOUNT is zero and no errors occur).&#xa;              Interrupt flag is cleared by writing corresponding&#xa;              interrupt clear bit in SDMMC_ICR." />
      <BitField start="9" size="1" name="DHOLD" description="Data transfer Hold. Interrupt flag is&#xa;              cleared by writing corresponding interrupt clear bit&#xa;              in SDMMC_ICR." />
      <BitField start="10" size="1" name="DBCKEND" description="Data block sent/received. (CRC check&#xa;              passed) and DPSM moves to the READWAIT state.&#xa;              Interrupt flag is cleared by writing corresponding&#xa;              interrupt clear bit in SDMMC_ICR." />
      <BitField start="11" size="1" name="DABORT" description="Data transfer aborted by CMD12.&#xa;              Interrupt flag is cleared by writing corresponding&#xa;              interrupt clear bit in SDMMC_ICR." />
      <BitField start="12" size="1" name="DPSMACT" description="Data path state machine active, i.e. not&#xa;              in Idle state. This is a hardware status flag only,&#xa;              does not generate an interrupt." />
      <BitField start="13" size="1" name="CPSMACT" description="Command path state machine active, i.e.&#xa;              not in Idle state. This is a hardware status flag&#xa;              only, does not generate an interrupt." />
      <BitField start="14" size="1" name="TXFIFOHE" description="Transmit FIFO half empty At least half&#xa;              the number of words can be written into the FIFO.&#xa;              This bit is cleared when the FIFO becomes half+1&#xa;              full." />
      <BitField start="15" size="1" name="RXFIFOHF" description="Receive FIFO half full There are at&#xa;              least half the number of words in the FIFO. This bit&#xa;              is cleared when the FIFO becomes half+1&#xa;              empty." />
      <BitField start="16" size="1" name="TXFIFOF" description="Transmit FIFO full This is a hardware&#xa;              status flag only, does not generate an interrupt.&#xa;              This bit is cleared when one FIFO location becomes&#xa;              empty." />
      <BitField start="17" size="1" name="RXFIFOF" description="Receive FIFO full This bit is cleared&#xa;              when one FIFO location becomes empty." />
      <BitField start="18" size="1" name="TXFIFOE" description="Transmit FIFO empty This bit is cleared&#xa;              when one FIFO location becomes full." />
      <BitField start="19" size="1" name="RXFIFOE" description="Receive FIFO empty This is a hardware&#xa;              status flag only, does not generate an interrupt.&#xa;              This bit is cleared when one FIFO location becomes&#xa;              full." />
      <BitField start="20" size="1" name="BUSYD0" description="Inverted value of SDMMC_D0 line (Busy),&#xa;              sampled at the end of a CMD response and a second&#xa;              time 2 SDMMC_CK cycles after the CMD response. This&#xa;              bit is reset to not busy when the SDMMCD0 line&#xa;              changes from busy to not busy. This bit does not&#xa;              signal busy due to data transfer. This is a hardware&#xa;              status flag only, it does not generate an&#xa;              interrupt." />
      <BitField start="21" size="1" name="BUSYD0END" description="end of SDMMC_D0 Busy following a CMD&#xa;              response detected. This indicates only end of busy&#xa;              following a CMD response. This bit does not signal&#xa;              busy due to data transfer. Interrupt flag is cleared&#xa;              by writing corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="22" size="1" name="SDIOIT" description="SDIO interrupt received. Interrupt flag&#xa;              is cleared by writing corresponding interrupt clear&#xa;              bit in SDMMC_ICR." />
      <BitField start="23" size="1" name="ACKFAIL" description="Boot acknowledgment received (boot&#xa;              acknowledgment check fail). Interrupt flag is cleared&#xa;              by writing corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="24" size="1" name="ACKTIMEOUT" description="Boot acknowledgment timeout. Interrupt&#xa;              flag is cleared by writing corresponding interrupt&#xa;              clear bit in SDMMC_ICR." />
      <BitField start="25" size="1" name="VSWEND" description="Voltage switch critical timing section&#xa;              completion. Interrupt flag is cleared by writing&#xa;              corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="26" size="1" name="CKSTOP" description="SDMMC_CK stopped in Voltage switch&#xa;              procedure. Interrupt flag is cleared by writing&#xa;              corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="27" size="1" name="IDMATE" description="IDMA transfer error. Interrupt flag is&#xa;              cleared by writing corresponding interrupt clear bit&#xa;              in SDMMC_ICR." />
      <BitField start="28" size="1" name="IDMABTC" description="IDMA buffer transfer complete. interrupt&#xa;              flag is cleared by writing corresponding interrupt&#xa;              clear bit in SDMMC_ICR." />
    </Register>
    <Register start="+0x38" size="0" name="SDMMC_ICR" access="Read/Write" description="The SDMMC_ICR register is a write-only&#xa;          register. Writing a bit with 1 clears the corresponding&#xa;          bit in the SDMMC_STAR status register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCRCFAILC" description="CCRCFAIL flag clear bit Set by software&#xa;              to clear the CCRCFAIL flag." />
      <BitField start="1" size="1" name="DCRCFAILC" description="DCRCFAIL flag clear bit Set by software&#xa;              to clear the DCRCFAIL flag." />
      <BitField start="2" size="1" name="CTIMEOUTC" description="CTIMEOUT flag clear bit Set by software&#xa;              to clear the CTIMEOUT flag." />
      <BitField start="3" size="1" name="DTIMEOUTC" description="DTIMEOUT flag clear bit Set by software&#xa;              to clear the DTIMEOUT flag." />
      <BitField start="4" size="1" name="TXUNDERRC" description="TXUNDERR flag clear bit Set by software&#xa;              to clear TXUNDERR flag." />
      <BitField start="5" size="1" name="RXOVERRC" description="RXOVERR flag clear bit Set by software&#xa;              to clear the RXOVERR flag." />
      <BitField start="6" size="1" name="CMDRENDC" description="CMDREND flag clear bit Set by software&#xa;              to clear the CMDREND flag." />
      <BitField start="7" size="1" name="CMDSENTC" description="CMDSENT flag clear bit Set by software&#xa;              to clear the CMDSENT flag." />
      <BitField start="8" size="1" name="DATAENDC" description="DATAEND flag clear bit Set by software&#xa;              to clear the DATAEND flag." />
      <BitField start="9" size="1" name="DHOLDC" description="DHOLD flag clear bit Set by software to&#xa;              clear the DHOLD flag." />
      <BitField start="10" size="1" name="DBCKENDC" description="DBCKEND flag clear bit Set by software&#xa;              to clear the DBCKEND flag." />
      <BitField start="11" size="1" name="DABORTC" description="DABORT flag clear bit Set by software to&#xa;              clear the DABORT flag." />
      <BitField start="21" size="1" name="BUSYD0ENDC" description="BUSYD0END flag clear bit Set by software&#xa;              to clear the BUSYD0END flag." />
      <BitField start="22" size="1" name="SDIOITC" description="SDIOIT flag clear bit Set by software to&#xa;              clear the SDIOIT flag." />
      <BitField start="23" size="1" name="ACKFAILC" description="ACKFAIL flag clear bit Set by software&#xa;              to clear the ACKFAIL flag." />
      <BitField start="24" size="1" name="ACKTIMEOUTC" description="ACKTIMEOUT flag clear bit Set by&#xa;              software to clear the ACKTIMEOUT flag." />
      <BitField start="25" size="1" name="VSWENDC" description="VSWEND flag clear bit Set by software to&#xa;              clear the VSWEND flag." />
      <BitField start="26" size="1" name="CKSTOPC" description="CKSTOP flag clear bit Set by software to&#xa;              clear the CKSTOP flag." />
      <BitField start="27" size="1" name="IDMATEC" description="IDMA transfer error clear bit Set by&#xa;              software to clear the IDMATE flag." />
      <BitField start="28" size="1" name="IDMABTCC" description="IDMA buffer transfer complete clear bit&#xa;              Set by software to clear the IDMABTC&#xa;              flag." />
    </Register>
    <Register start="+0x3C" size="0" name="SDMMC_MASKR" access="Read/Write" description="The interrupt mask register determines which&#xa;          status flags generate an interrupt request by setting the&#xa;          corresponding bit to 1." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCRCFAILIE" description="Command CRC fail interrupt enable Set&#xa;              and cleared by software to enable/disable interrupt&#xa;              caused by command CRC failure." />
      <BitField start="1" size="1" name="DCRCFAILIE" description="Data CRC fail interrupt enable Set and&#xa;              cleared by software to enable/disable interrupt&#xa;              caused by data CRC failure." />
      <BitField start="2" size="1" name="CTIMEOUTIE" description="Command timeout interrupt enable Set and&#xa;              cleared by software to enable/disable interrupt&#xa;              caused by command timeout." />
      <BitField start="3" size="1" name="DTIMEOUTIE" description="Data timeout interrupt enable Set and&#xa;              cleared by software to enable/disable interrupt&#xa;              caused by data timeout." />
      <BitField start="4" size="1" name="TXUNDERRIE" description="Tx FIFO underrun error interrupt enable&#xa;              Set and cleared by software to enable/disable&#xa;              interrupt caused by Tx FIFO underrun&#xa;              error." />
      <BitField start="5" size="1" name="RXOVERRIE" description="Rx FIFO overrun error interrupt enable&#xa;              Set and cleared by software to enable/disable&#xa;              interrupt caused by Rx FIFO overrun&#xa;              error." />
      <BitField start="6" size="1" name="CMDRENDIE" description="Command response received interrupt&#xa;              enable Set and cleared by software to enable/disable&#xa;              interrupt caused by receiving command&#xa;              response." />
      <BitField start="7" size="1" name="CMDSENTIE" description="Command sent interrupt enable Set and&#xa;              cleared by software to enable/disable interrupt&#xa;              caused by sending command." />
      <BitField start="8" size="1" name="DATAENDIE" description="Data end interrupt enable Set and&#xa;              cleared by software to enable/disable interrupt&#xa;              caused by data end." />
      <BitField start="9" size="1" name="DHOLDIE" description="Data hold interrupt enable Set and&#xa;              cleared by software to enable/disable the interrupt&#xa;              generated when sending new data is hold in the DPSM&#xa;              Wait_S state." />
      <BitField start="10" size="1" name="DBCKENDIE" description="Data block end interrupt enable Set and&#xa;              cleared by software to enable/disable interrupt&#xa;              caused by data block end." />
      <BitField start="11" size="1" name="DABORTIE" description="Data transfer aborted interrupt enable&#xa;              Set and cleared by software to enable/disable&#xa;              interrupt caused by a data transfer being&#xa;              aborted." />
      <BitField start="14" size="1" name="TXFIFOHEIE" description="Tx FIFO half empty interrupt enable Set&#xa;              and cleared by software to enable/disable interrupt&#xa;              caused by Tx FIFO half empty." />
      <BitField start="15" size="1" name="RXFIFOHFIE" description="Rx FIFO half full interrupt enable Set&#xa;              and cleared by software to enable/disable interrupt&#xa;              caused by Rx FIFO half full." />
      <BitField start="17" size="1" name="RXFIFOFIE" description="Rx FIFO full interrupt enable Set and&#xa;              cleared by software to enable/disable interrupt&#xa;              caused by Rx FIFO full." />
      <BitField start="18" size="1" name="TXFIFOEIE" description="Tx FIFO empty interrupt enable Set and&#xa;              cleared by software to enable/disable interrupt&#xa;              caused by Tx FIFO empty." />
      <BitField start="21" size="1" name="BUSYD0ENDIE" description="BUSYD0END interrupt enable Set and&#xa;              cleared by software to enable/disable the interrupt&#xa;              generated when SDMMC_D0 signal changes from busy to&#xa;              NOT busy following a CMD response." />
      <BitField start="22" size="1" name="SDIOITIE" description="SDIO mode interrupt received interrupt&#xa;              enable Set and cleared by software to enable/disable&#xa;              the interrupt generated when receiving the SDIO mode&#xa;              interrupt." />
      <BitField start="23" size="1" name="ACKFAILIE" description="Acknowledgment Fail interrupt enable Set&#xa;              and cleared by software to enable/disable interrupt&#xa;              caused by acknowledgment Fail." />
      <BitField start="24" size="1" name="ACKTIMEOUTIE" description="Acknowledgment timeout interrupt enable&#xa;              Set and cleared by software to enable/disable&#xa;              interrupt caused by acknowledgment&#xa;              timeout." />
      <BitField start="25" size="1" name="VSWENDIE" description="Voltage switch critical timing section&#xa;              completion interrupt enable Set and cleared by&#xa;              software to enable/disable the interrupt generated&#xa;              when voltage switch critical timing section&#xa;              completion." />
      <BitField start="26" size="1" name="CKSTOPIE" description="Voltage Switch clock stopped interrupt&#xa;              enable Set and cleared by software to enable/disable&#xa;              interrupt caused by Voltage Switch clock&#xa;              stopped." />
      <BitField start="28" size="1" name="IDMABTCIE" description="IDMA buffer transfer complete interrupt&#xa;              enable Set and cleared by software to enable/disable&#xa;              the interrupt generated when the IDMA has transferred&#xa;              all data belonging to a memory buffer." />
    </Register>
    <Register start="+0x40" size="0" name="SDMMC_ACKTIMER" access="Read/Write" description="The SDMMC_ACKTIMER register contains the&#xa;          acknowledgment timeout period, in SDMMC_CK bus clock&#xa;          periods. A counter loads the value from the&#xa;          SDMMC_ACKTIMER register, and starts decrementing when the&#xa;          data path state machine (DPSM) enters the Wait_Ack state.&#xa;          If the timer reaches 0 while the DPSM is in this states,&#xa;          the acknowledgment timeout status flag is&#xa;          set." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="25" name="ACKTIME" description="Boot acknowledgment timeout period This&#xa;              bit can only be written by firmware when CPSM is&#xa;              disabled (CPSMEN = 0). Boot acknowledgment timeout&#xa;              period expressed in card bus clock&#xa;              periods." />
    </Register>
    <Register start="+0x50" size="0" name="SDMMC_IDMACTRLR" access="Read/Write" description="The receive and transmit FIFOs can be read&#xa;          or written as 32-bit wide registers. The FIFOs contain 32&#xa;          entries on 32 sequential addresses. This allows the CPU&#xa;          to use its load and store multiple operands to read&#xa;          from/write to the FIFO." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IDMAEN" description="IDMA enable This bit can only be written&#xa;              by firmware when DPSM is inactive (DPSMACT =&#xa;              0)." />
      <BitField start="1" size="1" name="IDMABMODE" description="Buffer mode selection. This bit can only&#xa;              be written by firmware when DPSM is inactive (DPSMACT&#xa;              = 0)." />
      <BitField start="2" size="1" name="IDMABACT" description="Double buffer mode active buffer&#xa;              indication This bit can only be written by firmware&#xa;              when DPSM is inactive (DPSMACT = 0). When IDMA is&#xa;              enabled this bit is toggled by&#xa;              hardware." />
    </Register>
    <Register start="+0x54" size="0" name="SDMMC_IDMABSIZER" access="Read/Write" description="The SDMMC_IDMABSIZER register contains the&#xa;          buffers size when in double buffer&#xa;          configuration." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="8" name="IDMABNDT" description="Number of transfers per buffer. This&#xa;              8-bit value shall be multiplied by 8 to get the size&#xa;              of the buffer in 32-bit words and by 32 to get the&#xa;              size of the buffer in bytes. Example: IDMABNDT =&#xa;              0x01: buffer size = 8 words = 32 bytes. These bits&#xa;              can only be written by firmware when DPSM is inactive&#xa;              (DPSMACT = 0)." />
    </Register>
    <Register start="+0x58" size="0" name="SDMMC_IDMABASE0R" access="Read/Write" description="The SDMMC_IDMABASE0R register contains the&#xa;          memory buffer base address in single buffer configuration&#xa;          and the buffer 0 base address in double buffer&#xa;          configuration." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IDMABASE0" description="Buffer 0 memory base address bits&#xa;              [31:2], shall be word aligned (bit [1:0] are always 0&#xa;              and read only). This register can be written by&#xa;              firmware when DPSM is inactive (DPSMACT = 0), and can&#xa;              dynamically be written by firmware when DPSM active&#xa;              (DPSMACT = 1) and memory buffer 0 is inactive&#xa;              (IDMABACT = 1)." />
    </Register>
    <Register start="+0x5C" size="0" name="SDMMC_IDMABASE1R" access="Read/Write" description="The SDMMC_IDMABASE1R register contains the&#xa;          double buffer configuration second buffer memory base&#xa;          address." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IDMABASE1" description="Buffer 1 memory base address, shall be&#xa;              word aligned (bit [1:0] are always 0 and read only).&#xa;              This register can be written by firmware when DPSM is&#xa;              inactive (DPSMACT = 0), and can dynamically be&#xa;              written by firmware when DPSM active (DPSMACT = 1)&#xa;              and memory buffer 1 is inactive (IDMABACT =&#xa;              0)." />
    </Register>
    <Register start="+0x80" size="0" name="SDMMC_FIFOR" access="Read/Write" description="The receive and transmit FIFOs can be only&#xa;          read or written as word (32-bit) wide registers. The&#xa;          FIFOs contain 16 entries on sequential addresses. This&#xa;          allows the CPU to use its load and store multiple&#xa;          operands to read from/write to the FIFO.When accessing&#xa;          SDMMC_FIFOR with half word or byte access an AHB bus&#xa;          fault is generated." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FIFODATA" description="Receive and transmit FIFO data This&#xa;              register can only be read or written by firmware when&#xa;              the DPSM is active (DPSMACT=1). The FIFO data&#xa;              occupies 16 entries of 32-bit words." />
    </Register>
    <Register start="+0x3F4" size="0" name="SDMMC_VER" access="ReadOnly" description="SDMMC IP version register" reset_value="0x00000010" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MINREV" description="IP minor revision number." />
      <BitField start="4" size="4" name="MAJREV" description="IP major revision number." />
    </Register>
    <Register start="+0x3F8" size="0" name="SDMMC_ID" access="ReadOnly" description="SDMMC IP identification&#xa;          register" reset_value="0x00140022" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IP_ID" description="SDMMC IP identification." />
    </Register>
    <Register start="+0x10" size="0" name="SDMMC_RESPCMDR" access="ReadOnly" description="SDMMC command response&#xa;          register" reset_value="0xA3C5DD01" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RESPCMD" description="Response command index" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SDMMC2" start="0x48022400" description="SDMMC1">
    <Register start="+0x0" size="0" name="SDMMC_POWER" access="Read/Write" description="SDMMC power control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PWRCTRL" description="SDMMC state control bits. These bits can&#xa;              only be written when the SDMMC is not in the power-on&#xa;              state (PWRCTRL?11). These bits are used to define the&#xa;              functional state of the SDMMC signals: Any further&#xa;              write will be ignored, PWRCTRL value will keep&#xa;              11." />
      <BitField start="2" size="1" name="VSWITCH" description="Voltage switch sequence start. This bit&#xa;              is used to start the timing critical section of the&#xa;              voltage switch sequence:" />
      <BitField start="3" size="1" name="VSWITCHEN" description="Voltage switch procedure enable. This&#xa;              bit can only be written by firmware when CPSM is&#xa;              disabled (CPSMEN = 0). This bit is used to stop the&#xa;              SDMMC_CK after the voltage switch command&#xa;              response:" />
      <BitField start="4" size="1" name="DIRPOL" description="Data and command direction signals&#xa;              polarity selection. This bit can only be written when&#xa;              the SDMMC is in the power-off state (PWRCTRL =&#xa;              00)." />
    </Register>
    <Register start="+0x4" size="0" name="SDMMC_CLKCR" access="Read/Write" description="The SDMMC_CLKCR register controls the&#xa;          SDMMC_CK output clock, the SDMMC_RX_CLK receive clock,&#xa;          and the bus width." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLKDIV" description="Clock divide factor This bit can only be&#xa;              written when the CPSM and DPSM are not active&#xa;              (CPSMACT = 0 and DPSMACT = 0). This field defines the&#xa;              divide factor between the input clock (SDMMCCLK) and&#xa;              the output clock (SDMMC_CK): SDMMC_CK frequency =&#xa;              SDMMCCLK / [2 * CLKDIV]. 0xx: etc.. xxx:&#xa;              etc.." />
      <BitField start="12" size="1" name="PWRSAV" description="Power saving configuration bit This bit&#xa;              can only be written when the CPSM and DPSM are not&#xa;              active (CPSMACT = 0 and DPSMACT = 0) For power&#xa;              saving, the SDMMC_CK clock output can be disabled&#xa;              when the bus is idle by setting PWRSAV:" />
      <BitField start="14" size="2" name="WIDBUS" description="Wide bus mode enable bit This bit can&#xa;              only be written when the CPSM and DPSM are not active&#xa;              (CPSMACT = 0 and DPSMACT = 0)" />
      <BitField start="16" size="1" name="NEGEDGE" description="SDMMC_CK dephasing selection bit for&#xa;              data and Command. This bit can only be written when&#xa;              the CPSM and DPSM are not active (CPSMACT = 0 and&#xa;              DPSMACT = 0). When clock division = 1 (CLKDIV = 0),&#xa;              this bit has no effect. Data and Command change on&#xa;              SDMMC_CK falling edge. When clock division &amp;gt;1&#xa;              (CLKDIV &amp;gt; 0) &amp;amp; DDR = 0: - SDMMC_CK&#xa;              edge occurs on SDMMCCLK rising edge. When clock&#xa;              division &gt;1 (CLKDIV &gt; 0) &amp; DDR = 1: - Data&#xa;              changed on the SDMMCCLK falling edge succeeding a&#xa;              SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK&#xa;              rising edge. - Data changed on the SDMMC_CK falling&#xa;              edge succeeding a SDMMC_CK edge. - SDMMC_CK edge&#xa;              occurs on SDMMCCLK rising edge." />
      <BitField start="17" size="1" name="HWFC_EN" description="Hardware flow control enable This bit&#xa;              can only be written when the CPSM and DPSM are not&#xa;              active (CPSMACT = 0 and DPSMACT = 0) When Hardware&#xa;              flow control is enabled, the meaning of the TXFIFOE&#xa;              and RXFIFOF flags change, please see SDMMC status&#xa;              register definition in Section56.8.11." />
      <BitField start="18" size="1" name="DDR" description="Data rate signaling selection This bit&#xa;              can only be written when the CPSM and DPSM are not&#xa;              active (CPSMACT = 0 and DPSMACT = 0) DDR rate shall&#xa;              only be selected with 4-bit or 8-bit wide bus mode.&#xa;              (WIDBUS &amp;gt; 00). DDR = 1 has no effect when&#xa;              WIDBUS = 00 (1-bit wide bus). DDR rate shall only be&#xa;              selected with clock division &amp;gt;1. (CLKDIV&#xa;              &amp;gt; 0)" />
      <BitField start="19" size="1" name="BUSSPEED" description="Bus speed mode selection between DS, HS,&#xa;              SDR12, SDR25 and SDR50, DDR50, SDR104. This bit can&#xa;              only be written when the CPSM and DPSM are not active&#xa;              (CPSMACT = 0 and DPSMACT = 0)" />
      <BitField start="20" size="2" name="SELCLKRX" description="Receive clock selection. These bits can&#xa;              only be written when the CPSM and DPSM are not active&#xa;              (CPSMACT = 0 and DPSMACT = 0)" />
    </Register>
    <Register start="+0x8" size="0" name="SDMMC_ARGR" access="Read/Write" description="The SDMMC_ARGR register contains a 32-bit&#xa;          command argument, which is sent to a card as part of a&#xa;          command message." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDARG" description="Command argument. These bits can only be&#xa;              written by firmware when CPSM is disabled (CPSMEN =&#xa;              0). Command argument sent to a card as part of a&#xa;              command message. If a command contains an argument,&#xa;              it must be loaded into this register before writing a&#xa;              command to the command register." />
    </Register>
    <Register start="+0xC" size="0" name="SDMMC_CMDR" access="Read/Write" description="The SDMMC_CMDR register contains the command&#xa;          index and command type bits. The command index is sent to&#xa;          a card as part of a command message. The command type&#xa;          bits control the command path state machine&#xa;          (CPSM)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CMDINDEX" description="Command index. This bit can only be&#xa;              written by firmware when CPSM is disabled (CPSMEN =&#xa;              0). The command index is sent to the card as part of&#xa;              a command message." />
      <BitField start="6" size="1" name="CMDTRANS" description="The CPSM treats the command as a data&#xa;              transfer command, stops the interrupt period, and&#xa;              signals DataEnable to the DPSM This bit can only be&#xa;              written by firmware when CPSM is disabled (CPSMEN =&#xa;              0). If this bit is set, the CPSM issues an end of&#xa;              interrupt period and issues DataEnable signal to the&#xa;              DPSM when the command is sent." />
      <BitField start="7" size="1" name="CMDSTOP" description="The CPSM treats the command as a Stop&#xa;              Transmission command and signals Abort to the DPSM.&#xa;              This bit can only be written by firmware when CPSM is&#xa;              disabled (CPSMEN = 0). If this bit is set, the CPSM&#xa;              issues the Abort signal to the DPSM when the command&#xa;              is sent." />
      <BitField start="8" size="2" name="WAITRESP" description="Wait for response bits. This bit can&#xa;              only be written by firmware when CPSM is disabled&#xa;              (CPSMEN = 0). They are used to configure whether the&#xa;              CPSM is to wait for a response, and if yes, which&#xa;              kind of response." />
      <BitField start="10" size="1" name="WAITINT" description="CPSM waits for interrupt request. If&#xa;              this bit is set, the CPSM disables command timeout&#xa;              and waits for an card interrupt request (Response).&#xa;              If this bit is cleared in the CPSM Wait state, will&#xa;              cause the abort of the interrupt mode." />
      <BitField start="11" size="1" name="WAITPEND" description="CPSM Waits for end of data transfer&#xa;              (CmdPend internal signal) from DPSM. This bit when&#xa;              set, the CPSM waits for the end of data transfer&#xa;              trigger before it starts sending a command. WAITPEND&#xa;              is only taken into account when DTMODE = MMC stream&#xa;              data transfer, WIDBUS = 1-bit wide bus mode, DPSMACT&#xa;              = 1 and DTDIR = from host to card." />
      <BitField start="12" size="1" name="CPSMEN" description="Command path state machine (CPSM) Enable&#xa;              bit This bit is written 1 by firmware, and cleared by&#xa;              hardware when the CPSM enters the Idle state. If this&#xa;              bit is set, the CPSM is enabled. When DTEN = 1, no&#xa;              command will be transfered nor boot procedure will be&#xa;              started. CPSMEN is cleared to 0." />
      <BitField start="13" size="1" name="DTHOLD" description="Hold new data block transmission and&#xa;              reception in the DPSM. If this bit is set, the DPSM&#xa;              will not move from the Wait_S state to the Send state&#xa;              or from the Wait_R state to the Receive&#xa;              state." />
      <BitField start="14" size="1" name="BOOTMODE" description="Select the boot mode procedure to be&#xa;              used. This bit can only be written by firmware when&#xa;              CPSM is disabled (CPSMEN = 0)" />
      <BitField start="15" size="1" name="BOOTEN" description="Enable boot mode&#xa;              procedure." />
      <BitField start="16" size="1" name="CMDSUSPEND" description="The CPSM treats the command as a Suspend&#xa;              or Resume command and signals interrupt period&#xa;              start/end. This bit can only be written by firmware&#xa;              when CPSM is disabled (CPSMEN = 0). CMDSUSPEND = 1&#xa;              and CMDTRANS = 0 Suspend command, start interrupt&#xa;              period when response bit BS=0. CMDSUSPEND = 1 and&#xa;              CMDTRANS = 1 Resume command with data, end interrupt&#xa;              period when response bit DF=1." />
    </Register>
    <Register start="+0x14" size="0" name="SDMMC_RESP1R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the&#xa;          status of a card, which is part of the received&#xa;          response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS1" description="see Table 432" />
    </Register>
    <Register start="+0x18" size="0" name="SDMMC_RESP2R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the&#xa;          status of a card, which is part of the received&#xa;          response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS2" description="see Table404." />
    </Register>
    <Register start="+0x1C" size="0" name="SDMMC_RESP3R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the&#xa;          status of a card, which is part of the received&#xa;          response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS3" description="see Table404." />
    </Register>
    <Register start="+0x20" size="0" name="SDMMC_RESP4R" access="ReadOnly" description="The SDMMC_RESP1/2/3/4R registers contain the&#xa;          status of a card, which is part of the received&#xa;          response." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CARDSTATUS4" description="see Table404." />
    </Register>
    <Register start="+0x24" size="0" name="SDMMC_DTIMER" access="Read/Write" description="The SDMMC_DTIMER register contains the data&#xa;          timeout period, in card bus clock periods. A counter&#xa;          loads the value from the SDMMC_DTIMER register, and&#xa;          starts decrementing when the data path state machine&#xa;          (DPSM) enters the Wait_R or Busy state. If the timer&#xa;          reaches 0 while the DPSM is in either of these states,&#xa;          the timeout status flag is set." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATATIME" description="Data and R1b busy timeout period This&#xa;              bit can only be written when the CPSM and DPSM are&#xa;              not active (CPSMACT = 0 and DPSMACT = 0). Data and&#xa;              R1b busy timeout period expressed in card bus clock&#xa;              periods." />
    </Register>
    <Register start="+0x28" size="0" name="SDMMC_DLENR" access="Read/Write" description="The SDMMC_DLENR register contains the number&#xa;          of data bytes to be transferred. The value is loaded into&#xa;          the data counter when data transfer starts." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="25" name="DATALENGTH" description="Data length value This register can only&#xa;              be written by firmware when DPSM is inactive (DPSMACT&#xa;              = 0). Number of data bytes to be transferred. When&#xa;              DDR = 1 DATALENGTH is truncated to a multiple of 2.&#xa;              (The last odd byte is not transfered) When DATALENGTH&#xa;              = 0 no data will be transfered, when requested by a&#xa;              CPSMEN and CMDTRANS = 1 also no command will be&#xa;              transfered. DTEN and CPSMEN are cleared to&#xa;              0." />
    </Register>
    <Register start="+0x2C" size="0" name="SDMMC_DCTRL" access="Read/Write" description="The SDMMC_DCTRL register control the data&#xa;          path state machine (DPSM)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DTEN" description="Data transfer enable bit This bit can&#xa;              only be written by firmware when DPSM is inactive&#xa;              (DPSMACT = 0). This bit is cleared by Hardware when&#xa;              data transfer completes. This bit shall only be used&#xa;              to transfer data when no associated data transfer&#xa;              command is used, i.e. shall not be used with SD or&#xa;              eMMC cards." />
      <BitField start="1" size="1" name="DTDIR" description="Data transfer direction selection This&#xa;              bit can only be written by firmware when DPSM is&#xa;              inactive (DPSMACT = 0)." />
      <BitField start="2" size="2" name="DTMODE" description="Data transfer mode selection. This bit&#xa;              can only be written by firmware when DPSM is inactive&#xa;              (DPSMACT = 0)." />
      <BitField start="4" size="4" name="DBLOCKSIZE" description="Data block size This bit can only be&#xa;              written by firmware when DPSM is inactive (DPSMACT =&#xa;              0). Define the data block length when the block data&#xa;              transfer mode is selected: When DATALENGTH is not a&#xa;              multiple of DBLOCKSIZE, the transfered data is&#xa;              truncated at a multiple of DBLOCKSIZE. (Any remain&#xa;              data will not be transfered.) When DDR = 1,&#xa;              DBLOCKSIZE = 0000 shall not be used. (No data will be&#xa;              transfered)" />
      <BitField start="8" size="1" name="RWSTART" description="Read wait start. If this bit is set,&#xa;              read wait operation starts." />
      <BitField start="9" size="1" name="RWSTOP" description="Read wait stop This bit is written by&#xa;              firmware and auto cleared by hardware when the DPSM&#xa;              moves from the READ_WAIT state to the WAIT_R or IDLE&#xa;              state." />
      <BitField start="10" size="1" name="RWMOD" description="Read wait mode. This bit can only be&#xa;              written by firmware when DPSM is inactive (DPSMACT =&#xa;              0)." />
      <BitField start="11" size="1" name="SDIOEN" description="SD I/O interrupt enable functions This&#xa;              bit can only be written by firmware when DPSM is&#xa;              inactive (DPSMACT = 0). If this bit is set, the DPSM&#xa;              enables the SD I/O card specific interrupt&#xa;              operation." />
      <BitField start="12" size="1" name="BOOTACKEN" description="Enable the reception of the boot&#xa;              acknowledgment. This bit can only be written by&#xa;              firmware when DPSM is inactive (DPSMACT =&#xa;              0)." />
      <BitField start="13" size="1" name="FIFORST" description="FIFO reset, will flush any remaining&#xa;              data. This bit can only be written by firmware when&#xa;              IDMAEN= 0 and DPSM is active (DPSMACT = 1). This bit&#xa;              will only take effect when a transfer error or&#xa;              transfer hold occurs." />
    </Register>
    <Register start="+0x30" size="0" name="SDMMC_DCNTR" access="ReadOnly" description="The SDMMC_DCNTR register loads the value&#xa;          from the data length register (see SDMMC_DLENR) when the&#xa;          DPSM moves from the Idle state to the Wait_R or Wait_S&#xa;          state. As data is transferred, the counter decrements the&#xa;          value until it reaches 0. The DPSM then moves to the Idle&#xa;          state and when there has been no error, the data status&#xa;          end flag (DATAEND) is set." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="25" name="DATACOUNT" description="Data count value When read, the number&#xa;              of remaining data bytes to be transferred is&#xa;              returned. Write has no effect." />
    </Register>
    <Register start="+0x34" size="0" name="SDMMC_STAR" access="ReadOnly" description="The SDMMC_STAR register is a read-only&#xa;          register. It contains two types of flag:Static flags&#xa;          (bits [29,21,11:0]): these bits remain asserted until&#xa;          they are cleared by writing to the SDMMC interrupt Clear&#xa;          register (see SDMMC_ICR)Dynamic flags (bits [20:12]):&#xa;          these bits change state depending on the state of the&#xa;          underlying logic (for example, FIFO full and empty flags&#xa;          are asserted and de-asserted as data while written to the&#xa;          FIFO)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCRCFAIL" description="Command response received (CRC check&#xa;              failed). Interrupt flag is cleared by writing&#xa;              corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="1" size="1" name="DCRCFAIL" description="Data block sent/received (CRC check&#xa;              failed). Interrupt flag is cleared by writing&#xa;              corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="2" size="1" name="CTIMEOUT" description="Command response timeout. Interrupt flag&#xa;              is cleared by writing corresponding interrupt clear&#xa;              bit in SDMMC_ICR. The Command Timeout period has a&#xa;              fixed value of 64 SDMMC_CK clock&#xa;              periods." />
      <BitField start="3" size="1" name="DTIMEOUT" description="Data timeout. Interrupt flag is cleared&#xa;              by writing corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="4" size="1" name="TXUNDERR" description="Transmit FIFO underrun error or IDMA&#xa;              read transfer error. Interrupt flag is cleared by&#xa;              writing corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="5" size="1" name="RXOVERR" description="Received FIFO overrun error or IDMA&#xa;              write transfer error. Interrupt flag is cleared by&#xa;              writing corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="6" size="1" name="CMDREND" description="Command response received (CRC check&#xa;              passed, or no CRC). Interrupt flag is cleared by&#xa;              writing corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="7" size="1" name="CMDSENT" description="Command sent (no response required).&#xa;              Interrupt flag is cleared by writing corresponding&#xa;              interrupt clear bit in SDMMC_ICR." />
      <BitField start="8" size="1" name="DATAEND" description="Data transfer ended correctly. (data&#xa;              counter, DATACOUNT is zero and no errors occur).&#xa;              Interrupt flag is cleared by writing corresponding&#xa;              interrupt clear bit in SDMMC_ICR." />
      <BitField start="9" size="1" name="DHOLD" description="Data transfer Hold. Interrupt flag is&#xa;              cleared by writing corresponding interrupt clear bit&#xa;              in SDMMC_ICR." />
      <BitField start="10" size="1" name="DBCKEND" description="Data block sent/received. (CRC check&#xa;              passed) and DPSM moves to the READWAIT state.&#xa;              Interrupt flag is cleared by writing corresponding&#xa;              interrupt clear bit in SDMMC_ICR." />
      <BitField start="11" size="1" name="DABORT" description="Data transfer aborted by CMD12.&#xa;              Interrupt flag is cleared by writing corresponding&#xa;              interrupt clear bit in SDMMC_ICR." />
      <BitField start="12" size="1" name="DPSMACT" description="Data path state machine active, i.e. not&#xa;              in Idle state. This is a hardware status flag only,&#xa;              does not generate an interrupt." />
      <BitField start="13" size="1" name="CPSMACT" description="Command path state machine active, i.e.&#xa;              not in Idle state. This is a hardware status flag&#xa;              only, does not generate an interrupt." />
      <BitField start="14" size="1" name="TXFIFOHE" description="Transmit FIFO half empty At least half&#xa;              the number of words can be written into the FIFO.&#xa;              This bit is cleared when the FIFO becomes half+1&#xa;              full." />
      <BitField start="15" size="1" name="RXFIFOHF" description="Receive FIFO half full There are at&#xa;              least half the number of words in the FIFO. This bit&#xa;              is cleared when the FIFO becomes half+1&#xa;              empty." />
      <BitField start="16" size="1" name="TXFIFOF" description="Transmit FIFO full This is a hardware&#xa;              status flag only, does not generate an interrupt.&#xa;              This bit is cleared when one FIFO location becomes&#xa;              empty." />
      <BitField start="17" size="1" name="RXFIFOF" description="Receive FIFO full This bit is cleared&#xa;              when one FIFO location becomes empty." />
      <BitField start="18" size="1" name="TXFIFOE" description="Transmit FIFO empty This bit is cleared&#xa;              when one FIFO location becomes full." />
      <BitField start="19" size="1" name="RXFIFOE" description="Receive FIFO empty This is a hardware&#xa;              status flag only, does not generate an interrupt.&#xa;              This bit is cleared when one FIFO location becomes&#xa;              full." />
      <BitField start="20" size="1" name="BUSYD0" description="Inverted value of SDMMC_D0 line (Busy),&#xa;              sampled at the end of a CMD response and a second&#xa;              time 2 SDMMC_CK cycles after the CMD response. This&#xa;              bit is reset to not busy when the SDMMCD0 line&#xa;              changes from busy to not busy. This bit does not&#xa;              signal busy due to data transfer. This is a hardware&#xa;              status flag only, it does not generate an&#xa;              interrupt." />
      <BitField start="21" size="1" name="BUSYD0END" description="end of SDMMC_D0 Busy following a CMD&#xa;              response detected. This indicates only end of busy&#xa;              following a CMD response. This bit does not signal&#xa;              busy due to data transfer. Interrupt flag is cleared&#xa;              by writing corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="22" size="1" name="SDIOIT" description="SDIO interrupt received. Interrupt flag&#xa;              is cleared by writing corresponding interrupt clear&#xa;              bit in SDMMC_ICR." />
      <BitField start="23" size="1" name="ACKFAIL" description="Boot acknowledgment received (boot&#xa;              acknowledgment check fail). Interrupt flag is cleared&#xa;              by writing corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="24" size="1" name="ACKTIMEOUT" description="Boot acknowledgment timeout. Interrupt&#xa;              flag is cleared by writing corresponding interrupt&#xa;              clear bit in SDMMC_ICR." />
      <BitField start="25" size="1" name="VSWEND" description="Voltage switch critical timing section&#xa;              completion. Interrupt flag is cleared by writing&#xa;              corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="26" size="1" name="CKSTOP" description="SDMMC_CK stopped in Voltage switch&#xa;              procedure. Interrupt flag is cleared by writing&#xa;              corresponding interrupt clear bit in&#xa;              SDMMC_ICR." />
      <BitField start="27" size="1" name="IDMATE" description="IDMA transfer error. Interrupt flag is&#xa;              cleared by writing corresponding interrupt clear bit&#xa;              in SDMMC_ICR." />
      <BitField start="28" size="1" name="IDMABTC" description="IDMA buffer transfer complete. interrupt&#xa;              flag is cleared by writing corresponding interrupt&#xa;              clear bit in SDMMC_ICR." />
    </Register>
    <Register start="+0x38" size="0" name="SDMMC_ICR" access="Read/Write" description="The SDMMC_ICR register is a write-only&#xa;          register. Writing a bit with 1 clears the corresponding&#xa;          bit in the SDMMC_STAR status register." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCRCFAILC" description="CCRCFAIL flag clear bit Set by software&#xa;              to clear the CCRCFAIL flag." />
      <BitField start="1" size="1" name="DCRCFAILC" description="DCRCFAIL flag clear bit Set by software&#xa;              to clear the DCRCFAIL flag." />
      <BitField start="2" size="1" name="CTIMEOUTC" description="CTIMEOUT flag clear bit Set by software&#xa;              to clear the CTIMEOUT flag." />
      <BitField start="3" size="1" name="DTIMEOUTC" description="DTIMEOUT flag clear bit Set by software&#xa;              to clear the DTIMEOUT flag." />
      <BitField start="4" size="1" name="TXUNDERRC" description="TXUNDERR flag clear bit Set by software&#xa;              to clear TXUNDERR flag." />
      <BitField start="5" size="1" name="RXOVERRC" description="RXOVERR flag clear bit Set by software&#xa;              to clear the RXOVERR flag." />
      <BitField start="6" size="1" name="CMDRENDC" description="CMDREND flag clear bit Set by software&#xa;              to clear the CMDREND flag." />
      <BitField start="7" size="1" name="CMDSENTC" description="CMDSENT flag clear bit Set by software&#xa;              to clear the CMDSENT flag." />
      <BitField start="8" size="1" name="DATAENDC" description="DATAEND flag clear bit Set by software&#xa;              to clear the DATAEND flag." />
      <BitField start="9" size="1" name="DHOLDC" description="DHOLD flag clear bit Set by software to&#xa;              clear the DHOLD flag." />
      <BitField start="10" size="1" name="DBCKENDC" description="DBCKEND flag clear bit Set by software&#xa;              to clear the DBCKEND flag." />
      <BitField start="11" size="1" name="DABORTC" description="DABORT flag clear bit Set by software to&#xa;              clear the DABORT flag." />
      <BitField start="21" size="1" name="BUSYD0ENDC" description="BUSYD0END flag clear bit Set by software&#xa;              to clear the BUSYD0END flag." />
      <BitField start="22" size="1" name="SDIOITC" description="SDIOIT flag clear bit Set by software to&#xa;              clear the SDIOIT flag." />
      <BitField start="23" size="1" name="ACKFAILC" description="ACKFAIL flag clear bit Set by software&#xa;              to clear the ACKFAIL flag." />
      <BitField start="24" size="1" name="ACKTIMEOUTC" description="ACKTIMEOUT flag clear bit Set by&#xa;              software to clear the ACKTIMEOUT flag." />
      <BitField start="25" size="1" name="VSWENDC" description="VSWEND flag clear bit Set by software to&#xa;              clear the VSWEND flag." />
      <BitField start="26" size="1" name="CKSTOPC" description="CKSTOP flag clear bit Set by software to&#xa;              clear the CKSTOP flag." />
      <BitField start="27" size="1" name="IDMATEC" description="IDMA transfer error clear bit Set by&#xa;              software to clear the IDMATE flag." />
      <BitField start="28" size="1" name="IDMABTCC" description="IDMA buffer transfer complete clear bit&#xa;              Set by software to clear the IDMABTC&#xa;              flag." />
    </Register>
    <Register start="+0x3C" size="0" name="SDMMC_MASKR" access="Read/Write" description="The interrupt mask register determines which&#xa;          status flags generate an interrupt request by setting the&#xa;          corresponding bit to 1." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCRCFAILIE" description="Command CRC fail interrupt enable Set&#xa;              and cleared by software to enable/disable interrupt&#xa;              caused by command CRC failure." />
      <BitField start="1" size="1" name="DCRCFAILIE" description="Data CRC fail interrupt enable Set and&#xa;              cleared by software to enable/disable interrupt&#xa;              caused by data CRC failure." />
      <BitField start="2" size="1" name="CTIMEOUTIE" description="Command timeout interrupt enable Set and&#xa;              cleared by software to enable/disable interrupt&#xa;              caused by command timeout." />
      <BitField start="3" size="1" name="DTIMEOUTIE" description="Data timeout interrupt enable Set and&#xa;              cleared by software to enable/disable interrupt&#xa;              caused by data timeout." />
      <BitField start="4" size="1" name="TXUNDERRIE" description="Tx FIFO underrun error interrupt enable&#xa;              Set and cleared by software to enable/disable&#xa;              interrupt caused by Tx FIFO underrun&#xa;              error." />
      <BitField start="5" size="1" name="RXOVERRIE" description="Rx FIFO overrun error interrupt enable&#xa;              Set and cleared by software to enable/disable&#xa;              interrupt caused by Rx FIFO overrun&#xa;              error." />
      <BitField start="6" size="1" name="CMDRENDIE" description="Command response received interrupt&#xa;              enable Set and cleared by software to enable/disable&#xa;              interrupt caused by receiving command&#xa;              response." />
      <BitField start="7" size="1" name="CMDSENTIE" description="Command sent interrupt enable Set and&#xa;              cleared by software to enable/disable interrupt&#xa;              caused by sending command." />
      <BitField start="8" size="1" name="DATAENDIE" description="Data end interrupt enable Set and&#xa;              cleared by software to enable/disable interrupt&#xa;              caused by data end." />
      <BitField start="9" size="1" name="DHOLDIE" description="Data hold interrupt enable Set and&#xa;              cleared by software to enable/disable the interrupt&#xa;              generated when sending new data is hold in the DPSM&#xa;              Wait_S state." />
      <BitField start="10" size="1" name="DBCKENDIE" description="Data block end interrupt enable Set and&#xa;              cleared by software to enable/disable interrupt&#xa;              caused by data block end." />
      <BitField start="11" size="1" name="DABORTIE" description="Data transfer aborted interrupt enable&#xa;              Set and cleared by software to enable/disable&#xa;              interrupt caused by a data transfer being&#xa;              aborted." />
      <BitField start="14" size="1" name="TXFIFOHEIE" description="Tx FIFO half empty interrupt enable Set&#xa;              and cleared by software to enable/disable interrupt&#xa;              caused by Tx FIFO half empty." />
      <BitField start="15" size="1" name="RXFIFOHFIE" description="Rx FIFO half full interrupt enable Set&#xa;              and cleared by software to enable/disable interrupt&#xa;              caused by Rx FIFO half full." />
      <BitField start="17" size="1" name="RXFIFOFIE" description="Rx FIFO full interrupt enable Set and&#xa;              cleared by software to enable/disable interrupt&#xa;              caused by Rx FIFO full." />
      <BitField start="18" size="1" name="TXFIFOEIE" description="Tx FIFO empty interrupt enable Set and&#xa;              cleared by software to enable/disable interrupt&#xa;              caused by Tx FIFO empty." />
      <BitField start="21" size="1" name="BUSYD0ENDIE" description="BUSYD0END interrupt enable Set and&#xa;              cleared by software to enable/disable the interrupt&#xa;              generated when SDMMC_D0 signal changes from busy to&#xa;              NOT busy following a CMD response." />
      <BitField start="22" size="1" name="SDIOITIE" description="SDIO mode interrupt received interrupt&#xa;              enable Set and cleared by software to enable/disable&#xa;              the interrupt generated when receiving the SDIO mode&#xa;              interrupt." />
      <BitField start="23" size="1" name="ACKFAILIE" description="Acknowledgment Fail interrupt enable Set&#xa;              and cleared by software to enable/disable interrupt&#xa;              caused by acknowledgment Fail." />
      <BitField start="24" size="1" name="ACKTIMEOUTIE" description="Acknowledgment timeout interrupt enable&#xa;              Set and cleared by software to enable/disable&#xa;              interrupt caused by acknowledgment&#xa;              timeout." />
      <BitField start="25" size="1" name="VSWENDIE" description="Voltage switch critical timing section&#xa;              completion interrupt enable Set and cleared by&#xa;              software to enable/disable the interrupt generated&#xa;              when voltage switch critical timing section&#xa;              completion." />
      <BitField start="26" size="1" name="CKSTOPIE" description="Voltage Switch clock stopped interrupt&#xa;              enable Set and cleared by software to enable/disable&#xa;              interrupt caused by Voltage Switch clock&#xa;              stopped." />
      <BitField start="28" size="1" name="IDMABTCIE" description="IDMA buffer transfer complete interrupt&#xa;              enable Set and cleared by software to enable/disable&#xa;              the interrupt generated when the IDMA has transferred&#xa;              all data belonging to a memory buffer." />
    </Register>
    <Register start="+0x40" size="0" name="SDMMC_ACKTIMER" access="Read/Write" description="The SDMMC_ACKTIMER register contains the&#xa;          acknowledgment timeout period, in SDMMC_CK bus clock&#xa;          periods. A counter loads the value from the&#xa;          SDMMC_ACKTIMER register, and starts decrementing when the&#xa;          data path state machine (DPSM) enters the Wait_Ack state.&#xa;          If the timer reaches 0 while the DPSM is in this states,&#xa;          the acknowledgment timeout status flag is&#xa;          set." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="25" name="ACKTIME" description="Boot acknowledgment timeout period This&#xa;              bit can only be written by firmware when CPSM is&#xa;              disabled (CPSMEN = 0). Boot acknowledgment timeout&#xa;              period expressed in card bus clock&#xa;              periods." />
    </Register>
    <Register start="+0x50" size="0" name="SDMMC_IDMACTRLR" access="Read/Write" description="The receive and transmit FIFOs can be read&#xa;          or written as 32-bit wide registers. The FIFOs contain 32&#xa;          entries on 32 sequential addresses. This allows the CPU&#xa;          to use its load and store multiple operands to read&#xa;          from/write to the FIFO." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IDMAEN" description="IDMA enable This bit can only be written&#xa;              by firmware when DPSM is inactive (DPSMACT =&#xa;              0)." />
      <BitField start="1" size="1" name="IDMABMODE" description="Buffer mode selection. This bit can only&#xa;              be written by firmware when DPSM is inactive (DPSMACT&#xa;              = 0)." />
      <BitField start="2" size="1" name="IDMABACT" description="Double buffer mode active buffer&#xa;              indication This bit can only be written by firmware&#xa;              when DPSM is inactive (DPSMACT = 0). When IDMA is&#xa;              enabled this bit is toggled by&#xa;              hardware." />
    </Register>
    <Register start="+0x54" size="0" name="SDMMC_IDMABSIZER" access="Read/Write" description="The SDMMC_IDMABSIZER register contains the&#xa;          buffers size when in double buffer&#xa;          configuration." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="8" name="IDMABNDT" description="Number of transfers per buffer. This&#xa;              8-bit value shall be multiplied by 8 to get the size&#xa;              of the buffer in 32-bit words and by 32 to get the&#xa;              size of the buffer in bytes. Example: IDMABNDT =&#xa;              0x01: buffer size = 8 words = 32 bytes. These bits&#xa;              can only be written by firmware when DPSM is inactive&#xa;              (DPSMACT = 0)." />
    </Register>
    <Register start="+0x58" size="0" name="SDMMC_IDMABASE0R" access="Read/Write" description="The SDMMC_IDMABASE0R register contains the&#xa;          memory buffer base address in single buffer configuration&#xa;          and the buffer 0 base address in double buffer&#xa;          configuration." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IDMABASE0" description="Buffer 0 memory base address bits&#xa;              [31:2], shall be word aligned (bit [1:0] are always 0&#xa;              and read only). This register can be written by&#xa;              firmware when DPSM is inactive (DPSMACT = 0), and can&#xa;              dynamically be written by firmware when DPSM active&#xa;              (DPSMACT = 1) and memory buffer 0 is inactive&#xa;              (IDMABACT = 1)." />
    </Register>
    <Register start="+0x5C" size="0" name="SDMMC_IDMABASE1R" access="Read/Write" description="The SDMMC_IDMABASE1R register contains the&#xa;          double buffer configuration second buffer memory base&#xa;          address." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IDMABASE1" description="Buffer 1 memory base address, shall be&#xa;              word aligned (bit [1:0] are always 0 and read only).&#xa;              This register can be written by firmware when DPSM is&#xa;              inactive (DPSMACT = 0), and can dynamically be&#xa;              written by firmware when DPSM active (DPSMACT = 1)&#xa;              and memory buffer 1 is inactive (IDMABACT =&#xa;              0)." />
    </Register>
    <Register start="+0x80" size="0" name="SDMMC_FIFOR" access="Read/Write" description="The receive and transmit FIFOs can be only&#xa;          read or written as word (32-bit) wide registers. The&#xa;          FIFOs contain 16 entries on sequential addresses. This&#xa;          allows the CPU to use its load and store multiple&#xa;          operands to read from/write to the FIFO.When accessing&#xa;          SDMMC_FIFOR with half word or byte access an AHB bus&#xa;          fault is generated." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FIFODATA" description="Receive and transmit FIFO data This&#xa;              register can only be read or written by firmware when&#xa;              the DPSM is active (DPSMACT=1). The FIFO data&#xa;              occupies 16 entries of 32-bit words." />
    </Register>
    <Register start="+0x3F4" size="0" name="SDMMC_VER" access="ReadOnly" description="SDMMC IP version register" reset_value="0x00000010" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MINREV" description="IP minor revision number." />
      <BitField start="4" size="4" name="MAJREV" description="IP major revision number." />
    </Register>
    <Register start="+0x3F8" size="0" name="SDMMC_ID" access="ReadOnly" description="SDMMC IP identification&#xa;          register" reset_value="0x00140022" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IP_ID" description="SDMMC IP identification." />
    </Register>
    <Register start="+0x10" size="0" name="SDMMC_RESPCMDR" access="ReadOnly" description="SDMMC command response&#xa;          register" reset_value="0xA3C5DD01" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="RESPCMD" description="Response command index" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="VREFBUF" start="0x58003C00" description="VREFBUF">
    <Register start="+0x0" size="0" name="VREFBUF_CSR" access="Read/Write" description="VREFBUF control and status&#xa;          register" reset_value="0x00000002" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENVR" description="Voltage reference buffer mode enable&#xa;              This bit is used to enable the voltage reference&#xa;              buffer mode." />
      <BitField start="1" size="1" name="HIZ" description="High impedance mode This bit controls&#xa;              the analog switch to connect or not the VREF+ pin.&#xa;              Refer to Table196: VREF buffer modes for the mode&#xa;              descriptions depending on ENVR bit&#xa;              configuration." />
      <BitField start="3" size="1" name="VRR" description="Voltage reference buffer&#xa;              ready" />
      <BitField start="4" size="3" name="VRS" description="Voltage reference scale These bits&#xa;              select the value generated by the voltage reference&#xa;              buffer. Other: Reserved" />
    </Register>
    <Register start="+0x4" size="0" name="VREFBUF_CCR" access="Read/Write" description="VREFBUF calibration control&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TRIM" description="Trimming code These bits are&#xa;              automatically initialized after reset with the&#xa;              trimming value stored in the Flash memory during the&#xa;              production test. Writing into these bits allows to&#xa;              tune the internal reference buffer&#xa;              voltage." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="IWDG" start="0x58004800" description="IWDG">
    <Register start="+0x0" size="0" name="IWDG_KR" access="WriteOnly" description="Key register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="KEY" description="Key value (write only, read 0x0000)&#xa;              These bits must be written by software at regular&#xa;              intervals with the key value 0xAAAA, otherwise the&#xa;              watchdog generates a reset when the counter reaches&#xa;              0. Writing the key value 0x5555 to enable access to&#xa;              the IWDG_PR, IWDG_RLR and IWDG_WINR registers (see&#xa;              Section23.3.6: Register access protection) Writing&#xa;              the key value CCCCh starts the watchdog (except if&#xa;              the hardware watchdog option is&#xa;              selected)" />
    </Register>
    <Register start="+0x4" size="0" name="IWDG_PR" access="Read/Write" description="Prescaler register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PR" description="Prescaler divider These bits are write&#xa;              access protected see Section23.3.6: Register access&#xa;              protection. They are written by software to select&#xa;              the prescaler divider feeding the counter clock. PVU&#xa;              bit of IWDG_SR must be reset in order to be able to&#xa;              change the prescaler divider. Note: Reading this&#xa;              register returns the prescaler value from the VDD&#xa;              voltage domain. This value may not be up to&#xa;              date/valid if a write operation to this register is&#xa;              ongoing. For this reason the value read from this&#xa;              register is valid only when the PVU bit in the&#xa;              IWDG_SR register is reset." />
    </Register>
    <Register start="+0x8" size="0" name="IWDG_RLR" access="Read/Write" description="Reload register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="RL" description="Watchdog counter reload value These bits&#xa;              are write access protected see Section23.3.6. They&#xa;              are written by software to define the value to be&#xa;              loaded in the watchdog counter each time the value&#xa;              0xAAAA is written in the IWDG_KR register. The&#xa;              watchdog counter counts down from this value. The&#xa;              timeout period is a function of this value and the&#xa;              clock prescaler. Refer to the datasheet for the&#xa;              timeout information. The RVU bit in the IWDG_SR&#xa;              register must be reset in order to be able to change&#xa;              the reload value. Note: Reading this register returns&#xa;              the reload value from the VDD voltage domain. This&#xa;              value may not be up to date/valid if a write&#xa;              operation to this register is ongoing on this&#xa;              register. For this reason the value read from this&#xa;              register is valid only when the RVU bit in the&#xa;              IWDG_SR register is reset." />
    </Register>
    <Register start="+0xC" size="0" name="IWDG_SR" access="ReadOnly" description="Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PVU" description="Watchdog prescaler value update This bit&#xa;              is set by hardware to indicate that an update of the&#xa;              prescaler value is ongoing. It is reset by hardware&#xa;              when the prescaler update operation is completed in&#xa;              the VDD voltage domain (takes up to 5 RC 40 kHz&#xa;              cycles). Prescaler value can be updated only when PVU&#xa;              bit is reset." />
      <BitField start="1" size="1" name="RVU" description="Watchdog counter reload value update&#xa;              This bit is set by hardware to indicate that an&#xa;              update of the reload value is ongoing. It is reset by&#xa;              hardware when the reload value update operation is&#xa;              completed in the VDD voltage domain (takes up to 5 RC&#xa;              40 kHz cycles). Reload value can be updated only when&#xa;              RVU bit is reset." />
      <BitField start="2" size="1" name="WVU" description="Watchdog counter window value update&#xa;              This bit is set by hardware to indicate that an&#xa;              update of the window value is ongoing. It is reset by&#xa;              hardware when the reload value update operation is&#xa;              completed in the VDD voltage domain (takes up to 5 RC&#xa;              40 kHz cycles). Window value can be updated only when&#xa;              WVU bit is reset. This bit is generated only if&#xa;              generic window = 1" />
    </Register>
    <Register start="+0x10" size="0" name="IWDG_WINR" access="Read/Write" description="Window register" reset_value="0x00000FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="WIN" description="Watchdog counter window value These bits&#xa;              are write access protected see Section23.3.6. These&#xa;              bits contain the high limit of the window value to be&#xa;              compared to the downcounter. To prevent a reset, the&#xa;              downcounter must be reloaded when its value is lower&#xa;              than the window register value and greater than 0x0&#xa;              The WVU bit in the IWDG_SR register must be reset in&#xa;              order to be able to change the reload value. Note:&#xa;              Reading this register returns the reload value from&#xa;              the VDD voltage domain. This value may not be valid&#xa;              if a write operation to this register is ongoing. For&#xa;              this reason the value read from this register is&#xa;              valid only when the WVU bit in the IWDG_SR register&#xa;              is reset." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WWDG" start="0x50003000" description="WWDG">
    <Register start="+0x0" size="0" name="WWDG_CR" access="Read/Write" description="Control register" reset_value="0x0000007F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="T" description="7-bit counter (MSB to LSB) These bits&#xa;              contain the value of the watchdog counter. It is&#xa;              decremented every (4096 x 2WDGTB[1:0]) PCLK cycles. A&#xa;              reset is produced when it is decremented from 0x40 to&#xa;              0x3F (T6 becomes cleared)." />
      <BitField start="7" size="1" name="WDGA" description="Activation bit This bit is set by&#xa;              software and only cleared by hardware after a reset.&#xa;              When WDGA=1, the watchdog can generate a&#xa;              reset." />
    </Register>
    <Register start="+0x4" size="0" name="WWDG_CFR" access="Read/Write" description="Configuration register" reset_value="0x0000007F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="W" description="7-bit window value These bits contain&#xa;              the window value to be compared to the&#xa;              downcounter." />
      <BitField start="11" size="2" name="WDGTB" description="Timer base The time base of the&#xa;              prescaler can be modified as follows:" />
      <BitField start="9" size="1" name="EWI" description="Early wakeup interrupt When set, an&#xa;              interrupt occurs whenever the counter reaches the&#xa;              value 0x40. This interrupt is only cleared by&#xa;              hardware after a reset." />
    </Register>
    <Register start="+0x8" size="0" name="WWDG_SR" access="Read/Write" description="Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EWIF" description="Early wakeup interrupt flag This bit is&#xa;              set by hardware when the counter has reached the&#xa;              value 0x40. It must be cleared by software by writing&#xa;              0. A write of 1 has no effect. This bit is also set&#xa;              if the interrupt is not enabled." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PWR" start="0x58024800" description="PWR">
    <Register start="+0x0" size="0" name="PWR_CR1" access="Read/Write" description="PWR control register 1" reset_value="0xF000C000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPDS" description="Low-power Deepsleep with SVOS3 (SVOS4&#xa;              and SVOS5 always use low-power, regardless of the&#xa;              setting of this bit)" />
      <BitField start="4" size="1" name="PVDE" description="Programmable voltage detector&#xa;              enable" />
      <BitField start="5" size="3" name="PLS" description="Programmable voltage detector level&#xa;              selection These bits select the voltage threshold&#xa;              detected by the PVD. Note: Refer to Section&#xa;              Electrical characteristics of the product datasheet&#xa;              for more details." />
      <BitField start="8" size="1" name="DBP" description="Disable backup domain write protection&#xa;              In reset state, the RCC_BDCR register, the RTC&#xa;              registers (including the backup registers), BREN and&#xa;              MOEN bits in PWR_CR2 register, are protected against&#xa;              parasitic write access. This bit must be set to&#xa;              enable write access to these registers." />
      <BitField start="9" size="1" name="FLPS" description="Flash low-power mode in DStop mode This&#xa;              bit allows to obtain the best trade-off between&#xa;              low-power consumption and restart time when exiting&#xa;              from DStop mode. When it is set, the Flash memory&#xa;              enters low-power mode when D1 domain is in DStop&#xa;              mode." />
      <BitField start="14" size="2" name="SVOS" description="System Stop mode voltage scaling&#xa;              selection These bits control the VCORE voltage level&#xa;              in system Stop mode, to obtain the best trade-off&#xa;              between power consumption and&#xa;              performance." />
      <BitField start="16" size="1" name="AVDEN" description="Peripheral voltage monitor on VDDA&#xa;              enable" />
      <BitField start="17" size="2" name="ALS" description="Analog voltage detector level selection&#xa;              These bits select the voltage threshold detected by&#xa;              the AVD." />
    </Register>
    <Register start="+0x4" size="0" name="PWR_CSR1" access="ReadOnly" description="PWR control status register 1" reset_value="0x00004000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="PVDO" description="Programmable voltage detect output This&#xa;              bit is set and cleared by hardware. It is valid only&#xa;              if the PVD has been enabled by the PVDE bit. Note:&#xa;              since the PVD is disabled in Standby mode, this bit&#xa;              is equal to 0 after Standby or reset until the PVDE&#xa;              bit is set." />
      <BitField start="13" size="1" name="ACTVOSRDY" description="Voltage levels ready bit for currently&#xa;              used VOS and SDLEVEL This bit is set to 1 by hardware&#xa;              when the voltage regulator and the SD converter are&#xa;              both disabled and Bypass mode is selected in PWR&#xa;              control register 3 (PWR_CR3)." />
      <BitField start="14" size="2" name="ACTVOS" description="VOS currently applied for VCORE voltage&#xa;              scaling selection. These bits reflect the last VOS&#xa;              value applied to the PMU." />
      <BitField start="16" size="1" name="AVDO" description="Analog voltage detector output on VDDA&#xa;              This bit is set and cleared by hardware. It is valid&#xa;              only if AVD on VDDA is enabled by the AVDEN bit.&#xa;              Note: Since the AVD is disabled in Standby mode, this&#xa;              bit is equal to 0 after Standby or reset until the&#xa;              AVDEN bit is set." />
    </Register>
    <Register start="+0x8" size="0" name="PWR_CR2" access="Read/Write" description="This register is not reset by wakeup from&#xa;          Standby mode, RESET signal and VDD POR. It is only reset&#xa;          by VSW POR and VSWRST reset. This register shall not be&#xa;          accessed when VSWRST bit in RCC_BDCR register resets the&#xa;          VSW domain.After reset, PWR_CR2 register is&#xa;          write-protected. Prior to modifying its content, the DBP&#xa;          bit in PWR_CR1 register must be set to disable the write&#xa;          protection." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BREN" description="Backup regulator enable When set, the&#xa;              Backup regulator (used to maintain the backup RAM&#xa;              content in Standby and VBAT modes) is enabled. If&#xa;              BREN is reset, the backup regulator is switched off.&#xa;              The backup RAM can still be used in Run and Stop&#xa;              modes. However, its content will be lost in Standby&#xa;              and VBAT modes. If BREN is set, the application must&#xa;              wait till the Backup Regulator Ready flag (BRRDY) is&#xa;              set to indicate that the data written into the SRAM&#xa;              will be maintained in Standby and VBAT&#xa;              modes." />
      <BitField start="4" size="1" name="MONEN" description="VBAT and temperature monitoring enable&#xa;              When set, the VBAT supply and temperature monitoring&#xa;              is enabled." />
      <BitField start="16" size="1" name="BRRDY" description="Backup regulator ready This bit is set&#xa;              by hardware to indicate that the Backup regulator is&#xa;              ready." />
      <BitField start="20" size="1" name="VBATL" description="VBAT level monitoring versus low&#xa;              threshold" />
      <BitField start="21" size="1" name="VBATH" description="VBAT level monitoring versus high&#xa;              threshold" />
      <BitField start="22" size="1" name="TEMPL" description="Temperature level monitoring versus low&#xa;              threshold" />
      <BitField start="23" size="1" name="TEMPH" description="Temperature level monitoring versus high&#xa;              threshold" />
    </Register>
    <Register start="+0xC" size="0" name="PWR_CR3" access="Read/Write" description="Reset only by POR only, not reset by wakeup&#xa;          from Standby mode and RESET pad. The lower byte of this&#xa;          register is written once after POR and shall be written&#xa;          before changing VOS level or ck_sys clock frequency. No&#xa;          limitation applies to the upper bytes.Programming data&#xa;          corresponding to an invalid combination of SDLEVEL,&#xa;          SDEXTHP, SDEN, LDOEN and BYPASS bits (see Table9) will be&#xa;          ignored: data will not be written, the written-once&#xa;          mechanism will lock the register and any further write&#xa;          access will be ignored. The default supply configuration&#xa;          will be kept and the ACTVOSRDY bit in PWR control status&#xa;          register 1 (PWR_CSR1) will go on indicating invalid&#xa;          voltage levels. The system shall be power cycled before&#xa;          writing a new value." reset_value="0x00000006" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BYPASS" description="Power management unit&#xa;              bypass" />
      <BitField start="1" size="1" name="LDOEN" description="Low drop-out regulator&#xa;              enable" />
      <BitField start="2" size="1" name="SDEN" description="SD converter Enable" />
      <BitField start="8" size="1" name="VBE" description="VBAT charging enable" />
      <BitField start="9" size="1" name="VBRS" description="VBAT charging resistor&#xa;              selection" />
      <BitField start="24" size="1" name="USB33DEN" description="VDD33USB voltage level detector&#xa;              enable." />
      <BitField start="25" size="1" name="USBREGEN" description="USB regulator enable." />
      <BitField start="26" size="1" name="USB33RDY" description="USB supply ready." />
    </Register>
    <Register start="+0x10" size="0" name="PWR_CPUCR" access="Read/Write" description="This register allows controlling CPU1&#xa;          power." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PDDS_D1" description="D1 domain Power Down Deepsleep&#xa;              selection. This bit allows CPU1 to define the&#xa;              Deepsleep mode for D1 domain." />
      <BitField start="1" size="1" name="PDDS_D2" description="D2 domain Power Down Deepsleep. This bit&#xa;              allows CPU1 to define the Deepsleep mode for D2&#xa;              domain." />
      <BitField start="2" size="1" name="PDDS_D3" description="System D3 domain Power Down Deepsleep.&#xa;              This bit allows CPU1 to define the Deepsleep mode for&#xa;              System D3 domain." />
      <BitField start="5" size="1" name="STOPF" description="STOP flag This bit is set by hardware&#xa;              and cleared only by any reset or by setting the CPU1&#xa;              CSSF bit." />
      <BitField start="6" size="1" name="SBF" description="System Standby flag This bit is set by&#xa;              hardware and cleared only by a POR (Power-on Reset)&#xa;              or by setting the CPU1 CSSF bit" />
      <BitField start="7" size="1" name="SBF_D1" description="D1 domain DStandby flag This bit is set&#xa;              by hardware and cleared by any system reset or by&#xa;              setting the CPU1 CSSF bit. Once set, this bit can be&#xa;              cleared only when the D1 domain is no longer in&#xa;              DStandby mode." />
      <BitField start="8" size="1" name="SBF_D2" description="D2 domain DStandby flag This bit is set&#xa;              by hardware and cleared by any system reset or by&#xa;              setting the CPU1 CSSF bit. Once set, this bit can be&#xa;              cleared only when the D2 domain is no longer in&#xa;              DStandby mode." />
      <BitField start="9" size="1" name="CSSF" description="Clear D1 domain CPU1 Standby, Stop and&#xa;              HOLD flags (always read as 0) This bit is cleared to&#xa;              0 by hardware." />
      <BitField start="11" size="1" name="RUN_D3" description="Keep system D3 domain in Run mode&#xa;              regardless of the CPU sub-systems modes" />
    </Register>
    <Register start="+0x18" size="0" name="PWR_D3CR" access="Read/Write" description="This register allows controlling D3 domain&#xa;          power.Following reset VOSRDY will be read 1 by&#xa;          software" reset_value="0x00004000" reset_mask="0xFFFFFFFF">
      <BitField start="13" size="1" name="VOSRDY" description="VOS Ready bit for VCORE voltage scaling&#xa;              output selection. This bit is set to 1 by hardware&#xa;              when Bypass mode is selected in PWR control register&#xa;              3 (PWR_CR3)." />
      <BitField start="14" size="2" name="VOS" description="Voltage scaling selection according to&#xa;              performance These bits control the VCORE voltage&#xa;              level and allow to obtains the best trade-off between&#xa;              power consumption and performance: When increasing&#xa;              the performance, the voltage scaling shall be changed&#xa;              before increasing the system frequency. When&#xa;              decreasing performance, the system frequency shall&#xa;              first be decreased before changing the voltage&#xa;              scaling." />
    </Register>
    <Register start="+0x20" size="0" name="PWR_WKUPCR" access="Read/Write" description="reset only by system reset, not reset by&#xa;          wakeup from Standby mode5 wait states are required when&#xa;          writing this register (when clearing a WKUPF bit in&#xa;          PWR_WKUPFR, the AHB write access will complete after the&#xa;          WKUPF has been cleared)." reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="WKUPC" description="Clear Wakeup pin flag for WKUP. These&#xa;              bits are always read as 0." />
    </Register>
    <Register start="+0x24" size="0" name="PWR_WKUPFR" access="Read/Write" description="reset only by system reset, not reset by&#xa;          wakeup from Standby mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WKUPF1" description="Wakeup pin WKUPF flag. This bit is set&#xa;              by hardware and cleared only by a Reset pin or by&#xa;              setting the WKUPCn+1 bit in the PWR wakeup clear&#xa;              register (PWR_WKUPCR)." />
      <BitField start="1" size="1" name="WKUPF2" description="Wakeup pin WKUPF flag. This bit is set&#xa;              by hardware and cleared only by a Reset pin or by&#xa;              setting the WKUPCn+1 bit in the PWR wakeup clear&#xa;              register (PWR_WKUPCR)." />
      <BitField start="2" size="1" name="WKUPF3" description="Wakeup pin WKUPF flag. This bit is set&#xa;              by hardware and cleared only by a Reset pin or by&#xa;              setting the WKUPCn+1 bit in the PWR wakeup clear&#xa;              register (PWR_WKUPCR)." />
      <BitField start="3" size="1" name="WKUPF4" description="Wakeup pin WKUPF flag. This bit is set&#xa;              by hardware and cleared only by a Reset pin or by&#xa;              setting the WKUPCn+1 bit in the PWR wakeup clear&#xa;              register (PWR_WKUPCR)." />
      <BitField start="4" size="1" name="WKUPF5" description="Wakeup pin WKUPF flag. This bit is set&#xa;              by hardware and cleared only by a Reset pin or by&#xa;              setting the WKUPCn+1 bit in the PWR wakeup clear&#xa;              register (PWR_WKUPCR)." />
      <BitField start="5" size="1" name="WKUPF6" description="Wakeup pin WKUPF flag. This bit is set&#xa;              by hardware and cleared only by a Reset pin or by&#xa;              setting the WKUPCn+1 bit in the PWR wakeup clear&#xa;              register (PWR_WKUPCR)." />
    </Register>
    <Register start="+0x28" size="0" name="PWR_WKUPEPR" access="Read/Write" description="Reset only by system reset, not reset by&#xa;          wakeup from Standby mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WKUPEN1" description="Enable Wakeup Pin WKUPn+1 Each bit is&#xa;              set and cleared by software. Note: An additional&#xa;              wakeup event is detected if WKUPn+1 pin is enabled&#xa;              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level&#xa;              is already high when WKUPPn+1 selects rising edge, or&#xa;              low when WKUPPn+1 selects falling edge." />
      <BitField start="1" size="1" name="WKUPEN2" description="Enable Wakeup Pin WKUPn+1 Each bit is&#xa;              set and cleared by software. Note: An additional&#xa;              wakeup event is detected if WKUPn+1 pin is enabled&#xa;              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level&#xa;              is already high when WKUPPn+1 selects rising edge, or&#xa;              low when WKUPPn+1 selects falling edge." />
      <BitField start="2" size="1" name="WKUPEN3" description="Enable Wakeup Pin WKUPn+1 Each bit is&#xa;              set and cleared by software. Note: An additional&#xa;              wakeup event is detected if WKUPn+1 pin is enabled&#xa;              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level&#xa;              is already high when WKUPPn+1 selects rising edge, or&#xa;              low when WKUPPn+1 selects falling edge." />
      <BitField start="3" size="1" name="WKUPEN4" description="Enable Wakeup Pin WKUPn+1 Each bit is&#xa;              set and cleared by software. Note: An additional&#xa;              wakeup event is detected if WKUPn+1 pin is enabled&#xa;              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level&#xa;              is already high when WKUPPn+1 selects rising edge, or&#xa;              low when WKUPPn+1 selects falling edge." />
      <BitField start="4" size="1" name="WKUPEN5" description="Enable Wakeup Pin WKUPn+1 Each bit is&#xa;              set and cleared by software. Note: An additional&#xa;              wakeup event is detected if WKUPn+1 pin is enabled&#xa;              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level&#xa;              is already high when WKUPPn+1 selects rising edge, or&#xa;              low when WKUPPn+1 selects falling edge." />
      <BitField start="5" size="1" name="WKUPEN6" description="Enable Wakeup Pin WKUPn+1 Each bit is&#xa;              set and cleared by software. Note: An additional&#xa;              wakeup event is detected if WKUPn+1 pin is enabled&#xa;              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level&#xa;              is already high when WKUPPn+1 selects rising edge, or&#xa;              low when WKUPPn+1 selects falling edge." />
      <BitField start="8" size="1" name="WKUPP1" description="Wakeup pin polarity bit for WKUPn-7&#xa;              These bits define the polarity used for event&#xa;              detection on WKUPn-7 external wakeup&#xa;              pin." />
      <BitField start="9" size="1" name="WKUPP2" description="Wakeup pin polarity bit for WKUPn-7&#xa;              These bits define the polarity used for event&#xa;              detection on WKUPn-7 external wakeup&#xa;              pin." />
      <BitField start="10" size="1" name="WKUPP3" description="Wakeup pin polarity bit for WKUPn-7&#xa;              These bits define the polarity used for event&#xa;              detection on WKUPn-7 external wakeup&#xa;              pin." />
      <BitField start="11" size="1" name="WKUPP4" description="Wakeup pin polarity bit for WKUPn-7&#xa;              These bits define the polarity used for event&#xa;              detection on WKUPn-7 external wakeup&#xa;              pin." />
      <BitField start="12" size="1" name="WKUPP5" description="Wakeup pin polarity bit for WKUPn-7&#xa;              These bits define the polarity used for event&#xa;              detection on WKUPn-7 external wakeup&#xa;              pin." />
      <BitField start="13" size="1" name="WKUPP6" description="Wakeup pin polarity bit for WKUPn-7&#xa;              These bits define the polarity used for event&#xa;              detection on WKUPn-7 external wakeup&#xa;              pin." />
      <BitField start="16" size="2" name="WKUPPUPD1" description="Wakeup pin pull&#xa;              configuration" />
      <BitField start="18" size="2" name="WKUPPUPD2" description="Wakeup pin pull&#xa;              configuration" />
      <BitField start="20" size="2" name="WKUPPUPD3" description="Wakeup pin pull&#xa;              configuration" />
      <BitField start="22" size="2" name="WKUPPUPD4" description="Wakeup pin pull&#xa;              configuration" />
      <BitField start="24" size="2" name="WKUPPUPD5" description="Wakeup pin pull&#xa;              configuration" />
      <BitField start="26" size="2" name="WKUPPUPD6" description="Wakeup pin pull configuration for&#xa;              WKUP(truncate(n/2)-7) These bits define the I/O pad&#xa;              pull configuration used when WKUPEN(truncate(n/2)-7)&#xa;              = 1. The associated GPIO port pull configuration&#xa;              shall be set to the same value or to 00. The Wakeup&#xa;              pin pull configuration is kept in Standby&#xa;              mode." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI1" start="0x40013000" description="Serial peripheral interface">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="IOLOCK" description="Locking the AF configuration of&#xa;              associated IOs" />
      <BitField start="15" size="1" name="TCRCI" description="CRC calculation initialization pattern&#xa;              control for transmitter" />
      <BitField start="14" size="1" name="RCRCI" description="CRC calculation initialization pattern&#xa;              control for receiver" />
      <BitField start="13" size="1" name="CRC33_17" description="32-bit CRC polynomial&#xa;              configuration" />
      <BitField start="12" size="1" name="SSI" description="Internal SS signal input&#xa;              level" />
      <BitField start="11" size="1" name="HDDIR" description="Rx/Tx direction at Half-duplex&#xa;              mode" />
      <BitField start="10" size="1" name="CSUSP" description="Master SUSPend request" />
      <BitField start="9" size="1" name="CSTART" description="Master transfer start" />
      <BitField start="8" size="1" name="MASRX" description="Master automatic SUSP in Receive&#xa;              mode" />
      <BitField start="0" size="1" name="SPE" description="Serial Peripheral Enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="TSER" description="Number of data transfer extension to be&#xa;              reload into TSIZE just when a previous" />
      <BitField start="0" size="16" name="TSIZE" description="Number of data at current&#xa;              transfer" />
    </Register>
    <Register start="+0x8" size="0" name="CFG1" access="Read/Write" description="configuration register 1" reset_value="0x00070007" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="3" name="MBR" description="Master baud rate" />
      <BitField start="22" size="1" name="CRCEN" description="Hardware CRC computation&#xa;              enable" />
      <BitField start="16" size="5" name="CRCSIZE" description="Length of CRC frame to be transacted and&#xa;              compared" />
      <BitField start="15" size="1" name="TXDMAEN" description="Tx DMA stream enable" />
      <BitField start="14" size="1" name="RXDMAEN" description="Rx DMA stream enable" />
      <BitField start="11" size="2" name="UDRDET" description="Detection of underrun condition at slave&#xa;              transmitter" />
      <BitField start="9" size="2" name="UDRCFG" description="Behavior of slave transmitter at&#xa;              underrun condition" />
      <BitField start="5" size="4" name="FTHVL" description="threshold level" />
      <BitField start="0" size="5" name="DSIZE" description="Number of bits in at single SPI data&#xa;              frame" />
    </Register>
    <Register start="+0xC" size="0" name="CFG2" access="Read/Write" description="configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="AFCNTR" description="Alternate function GPIOs&#xa;              control" />
      <BitField start="30" size="1" name="SSOM" description="SS output management in master&#xa;              mode" />
      <BitField start="29" size="1" name="SSOE" description="SS output enable" />
      <BitField start="28" size="1" name="SSIOP" description="SS input/output polarity" />
      <BitField start="26" size="1" name="SSM" description="Software management of SS signal&#xa;              input" />
      <BitField start="25" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="24" size="1" name="CPHA" description="Clock phase" />
      <BitField start="23" size="1" name="LSBFRST" description="Data frame format" />
      <BitField start="22" size="1" name="MASTER" description="SPI Master" />
      <BitField start="19" size="3" name="SP" description="Serial Protocol" />
      <BitField start="17" size="2" name="COMM" description="SPI Communication Mode" />
      <BitField start="15" size="1" name="IOSWP" description="Swap functionality of MISO and MOSI&#xa;              pins" />
      <BitField start="4" size="4" name="MIDI" description="Master Inter-Data Idleness" />
      <BitField start="0" size="4" name="MSSI" description="Master SS Idleness" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="1" name="TSERFIE" description="Additional number of transactions reload&#xa;              interrupt enable" />
      <BitField start="9" size="1" name="MODFIE" description="Mode Fault interrupt&#xa;              enable" />
      <BitField start="8" size="1" name="TIFREIE" description="TIFRE interrupt enable" />
      <BitField start="7" size="1" name="CRCEIE" description="CRC Interrupt enable" />
      <BitField start="6" size="1" name="OVRIE" description="OVR interrupt enable" />
      <BitField start="5" size="1" name="UDRIE" description="UDR interrupt enable" />
      <BitField start="4" size="1" name="TXTFIE" description="TXTFIE interrupt enable" />
      <BitField start="3" size="1" name="EOTIE" description="EOT, SUSP and TXC interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="DPXPIE" description="DXP interrupt enabled" />
      <BitField start="1" size="1" name="TXPIE" description="TXP interrupt enable" />
      <BitField start="0" size="1" name="RXPIE" description="RXP Interrupt Enable" />
    </Register>
    <Register start="+0x14" size="0" name="SR" access="ReadOnly" description="Status Register" reset_value="0x00001002" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CTSIZE" description="Number of data frames remaining in&#xa;              current TSIZE session" />
      <BitField start="15" size="1" name="RXWNE" description="RxFIFO Word Not Empty" />
      <BitField start="13" size="2" name="RXPLVL" description="RxFIFO Packing LeVeL" />
      <BitField start="12" size="1" name="TXC" description="TxFIFO transmission&#xa;              complete" />
      <BitField start="11" size="1" name="SUSP" description="SUSPend" />
      <BitField start="10" size="1" name="TSERF" description="Additional number of SPI data to be&#xa;              transacted was reload" />
      <BitField start="9" size="1" name="MODF" description="Mode Fault" />
      <BitField start="8" size="1" name="TIFRE" description="TI frame format error" />
      <BitField start="7" size="1" name="CRCE" description="CRC Error" />
      <BitField start="6" size="1" name="OVR" description="Overrun" />
      <BitField start="5" size="1" name="UDR" description="Underrun at slave transmission&#xa;              mode" />
      <BitField start="4" size="1" name="TXTF" description="Transmission Transfer&#xa;              Filled" />
      <BitField start="3" size="1" name="EOT" description="End Of Transfer" />
      <BitField start="2" size="1" name="DXP" description="Duplex Packet" />
      <BitField start="1" size="1" name="TXP" description="Tx-Packet space available" />
      <BitField start="0" size="1" name="RXP" description="Rx-Packet available" />
    </Register>
    <Register start="+0x18" size="0" name="IFCR" access="WriteOnly" description="Interrupt/Status Flags Clear&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="1" name="SUSPC" description="SUSPend flag clear" />
      <BitField start="10" size="1" name="TSERFC" description="TSERFC flag clear" />
      <BitField start="9" size="1" name="MODFC" description="Mode Fault flag clear" />
      <BitField start="8" size="1" name="TIFREC" description="TI frame format error flag&#xa;              clear" />
      <BitField start="7" size="1" name="CRCEC" description="CRC Error flag clear" />
      <BitField start="6" size="1" name="OVRC" description="Overrun flag clear" />
      <BitField start="5" size="1" name="UDRC" description="Underrun flag clear" />
      <BitField start="4" size="1" name="TXTFC" description="Transmission Transfer Filled flag&#xa;              clear" />
      <BitField start="3" size="1" name="EOTC" description="End Of Transfer flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="TXDR" access="WriteOnly" description="Transmit Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDR" description="Transmit data register" />
    </Register>
    <Register start="+0x30" size="0" name="RXDR" access="ReadOnly" description="Receive Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDR" description="Receive data register" />
    </Register>
    <Register start="+0x40" size="0" name="CRCPOLY" access="Read/Write" description="Polynomial Register" reset_value="0x00000107" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x44" size="0" name="TXCRC" access="Read/Write" description="Transmitter CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXCRC" description="CRC register for&#xa;              transmitter" />
    </Register>
    <Register start="+0x48" size="0" name="RXCRC" access="Read/Write" description="Receiver CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXCRC" description="CRC register for receiver" />
    </Register>
    <Register start="+0x4C" size="0" name="UDRDR" access="Read/Write" description="Underrun Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UDRDR" description="Data at slave underrun&#xa;              condition" />
    </Register>
    <Register start="+0x50" size="0" name="CGFR" access="Read/Write" description="configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="1" name="MCKOE" description="Master clock output enable" />
      <BitField start="24" size="1" name="ODD" description="Odd factor for the&#xa;              prescaler" />
      <BitField start="16" size="8" name="I2SDIV" description="I2S linear prescaler" />
      <BitField start="14" size="1" name="DATFMT" description="Data format" />
      <BitField start="13" size="1" name="WSINV" description="Fixed channel length in&#xa;              SLAVE" />
      <BitField start="12" size="1" name="FIXCH" description="Word select inversion" />
      <BitField start="11" size="1" name="CKPOL" description="Serial audio clock&#xa;              polarity" />
      <BitField start="10" size="1" name="CHLEN" description="Channel length (number of bits per audio&#xa;              channel)" />
      <BitField start="8" size="2" name="DATLEN" description="Data length to be&#xa;              transferred" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="4" size="2" name="I2SSTD" description="I2S standard selection" />
      <BitField start="1" size="3" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="0" size="1" name="I2SMOD" description="I2S mode selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI2" start="0x40003800" description="Serial peripheral interface">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="IOLOCK" description="Locking the AF configuration of&#xa;              associated IOs" />
      <BitField start="15" size="1" name="TCRCI" description="CRC calculation initialization pattern&#xa;              control for transmitter" />
      <BitField start="14" size="1" name="RCRCI" description="CRC calculation initialization pattern&#xa;              control for receiver" />
      <BitField start="13" size="1" name="CRC33_17" description="32-bit CRC polynomial&#xa;              configuration" />
      <BitField start="12" size="1" name="SSI" description="Internal SS signal input&#xa;              level" />
      <BitField start="11" size="1" name="HDDIR" description="Rx/Tx direction at Half-duplex&#xa;              mode" />
      <BitField start="10" size="1" name="CSUSP" description="Master SUSPend request" />
      <BitField start="9" size="1" name="CSTART" description="Master transfer start" />
      <BitField start="8" size="1" name="MASRX" description="Master automatic SUSP in Receive&#xa;              mode" />
      <BitField start="0" size="1" name="SPE" description="Serial Peripheral Enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="TSER" description="Number of data transfer extension to be&#xa;              reload into TSIZE just when a previous" />
      <BitField start="0" size="16" name="TSIZE" description="Number of data at current&#xa;              transfer" />
    </Register>
    <Register start="+0x8" size="0" name="CFG1" access="Read/Write" description="configuration register 1" reset_value="0x00070007" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="3" name="MBR" description="Master baud rate" />
      <BitField start="22" size="1" name="CRCEN" description="Hardware CRC computation&#xa;              enable" />
      <BitField start="16" size="5" name="CRCSIZE" description="Length of CRC frame to be transacted and&#xa;              compared" />
      <BitField start="15" size="1" name="TXDMAEN" description="Tx DMA stream enable" />
      <BitField start="14" size="1" name="RXDMAEN" description="Rx DMA stream enable" />
      <BitField start="11" size="2" name="UDRDET" description="Detection of underrun condition at slave&#xa;              transmitter" />
      <BitField start="9" size="2" name="UDRCFG" description="Behavior of slave transmitter at&#xa;              underrun condition" />
      <BitField start="5" size="4" name="FTHVL" description="threshold level" />
      <BitField start="0" size="5" name="DSIZE" description="Number of bits in at single SPI data&#xa;              frame" />
    </Register>
    <Register start="+0xC" size="0" name="CFG2" access="Read/Write" description="configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="AFCNTR" description="Alternate function GPIOs&#xa;              control" />
      <BitField start="30" size="1" name="SSOM" description="SS output management in master&#xa;              mode" />
      <BitField start="29" size="1" name="SSOE" description="SS output enable" />
      <BitField start="28" size="1" name="SSIOP" description="SS input/output polarity" />
      <BitField start="26" size="1" name="SSM" description="Software management of SS signal&#xa;              input" />
      <BitField start="25" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="24" size="1" name="CPHA" description="Clock phase" />
      <BitField start="23" size="1" name="LSBFRST" description="Data frame format" />
      <BitField start="22" size="1" name="MASTER" description="SPI Master" />
      <BitField start="19" size="3" name="SP" description="Serial Protocol" />
      <BitField start="17" size="2" name="COMM" description="SPI Communication Mode" />
      <BitField start="15" size="1" name="IOSWP" description="Swap functionality of MISO and MOSI&#xa;              pins" />
      <BitField start="4" size="4" name="MIDI" description="Master Inter-Data Idleness" />
      <BitField start="0" size="4" name="MSSI" description="Master SS Idleness" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="1" name="TSERFIE" description="Additional number of transactions reload&#xa;              interrupt enable" />
      <BitField start="9" size="1" name="MODFIE" description="Mode Fault interrupt&#xa;              enable" />
      <BitField start="8" size="1" name="TIFREIE" description="TIFRE interrupt enable" />
      <BitField start="7" size="1" name="CRCEIE" description="CRC Interrupt enable" />
      <BitField start="6" size="1" name="OVRIE" description="OVR interrupt enable" />
      <BitField start="5" size="1" name="UDRIE" description="UDR interrupt enable" />
      <BitField start="4" size="1" name="TXTFIE" description="TXTFIE interrupt enable" />
      <BitField start="3" size="1" name="EOTIE" description="EOT, SUSP and TXC interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="DPXPIE" description="DXP interrupt enabled" />
      <BitField start="1" size="1" name="TXPIE" description="TXP interrupt enable" />
      <BitField start="0" size="1" name="RXPIE" description="RXP Interrupt Enable" />
    </Register>
    <Register start="+0x14" size="0" name="SR" access="ReadOnly" description="Status Register" reset_value="0x00001002" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CTSIZE" description="Number of data frames remaining in&#xa;              current TSIZE session" />
      <BitField start="15" size="1" name="RXWNE" description="RxFIFO Word Not Empty" />
      <BitField start="13" size="2" name="RXPLVL" description="RxFIFO Packing LeVeL" />
      <BitField start="12" size="1" name="TXC" description="TxFIFO transmission&#xa;              complete" />
      <BitField start="11" size="1" name="SUSP" description="SUSPend" />
      <BitField start="10" size="1" name="TSERF" description="Additional number of SPI data to be&#xa;              transacted was reload" />
      <BitField start="9" size="1" name="MODF" description="Mode Fault" />
      <BitField start="8" size="1" name="TIFRE" description="TI frame format error" />
      <BitField start="7" size="1" name="CRCE" description="CRC Error" />
      <BitField start="6" size="1" name="OVR" description="Overrun" />
      <BitField start="5" size="1" name="UDR" description="Underrun at slave transmission&#xa;              mode" />
      <BitField start="4" size="1" name="TXTF" description="Transmission Transfer&#xa;              Filled" />
      <BitField start="3" size="1" name="EOT" description="End Of Transfer" />
      <BitField start="2" size="1" name="DXP" description="Duplex Packet" />
      <BitField start="1" size="1" name="TXP" description="Tx-Packet space available" />
      <BitField start="0" size="1" name="RXP" description="Rx-Packet available" />
    </Register>
    <Register start="+0x18" size="0" name="IFCR" access="WriteOnly" description="Interrupt/Status Flags Clear&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="1" name="SUSPC" description="SUSPend flag clear" />
      <BitField start="10" size="1" name="TSERFC" description="TSERFC flag clear" />
      <BitField start="9" size="1" name="MODFC" description="Mode Fault flag clear" />
      <BitField start="8" size="1" name="TIFREC" description="TI frame format error flag&#xa;              clear" />
      <BitField start="7" size="1" name="CRCEC" description="CRC Error flag clear" />
      <BitField start="6" size="1" name="OVRC" description="Overrun flag clear" />
      <BitField start="5" size="1" name="UDRC" description="Underrun flag clear" />
      <BitField start="4" size="1" name="TXTFC" description="Transmission Transfer Filled flag&#xa;              clear" />
      <BitField start="3" size="1" name="EOTC" description="End Of Transfer flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="TXDR" access="WriteOnly" description="Transmit Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDR" description="Transmit data register" />
    </Register>
    <Register start="+0x30" size="0" name="RXDR" access="ReadOnly" description="Receive Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDR" description="Receive data register" />
    </Register>
    <Register start="+0x40" size="0" name="CRCPOLY" access="Read/Write" description="Polynomial Register" reset_value="0x00000107" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x44" size="0" name="TXCRC" access="Read/Write" description="Transmitter CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXCRC" description="CRC register for&#xa;              transmitter" />
    </Register>
    <Register start="+0x48" size="0" name="RXCRC" access="Read/Write" description="Receiver CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXCRC" description="CRC register for receiver" />
    </Register>
    <Register start="+0x4C" size="0" name="UDRDR" access="Read/Write" description="Underrun Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UDRDR" description="Data at slave underrun&#xa;              condition" />
    </Register>
    <Register start="+0x50" size="0" name="CGFR" access="Read/Write" description="configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="1" name="MCKOE" description="Master clock output enable" />
      <BitField start="24" size="1" name="ODD" description="Odd factor for the&#xa;              prescaler" />
      <BitField start="16" size="8" name="I2SDIV" description="I2S linear prescaler" />
      <BitField start="14" size="1" name="DATFMT" description="Data format" />
      <BitField start="13" size="1" name="WSINV" description="Fixed channel length in&#xa;              SLAVE" />
      <BitField start="12" size="1" name="FIXCH" description="Word select inversion" />
      <BitField start="11" size="1" name="CKPOL" description="Serial audio clock&#xa;              polarity" />
      <BitField start="10" size="1" name="CHLEN" description="Channel length (number of bits per audio&#xa;              channel)" />
      <BitField start="8" size="2" name="DATLEN" description="Data length to be&#xa;              transferred" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="4" size="2" name="I2SSTD" description="I2S standard selection" />
      <BitField start="1" size="3" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="0" size="1" name="I2SMOD" description="I2S mode selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI3" start="0x40003C00" description="Serial peripheral interface">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="IOLOCK" description="Locking the AF configuration of&#xa;              associated IOs" />
      <BitField start="15" size="1" name="TCRCI" description="CRC calculation initialization pattern&#xa;              control for transmitter" />
      <BitField start="14" size="1" name="RCRCI" description="CRC calculation initialization pattern&#xa;              control for receiver" />
      <BitField start="13" size="1" name="CRC33_17" description="32-bit CRC polynomial&#xa;              configuration" />
      <BitField start="12" size="1" name="SSI" description="Internal SS signal input&#xa;              level" />
      <BitField start="11" size="1" name="HDDIR" description="Rx/Tx direction at Half-duplex&#xa;              mode" />
      <BitField start="10" size="1" name="CSUSP" description="Master SUSPend request" />
      <BitField start="9" size="1" name="CSTART" description="Master transfer start" />
      <BitField start="8" size="1" name="MASRX" description="Master automatic SUSP in Receive&#xa;              mode" />
      <BitField start="0" size="1" name="SPE" description="Serial Peripheral Enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="TSER" description="Number of data transfer extension to be&#xa;              reload into TSIZE just when a previous" />
      <BitField start="0" size="16" name="TSIZE" description="Number of data at current&#xa;              transfer" />
    </Register>
    <Register start="+0x8" size="0" name="CFG1" access="Read/Write" description="configuration register 1" reset_value="0x00070007" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="3" name="MBR" description="Master baud rate" />
      <BitField start="22" size="1" name="CRCEN" description="Hardware CRC computation&#xa;              enable" />
      <BitField start="16" size="5" name="CRCSIZE" description="Length of CRC frame to be transacted and&#xa;              compared" />
      <BitField start="15" size="1" name="TXDMAEN" description="Tx DMA stream enable" />
      <BitField start="14" size="1" name="RXDMAEN" description="Rx DMA stream enable" />
      <BitField start="11" size="2" name="UDRDET" description="Detection of underrun condition at slave&#xa;              transmitter" />
      <BitField start="9" size="2" name="UDRCFG" description="Behavior of slave transmitter at&#xa;              underrun condition" />
      <BitField start="5" size="4" name="FTHVL" description="threshold level" />
      <BitField start="0" size="5" name="DSIZE" description="Number of bits in at single SPI data&#xa;              frame" />
    </Register>
    <Register start="+0xC" size="0" name="CFG2" access="Read/Write" description="configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="AFCNTR" description="Alternate function GPIOs&#xa;              control" />
      <BitField start="30" size="1" name="SSOM" description="SS output management in master&#xa;              mode" />
      <BitField start="29" size="1" name="SSOE" description="SS output enable" />
      <BitField start="28" size="1" name="SSIOP" description="SS input/output polarity" />
      <BitField start="26" size="1" name="SSM" description="Software management of SS signal&#xa;              input" />
      <BitField start="25" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="24" size="1" name="CPHA" description="Clock phase" />
      <BitField start="23" size="1" name="LSBFRST" description="Data frame format" />
      <BitField start="22" size="1" name="MASTER" description="SPI Master" />
      <BitField start="19" size="3" name="SP" description="Serial Protocol" />
      <BitField start="17" size="2" name="COMM" description="SPI Communication Mode" />
      <BitField start="15" size="1" name="IOSWP" description="Swap functionality of MISO and MOSI&#xa;              pins" />
      <BitField start="4" size="4" name="MIDI" description="Master Inter-Data Idleness" />
      <BitField start="0" size="4" name="MSSI" description="Master SS Idleness" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="1" name="TSERFIE" description="Additional number of transactions reload&#xa;              interrupt enable" />
      <BitField start="9" size="1" name="MODFIE" description="Mode Fault interrupt&#xa;              enable" />
      <BitField start="8" size="1" name="TIFREIE" description="TIFRE interrupt enable" />
      <BitField start="7" size="1" name="CRCEIE" description="CRC Interrupt enable" />
      <BitField start="6" size="1" name="OVRIE" description="OVR interrupt enable" />
      <BitField start="5" size="1" name="UDRIE" description="UDR interrupt enable" />
      <BitField start="4" size="1" name="TXTFIE" description="TXTFIE interrupt enable" />
      <BitField start="3" size="1" name="EOTIE" description="EOT, SUSP and TXC interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="DPXPIE" description="DXP interrupt enabled" />
      <BitField start="1" size="1" name="TXPIE" description="TXP interrupt enable" />
      <BitField start="0" size="1" name="RXPIE" description="RXP Interrupt Enable" />
    </Register>
    <Register start="+0x14" size="0" name="SR" access="ReadOnly" description="Status Register" reset_value="0x00001002" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CTSIZE" description="Number of data frames remaining in&#xa;              current TSIZE session" />
      <BitField start="15" size="1" name="RXWNE" description="RxFIFO Word Not Empty" />
      <BitField start="13" size="2" name="RXPLVL" description="RxFIFO Packing LeVeL" />
      <BitField start="12" size="1" name="TXC" description="TxFIFO transmission&#xa;              complete" />
      <BitField start="11" size="1" name="SUSP" description="SUSPend" />
      <BitField start="10" size="1" name="TSERF" description="Additional number of SPI data to be&#xa;              transacted was reload" />
      <BitField start="9" size="1" name="MODF" description="Mode Fault" />
      <BitField start="8" size="1" name="TIFRE" description="TI frame format error" />
      <BitField start="7" size="1" name="CRCE" description="CRC Error" />
      <BitField start="6" size="1" name="OVR" description="Overrun" />
      <BitField start="5" size="1" name="UDR" description="Underrun at slave transmission&#xa;              mode" />
      <BitField start="4" size="1" name="TXTF" description="Transmission Transfer&#xa;              Filled" />
      <BitField start="3" size="1" name="EOT" description="End Of Transfer" />
      <BitField start="2" size="1" name="DXP" description="Duplex Packet" />
      <BitField start="1" size="1" name="TXP" description="Tx-Packet space available" />
      <BitField start="0" size="1" name="RXP" description="Rx-Packet available" />
    </Register>
    <Register start="+0x18" size="0" name="IFCR" access="WriteOnly" description="Interrupt/Status Flags Clear&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="1" name="SUSPC" description="SUSPend flag clear" />
      <BitField start="10" size="1" name="TSERFC" description="TSERFC flag clear" />
      <BitField start="9" size="1" name="MODFC" description="Mode Fault flag clear" />
      <BitField start="8" size="1" name="TIFREC" description="TI frame format error flag&#xa;              clear" />
      <BitField start="7" size="1" name="CRCEC" description="CRC Error flag clear" />
      <BitField start="6" size="1" name="OVRC" description="Overrun flag clear" />
      <BitField start="5" size="1" name="UDRC" description="Underrun flag clear" />
      <BitField start="4" size="1" name="TXTFC" description="Transmission Transfer Filled flag&#xa;              clear" />
      <BitField start="3" size="1" name="EOTC" description="End Of Transfer flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="TXDR" access="WriteOnly" description="Transmit Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDR" description="Transmit data register" />
    </Register>
    <Register start="+0x30" size="0" name="RXDR" access="ReadOnly" description="Receive Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDR" description="Receive data register" />
    </Register>
    <Register start="+0x40" size="0" name="CRCPOLY" access="Read/Write" description="Polynomial Register" reset_value="0x00000107" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x44" size="0" name="TXCRC" access="Read/Write" description="Transmitter CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXCRC" description="CRC register for&#xa;              transmitter" />
    </Register>
    <Register start="+0x48" size="0" name="RXCRC" access="Read/Write" description="Receiver CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXCRC" description="CRC register for receiver" />
    </Register>
    <Register start="+0x4C" size="0" name="UDRDR" access="Read/Write" description="Underrun Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UDRDR" description="Data at slave underrun&#xa;              condition" />
    </Register>
    <Register start="+0x50" size="0" name="CGFR" access="Read/Write" description="configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="1" name="MCKOE" description="Master clock output enable" />
      <BitField start="24" size="1" name="ODD" description="Odd factor for the&#xa;              prescaler" />
      <BitField start="16" size="8" name="I2SDIV" description="I2S linear prescaler" />
      <BitField start="14" size="1" name="DATFMT" description="Data format" />
      <BitField start="13" size="1" name="WSINV" description="Fixed channel length in&#xa;              SLAVE" />
      <BitField start="12" size="1" name="FIXCH" description="Word select inversion" />
      <BitField start="11" size="1" name="CKPOL" description="Serial audio clock&#xa;              polarity" />
      <BitField start="10" size="1" name="CHLEN" description="Channel length (number of bits per audio&#xa;              channel)" />
      <BitField start="8" size="2" name="DATLEN" description="Data length to be&#xa;              transferred" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="4" size="2" name="I2SSTD" description="I2S standard selection" />
      <BitField start="1" size="3" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="0" size="1" name="I2SMOD" description="I2S mode selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI4" start="0x40013400" description="Serial peripheral interface">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="IOLOCK" description="Locking the AF configuration of&#xa;              associated IOs" />
      <BitField start="15" size="1" name="TCRCI" description="CRC calculation initialization pattern&#xa;              control for transmitter" />
      <BitField start="14" size="1" name="RCRCI" description="CRC calculation initialization pattern&#xa;              control for receiver" />
      <BitField start="13" size="1" name="CRC33_17" description="32-bit CRC polynomial&#xa;              configuration" />
      <BitField start="12" size="1" name="SSI" description="Internal SS signal input&#xa;              level" />
      <BitField start="11" size="1" name="HDDIR" description="Rx/Tx direction at Half-duplex&#xa;              mode" />
      <BitField start="10" size="1" name="CSUSP" description="Master SUSPend request" />
      <BitField start="9" size="1" name="CSTART" description="Master transfer start" />
      <BitField start="8" size="1" name="MASRX" description="Master automatic SUSP in Receive&#xa;              mode" />
      <BitField start="0" size="1" name="SPE" description="Serial Peripheral Enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="TSER" description="Number of data transfer extension to be&#xa;              reload into TSIZE just when a previous" />
      <BitField start="0" size="16" name="TSIZE" description="Number of data at current&#xa;              transfer" />
    </Register>
    <Register start="+0x8" size="0" name="CFG1" access="Read/Write" description="configuration register 1" reset_value="0x00070007" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="3" name="MBR" description="Master baud rate" />
      <BitField start="22" size="1" name="CRCEN" description="Hardware CRC computation&#xa;              enable" />
      <BitField start="16" size="5" name="CRCSIZE" description="Length of CRC frame to be transacted and&#xa;              compared" />
      <BitField start="15" size="1" name="TXDMAEN" description="Tx DMA stream enable" />
      <BitField start="14" size="1" name="RXDMAEN" description="Rx DMA stream enable" />
      <BitField start="11" size="2" name="UDRDET" description="Detection of underrun condition at slave&#xa;              transmitter" />
      <BitField start="9" size="2" name="UDRCFG" description="Behavior of slave transmitter at&#xa;              underrun condition" />
      <BitField start="5" size="4" name="FTHVL" description="threshold level" />
      <BitField start="0" size="5" name="DSIZE" description="Number of bits in at single SPI data&#xa;              frame" />
    </Register>
    <Register start="+0xC" size="0" name="CFG2" access="Read/Write" description="configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="AFCNTR" description="Alternate function GPIOs&#xa;              control" />
      <BitField start="30" size="1" name="SSOM" description="SS output management in master&#xa;              mode" />
      <BitField start="29" size="1" name="SSOE" description="SS output enable" />
      <BitField start="28" size="1" name="SSIOP" description="SS input/output polarity" />
      <BitField start="26" size="1" name="SSM" description="Software management of SS signal&#xa;              input" />
      <BitField start="25" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="24" size="1" name="CPHA" description="Clock phase" />
      <BitField start="23" size="1" name="LSBFRST" description="Data frame format" />
      <BitField start="22" size="1" name="MASTER" description="SPI Master" />
      <BitField start="19" size="3" name="SP" description="Serial Protocol" />
      <BitField start="17" size="2" name="COMM" description="SPI Communication Mode" />
      <BitField start="15" size="1" name="IOSWP" description="Swap functionality of MISO and MOSI&#xa;              pins" />
      <BitField start="4" size="4" name="MIDI" description="Master Inter-Data Idleness" />
      <BitField start="0" size="4" name="MSSI" description="Master SS Idleness" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="1" name="TSERFIE" description="Additional number of transactions reload&#xa;              interrupt enable" />
      <BitField start="9" size="1" name="MODFIE" description="Mode Fault interrupt&#xa;              enable" />
      <BitField start="8" size="1" name="TIFREIE" description="TIFRE interrupt enable" />
      <BitField start="7" size="1" name="CRCEIE" description="CRC Interrupt enable" />
      <BitField start="6" size="1" name="OVRIE" description="OVR interrupt enable" />
      <BitField start="5" size="1" name="UDRIE" description="UDR interrupt enable" />
      <BitField start="4" size="1" name="TXTFIE" description="TXTFIE interrupt enable" />
      <BitField start="3" size="1" name="EOTIE" description="EOT, SUSP and TXC interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="DPXPIE" description="DXP interrupt enabled" />
      <BitField start="1" size="1" name="TXPIE" description="TXP interrupt enable" />
      <BitField start="0" size="1" name="RXPIE" description="RXP Interrupt Enable" />
    </Register>
    <Register start="+0x14" size="0" name="SR" access="ReadOnly" description="Status Register" reset_value="0x00001002" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CTSIZE" description="Number of data frames remaining in&#xa;              current TSIZE session" />
      <BitField start="15" size="1" name="RXWNE" description="RxFIFO Word Not Empty" />
      <BitField start="13" size="2" name="RXPLVL" description="RxFIFO Packing LeVeL" />
      <BitField start="12" size="1" name="TXC" description="TxFIFO transmission&#xa;              complete" />
      <BitField start="11" size="1" name="SUSP" description="SUSPend" />
      <BitField start="10" size="1" name="TSERF" description="Additional number of SPI data to be&#xa;              transacted was reload" />
      <BitField start="9" size="1" name="MODF" description="Mode Fault" />
      <BitField start="8" size="1" name="TIFRE" description="TI frame format error" />
      <BitField start="7" size="1" name="CRCE" description="CRC Error" />
      <BitField start="6" size="1" name="OVR" description="Overrun" />
      <BitField start="5" size="1" name="UDR" description="Underrun at slave transmission&#xa;              mode" />
      <BitField start="4" size="1" name="TXTF" description="Transmission Transfer&#xa;              Filled" />
      <BitField start="3" size="1" name="EOT" description="End Of Transfer" />
      <BitField start="2" size="1" name="DXP" description="Duplex Packet" />
      <BitField start="1" size="1" name="TXP" description="Tx-Packet space available" />
      <BitField start="0" size="1" name="RXP" description="Rx-Packet available" />
    </Register>
    <Register start="+0x18" size="0" name="IFCR" access="WriteOnly" description="Interrupt/Status Flags Clear&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="1" name="SUSPC" description="SUSPend flag clear" />
      <BitField start="10" size="1" name="TSERFC" description="TSERFC flag clear" />
      <BitField start="9" size="1" name="MODFC" description="Mode Fault flag clear" />
      <BitField start="8" size="1" name="TIFREC" description="TI frame format error flag&#xa;              clear" />
      <BitField start="7" size="1" name="CRCEC" description="CRC Error flag clear" />
      <BitField start="6" size="1" name="OVRC" description="Overrun flag clear" />
      <BitField start="5" size="1" name="UDRC" description="Underrun flag clear" />
      <BitField start="4" size="1" name="TXTFC" description="Transmission Transfer Filled flag&#xa;              clear" />
      <BitField start="3" size="1" name="EOTC" description="End Of Transfer flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="TXDR" access="WriteOnly" description="Transmit Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDR" description="Transmit data register" />
    </Register>
    <Register start="+0x30" size="0" name="RXDR" access="ReadOnly" description="Receive Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDR" description="Receive data register" />
    </Register>
    <Register start="+0x40" size="0" name="CRCPOLY" access="Read/Write" description="Polynomial Register" reset_value="0x00000107" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x44" size="0" name="TXCRC" access="Read/Write" description="Transmitter CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXCRC" description="CRC register for&#xa;              transmitter" />
    </Register>
    <Register start="+0x48" size="0" name="RXCRC" access="Read/Write" description="Receiver CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXCRC" description="CRC register for receiver" />
    </Register>
    <Register start="+0x4C" size="0" name="UDRDR" access="Read/Write" description="Underrun Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UDRDR" description="Data at slave underrun&#xa;              condition" />
    </Register>
    <Register start="+0x50" size="0" name="CGFR" access="Read/Write" description="configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="1" name="MCKOE" description="Master clock output enable" />
      <BitField start="24" size="1" name="ODD" description="Odd factor for the&#xa;              prescaler" />
      <BitField start="16" size="8" name="I2SDIV" description="I2S linear prescaler" />
      <BitField start="14" size="1" name="DATFMT" description="Data format" />
      <BitField start="13" size="1" name="WSINV" description="Fixed channel length in&#xa;              SLAVE" />
      <BitField start="12" size="1" name="FIXCH" description="Word select inversion" />
      <BitField start="11" size="1" name="CKPOL" description="Serial audio clock&#xa;              polarity" />
      <BitField start="10" size="1" name="CHLEN" description="Channel length (number of bits per audio&#xa;              channel)" />
      <BitField start="8" size="2" name="DATLEN" description="Data length to be&#xa;              transferred" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="4" size="2" name="I2SSTD" description="I2S standard selection" />
      <BitField start="1" size="3" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="0" size="1" name="I2SMOD" description="I2S mode selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI5" start="0x40015000" description="Serial peripheral interface">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="IOLOCK" description="Locking the AF configuration of&#xa;              associated IOs" />
      <BitField start="15" size="1" name="TCRCI" description="CRC calculation initialization pattern&#xa;              control for transmitter" />
      <BitField start="14" size="1" name="RCRCI" description="CRC calculation initialization pattern&#xa;              control for receiver" />
      <BitField start="13" size="1" name="CRC33_17" description="32-bit CRC polynomial&#xa;              configuration" />
      <BitField start="12" size="1" name="SSI" description="Internal SS signal input&#xa;              level" />
      <BitField start="11" size="1" name="HDDIR" description="Rx/Tx direction at Half-duplex&#xa;              mode" />
      <BitField start="10" size="1" name="CSUSP" description="Master SUSPend request" />
      <BitField start="9" size="1" name="CSTART" description="Master transfer start" />
      <BitField start="8" size="1" name="MASRX" description="Master automatic SUSP in Receive&#xa;              mode" />
      <BitField start="0" size="1" name="SPE" description="Serial Peripheral Enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="TSER" description="Number of data transfer extension to be&#xa;              reload into TSIZE just when a previous" />
      <BitField start="0" size="16" name="TSIZE" description="Number of data at current&#xa;              transfer" />
    </Register>
    <Register start="+0x8" size="0" name="CFG1" access="Read/Write" description="configuration register 1" reset_value="0x00070007" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="3" name="MBR" description="Master baud rate" />
      <BitField start="22" size="1" name="CRCEN" description="Hardware CRC computation&#xa;              enable" />
      <BitField start="16" size="5" name="CRCSIZE" description="Length of CRC frame to be transacted and&#xa;              compared" />
      <BitField start="15" size="1" name="TXDMAEN" description="Tx DMA stream enable" />
      <BitField start="14" size="1" name="RXDMAEN" description="Rx DMA stream enable" />
      <BitField start="11" size="2" name="UDRDET" description="Detection of underrun condition at slave&#xa;              transmitter" />
      <BitField start="9" size="2" name="UDRCFG" description="Behavior of slave transmitter at&#xa;              underrun condition" />
      <BitField start="5" size="4" name="FTHVL" description="threshold level" />
      <BitField start="0" size="5" name="DSIZE" description="Number of bits in at single SPI data&#xa;              frame" />
    </Register>
    <Register start="+0xC" size="0" name="CFG2" access="Read/Write" description="configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="AFCNTR" description="Alternate function GPIOs&#xa;              control" />
      <BitField start="30" size="1" name="SSOM" description="SS output management in master&#xa;              mode" />
      <BitField start="29" size="1" name="SSOE" description="SS output enable" />
      <BitField start="28" size="1" name="SSIOP" description="SS input/output polarity" />
      <BitField start="26" size="1" name="SSM" description="Software management of SS signal&#xa;              input" />
      <BitField start="25" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="24" size="1" name="CPHA" description="Clock phase" />
      <BitField start="23" size="1" name="LSBFRST" description="Data frame format" />
      <BitField start="22" size="1" name="MASTER" description="SPI Master" />
      <BitField start="19" size="3" name="SP" description="Serial Protocol" />
      <BitField start="17" size="2" name="COMM" description="SPI Communication Mode" />
      <BitField start="15" size="1" name="IOSWP" description="Swap functionality of MISO and MOSI&#xa;              pins" />
      <BitField start="4" size="4" name="MIDI" description="Master Inter-Data Idleness" />
      <BitField start="0" size="4" name="MSSI" description="Master SS Idleness" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="1" name="TSERFIE" description="Additional number of transactions reload&#xa;              interrupt enable" />
      <BitField start="9" size="1" name="MODFIE" description="Mode Fault interrupt&#xa;              enable" />
      <BitField start="8" size="1" name="TIFREIE" description="TIFRE interrupt enable" />
      <BitField start="7" size="1" name="CRCEIE" description="CRC Interrupt enable" />
      <BitField start="6" size="1" name="OVRIE" description="OVR interrupt enable" />
      <BitField start="5" size="1" name="UDRIE" description="UDR interrupt enable" />
      <BitField start="4" size="1" name="TXTFIE" description="TXTFIE interrupt enable" />
      <BitField start="3" size="1" name="EOTIE" description="EOT, SUSP and TXC interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="DPXPIE" description="DXP interrupt enabled" />
      <BitField start="1" size="1" name="TXPIE" description="TXP interrupt enable" />
      <BitField start="0" size="1" name="RXPIE" description="RXP Interrupt Enable" />
    </Register>
    <Register start="+0x14" size="0" name="SR" access="ReadOnly" description="Status Register" reset_value="0x00001002" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CTSIZE" description="Number of data frames remaining in&#xa;              current TSIZE session" />
      <BitField start="15" size="1" name="RXWNE" description="RxFIFO Word Not Empty" />
      <BitField start="13" size="2" name="RXPLVL" description="RxFIFO Packing LeVeL" />
      <BitField start="12" size="1" name="TXC" description="TxFIFO transmission&#xa;              complete" />
      <BitField start="11" size="1" name="SUSP" description="SUSPend" />
      <BitField start="10" size="1" name="TSERF" description="Additional number of SPI data to be&#xa;              transacted was reload" />
      <BitField start="9" size="1" name="MODF" description="Mode Fault" />
      <BitField start="8" size="1" name="TIFRE" description="TI frame format error" />
      <BitField start="7" size="1" name="CRCE" description="CRC Error" />
      <BitField start="6" size="1" name="OVR" description="Overrun" />
      <BitField start="5" size="1" name="UDR" description="Underrun at slave transmission&#xa;              mode" />
      <BitField start="4" size="1" name="TXTF" description="Transmission Transfer&#xa;              Filled" />
      <BitField start="3" size="1" name="EOT" description="End Of Transfer" />
      <BitField start="2" size="1" name="DXP" description="Duplex Packet" />
      <BitField start="1" size="1" name="TXP" description="Tx-Packet space available" />
      <BitField start="0" size="1" name="RXP" description="Rx-Packet available" />
    </Register>
    <Register start="+0x18" size="0" name="IFCR" access="WriteOnly" description="Interrupt/Status Flags Clear&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="1" name="SUSPC" description="SUSPend flag clear" />
      <BitField start="10" size="1" name="TSERFC" description="TSERFC flag clear" />
      <BitField start="9" size="1" name="MODFC" description="Mode Fault flag clear" />
      <BitField start="8" size="1" name="TIFREC" description="TI frame format error flag&#xa;              clear" />
      <BitField start="7" size="1" name="CRCEC" description="CRC Error flag clear" />
      <BitField start="6" size="1" name="OVRC" description="Overrun flag clear" />
      <BitField start="5" size="1" name="UDRC" description="Underrun flag clear" />
      <BitField start="4" size="1" name="TXTFC" description="Transmission Transfer Filled flag&#xa;              clear" />
      <BitField start="3" size="1" name="EOTC" description="End Of Transfer flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="TXDR" access="WriteOnly" description="Transmit Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDR" description="Transmit data register" />
    </Register>
    <Register start="+0x30" size="0" name="RXDR" access="ReadOnly" description="Receive Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDR" description="Receive data register" />
    </Register>
    <Register start="+0x40" size="0" name="CRCPOLY" access="Read/Write" description="Polynomial Register" reset_value="0x00000107" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x44" size="0" name="TXCRC" access="Read/Write" description="Transmitter CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXCRC" description="CRC register for&#xa;              transmitter" />
    </Register>
    <Register start="+0x48" size="0" name="RXCRC" access="Read/Write" description="Receiver CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXCRC" description="CRC register for receiver" />
    </Register>
    <Register start="+0x4C" size="0" name="UDRDR" access="Read/Write" description="Underrun Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UDRDR" description="Data at slave underrun&#xa;              condition" />
    </Register>
    <Register start="+0x50" size="0" name="CGFR" access="Read/Write" description="configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="1" name="MCKOE" description="Master clock output enable" />
      <BitField start="24" size="1" name="ODD" description="Odd factor for the&#xa;              prescaler" />
      <BitField start="16" size="8" name="I2SDIV" description="I2S linear prescaler" />
      <BitField start="14" size="1" name="DATFMT" description="Data format" />
      <BitField start="13" size="1" name="WSINV" description="Fixed channel length in&#xa;              SLAVE" />
      <BitField start="12" size="1" name="FIXCH" description="Word select inversion" />
      <BitField start="11" size="1" name="CKPOL" description="Serial audio clock&#xa;              polarity" />
      <BitField start="10" size="1" name="CHLEN" description="Channel length (number of bits per audio&#xa;              channel)" />
      <BitField start="8" size="2" name="DATLEN" description="Data length to be&#xa;              transferred" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="4" size="2" name="I2SSTD" description="I2S standard selection" />
      <BitField start="1" size="3" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="0" size="1" name="I2SMOD" description="I2S mode selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI6" start="0x58001400" description="Serial peripheral interface">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="IOLOCK" description="Locking the AF configuration of&#xa;              associated IOs" />
      <BitField start="15" size="1" name="TCRCI" description="CRC calculation initialization pattern&#xa;              control for transmitter" />
      <BitField start="14" size="1" name="RCRCI" description="CRC calculation initialization pattern&#xa;              control for receiver" />
      <BitField start="13" size="1" name="CRC33_17" description="32-bit CRC polynomial&#xa;              configuration" />
      <BitField start="12" size="1" name="SSI" description="Internal SS signal input&#xa;              level" />
      <BitField start="11" size="1" name="HDDIR" description="Rx/Tx direction at Half-duplex&#xa;              mode" />
      <BitField start="10" size="1" name="CSUSP" description="Master SUSPend request" />
      <BitField start="9" size="1" name="CSTART" description="Master transfer start" />
      <BitField start="8" size="1" name="MASRX" description="Master automatic SUSP in Receive&#xa;              mode" />
      <BitField start="0" size="1" name="SPE" description="Serial Peripheral Enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="TSER" description="Number of data transfer extension to be&#xa;              reload into TSIZE just when a previous" />
      <BitField start="0" size="16" name="TSIZE" description="Number of data at current&#xa;              transfer" />
    </Register>
    <Register start="+0x8" size="0" name="CFG1" access="Read/Write" description="configuration register 1" reset_value="0x00070007" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="3" name="MBR" description="Master baud rate" />
      <BitField start="22" size="1" name="CRCEN" description="Hardware CRC computation&#xa;              enable" />
      <BitField start="16" size="5" name="CRCSIZE" description="Length of CRC frame to be transacted and&#xa;              compared" />
      <BitField start="15" size="1" name="TXDMAEN" description="Tx DMA stream enable" />
      <BitField start="14" size="1" name="RXDMAEN" description="Rx DMA stream enable" />
      <BitField start="11" size="2" name="UDRDET" description="Detection of underrun condition at slave&#xa;              transmitter" />
      <BitField start="9" size="2" name="UDRCFG" description="Behavior of slave transmitter at&#xa;              underrun condition" />
      <BitField start="5" size="4" name="FTHVL" description="threshold level" />
      <BitField start="0" size="5" name="DSIZE" description="Number of bits in at single SPI data&#xa;              frame" />
    </Register>
    <Register start="+0xC" size="0" name="CFG2" access="Read/Write" description="configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="AFCNTR" description="Alternate function GPIOs&#xa;              control" />
      <BitField start="30" size="1" name="SSOM" description="SS output management in master&#xa;              mode" />
      <BitField start="29" size="1" name="SSOE" description="SS output enable" />
      <BitField start="28" size="1" name="SSIOP" description="SS input/output polarity" />
      <BitField start="26" size="1" name="SSM" description="Software management of SS signal&#xa;              input" />
      <BitField start="25" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="24" size="1" name="CPHA" description="Clock phase" />
      <BitField start="23" size="1" name="LSBFRST" description="Data frame format" />
      <BitField start="22" size="1" name="MASTER" description="SPI Master" />
      <BitField start="19" size="3" name="SP" description="Serial Protocol" />
      <BitField start="17" size="2" name="COMM" description="SPI Communication Mode" />
      <BitField start="15" size="1" name="IOSWP" description="Swap functionality of MISO and MOSI&#xa;              pins" />
      <BitField start="4" size="4" name="MIDI" description="Master Inter-Data Idleness" />
      <BitField start="0" size="4" name="MSSI" description="Master SS Idleness" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="1" name="TSERFIE" description="Additional number of transactions reload&#xa;              interrupt enable" />
      <BitField start="9" size="1" name="MODFIE" description="Mode Fault interrupt&#xa;              enable" />
      <BitField start="8" size="1" name="TIFREIE" description="TIFRE interrupt enable" />
      <BitField start="7" size="1" name="CRCEIE" description="CRC Interrupt enable" />
      <BitField start="6" size="1" name="OVRIE" description="OVR interrupt enable" />
      <BitField start="5" size="1" name="UDRIE" description="UDR interrupt enable" />
      <BitField start="4" size="1" name="TXTFIE" description="TXTFIE interrupt enable" />
      <BitField start="3" size="1" name="EOTIE" description="EOT, SUSP and TXC interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="DPXPIE" description="DXP interrupt enabled" />
      <BitField start="1" size="1" name="TXPIE" description="TXP interrupt enable" />
      <BitField start="0" size="1" name="RXPIE" description="RXP Interrupt Enable" />
    </Register>
    <Register start="+0x14" size="0" name="SR" access="ReadOnly" description="Status Register" reset_value="0x00001002" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CTSIZE" description="Number of data frames remaining in&#xa;              current TSIZE session" />
      <BitField start="15" size="1" name="RXWNE" description="RxFIFO Word Not Empty" />
      <BitField start="13" size="2" name="RXPLVL" description="RxFIFO Packing LeVeL" />
      <BitField start="12" size="1" name="TXC" description="TxFIFO transmission&#xa;              complete" />
      <BitField start="11" size="1" name="SUSP" description="SUSPend" />
      <BitField start="10" size="1" name="TSERF" description="Additional number of SPI data to be&#xa;              transacted was reload" />
      <BitField start="9" size="1" name="MODF" description="Mode Fault" />
      <BitField start="8" size="1" name="TIFRE" description="TI frame format error" />
      <BitField start="7" size="1" name="CRCE" description="CRC Error" />
      <BitField start="6" size="1" name="OVR" description="Overrun" />
      <BitField start="5" size="1" name="UDR" description="Underrun at slave transmission&#xa;              mode" />
      <BitField start="4" size="1" name="TXTF" description="Transmission Transfer&#xa;              Filled" />
      <BitField start="3" size="1" name="EOT" description="End Of Transfer" />
      <BitField start="2" size="1" name="DXP" description="Duplex Packet" />
      <BitField start="1" size="1" name="TXP" description="Tx-Packet space available" />
      <BitField start="0" size="1" name="RXP" description="Rx-Packet available" />
    </Register>
    <Register start="+0x18" size="0" name="IFCR" access="WriteOnly" description="Interrupt/Status Flags Clear&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="1" name="SUSPC" description="SUSPend flag clear" />
      <BitField start="10" size="1" name="TSERFC" description="TSERFC flag clear" />
      <BitField start="9" size="1" name="MODFC" description="Mode Fault flag clear" />
      <BitField start="8" size="1" name="TIFREC" description="TI frame format error flag&#xa;              clear" />
      <BitField start="7" size="1" name="CRCEC" description="CRC Error flag clear" />
      <BitField start="6" size="1" name="OVRC" description="Overrun flag clear" />
      <BitField start="5" size="1" name="UDRC" description="Underrun flag clear" />
      <BitField start="4" size="1" name="TXTFC" description="Transmission Transfer Filled flag&#xa;              clear" />
      <BitField start="3" size="1" name="EOTC" description="End Of Transfer flag clear" />
    </Register>
    <Register start="+0x20" size="0" name="TXDR" access="WriteOnly" description="Transmit Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXDR" description="Transmit data register" />
    </Register>
    <Register start="+0x30" size="0" name="RXDR" access="ReadOnly" description="Receive Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDR" description="Receive data register" />
    </Register>
    <Register start="+0x40" size="0" name="CRCPOLY" access="Read/Write" description="Polynomial Register" reset_value="0x00000107" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRCPOLY" description="CRC polynomial register" />
    </Register>
    <Register start="+0x44" size="0" name="TXCRC" access="Read/Write" description="Transmitter CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TXCRC" description="CRC register for&#xa;              transmitter" />
    </Register>
    <Register start="+0x48" size="0" name="RXCRC" access="Read/Write" description="Receiver CRC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXCRC" description="CRC register for receiver" />
    </Register>
    <Register start="+0x4C" size="0" name="UDRDR" access="Read/Write" description="Underrun Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UDRDR" description="Data at slave underrun&#xa;              condition" />
    </Register>
    <Register start="+0x50" size="0" name="CGFR" access="Read/Write" description="configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="1" name="MCKOE" description="Master clock output enable" />
      <BitField start="24" size="1" name="ODD" description="Odd factor for the&#xa;              prescaler" />
      <BitField start="16" size="8" name="I2SDIV" description="I2S linear prescaler" />
      <BitField start="14" size="1" name="DATFMT" description="Data format" />
      <BitField start="13" size="1" name="WSINV" description="Fixed channel length in&#xa;              SLAVE" />
      <BitField start="12" size="1" name="FIXCH" description="Word select inversion" />
      <BitField start="11" size="1" name="CKPOL" description="Serial audio clock&#xa;              polarity" />
      <BitField start="10" size="1" name="CHLEN" description="Channel length (number of bits per audio&#xa;              channel)" />
      <BitField start="8" size="2" name="DATLEN" description="Data length to be&#xa;              transferred" />
      <BitField start="7" size="1" name="PCMSYNC" description="PCM frame synchronization" />
      <BitField start="4" size="2" name="I2SSTD" description="I2S standard selection" />
      <BitField start="1" size="3" name="I2SCFG" description="I2S configuration mode" />
      <BitField start="0" size="1" name="I2SMOD" description="I2S mode selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LTDC" start="0x50001000" description="LCD-TFT Controller">
    <Register start="+0x8" size="0" name="SSCR" access="Read/Write" description="Synchronization Size Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="10" name="HSW" description="Horizontal Synchronization Width (in&#xa;              units of pixel clock period)" />
      <BitField start="0" size="11" name="VSH" description="Vertical Synchronization Height (in&#xa;              units of horizontal scan line)" />
    </Register>
    <Register start="+0xC" size="0" name="BPCR" access="Read/Write" description="Back Porch Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="12" name="AHBP" description="Accumulated Horizontal back porch (in&#xa;              units of pixel clock period)" />
      <BitField start="0" size="11" name="AVBP" description="Accumulated Vertical back porch (in&#xa;              units of horizontal scan line)" />
    </Register>
    <Register start="+0x10" size="0" name="AWCR" access="Read/Write" description="Active Width Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="12" name="AAV" description="AAV" />
      <BitField start="0" size="11" name="AAH" description="Accumulated Active Height (in units of&#xa;              horizontal scan line)" />
    </Register>
    <Register start="+0x14" size="0" name="TWCR" access="Read/Write" description="Total Width Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="12" name="TOTALW" description="Total Width (in units of pixel clock&#xa;              period)" />
      <BitField start="0" size="11" name="TOTALH" description="Total Height (in units of horizontal&#xa;              scan line)" />
    </Register>
    <Register start="+0x18" size="0" name="GCR" access="Read/Write" description="Global Control Register" reset_value="0x00002220" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="HSPOL" description="Horizontal Synchronization&#xa;              Polarity" />
      <BitField start="30" size="1" name="VSPOL" description="Vertical Synchronization&#xa;              Polarity" />
      <BitField start="29" size="1" name="DEPOL" description="Data Enable Polarity" />
      <BitField start="28" size="1" name="PCPOL" description="Pixel Clock Polarity" />
      <BitField start="16" size="1" name="DEN" description="Dither Enable" />
      <BitField start="12" size="3" name="DRW" description="Dither Red Width" />
      <BitField start="8" size="3" name="DGW" description="Dither Green Width" />
      <BitField start="4" size="3" name="DBW" description="Dither Blue Width" />
      <BitField start="0" size="1" name="LTDCEN" description="LCD-TFT controller enable&#xa;              bit" />
    </Register>
    <Register start="+0x24" size="0" name="SRCR" access="Read/Write" description="Shadow Reload Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="VBR" description="Vertical Blanking Reload" />
      <BitField start="0" size="1" name="IMR" description="Immediate Reload" />
    </Register>
    <Register start="+0x2C" size="0" name="BCCR" access="Read/Write" description="Background Color Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BCBLUE" description="Background Color Blue&#xa;              value" />
      <BitField start="8" size="8" name="BCGREEN" description="Background Color Green&#xa;              value" />
      <BitField start="16" size="8" name="BCRED" description="Background Color Red value" />
    </Register>
    <Register start="+0x34" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="RRIE" description="Register Reload interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="TERRIE" description="Transfer Error Interrupt&#xa;              Enable" />
      <BitField start="1" size="1" name="FUIE" description="FIFO Underrun Interrupt&#xa;              Enable" />
      <BitField start="0" size="1" name="LIE" description="Line Interrupt Enable" />
    </Register>
    <Register start="+0x38" size="0" name="ISR" access="ReadOnly" description="Interrupt Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="RRIF" description="Register Reload Interrupt&#xa;              Flag" />
      <BitField start="2" size="1" name="TERRIF" description="Transfer Error interrupt&#xa;              flag" />
      <BitField start="1" size="1" name="FUIF" description="FIFO Underrun Interrupt&#xa;              flag" />
      <BitField start="0" size="1" name="LIF" description="Line Interrupt flag" />
    </Register>
    <Register start="+0x3C" size="0" name="ICR" access="WriteOnly" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CRRIF" description="Clears Register Reload Interrupt&#xa;              Flag" />
      <BitField start="2" size="1" name="CTERRIF" description="Clears the Transfer Error Interrupt&#xa;              Flag" />
      <BitField start="1" size="1" name="CFUIF" description="Clears the FIFO Underrun Interrupt&#xa;              flag" />
      <BitField start="0" size="1" name="CLIF" description="Clears the Line Interrupt&#xa;              Flag" />
    </Register>
    <Register start="+0x40" size="0" name="LIPCR" access="Read/Write" description="Line Interrupt Position Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="LIPOS" description="Line Interrupt Position" />
    </Register>
    <Register start="+0x44" size="0" name="CPSR" access="ReadOnly" description="Current Position Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CXPOS" description="Current X Position" />
      <BitField start="0" size="16" name="CYPOS" description="Current Y Position" />
    </Register>
    <Register start="+0x48" size="0" name="CDSR" access="ReadOnly" description="Current Display Status&#xa;          Register" reset_value="0x0000000F" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="HSYNCS" description="Horizontal Synchronization display&#xa;              Status" />
      <BitField start="2" size="1" name="VSYNCS" description="Vertical Synchronization display&#xa;              Status" />
      <BitField start="1" size="1" name="HDES" description="Horizontal Data Enable display&#xa;              Status" />
      <BitField start="0" size="1" name="VDES" description="Vertical Data Enable display&#xa;              Status" />
    </Register>
    <Register start="+0x84" size="0" name="L1CR" access="Read/Write" description="Layerx Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="CLUTEN" description="Color Look-Up Table Enable" />
      <BitField start="1" size="1" name="COLKEN" description="Color Keying Enable" />
      <BitField start="0" size="1" name="LEN" description="Layer Enable" />
    </Register>
    <Register start="+0x88" size="0" name="L1WHPCR" access="Read/Write" description="Layerx Window Horizontal Position&#xa;          Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="12" name="WHSPPOS" description="Window Horizontal Stop&#xa;              Position" />
      <BitField start="0" size="12" name="WHSTPOS" description="Window Horizontal Start&#xa;              Position" />
    </Register>
    <Register start="+0x8C" size="0" name="L1WVPCR" access="Read/Write" description="Layerx Window Vertical Position&#xa;          Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="11" name="WVSPPOS" description="Window Vertical Stop&#xa;              Position" />
      <BitField start="0" size="11" name="WVSTPOS" description="Window Vertical Start&#xa;              Position" />
    </Register>
    <Register start="+0x90" size="0" name="L1CKCR" access="Read/Write" description="Layerx Color Keying Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="CKRED" description="Color Key Red value" />
      <BitField start="8" size="8" name="CKGREEN" description="Color Key Green value" />
      <BitField start="0" size="8" name="CKBLUE" description="Color Key Blue value" />
    </Register>
    <Register start="+0x94" size="0" name="L1PFCR" access="Read/Write" description="Layerx Pixel Format Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PF" description="Pixel Format" />
    </Register>
    <Register start="+0x98" size="0" name="L1CACR" access="Read/Write" description="Layerx Constant Alpha Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CONSTA" description="Constant Alpha" />
    </Register>
    <Register start="+0x9C" size="0" name="L1DCCR" access="Read/Write" description="Layerx Default Color Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="DCALPHA" description="Default Color Alpha" />
      <BitField start="16" size="8" name="DCRED" description="Default Color Red" />
      <BitField start="8" size="8" name="DCGREEN" description="Default Color Green" />
      <BitField start="0" size="8" name="DCBLUE" description="Default Color Blue" />
    </Register>
    <Register start="+0xA0" size="0" name="L1BFCR" access="Read/Write" description="Layerx Blending Factors Configuration&#xa;          Register" reset_value="0x00000607" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="3" name="BF1" description="Blending Factor 1" />
      <BitField start="0" size="3" name="BF2" description="Blending Factor 2" />
    </Register>
    <Register start="+0xAC" size="0" name="L1CFBAR" access="Read/Write" description="Layerx Color Frame Buffer Address&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CFBADD" description="Color Frame Buffer Start&#xa;              Address" />
    </Register>
    <Register start="+0xB0" size="0" name="L1CFBLR" access="Read/Write" description="Layerx Color Frame Buffer Length&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="13" name="CFBP" description="Color Frame Buffer Pitch in&#xa;              bytes" />
      <BitField start="0" size="13" name="CFBLL" description="Color Frame Buffer Line&#xa;              Length" />
    </Register>
    <Register start="+0xB4" size="0" name="L1CFBLNR" access="Read/Write" description="Layerx ColorFrame Buffer Line Number&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="CFBLNBR" description="Frame Buffer Line Number" />
    </Register>
    <Register start="+0xC4" size="0" name="L1CLUTWR" access="WriteOnly" description="Layerx CLUT Write Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="CLUTADD" description="CLUT Address" />
      <BitField start="16" size="8" name="RED" description="Red value" />
      <BitField start="8" size="8" name="GREEN" description="Green value" />
      <BitField start="0" size="8" name="BLUE" description="Blue value" />
    </Register>
    <Register start="+0x104" size="0" name="L2CR" access="Read/Write" description="Layerx Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="CLUTEN" description="Color Look-Up Table Enable" />
      <BitField start="1" size="1" name="COLKEN" description="Color Keying Enable" />
      <BitField start="0" size="1" name="LEN" description="Layer Enable" />
    </Register>
    <Register start="+0x108" size="0" name="L2WHPCR" access="Read/Write" description="Layerx Window Horizontal Position&#xa;          Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="12" name="WHSPPOS" description="Window Horizontal Stop&#xa;              Position" />
      <BitField start="0" size="12" name="WHSTPOS" description="Window Horizontal Start&#xa;              Position" />
    </Register>
    <Register start="+0x10C" size="0" name="L2WVPCR" access="Read/Write" description="Layerx Window Vertical Position&#xa;          Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="11" name="WVSPPOS" description="Window Vertical Stop&#xa;              Position" />
      <BitField start="0" size="11" name="WVSTPOS" description="Window Vertical Start&#xa;              Position" />
    </Register>
    <Register start="+0x110" size="0" name="L2CKCR" access="Read/Write" description="Layerx Color Keying Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="CKRED" description="Color Key Red value" />
      <BitField start="8" size="8" name="CKGREEN" description="Color Key Green value" />
      <BitField start="0" size="8" name="CKBLUE" description="Color Key Blue value" />
    </Register>
    <Register start="+0x114" size="0" name="L2PFCR" access="Read/Write" description="Layerx Pixel Format Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PF" description="Pixel Format" />
    </Register>
    <Register start="+0x118" size="0" name="L2CACR" access="Read/Write" description="Layerx Constant Alpha Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CONSTA" description="Constant Alpha" />
    </Register>
    <Register start="+0x11C" size="0" name="L2DCCR" access="Read/Write" description="Layerx Default Color Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="DCALPHA" description="Default Color Alpha" />
      <BitField start="16" size="8" name="DCRED" description="Default Color Red" />
      <BitField start="8" size="8" name="DCGREEN" description="Default Color Green" />
      <BitField start="0" size="8" name="DCBLUE" description="Default Color Blue" />
    </Register>
    <Register start="+0x120" size="0" name="L2BFCR" access="Read/Write" description="Layerx Blending Factors Configuration&#xa;          Register" reset_value="0x00000607" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="3" name="BF1" description="Blending Factor 1" />
      <BitField start="0" size="3" name="BF2" description="Blending Factor 2" />
    </Register>
    <Register start="+0x12C" size="0" name="L2CFBAR" access="Read/Write" description="Layerx Color Frame Buffer Address&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CFBADD" description="Color Frame Buffer Start&#xa;              Address" />
    </Register>
    <Register start="+0x130" size="0" name="L2CFBLR" access="Read/Write" description="Layerx Color Frame Buffer Length&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="13" name="CFBP" description="Color Frame Buffer Pitch in&#xa;              bytes" />
      <BitField start="0" size="13" name="CFBLL" description="Color Frame Buffer Line&#xa;              Length" />
    </Register>
    <Register start="+0x134" size="0" name="L2CFBLNR" access="Read/Write" description="Layerx ColorFrame Buffer Line Number&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="CFBLNBR" description="Frame Buffer Line Number" />
    </Register>
    <Register start="+0x144" size="0" name="L2CLUTWR" access="WriteOnly" description="Layerx CLUT Write Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="CLUTADD" description="CLUT Address" />
      <BitField start="16" size="8" name="RED" description="Red value" />
      <BitField start="8" size="8" name="GREEN" description="Green value" />
      <BitField start="0" size="8" name="BLUE" description="Blue value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPDIFRX" start="0x40004000" description="Receiver Interface">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="Control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SPDIFRXEN" description="Peripheral Block Enable" />
      <BitField start="2" size="1" name="RXDMAEN" description="Receiver DMA ENable for data&#xa;              flow" />
      <BitField start="3" size="1" name="RXSTEO" description="STerEO Mode" />
      <BitField start="4" size="2" name="DRFMT" description="RX Data format" />
      <BitField start="6" size="1" name="PMSK" description="Mask Parity error bit" />
      <BitField start="7" size="1" name="VMSK" description="Mask of Validity bit" />
      <BitField start="8" size="1" name="CUMSK" description="Mask of channel status and user&#xa;              bits" />
      <BitField start="9" size="1" name="PTMSK" description="Mask of Preamble Type bits" />
      <BitField start="10" size="1" name="CBDMAEN" description="Control Buffer DMA ENable for control&#xa;              flow" />
      <BitField start="11" size="1" name="CHSEL" description="Channel Selection" />
      <BitField start="12" size="2" name="NBTR" description="Maximum allowed re-tries during&#xa;              synchronization phase" />
      <BitField start="14" size="1" name="WFA" description="Wait For Activity" />
      <BitField start="16" size="3" name="INSEL" description="input selection" />
      <BitField start="20" size="1" name="CKSEN" description="Symbol Clock Enable" />
      <BitField start="21" size="1" name="CKSBKPEN" description="Backup Symbol Clock Enable" />
    </Register>
    <Register start="+0x4" size="0" name="IMR" access="Read/Write" description="Interrupt mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="1" size="1" name="CSRNEIE" description="Control Buffer Ready Interrupt&#xa;              Enable" />
      <BitField start="2" size="1" name="PERRIE" description="Parity error interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="OVRIE" description="Overrun error Interrupt&#xa;              Enable" />
      <BitField start="4" size="1" name="SBLKIE" description="Synchronization Block Detected Interrupt&#xa;              Enable" />
      <BitField start="5" size="1" name="SYNCDIE" description="Synchronization Done" />
      <BitField start="6" size="1" name="IFEIE" description="Serial Interface Error Interrupt&#xa;              Enable" />
    </Register>
    <Register start="+0x8" size="0" name="SR" access="ReadOnly" description="Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXNE" description="Read data register not&#xa;              empty" />
      <BitField start="1" size="1" name="CSRNE" description="Control Buffer register is not&#xa;              empty" />
      <BitField start="2" size="1" name="PERR" description="Parity error" />
      <BitField start="3" size="1" name="OVR" description="Overrun error" />
      <BitField start="4" size="1" name="SBD" description="Synchronization Block&#xa;              Detected" />
      <BitField start="5" size="1" name="SYNCD" description="Synchronization Done" />
      <BitField start="6" size="1" name="FERR" description="Framing error" />
      <BitField start="7" size="1" name="SERR" description="Synchronization error" />
      <BitField start="8" size="1" name="TERR" description="Time-out error" />
      <BitField start="16" size="15" name="WIDTH5" description="Duration of 5 symbols counted with&#xa;              SPDIF_CLK" />
    </Register>
    <Register start="+0xC" size="0" name="IFCR" access="WriteOnly" description="Interrupt Flag Clear register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="PERRCF" description="Clears the Parity error&#xa;              flag" />
      <BitField start="3" size="1" name="OVRCF" description="Clears the Overrun error&#xa;              flag" />
      <BitField start="4" size="1" name="SBDCF" description="Clears the Synchronization Block&#xa;              Detected flag" />
      <BitField start="5" size="1" name="SYNCDCF" description="Clears the Synchronization Done&#xa;              flag" />
    </Register>
    <Register start="+0x10" size="0" name="DR_00" access="ReadOnly" description="Data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="DR" description="Parity Error bit" />
      <BitField start="24" size="1" name="PE" description="Parity Error bit" />
      <BitField start="25" size="1" name="V" description="Validity bit" />
      <BitField start="26" size="1" name="U" description="User bit" />
      <BitField start="27" size="1" name="C" description="Channel Status bit" />
      <BitField start="28" size="2" name="PT" description="Preamble Type" />
    </Register>
    <Register start="+0x14" size="0" name="CSR" access="ReadOnly" description="Channel Status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="USR" description="User data information" />
      <BitField start="16" size="8" name="CS" description="Channel A status&#xa;              information" />
      <BitField start="24" size="1" name="SOB" description="Start Of Block" />
    </Register>
    <Register start="+0x18" size="0" name="DIR" access="ReadOnly" description="Debug Information register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="THI" description="Threshold HIGH" />
      <BitField start="16" size="13" name="TLO" description="Threshold LOW" />
    </Register>
    <Register start="+0x3F4" size="0" name="VERR" access="ReadOnly" description="SPDIFRX version register" reset_value="0x00000012" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="MINREV" description="Minor revision" />
      <BitField start="4" size="4" name="MAJREV" description="Major revision" />
    </Register>
    <Register start="+0x3F8" size="0" name="IDR" access="ReadOnly" description="SPDIFRX identification&#xa;          register" reset_value="0x00130041" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ID" description="SPDIFRX identifier" />
    </Register>
    <Register start="+0x3FC" size="0" name="SIDR" access="ReadOnly" description="SPDIFRX size identification&#xa;          register" reset_value="0xA3C5DD01" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SID" description="Size identification" />
    </Register>
    <Register start="+0x10" size="0" name="DR_01" access="ReadOnly" description="Data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PE" description="Parity Error bit" />
      <BitField start="1" size="1" name="V" description="Validity bit" />
      <BitField start="2" size="1" name="U" description="User bit" />
      <BitField start="3" size="1" name="C" description="Channel Status bit" />
      <BitField start="4" size="2" name="PT" description="Preamble Type" />
      <BitField start="8" size="24" name="DR" description="Data value" />
    </Register>
    <Register start="+0x10" size="0" name="DR_10" access="ReadOnly" description="Data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DRNL1" description="Data value" />
      <BitField start="16" size="16" name="DRNL2" description="Data value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC3" start="0x58026000" description="Analog to Digital Converter">
    <Register start="+0x0" size="0" name="ISR" access="Read/Write" description="ADC interrupt and status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="1" name="JQOVF" description="ADC group injected contexts queue&#xa;              overflow flag" />
      <BitField start="9" size="1" name="AWD3" description="ADC analog watchdog 3 flag" />
      <BitField start="8" size="1" name="AWD2" description="ADC analog watchdog 2 flag" />
      <BitField start="7" size="1" name="AWD1" description="ADC analog watchdog 1 flag" />
      <BitField start="6" size="1" name="JEOS" description="ADC group injected end of sequence&#xa;              conversions flag" />
      <BitField start="5" size="1" name="JEOC" description="ADC group injected end of unitary&#xa;              conversion flag" />
      <BitField start="4" size="1" name="OVR" description="ADC group regular overrun&#xa;              flag" />
      <BitField start="3" size="1" name="EOS" description="ADC group regular end of sequence&#xa;              conversions flag" />
      <BitField start="2" size="1" name="EOC" description="ADC group regular end of unitary&#xa;              conversion flag" />
      <BitField start="1" size="1" name="EOSMP" description="ADC group regular end of sampling&#xa;              flag" />
      <BitField start="0" size="1" name="ADRDY" description="ADC ready flag" />
    </Register>
    <Register start="+0x4" size="0" name="IER" access="Read/Write" description="ADC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="1" name="JQOVFIE" description="ADC group injected contexts queue&#xa;              overflow interrupt" />
      <BitField start="9" size="1" name="AWD3IE" description="ADC analog watchdog 3&#xa;              interrupt" />
      <BitField start="8" size="1" name="AWD2IE" description="ADC analog watchdog 2&#xa;              interrupt" />
      <BitField start="7" size="1" name="AWD1IE" description="ADC analog watchdog 1&#xa;              interrupt" />
      <BitField start="6" size="1" name="JEOSIE" description="ADC group injected end of sequence&#xa;              conversions interrupt" />
      <BitField start="5" size="1" name="JEOCIE" description="ADC group injected end of unitary&#xa;              conversion interrupt" />
      <BitField start="4" size="1" name="OVRIE" description="ADC group regular overrun&#xa;              interrupt" />
      <BitField start="3" size="1" name="EOSIE" description="ADC group regular end of sequence&#xa;              conversions interrupt" />
      <BitField start="2" size="1" name="EOCIE" description="ADC group regular end of unitary&#xa;              conversion interrupt" />
      <BitField start="1" size="1" name="EOSMPIE" description="ADC group regular end of sampling&#xa;              interrupt" />
      <BitField start="0" size="1" name="ADRDYIE" description="ADC ready interrupt" />
    </Register>
    <Register start="+0x8" size="0" name="CR" access="Read/Write" description="ADC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="ADCAL" description="ADC calibration" />
      <BitField start="30" size="1" name="ADCALDIF" description="ADC differential mode for&#xa;              calibration" />
      <BitField start="29" size="1" name="DEEPPWD" description="ADC deep power down enable" />
      <BitField start="28" size="1" name="ADVREGEN" description="ADC voltage regulator&#xa;              enable" />
      <BitField start="27" size="1" name="LINCALRDYW6" description="Linearity calibration ready Word&#xa;              6" />
      <BitField start="26" size="1" name="LINCALRDYW5" description="Linearity calibration ready Word&#xa;              5" />
      <BitField start="25" size="1" name="LINCALRDYW4" description="Linearity calibration ready Word&#xa;              4" />
      <BitField start="24" size="1" name="LINCALRDYW3" description="Linearity calibration ready Word&#xa;              3" />
      <BitField start="23" size="1" name="LINCALRDYW2" description="Linearity calibration ready Word&#xa;              2" />
      <BitField start="22" size="1" name="LINCALRDYW1" description="Linearity calibration ready Word&#xa;              1" />
      <BitField start="16" size="1" name="ADCALLIN" description="Linearity calibration" />
      <BitField start="8" size="1" name="BOOST" description="Boost mode control" />
      <BitField start="5" size="1" name="JADSTP" description="ADC group injected conversion&#xa;              stop" />
      <BitField start="4" size="1" name="ADSTP" description="ADC group regular conversion&#xa;              stop" />
      <BitField start="3" size="1" name="JADSTART" description="ADC group injected conversion&#xa;              start" />
      <BitField start="2" size="1" name="ADSTART" description="ADC group regular conversion&#xa;              start" />
      <BitField start="1" size="1" name="ADDIS" description="ADC disable" />
      <BitField start="0" size="1" name="ADEN" description="ADC enable" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="ADC configuration register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="JQDIS" description="ADC group injected contexts queue&#xa;              disable" />
      <BitField start="26" size="5" name="AWDCH1CH" description="ADC analog watchdog 1 monitored channel&#xa;              selection" />
      <BitField start="25" size="1" name="JAUTO" description="ADC group injected automatic trigger&#xa;              mode" />
      <BitField start="24" size="1" name="JAWD1EN" description="ADC analog watchdog 1 enable on scope&#xa;              ADC group injected" />
      <BitField start="23" size="1" name="AWD1EN" description="ADC analog watchdog 1 enable on scope&#xa;              ADC group regular" />
      <BitField start="22" size="1" name="AWD1SGL" description="ADC analog watchdog 1 monitoring a&#xa;              single channel or all channels" />
      <BitField start="21" size="1" name="JQM" description="ADC group injected contexts queue&#xa;              mode" />
      <BitField start="20" size="1" name="JDISCEN" description="ADC group injected sequencer&#xa;              discontinuous mode" />
      <BitField start="17" size="3" name="DISCNUM" description="ADC group regular sequencer&#xa;              discontinuous number of ranks" />
      <BitField start="16" size="1" name="DISCEN" description="ADC group regular sequencer&#xa;              discontinuous mode" />
      <BitField start="14" size="1" name="AUTDLY" description="ADC low power auto wait" />
      <BitField start="13" size="1" name="CONT" description="ADC group regular continuous conversion&#xa;              mode" />
      <BitField start="12" size="1" name="OVRMOD" description="ADC group regular overrun&#xa;              configuration" />
      <BitField start="10" size="2" name="EXTEN" description="ADC group regular external trigger&#xa;              polarity" />
      <BitField start="5" size="5" name="EXTSEL" description="ADC group regular external trigger&#xa;              source" />
      <BitField start="2" size="2" name="RES" description="ADC data resolution" />
      <BitField start="0" size="2" name="DMNGT" description="ADC DMA transfer enable" />
    </Register>
    <Register start="+0x10" size="0" name="CFGR2" access="Read/Write" description="ADC configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ROVSE" description="ADC oversampler enable on scope ADC&#xa;              group regular" />
      <BitField start="1" size="1" name="JOVSE" description="ADC oversampler enable on scope ADC&#xa;              group injected" />
      <BitField start="5" size="4" name="OVSS" description="ADC oversampling shift" />
      <BitField start="9" size="1" name="TROVS" description="ADC oversampling discontinuous mode&#xa;              (triggered mode) for ADC group regular" />
      <BitField start="10" size="1" name="ROVSM" description="Regular Oversampling mode" />
      <BitField start="11" size="1" name="RSHIFT1" description="Right-shift data after Offset 1&#xa;              correction" />
      <BitField start="12" size="1" name="RSHIFT2" description="Right-shift data after Offset 2&#xa;              correction" />
      <BitField start="13" size="1" name="RSHIFT3" description="Right-shift data after Offset 3&#xa;              correction" />
      <BitField start="14" size="1" name="RSHIFT4" description="Right-shift data after Offset 4&#xa;              correction" />
      <BitField start="16" size="10" name="OSR" description="Oversampling ratio" />
      <BitField start="28" size="4" name="LSHIFT" description="Left shift factor" />
    </Register>
    <Register start="+0x14" size="0" name="SMPR1" access="Read/Write" description="ADC sampling time register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="3" name="SMP9" description="ADC channel 9 sampling time&#xa;              selection" />
      <BitField start="24" size="3" name="SMP8" description="ADC channel 8 sampling time&#xa;              selection" />
      <BitField start="21" size="3" name="SMP7" description="ADC channel 7 sampling time&#xa;              selection" />
      <BitField start="18" size="3" name="SMP6" description="ADC channel 6 sampling time&#xa;              selection" />
      <BitField start="15" size="3" name="SMP5" description="ADC channel 5 sampling time&#xa;              selection" />
      <BitField start="12" size="3" name="SMP4" description="ADC channel 4 sampling time&#xa;              selection" />
      <BitField start="9" size="3" name="SMP3" description="ADC channel 3 sampling time&#xa;              selection" />
      <BitField start="6" size="3" name="SMP2" description="ADC channel 2 sampling time&#xa;              selection" />
      <BitField start="3" size="3" name="SMP1" description="ADC channel 1 sampling time&#xa;              selection" />
    </Register>
    <Register start="+0x18" size="0" name="SMPR2" access="Read/Write" description="ADC sampling time register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="3" name="SMP19" description="ADC channel 18 sampling time&#xa;              selection" />
      <BitField start="24" size="3" name="SMP18" description="ADC channel 18 sampling time&#xa;              selection" />
      <BitField start="21" size="3" name="SMP17" description="ADC channel 17 sampling time&#xa;              selection" />
      <BitField start="18" size="3" name="SMP16" description="ADC channel 16 sampling time&#xa;              selection" />
      <BitField start="15" size="3" name="SMP15" description="ADC channel 15 sampling time&#xa;              selection" />
      <BitField start="12" size="3" name="SMP14" description="ADC channel 14 sampling time&#xa;              selection" />
      <BitField start="9" size="3" name="SMP13" description="ADC channel 13 sampling time&#xa;              selection" />
      <BitField start="6" size="3" name="SMP12" description="ADC channel 12 sampling time&#xa;              selection" />
      <BitField start="3" size="3" name="SMP11" description="ADC channel 11 sampling time&#xa;              selection" />
      <BitField start="0" size="3" name="SMP10" description="ADC channel 10 sampling time&#xa;              selection" />
    </Register>
    <Register start="+0x20" size="0" name="LTR1" access="Read/Write" description="ADC analog watchdog 1 threshold&#xa;          register" reset_value="0x0FFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR1" description="ADC analog watchdog 1 threshold&#xa;              low" />
    </Register>
    <Register start="+0x24" size="0" name="LHTR1" access="Read/Write" description="ADC analog watchdog 2 threshold&#xa;          register" reset_value="0x0FFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LHTR1" description="ADC analog watchdog 2 threshold&#xa;              low" />
    </Register>
    <Register start="+0x30" size="0" name="SQR1" access="Read/Write" description="ADC group regular sequencer ranks register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="5" name="SQ4" description="ADC group regular sequencer rank&#xa;              4" />
      <BitField start="18" size="5" name="SQ3" description="ADC group regular sequencer rank&#xa;              3" />
      <BitField start="12" size="5" name="SQ2" description="ADC group regular sequencer rank&#xa;              2" />
      <BitField start="6" size="5" name="SQ1" description="ADC group regular sequencer rank&#xa;              1" />
      <BitField start="0" size="4" name="L3" description="L3" />
    </Register>
    <Register start="+0x34" size="0" name="SQR2" access="Read/Write" description="ADC group regular sequencer ranks register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="5" name="SQ9" description="ADC group regular sequencer rank&#xa;              9" />
      <BitField start="18" size="5" name="SQ8" description="ADC group regular sequencer rank&#xa;              8" />
      <BitField start="12" size="5" name="SQ7" description="ADC group regular sequencer rank&#xa;              7" />
      <BitField start="6" size="5" name="SQ6" description="ADC group regular sequencer rank&#xa;              6" />
      <BitField start="0" size="5" name="SQ5" description="ADC group regular sequencer rank&#xa;              5" />
    </Register>
    <Register start="+0x38" size="0" name="SQR3" access="Read/Write" description="ADC group regular sequencer ranks register&#xa;          3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="5" name="SQ14" description="ADC group regular sequencer rank&#xa;              14" />
      <BitField start="18" size="5" name="SQ13" description="ADC group regular sequencer rank&#xa;              13" />
      <BitField start="12" size="5" name="SQ12" description="ADC group regular sequencer rank&#xa;              12" />
      <BitField start="6" size="5" name="SQ11" description="ADC group regular sequencer rank&#xa;              11" />
      <BitField start="0" size="5" name="SQ10" description="ADC group regular sequencer rank&#xa;              10" />
    </Register>
    <Register start="+0x3C" size="0" name="SQR4" access="Read/Write" description="ADC group regular sequencer ranks register&#xa;          4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="5" name="SQ16" description="ADC group regular sequencer rank&#xa;              16" />
      <BitField start="0" size="5" name="SQ15" description="ADC group regular sequencer rank&#xa;              15" />
    </Register>
    <Register start="+0x40" size="0" name="DR" access="ReadOnly" description="ADC group regular conversion data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RDATA" description="ADC group regular conversion&#xa;              data" />
    </Register>
    <Register start="+0x4C" size="0" name="JSQR" access="Read/Write" description="ADC group injected sequencer&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="5" name="JSQ4" description="ADC group injected sequencer rank&#xa;              4" />
      <BitField start="21" size="5" name="JSQ3" description="ADC group injected sequencer rank&#xa;              3" />
      <BitField start="15" size="5" name="JSQ2" description="ADC group injected sequencer rank&#xa;              2" />
      <BitField start="9" size="5" name="JSQ1" description="ADC group injected sequencer rank&#xa;              1" />
      <BitField start="7" size="2" name="JEXTEN" description="ADC group injected external trigger&#xa;              polarity" />
      <BitField start="2" size="5" name="JEXTSEL" description="ADC group injected external trigger&#xa;              source" />
      <BitField start="0" size="2" name="JL" description="ADC group injected sequencer scan&#xa;              length" />
    </Register>
    <Register start="+0x60" size="0" name="OFR1" access="Read/Write" description="ADC offset number 1 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel&#xa;              selection" />
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset&#xa;              level" />
    </Register>
    <Register start="+0x64" size="0" name="OFR2" access="Read/Write" description="ADC offset number 2 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel&#xa;              selection" />
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset&#xa;              level" />
    </Register>
    <Register start="+0x68" size="0" name="OFR3" access="Read/Write" description="ADC offset number 3 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel&#xa;              selection" />
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset&#xa;              level" />
    </Register>
    <Register start="+0x6C" size="0" name="OFR4" access="Read/Write" description="ADC offset number 4 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel&#xa;              selection" />
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset&#xa;              level" />
    </Register>
    <Register start="+0x80" size="0" name="JDR1" access="ReadOnly" description="ADC group injected sequencer rank 1&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA1" description="ADC group injected sequencer rank 1&#xa;              conversion data" />
    </Register>
    <Register start="+0x84" size="0" name="JDR2" access="ReadOnly" description="ADC group injected sequencer rank 2&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA2" description="ADC group injected sequencer rank 2&#xa;              conversion data" />
    </Register>
    <Register start="+0x88" size="0" name="JDR3" access="ReadOnly" description="ADC group injected sequencer rank 3&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA3" description="ADC group injected sequencer rank 3&#xa;              conversion data" />
    </Register>
    <Register start="+0x8C" size="0" name="JDR4" access="ReadOnly" description="ADC group injected sequencer rank 4&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA4" description="ADC group injected sequencer rank 4&#xa;              conversion data" />
    </Register>
    <Register start="+0xA0" size="0" name="AWD2CR" access="Read/Write" description="ADC analog watchdog 2 configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="AWD2CH" description="ADC analog watchdog 2 monitored channel&#xa;              selection" />
    </Register>
    <Register start="+0xA4" size="0" name="AWD3CR" access="Read/Write" description="ADC analog watchdog 3 configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="20" name="AWD3CH" description="ADC analog watchdog 3 monitored channel&#xa;              selection" />
    </Register>
    <Register start="+0xC0" size="0" name="DIFSEL" access="Read/Write" description="ADC channel differential or single-ended&#xa;          mode selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="DIFSEL" description="ADC channel differential or single-ended&#xa;              mode for channel" />
    </Register>
    <Register start="+0xC4" size="0" name="CALFACT" access="Read/Write" description="ADC calibration factors&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="11" name="CALFACT_D" description="ADC calibration factor in differential&#xa;              mode" />
      <BitField start="0" size="11" name="CALFACT_S" description="ADC calibration factor in single-ended&#xa;              mode" />
    </Register>
    <Register start="+0x8" size="0" name="CCR" access="Read/Write" description="ADC common control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="2" name="CKMODE" description="ADC clock mode" />
      <BitField start="18" size="4" name="PRESC" description="ADC prescaler" />
      <BitField start="22" size="1" name="VREFEN" description="VREFINT enable" />
      <BitField start="23" size="1" name="TSEN" description="Temperature sensor enable" />
      <BitField start="24" size="1" name="VBATEN" description="VBAT enable" />
    </Register>
    <Register start="+0x1C" size="0" name="PCSEL" access="Read/Write" description="ADC pre channel selection&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="PCSEL" description="Channel x (VINP[i]) pre&#xa;              selection" />
    </Register>
    <Register start="+0xB0" size="0" name="LTR2" access="Read/Write" description="ADC watchdog lower threshold register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR2" description="Analog watchdog 2 lower&#xa;              threshold" />
    </Register>
    <Register start="+0xB4" size="0" name="HTR2" access="Read/Write" description="ADC watchdog higher threshold register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="HTR2" description="Analog watchdog 2 higher&#xa;              threshold" />
    </Register>
    <Register start="+0xB8" size="0" name="LTR3" access="Read/Write" description="ADC watchdog lower threshold register&#xa;          3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR3" description="Analog watchdog 3 lower&#xa;              threshold" />
    </Register>
    <Register start="+0xBC" size="0" name="HTR3" access="Read/Write" description="ADC watchdog higher threshold register&#xa;          3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="HTR3" description="Analog watchdog 3 higher&#xa;              threshold" />
    </Register>
    <Register start="+0xC8" size="0" name="CALFACT2" access="Read/Write" description="ADC Calibration Factor register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="30" name="LINCALFACT" description="Linearity Calibration&#xa;              Factor" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC1" start="0x40022000" description="Analog to Digital Converter">
    <Register start="+0x0" size="0" name="ISR" access="Read/Write" description="ADC interrupt and status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="1" name="JQOVF" description="ADC group injected contexts queue&#xa;              overflow flag" />
      <BitField start="9" size="1" name="AWD3" description="ADC analog watchdog 3 flag" />
      <BitField start="8" size="1" name="AWD2" description="ADC analog watchdog 2 flag" />
      <BitField start="7" size="1" name="AWD1" description="ADC analog watchdog 1 flag" />
      <BitField start="6" size="1" name="JEOS" description="ADC group injected end of sequence&#xa;              conversions flag" />
      <BitField start="5" size="1" name="JEOC" description="ADC group injected end of unitary&#xa;              conversion flag" />
      <BitField start="4" size="1" name="OVR" description="ADC group regular overrun&#xa;              flag" />
      <BitField start="3" size="1" name="EOS" description="ADC group regular end of sequence&#xa;              conversions flag" />
      <BitField start="2" size="1" name="EOC" description="ADC group regular end of unitary&#xa;              conversion flag" />
      <BitField start="1" size="1" name="EOSMP" description="ADC group regular end of sampling&#xa;              flag" />
      <BitField start="0" size="1" name="ADRDY" description="ADC ready flag" />
    </Register>
    <Register start="+0x4" size="0" name="IER" access="Read/Write" description="ADC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="1" name="JQOVFIE" description="ADC group injected contexts queue&#xa;              overflow interrupt" />
      <BitField start="9" size="1" name="AWD3IE" description="ADC analog watchdog 3&#xa;              interrupt" />
      <BitField start="8" size="1" name="AWD2IE" description="ADC analog watchdog 2&#xa;              interrupt" />
      <BitField start="7" size="1" name="AWD1IE" description="ADC analog watchdog 1&#xa;              interrupt" />
      <BitField start="6" size="1" name="JEOSIE" description="ADC group injected end of sequence&#xa;              conversions interrupt" />
      <BitField start="5" size="1" name="JEOCIE" description="ADC group injected end of unitary&#xa;              conversion interrupt" />
      <BitField start="4" size="1" name="OVRIE" description="ADC group regular overrun&#xa;              interrupt" />
      <BitField start="3" size="1" name="EOSIE" description="ADC group regular end of sequence&#xa;              conversions interrupt" />
      <BitField start="2" size="1" name="EOCIE" description="ADC group regular end of unitary&#xa;              conversion interrupt" />
      <BitField start="1" size="1" name="EOSMPIE" description="ADC group regular end of sampling&#xa;              interrupt" />
      <BitField start="0" size="1" name="ADRDYIE" description="ADC ready interrupt" />
    </Register>
    <Register start="+0x8" size="0" name="CR" access="Read/Write" description="ADC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="ADCAL" description="ADC calibration" />
      <BitField start="30" size="1" name="ADCALDIF" description="ADC differential mode for&#xa;              calibration" />
      <BitField start="29" size="1" name="DEEPPWD" description="ADC deep power down enable" />
      <BitField start="28" size="1" name="ADVREGEN" description="ADC voltage regulator&#xa;              enable" />
      <BitField start="27" size="1" name="LINCALRDYW6" description="Linearity calibration ready Word&#xa;              6" />
      <BitField start="26" size="1" name="LINCALRDYW5" description="Linearity calibration ready Word&#xa;              5" />
      <BitField start="25" size="1" name="LINCALRDYW4" description="Linearity calibration ready Word&#xa;              4" />
      <BitField start="24" size="1" name="LINCALRDYW3" description="Linearity calibration ready Word&#xa;              3" />
      <BitField start="23" size="1" name="LINCALRDYW2" description="Linearity calibration ready Word&#xa;              2" />
      <BitField start="22" size="1" name="LINCALRDYW1" description="Linearity calibration ready Word&#xa;              1" />
      <BitField start="16" size="1" name="ADCALLIN" description="Linearity calibration" />
      <BitField start="8" size="1" name="BOOST" description="Boost mode control" />
      <BitField start="5" size="1" name="JADSTP" description="ADC group injected conversion&#xa;              stop" />
      <BitField start="4" size="1" name="ADSTP" description="ADC group regular conversion&#xa;              stop" />
      <BitField start="3" size="1" name="JADSTART" description="ADC group injected conversion&#xa;              start" />
      <BitField start="2" size="1" name="ADSTART" description="ADC group regular conversion&#xa;              start" />
      <BitField start="1" size="1" name="ADDIS" description="ADC disable" />
      <BitField start="0" size="1" name="ADEN" description="ADC enable" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="ADC configuration register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="JQDIS" description="ADC group injected contexts queue&#xa;              disable" />
      <BitField start="26" size="5" name="AWDCH1CH" description="ADC analog watchdog 1 monitored channel&#xa;              selection" />
      <BitField start="25" size="1" name="JAUTO" description="ADC group injected automatic trigger&#xa;              mode" />
      <BitField start="24" size="1" name="JAWD1EN" description="ADC analog watchdog 1 enable on scope&#xa;              ADC group injected" />
      <BitField start="23" size="1" name="AWD1EN" description="ADC analog watchdog 1 enable on scope&#xa;              ADC group regular" />
      <BitField start="22" size="1" name="AWD1SGL" description="ADC analog watchdog 1 monitoring a&#xa;              single channel or all channels" />
      <BitField start="21" size="1" name="JQM" description="ADC group injected contexts queue&#xa;              mode" />
      <BitField start="20" size="1" name="JDISCEN" description="ADC group injected sequencer&#xa;              discontinuous mode" />
      <BitField start="17" size="3" name="DISCNUM" description="ADC group regular sequencer&#xa;              discontinuous number of ranks" />
      <BitField start="16" size="1" name="DISCEN" description="ADC group regular sequencer&#xa;              discontinuous mode" />
      <BitField start="14" size="1" name="AUTDLY" description="ADC low power auto wait" />
      <BitField start="13" size="1" name="CONT" description="ADC group regular continuous conversion&#xa;              mode" />
      <BitField start="12" size="1" name="OVRMOD" description="ADC group regular overrun&#xa;              configuration" />
      <BitField start="10" size="2" name="EXTEN" description="ADC group regular external trigger&#xa;              polarity" />
      <BitField start="5" size="5" name="EXTSEL" description="ADC group regular external trigger&#xa;              source" />
      <BitField start="2" size="2" name="RES" description="ADC data resolution" />
      <BitField start="0" size="2" name="DMNGT" description="ADC DMA transfer enable" />
    </Register>
    <Register start="+0x10" size="0" name="CFGR2" access="Read/Write" description="ADC configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ROVSE" description="ADC oversampler enable on scope ADC&#xa;              group regular" />
      <BitField start="1" size="1" name="JOVSE" description="ADC oversampler enable on scope ADC&#xa;              group injected" />
      <BitField start="5" size="4" name="OVSS" description="ADC oversampling shift" />
      <BitField start="9" size="1" name="TROVS" description="ADC oversampling discontinuous mode&#xa;              (triggered mode) for ADC group regular" />
      <BitField start="10" size="1" name="ROVSM" description="Regular Oversampling mode" />
      <BitField start="11" size="1" name="RSHIFT1" description="Right-shift data after Offset 1&#xa;              correction" />
      <BitField start="12" size="1" name="RSHIFT2" description="Right-shift data after Offset 2&#xa;              correction" />
      <BitField start="13" size="1" name="RSHIFT3" description="Right-shift data after Offset 3&#xa;              correction" />
      <BitField start="14" size="1" name="RSHIFT4" description="Right-shift data after Offset 4&#xa;              correction" />
      <BitField start="16" size="10" name="OSR" description="Oversampling ratio" />
      <BitField start="28" size="4" name="LSHIFT" description="Left shift factor" />
    </Register>
    <Register start="+0x14" size="0" name="SMPR1" access="Read/Write" description="ADC sampling time register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="3" name="SMP9" description="ADC channel 9 sampling time&#xa;              selection" />
      <BitField start="24" size="3" name="SMP8" description="ADC channel 8 sampling time&#xa;              selection" />
      <BitField start="21" size="3" name="SMP7" description="ADC channel 7 sampling time&#xa;              selection" />
      <BitField start="18" size="3" name="SMP6" description="ADC channel 6 sampling time&#xa;              selection" />
      <BitField start="15" size="3" name="SMP5" description="ADC channel 5 sampling time&#xa;              selection" />
      <BitField start="12" size="3" name="SMP4" description="ADC channel 4 sampling time&#xa;              selection" />
      <BitField start="9" size="3" name="SMP3" description="ADC channel 3 sampling time&#xa;              selection" />
      <BitField start="6" size="3" name="SMP2" description="ADC channel 2 sampling time&#xa;              selection" />
      <BitField start="3" size="3" name="SMP1" description="ADC channel 1 sampling time&#xa;              selection" />
    </Register>
    <Register start="+0x18" size="0" name="SMPR2" access="Read/Write" description="ADC sampling time register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="3" name="SMP19" description="ADC channel 18 sampling time&#xa;              selection" />
      <BitField start="24" size="3" name="SMP18" description="ADC channel 18 sampling time&#xa;              selection" />
      <BitField start="21" size="3" name="SMP17" description="ADC channel 17 sampling time&#xa;              selection" />
      <BitField start="18" size="3" name="SMP16" description="ADC channel 16 sampling time&#xa;              selection" />
      <BitField start="15" size="3" name="SMP15" description="ADC channel 15 sampling time&#xa;              selection" />
      <BitField start="12" size="3" name="SMP14" description="ADC channel 14 sampling time&#xa;              selection" />
      <BitField start="9" size="3" name="SMP13" description="ADC channel 13 sampling time&#xa;              selection" />
      <BitField start="6" size="3" name="SMP12" description="ADC channel 12 sampling time&#xa;              selection" />
      <BitField start="3" size="3" name="SMP11" description="ADC channel 11 sampling time&#xa;              selection" />
      <BitField start="0" size="3" name="SMP10" description="ADC channel 10 sampling time&#xa;              selection" />
    </Register>
    <Register start="+0x20" size="0" name="LTR1" access="Read/Write" description="ADC analog watchdog 1 threshold&#xa;          register" reset_value="0x0FFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR1" description="ADC analog watchdog 1 threshold&#xa;              low" />
    </Register>
    <Register start="+0x24" size="0" name="LHTR1" access="Read/Write" description="ADC analog watchdog 2 threshold&#xa;          register" reset_value="0x0FFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LHTR1" description="ADC analog watchdog 2 threshold&#xa;              low" />
    </Register>
    <Register start="+0x30" size="0" name="SQR1" access="Read/Write" description="ADC group regular sequencer ranks register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="5" name="SQ4" description="ADC group regular sequencer rank&#xa;              4" />
      <BitField start="18" size="5" name="SQ3" description="ADC group regular sequencer rank&#xa;              3" />
      <BitField start="12" size="5" name="SQ2" description="ADC group regular sequencer rank&#xa;              2" />
      <BitField start="6" size="5" name="SQ1" description="ADC group regular sequencer rank&#xa;              1" />
      <BitField start="0" size="4" name="L3" description="L3" />
    </Register>
    <Register start="+0x34" size="0" name="SQR2" access="Read/Write" description="ADC group regular sequencer ranks register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="5" name="SQ9" description="ADC group regular sequencer rank&#xa;              9" />
      <BitField start="18" size="5" name="SQ8" description="ADC group regular sequencer rank&#xa;              8" />
      <BitField start="12" size="5" name="SQ7" description="ADC group regular sequencer rank&#xa;              7" />
      <BitField start="6" size="5" name="SQ6" description="ADC group regular sequencer rank&#xa;              6" />
      <BitField start="0" size="5" name="SQ5" description="ADC group regular sequencer rank&#xa;              5" />
    </Register>
    <Register start="+0x38" size="0" name="SQR3" access="Read/Write" description="ADC group regular sequencer ranks register&#xa;          3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="5" name="SQ14" description="ADC group regular sequencer rank&#xa;              14" />
      <BitField start="18" size="5" name="SQ13" description="ADC group regular sequencer rank&#xa;              13" />
      <BitField start="12" size="5" name="SQ12" description="ADC group regular sequencer rank&#xa;              12" />
      <BitField start="6" size="5" name="SQ11" description="ADC group regular sequencer rank&#xa;              11" />
      <BitField start="0" size="5" name="SQ10" description="ADC group regular sequencer rank&#xa;              10" />
    </Register>
    <Register start="+0x3C" size="0" name="SQR4" access="Read/Write" description="ADC group regular sequencer ranks register&#xa;          4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="5" name="SQ16" description="ADC group regular sequencer rank&#xa;              16" />
      <BitField start="0" size="5" name="SQ15" description="ADC group regular sequencer rank&#xa;              15" />
    </Register>
    <Register start="+0x40" size="0" name="DR" access="ReadOnly" description="ADC group regular conversion data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RDATA" description="ADC group regular conversion&#xa;              data" />
    </Register>
    <Register start="+0x4C" size="0" name="JSQR" access="Read/Write" description="ADC group injected sequencer&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="5" name="JSQ4" description="ADC group injected sequencer rank&#xa;              4" />
      <BitField start="21" size="5" name="JSQ3" description="ADC group injected sequencer rank&#xa;              3" />
      <BitField start="15" size="5" name="JSQ2" description="ADC group injected sequencer rank&#xa;              2" />
      <BitField start="9" size="5" name="JSQ1" description="ADC group injected sequencer rank&#xa;              1" />
      <BitField start="7" size="2" name="JEXTEN" description="ADC group injected external trigger&#xa;              polarity" />
      <BitField start="2" size="5" name="JEXTSEL" description="ADC group injected external trigger&#xa;              source" />
      <BitField start="0" size="2" name="JL" description="ADC group injected sequencer scan&#xa;              length" />
    </Register>
    <Register start="+0x60" size="0" name="OFR1" access="Read/Write" description="ADC offset number 1 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel&#xa;              selection" />
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset&#xa;              level" />
    </Register>
    <Register start="+0x64" size="0" name="OFR2" access="Read/Write" description="ADC offset number 2 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel&#xa;              selection" />
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset&#xa;              level" />
    </Register>
    <Register start="+0x68" size="0" name="OFR3" access="Read/Write" description="ADC offset number 3 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel&#xa;              selection" />
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset&#xa;              level" />
    </Register>
    <Register start="+0x6C" size="0" name="OFR4" access="Read/Write" description="ADC offset number 4 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel&#xa;              selection" />
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset&#xa;              level" />
    </Register>
    <Register start="+0x80" size="0" name="JDR1" access="ReadOnly" description="ADC group injected sequencer rank 1&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA1" description="ADC group injected sequencer rank 1&#xa;              conversion data" />
    </Register>
    <Register start="+0x84" size="0" name="JDR2" access="ReadOnly" description="ADC group injected sequencer rank 2&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA2" description="ADC group injected sequencer rank 2&#xa;              conversion data" />
    </Register>
    <Register start="+0x88" size="0" name="JDR3" access="ReadOnly" description="ADC group injected sequencer rank 3&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA3" description="ADC group injected sequencer rank 3&#xa;              conversion data" />
    </Register>
    <Register start="+0x8C" size="0" name="JDR4" access="ReadOnly" description="ADC group injected sequencer rank 4&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA4" description="ADC group injected sequencer rank 4&#xa;              conversion data" />
    </Register>
    <Register start="+0xA0" size="0" name="AWD2CR" access="Read/Write" description="ADC analog watchdog 2 configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="AWD2CH" description="ADC analog watchdog 2 monitored channel&#xa;              selection" />
    </Register>
    <Register start="+0xA4" size="0" name="AWD3CR" access="Read/Write" description="ADC analog watchdog 3 configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="20" name="AWD3CH" description="ADC analog watchdog 3 monitored channel&#xa;              selection" />
    </Register>
    <Register start="+0xC0" size="0" name="DIFSEL" access="Read/Write" description="ADC channel differential or single-ended&#xa;          mode selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="DIFSEL" description="ADC channel differential or single-ended&#xa;              mode for channel" />
    </Register>
    <Register start="+0xC4" size="0" name="CALFACT" access="Read/Write" description="ADC calibration factors&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="11" name="CALFACT_D" description="ADC calibration factor in differential&#xa;              mode" />
      <BitField start="0" size="11" name="CALFACT_S" description="ADC calibration factor in single-ended&#xa;              mode" />
    </Register>
    <Register start="+0x8" size="0" name="CCR" access="Read/Write" description="ADC common control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="2" name="CKMODE" description="ADC clock mode" />
      <BitField start="18" size="4" name="PRESC" description="ADC prescaler" />
      <BitField start="22" size="1" name="VREFEN" description="VREFINT enable" />
      <BitField start="23" size="1" name="TSEN" description="Temperature sensor enable" />
      <BitField start="24" size="1" name="VBATEN" description="VBAT enable" />
    </Register>
    <Register start="+0x1C" size="0" name="PCSEL" access="Read/Write" description="ADC pre channel selection&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="PCSEL" description="Channel x (VINP[i]) pre&#xa;              selection" />
    </Register>
    <Register start="+0xB0" size="0" name="LTR2" access="Read/Write" description="ADC watchdog lower threshold register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR2" description="Analog watchdog 2 lower&#xa;              threshold" />
    </Register>
    <Register start="+0xB4" size="0" name="HTR2" access="Read/Write" description="ADC watchdog higher threshold register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="HTR2" description="Analog watchdog 2 higher&#xa;              threshold" />
    </Register>
    <Register start="+0xB8" size="0" name="LTR3" access="Read/Write" description="ADC watchdog lower threshold register&#xa;          3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR3" description="Analog watchdog 3 lower&#xa;              threshold" />
    </Register>
    <Register start="+0xBC" size="0" name="HTR3" access="Read/Write" description="ADC watchdog higher threshold register&#xa;          3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="HTR3" description="Analog watchdog 3 higher&#xa;              threshold" />
    </Register>
    <Register start="+0xC8" size="0" name="CALFACT2" access="Read/Write" description="ADC Calibration Factor register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="30" name="LINCALFACT" description="Linearity Calibration&#xa;              Factor" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC2" start="0x40022100" description="Analog to Digital Converter">
    <Register start="+0x0" size="0" name="ISR" access="Read/Write" description="ADC interrupt and status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="1" name="JQOVF" description="ADC group injected contexts queue&#xa;              overflow flag" />
      <BitField start="9" size="1" name="AWD3" description="ADC analog watchdog 3 flag" />
      <BitField start="8" size="1" name="AWD2" description="ADC analog watchdog 2 flag" />
      <BitField start="7" size="1" name="AWD1" description="ADC analog watchdog 1 flag" />
      <BitField start="6" size="1" name="JEOS" description="ADC group injected end of sequence&#xa;              conversions flag" />
      <BitField start="5" size="1" name="JEOC" description="ADC group injected end of unitary&#xa;              conversion flag" />
      <BitField start="4" size="1" name="OVR" description="ADC group regular overrun&#xa;              flag" />
      <BitField start="3" size="1" name="EOS" description="ADC group regular end of sequence&#xa;              conversions flag" />
      <BitField start="2" size="1" name="EOC" description="ADC group regular end of unitary&#xa;              conversion flag" />
      <BitField start="1" size="1" name="EOSMP" description="ADC group regular end of sampling&#xa;              flag" />
      <BitField start="0" size="1" name="ADRDY" description="ADC ready flag" />
    </Register>
    <Register start="+0x4" size="0" name="IER" access="Read/Write" description="ADC interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="1" name="JQOVFIE" description="ADC group injected contexts queue&#xa;              overflow interrupt" />
      <BitField start="9" size="1" name="AWD3IE" description="ADC analog watchdog 3&#xa;              interrupt" />
      <BitField start="8" size="1" name="AWD2IE" description="ADC analog watchdog 2&#xa;              interrupt" />
      <BitField start="7" size="1" name="AWD1IE" description="ADC analog watchdog 1&#xa;              interrupt" />
      <BitField start="6" size="1" name="JEOSIE" description="ADC group injected end of sequence&#xa;              conversions interrupt" />
      <BitField start="5" size="1" name="JEOCIE" description="ADC group injected end of unitary&#xa;              conversion interrupt" />
      <BitField start="4" size="1" name="OVRIE" description="ADC group regular overrun&#xa;              interrupt" />
      <BitField start="3" size="1" name="EOSIE" description="ADC group regular end of sequence&#xa;              conversions interrupt" />
      <BitField start="2" size="1" name="EOCIE" description="ADC group regular end of unitary&#xa;              conversion interrupt" />
      <BitField start="1" size="1" name="EOSMPIE" description="ADC group regular end of sampling&#xa;              interrupt" />
      <BitField start="0" size="1" name="ADRDYIE" description="ADC ready interrupt" />
    </Register>
    <Register start="+0x8" size="0" name="CR" access="Read/Write" description="ADC control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="ADCAL" description="ADC calibration" />
      <BitField start="30" size="1" name="ADCALDIF" description="ADC differential mode for&#xa;              calibration" />
      <BitField start="29" size="1" name="DEEPPWD" description="ADC deep power down enable" />
      <BitField start="28" size="1" name="ADVREGEN" description="ADC voltage regulator&#xa;              enable" />
      <BitField start="27" size="1" name="LINCALRDYW6" description="Linearity calibration ready Word&#xa;              6" />
      <BitField start="26" size="1" name="LINCALRDYW5" description="Linearity calibration ready Word&#xa;              5" />
      <BitField start="25" size="1" name="LINCALRDYW4" description="Linearity calibration ready Word&#xa;              4" />
      <BitField start="24" size="1" name="LINCALRDYW3" description="Linearity calibration ready Word&#xa;              3" />
      <BitField start="23" size="1" name="LINCALRDYW2" description="Linearity calibration ready Word&#xa;              2" />
      <BitField start="22" size="1" name="LINCALRDYW1" description="Linearity calibration ready Word&#xa;              1" />
      <BitField start="16" size="1" name="ADCALLIN" description="Linearity calibration" />
      <BitField start="8" size="1" name="BOOST" description="Boost mode control" />
      <BitField start="5" size="1" name="JADSTP" description="ADC group injected conversion&#xa;              stop" />
      <BitField start="4" size="1" name="ADSTP" description="ADC group regular conversion&#xa;              stop" />
      <BitField start="3" size="1" name="JADSTART" description="ADC group injected conversion&#xa;              start" />
      <BitField start="2" size="1" name="ADSTART" description="ADC group regular conversion&#xa;              start" />
      <BitField start="1" size="1" name="ADDIS" description="ADC disable" />
      <BitField start="0" size="1" name="ADEN" description="ADC enable" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="ADC configuration register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="JQDIS" description="ADC group injected contexts queue&#xa;              disable" />
      <BitField start="26" size="5" name="AWDCH1CH" description="ADC analog watchdog 1 monitored channel&#xa;              selection" />
      <BitField start="25" size="1" name="JAUTO" description="ADC group injected automatic trigger&#xa;              mode" />
      <BitField start="24" size="1" name="JAWD1EN" description="ADC analog watchdog 1 enable on scope&#xa;              ADC group injected" />
      <BitField start="23" size="1" name="AWD1EN" description="ADC analog watchdog 1 enable on scope&#xa;              ADC group regular" />
      <BitField start="22" size="1" name="AWD1SGL" description="ADC analog watchdog 1 monitoring a&#xa;              single channel or all channels" />
      <BitField start="21" size="1" name="JQM" description="ADC group injected contexts queue&#xa;              mode" />
      <BitField start="20" size="1" name="JDISCEN" description="ADC group injected sequencer&#xa;              discontinuous mode" />
      <BitField start="17" size="3" name="DISCNUM" description="ADC group regular sequencer&#xa;              discontinuous number of ranks" />
      <BitField start="16" size="1" name="DISCEN" description="ADC group regular sequencer&#xa;              discontinuous mode" />
      <BitField start="14" size="1" name="AUTDLY" description="ADC low power auto wait" />
      <BitField start="13" size="1" name="CONT" description="ADC group regular continuous conversion&#xa;              mode" />
      <BitField start="12" size="1" name="OVRMOD" description="ADC group regular overrun&#xa;              configuration" />
      <BitField start="10" size="2" name="EXTEN" description="ADC group regular external trigger&#xa;              polarity" />
      <BitField start="5" size="5" name="EXTSEL" description="ADC group regular external trigger&#xa;              source" />
      <BitField start="2" size="2" name="RES" description="ADC data resolution" />
      <BitField start="0" size="2" name="DMNGT" description="ADC DMA transfer enable" />
    </Register>
    <Register start="+0x10" size="0" name="CFGR2" access="Read/Write" description="ADC configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ROVSE" description="ADC oversampler enable on scope ADC&#xa;              group regular" />
      <BitField start="1" size="1" name="JOVSE" description="ADC oversampler enable on scope ADC&#xa;              group injected" />
      <BitField start="5" size="4" name="OVSS" description="ADC oversampling shift" />
      <BitField start="9" size="1" name="TROVS" description="ADC oversampling discontinuous mode&#xa;              (triggered mode) for ADC group regular" />
      <BitField start="10" size="1" name="ROVSM" description="Regular Oversampling mode" />
      <BitField start="11" size="1" name="RSHIFT1" description="Right-shift data after Offset 1&#xa;              correction" />
      <BitField start="12" size="1" name="RSHIFT2" description="Right-shift data after Offset 2&#xa;              correction" />
      <BitField start="13" size="1" name="RSHIFT3" description="Right-shift data after Offset 3&#xa;              correction" />
      <BitField start="14" size="1" name="RSHIFT4" description="Right-shift data after Offset 4&#xa;              correction" />
      <BitField start="16" size="10" name="OSR" description="Oversampling ratio" />
      <BitField start="28" size="4" name="LSHIFT" description="Left shift factor" />
    </Register>
    <Register start="+0x14" size="0" name="SMPR1" access="Read/Write" description="ADC sampling time register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="3" name="SMP9" description="ADC channel 9 sampling time&#xa;              selection" />
      <BitField start="24" size="3" name="SMP8" description="ADC channel 8 sampling time&#xa;              selection" />
      <BitField start="21" size="3" name="SMP7" description="ADC channel 7 sampling time&#xa;              selection" />
      <BitField start="18" size="3" name="SMP6" description="ADC channel 6 sampling time&#xa;              selection" />
      <BitField start="15" size="3" name="SMP5" description="ADC channel 5 sampling time&#xa;              selection" />
      <BitField start="12" size="3" name="SMP4" description="ADC channel 4 sampling time&#xa;              selection" />
      <BitField start="9" size="3" name="SMP3" description="ADC channel 3 sampling time&#xa;              selection" />
      <BitField start="6" size="3" name="SMP2" description="ADC channel 2 sampling time&#xa;              selection" />
      <BitField start="3" size="3" name="SMP1" description="ADC channel 1 sampling time&#xa;              selection" />
    </Register>
    <Register start="+0x18" size="0" name="SMPR2" access="Read/Write" description="ADC sampling time register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="3" name="SMP19" description="ADC channel 18 sampling time&#xa;              selection" />
      <BitField start="24" size="3" name="SMP18" description="ADC channel 18 sampling time&#xa;              selection" />
      <BitField start="21" size="3" name="SMP17" description="ADC channel 17 sampling time&#xa;              selection" />
      <BitField start="18" size="3" name="SMP16" description="ADC channel 16 sampling time&#xa;              selection" />
      <BitField start="15" size="3" name="SMP15" description="ADC channel 15 sampling time&#xa;              selection" />
      <BitField start="12" size="3" name="SMP14" description="ADC channel 14 sampling time&#xa;              selection" />
      <BitField start="9" size="3" name="SMP13" description="ADC channel 13 sampling time&#xa;              selection" />
      <BitField start="6" size="3" name="SMP12" description="ADC channel 12 sampling time&#xa;              selection" />
      <BitField start="3" size="3" name="SMP11" description="ADC channel 11 sampling time&#xa;              selection" />
      <BitField start="0" size="3" name="SMP10" description="ADC channel 10 sampling time&#xa;              selection" />
    </Register>
    <Register start="+0x20" size="0" name="LTR1" access="Read/Write" description="ADC analog watchdog 1 threshold&#xa;          register" reset_value="0x0FFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR1" description="ADC analog watchdog 1 threshold&#xa;              low" />
    </Register>
    <Register start="+0x24" size="0" name="LHTR1" access="Read/Write" description="ADC analog watchdog 2 threshold&#xa;          register" reset_value="0x0FFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LHTR1" description="ADC analog watchdog 2 threshold&#xa;              low" />
    </Register>
    <Register start="+0x30" size="0" name="SQR1" access="Read/Write" description="ADC group regular sequencer ranks register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="5" name="SQ4" description="ADC group regular sequencer rank&#xa;              4" />
      <BitField start="18" size="5" name="SQ3" description="ADC group regular sequencer rank&#xa;              3" />
      <BitField start="12" size="5" name="SQ2" description="ADC group regular sequencer rank&#xa;              2" />
      <BitField start="6" size="5" name="SQ1" description="ADC group regular sequencer rank&#xa;              1" />
      <BitField start="0" size="4" name="L3" description="L3" />
    </Register>
    <Register start="+0x34" size="0" name="SQR2" access="Read/Write" description="ADC group regular sequencer ranks register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="5" name="SQ9" description="ADC group regular sequencer rank&#xa;              9" />
      <BitField start="18" size="5" name="SQ8" description="ADC group regular sequencer rank&#xa;              8" />
      <BitField start="12" size="5" name="SQ7" description="ADC group regular sequencer rank&#xa;              7" />
      <BitField start="6" size="5" name="SQ6" description="ADC group regular sequencer rank&#xa;              6" />
      <BitField start="0" size="5" name="SQ5" description="ADC group regular sequencer rank&#xa;              5" />
    </Register>
    <Register start="+0x38" size="0" name="SQR3" access="Read/Write" description="ADC group regular sequencer ranks register&#xa;          3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="5" name="SQ14" description="ADC group regular sequencer rank&#xa;              14" />
      <BitField start="18" size="5" name="SQ13" description="ADC group regular sequencer rank&#xa;              13" />
      <BitField start="12" size="5" name="SQ12" description="ADC group regular sequencer rank&#xa;              12" />
      <BitField start="6" size="5" name="SQ11" description="ADC group regular sequencer rank&#xa;              11" />
      <BitField start="0" size="5" name="SQ10" description="ADC group regular sequencer rank&#xa;              10" />
    </Register>
    <Register start="+0x3C" size="0" name="SQR4" access="Read/Write" description="ADC group regular sequencer ranks register&#xa;          4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="5" name="SQ16" description="ADC group regular sequencer rank&#xa;              16" />
      <BitField start="0" size="5" name="SQ15" description="ADC group regular sequencer rank&#xa;              15" />
    </Register>
    <Register start="+0x40" size="0" name="DR" access="ReadOnly" description="ADC group regular conversion data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RDATA" description="ADC group regular conversion&#xa;              data" />
    </Register>
    <Register start="+0x4C" size="0" name="JSQR" access="Read/Write" description="ADC group injected sequencer&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="5" name="JSQ4" description="ADC group injected sequencer rank&#xa;              4" />
      <BitField start="21" size="5" name="JSQ3" description="ADC group injected sequencer rank&#xa;              3" />
      <BitField start="15" size="5" name="JSQ2" description="ADC group injected sequencer rank&#xa;              2" />
      <BitField start="9" size="5" name="JSQ1" description="ADC group injected sequencer rank&#xa;              1" />
      <BitField start="7" size="2" name="JEXTEN" description="ADC group injected external trigger&#xa;              polarity" />
      <BitField start="2" size="5" name="JEXTSEL" description="ADC group injected external trigger&#xa;              source" />
      <BitField start="0" size="2" name="JL" description="ADC group injected sequencer scan&#xa;              length" />
    </Register>
    <Register start="+0x60" size="0" name="OFR1" access="Read/Write" description="ADC offset number 1 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel&#xa;              selection" />
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset&#xa;              level" />
    </Register>
    <Register start="+0x64" size="0" name="OFR2" access="Read/Write" description="ADC offset number 2 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel&#xa;              selection" />
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset&#xa;              level" />
    </Register>
    <Register start="+0x68" size="0" name="OFR3" access="Read/Write" description="ADC offset number 3 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel&#xa;              selection" />
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset&#xa;              level" />
    </Register>
    <Register start="+0x6C" size="0" name="OFR4" access="Read/Write" description="ADC offset number 4 register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="SSATE" description="ADC offset number 1 enable" />
      <BitField start="26" size="5" name="OFFSET1_CH" description="ADC offset number 1 channel&#xa;              selection" />
      <BitField start="0" size="26" name="OFFSET1" description="ADC offset number 1 offset&#xa;              level" />
    </Register>
    <Register start="+0x80" size="0" name="JDR1" access="ReadOnly" description="ADC group injected sequencer rank 1&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA1" description="ADC group injected sequencer rank 1&#xa;              conversion data" />
    </Register>
    <Register start="+0x84" size="0" name="JDR2" access="ReadOnly" description="ADC group injected sequencer rank 2&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA2" description="ADC group injected sequencer rank 2&#xa;              conversion data" />
    </Register>
    <Register start="+0x88" size="0" name="JDR3" access="ReadOnly" description="ADC group injected sequencer rank 3&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA3" description="ADC group injected sequencer rank 3&#xa;              conversion data" />
    </Register>
    <Register start="+0x8C" size="0" name="JDR4" access="ReadOnly" description="ADC group injected sequencer rank 4&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="JDATA4" description="ADC group injected sequencer rank 4&#xa;              conversion data" />
    </Register>
    <Register start="+0xA0" size="0" name="AWD2CR" access="Read/Write" description="ADC analog watchdog 2 configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="AWD2CH" description="ADC analog watchdog 2 monitored channel&#xa;              selection" />
    </Register>
    <Register start="+0xA4" size="0" name="AWD3CR" access="Read/Write" description="ADC analog watchdog 3 configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="20" name="AWD3CH" description="ADC analog watchdog 3 monitored channel&#xa;              selection" />
    </Register>
    <Register start="+0xC0" size="0" name="DIFSEL" access="Read/Write" description="ADC channel differential or single-ended&#xa;          mode selection register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="DIFSEL" description="ADC channel differential or single-ended&#xa;              mode for channel" />
    </Register>
    <Register start="+0xC4" size="0" name="CALFACT" access="Read/Write" description="ADC calibration factors&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="11" name="CALFACT_D" description="ADC calibration factor in differential&#xa;              mode" />
      <BitField start="0" size="11" name="CALFACT_S" description="ADC calibration factor in single-ended&#xa;              mode" />
    </Register>
    <Register start="+0x8" size="0" name="CCR" access="Read/Write" description="ADC common control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="2" name="CKMODE" description="ADC clock mode" />
      <BitField start="18" size="4" name="PRESC" description="ADC prescaler" />
      <BitField start="22" size="1" name="VREFEN" description="VREFINT enable" />
      <BitField start="23" size="1" name="TSEN" description="Temperature sensor enable" />
      <BitField start="24" size="1" name="VBATEN" description="VBAT enable" />
    </Register>
    <Register start="+0x1C" size="0" name="PCSEL" access="Read/Write" description="ADC pre channel selection&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="PCSEL" description="Channel x (VINP[i]) pre&#xa;              selection" />
    </Register>
    <Register start="+0xB0" size="0" name="LTR2" access="Read/Write" description="ADC watchdog lower threshold register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR2" description="Analog watchdog 2 lower&#xa;              threshold" />
    </Register>
    <Register start="+0xB4" size="0" name="HTR2" access="Read/Write" description="ADC watchdog higher threshold register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="HTR2" description="Analog watchdog 2 higher&#xa;              threshold" />
    </Register>
    <Register start="+0xB8" size="0" name="LTR3" access="Read/Write" description="ADC watchdog lower threshold register&#xa;          3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="LTR3" description="Analog watchdog 3 lower&#xa;              threshold" />
    </Register>
    <Register start="+0xBC" size="0" name="HTR3" access="Read/Write" description="ADC watchdog higher threshold register&#xa;          3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="26" name="HTR3" description="Analog watchdog 3 higher&#xa;              threshold" />
    </Register>
    <Register start="+0xC8" size="0" name="CALFACT2" access="Read/Write" description="ADC Calibration Factor register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="30" name="LINCALFACT" description="Linearity Calibration&#xa;              Factor" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC3_Common" start="0x58026300" description="Analog-to-Digital Converter">
    <Register start="+0x0" size="0" name="CSR" access="ReadOnly" description="ADC Common status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRDY_MST" description="Master ADC ready" />
      <BitField start="1" size="1" name="EOSMP_MST" description="End of Sampling phase flag of the master&#xa;              ADC" />
      <BitField start="2" size="1" name="EOC_MST" description="End of regular conversion of the master&#xa;              ADC" />
      <BitField start="3" size="1" name="EOS_MST" description="End of regular sequence flag of the&#xa;              master ADC" />
      <BitField start="4" size="1" name="OVR_MST" description="Overrun flag of the master&#xa;              ADC" />
      <BitField start="5" size="1" name="JEOC_MST" description="End of injected conversion flag of the&#xa;              master ADC" />
      <BitField start="6" size="1" name="JEOS_MST" description="End of injected sequence flag of the&#xa;              master ADC" />
      <BitField start="7" size="1" name="AWD1_MST" description="Analog watchdog 1 flag of the master&#xa;              ADC" />
      <BitField start="8" size="1" name="AWD2_MST" description="Analog watchdog 2 flag of the master&#xa;              ADC" />
      <BitField start="9" size="1" name="AWD3_MST" description="Analog watchdog 3 flag of the master&#xa;              ADC" />
      <BitField start="10" size="1" name="JQOVF_MST" description="Injected Context Queue Overflow flag of&#xa;              the master ADC" />
      <BitField start="16" size="1" name="ADRDY_SLV" description="Slave ADC ready" />
      <BitField start="17" size="1" name="EOSMP_SLV" description="End of Sampling phase flag of the slave&#xa;              ADC" />
      <BitField start="18" size="1" name="EOC_SLV" description="End of regular conversion of the slave&#xa;              ADC" />
      <BitField start="19" size="1" name="EOS_SLV" description="End of regular sequence flag of the&#xa;              slave ADC" />
      <BitField start="20" size="1" name="OVR_SLV" description="Overrun flag of the slave&#xa;              ADC" />
      <BitField start="21" size="1" name="JEOC_SLV" description="End of injected conversion flag of the&#xa;              slave ADC" />
      <BitField start="22" size="1" name="JEOS_SLV" description="End of injected sequence flag of the&#xa;              slave ADC" />
      <BitField start="23" size="1" name="AWD1_SLV" description="Analog watchdog 1 flag of the slave&#xa;              ADC" />
      <BitField start="24" size="1" name="AWD2_SLV" description="Analog watchdog 2 flag of the slave&#xa;              ADC" />
      <BitField start="25" size="1" name="AWD3_SLV" description="Analog watchdog 3 flag of the slave&#xa;              ADC" />
      <BitField start="26" size="1" name="JQOVF_SLV" description="Injected Context Queue Overflow flag of&#xa;              the slave ADC" />
    </Register>
    <Register start="+0x8" size="0" name="CCR" access="Read/Write" description="ADC common control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DUAL" description="Dual ADC mode selection" />
      <BitField start="8" size="4" name="DELAY" description="Delay between 2 sampling&#xa;              phases" />
      <BitField start="14" size="2" name="DAMDF" description="Dual ADC Mode Data Format" />
      <BitField start="16" size="2" name="CKMODE" description="ADC clock mode" />
      <BitField start="18" size="4" name="PRESC" description="ADC prescaler" />
      <BitField start="22" size="1" name="VREFEN" description="VREFINT enable" />
      <BitField start="23" size="1" name="TSEN" description="Temperature sensor enable" />
      <BitField start="24" size="1" name="VBATEN" description="VBAT enable" />
    </Register>
    <Register start="+0xC" size="0" name="CDR" access="ReadOnly" description="ADC common regular data register for dual&#xa;          and triple modes" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="RDATA_SLV" description="Regular data of the slave&#xa;              ADC" />
      <BitField start="0" size="16" name="RDATA_MST" description="Regular data of the master&#xa;              ADC" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC12_Common" start="0x40022300" description="Analog-to-Digital Converter">
    <Register start="+0x0" size="0" name="CSR" access="ReadOnly" description="ADC Common status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADRDY_MST" description="Master ADC ready" />
      <BitField start="1" size="1" name="EOSMP_MST" description="End of Sampling phase flag of the master&#xa;              ADC" />
      <BitField start="2" size="1" name="EOC_MST" description="End of regular conversion of the master&#xa;              ADC" />
      <BitField start="3" size="1" name="EOS_MST" description="End of regular sequence flag of the&#xa;              master ADC" />
      <BitField start="4" size="1" name="OVR_MST" description="Overrun flag of the master&#xa;              ADC" />
      <BitField start="5" size="1" name="JEOC_MST" description="End of injected conversion flag of the&#xa;              master ADC" />
      <BitField start="6" size="1" name="JEOS_MST" description="End of injected sequence flag of the&#xa;              master ADC" />
      <BitField start="7" size="1" name="AWD1_MST" description="Analog watchdog 1 flag of the master&#xa;              ADC" />
      <BitField start="8" size="1" name="AWD2_MST" description="Analog watchdog 2 flag of the master&#xa;              ADC" />
      <BitField start="9" size="1" name="AWD3_MST" description="Analog watchdog 3 flag of the master&#xa;              ADC" />
      <BitField start="10" size="1" name="JQOVF_MST" description="Injected Context Queue Overflow flag of&#xa;              the master ADC" />
      <BitField start="16" size="1" name="ADRDY_SLV" description="Slave ADC ready" />
      <BitField start="17" size="1" name="EOSMP_SLV" description="End of Sampling phase flag of the slave&#xa;              ADC" />
      <BitField start="18" size="1" name="EOC_SLV" description="End of regular conversion of the slave&#xa;              ADC" />
      <BitField start="19" size="1" name="EOS_SLV" description="End of regular sequence flag of the&#xa;              slave ADC" />
      <BitField start="20" size="1" name="OVR_SLV" description="Overrun flag of the slave&#xa;              ADC" />
      <BitField start="21" size="1" name="JEOC_SLV" description="End of injected conversion flag of the&#xa;              slave ADC" />
      <BitField start="22" size="1" name="JEOS_SLV" description="End of injected sequence flag of the&#xa;              slave ADC" />
      <BitField start="23" size="1" name="AWD1_SLV" description="Analog watchdog 1 flag of the slave&#xa;              ADC" />
      <BitField start="24" size="1" name="AWD2_SLV" description="Analog watchdog 2 flag of the slave&#xa;              ADC" />
      <BitField start="25" size="1" name="AWD3_SLV" description="Analog watchdog 3 flag of the slave&#xa;              ADC" />
      <BitField start="26" size="1" name="JQOVF_SLV" description="Injected Context Queue Overflow flag of&#xa;              the slave ADC" />
    </Register>
    <Register start="+0x8" size="0" name="CCR" access="Read/Write" description="ADC common control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DUAL" description="Dual ADC mode selection" />
      <BitField start="8" size="4" name="DELAY" description="Delay between 2 sampling&#xa;              phases" />
      <BitField start="14" size="2" name="DAMDF" description="Dual ADC Mode Data Format" />
      <BitField start="16" size="2" name="CKMODE" description="ADC clock mode" />
      <BitField start="18" size="4" name="PRESC" description="ADC prescaler" />
      <BitField start="22" size="1" name="VREFEN" description="VREFINT enable" />
      <BitField start="23" size="1" name="TSEN" description="Temperature sensor enable" />
      <BitField start="24" size="1" name="VBATEN" description="VBAT enable" />
    </Register>
    <Register start="+0xC" size="0" name="CDR" access="ReadOnly" description="ADC common regular data register for dual&#xa;          and triple modes" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="RDATA_SLV" description="Regular data of the slave&#xa;              ADC" />
      <BitField start="0" size="16" name="RDATA_MST" description="Regular data of the master&#xa;              ADC" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX1" start="0x40020800" description="DMAMUX">
    <Register start="+0x0" size="0" name="DMAMUX1_C0CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x4" size="0" name="DMAMUX1_C1CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x8" size="0" name="DMAMUX1_C2CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0xC" size="0" name="DMAMUX1_C3CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x10" size="0" name="DMAMUX1_C4CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x14" size="0" name="DMAMUX1_C5CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x18" size="0" name="DMAMUX1_C6CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x1C" size="0" name="DMAMUX1_C7CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x20" size="0" name="DMAMUX1_C8CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x24" size="0" name="DMAMUX1_C9CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x28" size="0" name="DMAMUX1_C10CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x2C" size="0" name="DMAMUX1_C11CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x30" size="0" name="DMAMUX1_C12CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x34" size="0" name="DMAMUX1_C13CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x38" size="0" name="DMAMUX1_C14CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x3C" size="0" name="DMAMUX1_C15CR" access="Read/Write" description="DMAMux - DMA request line multiplexer&#xa;          channel x control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DMAREQ_ID" description="Input DMA request line&#xa;              selected" />
      <BitField start="8" size="1" name="SOIE" description="Interrupt enable at synchronization&#xa;              event overrun" />
      <BitField start="9" size="1" name="EGE" description="Event generation&#xa;              enable/disable" />
      <BitField start="16" size="1" name="SE" description="Synchronous operating mode&#xa;              enable/disable" />
      <BitField start="17" size="2" name="SPOL" description="Synchronization event type selector&#xa;              Defines the synchronization event on the selected&#xa;              synchronization input:" />
      <BitField start="19" size="5" name="NBREQ" description="Number of DMA requests to forward&#xa;              Defines the number of DMA requests forwarded before&#xa;              output event is generated. In synchronous mode, it&#xa;              also defines the number of DMA requests to forward&#xa;              after a synchronization event, then stop forwarding.&#xa;              The actual number of DMA requests forwarded is&#xa;              NBREQ+1. Note: This field can only be written when&#xa;              both SE and EGE bits are reset." />
      <BitField start="24" size="5" name="SYNC_ID" description="Synchronization input&#xa;              selected" />
    </Register>
    <Register start="+0x100" size="0" name="DMAMUX1_RG0CR" access="Read/Write" description="DMAMux - DMA request generator channel x&#xa;          control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input&#xa;              selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event&#xa;              overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel&#xa;              enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type&#xa;              selection Defines the trigger event on the selected&#xa;              DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate&#xa;              Defines the number of DMA requests generated after a&#xa;              trigger event, then stop generating. The actual&#xa;              number of generated DMA requests is GNBREQ+1. Note:&#xa;              This field can only be written when GE bit is&#xa;              reset." />
    </Register>
    <Register start="+0x104" size="0" name="DMAMUX1_RG1CR" access="Read/Write" description="DMAMux - DMA request generator channel x&#xa;          control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input&#xa;              selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event&#xa;              overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel&#xa;              enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type&#xa;              selection Defines the trigger event on the selected&#xa;              DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate&#xa;              Defines the number of DMA requests generated after a&#xa;              trigger event, then stop generating. The actual&#xa;              number of generated DMA requests is GNBREQ+1. Note:&#xa;              This field can only be written when GE bit is&#xa;              reset." />
    </Register>
    <Register start="+0x108" size="0" name="DMAMUX1_RG2CR" access="Read/Write" description="DMAMux - DMA request generator channel x&#xa;          control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input&#xa;              selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event&#xa;              overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel&#xa;              enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type&#xa;              selection Defines the trigger event on the selected&#xa;              DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate&#xa;              Defines the number of DMA requests generated after a&#xa;              trigger event, then stop generating. The actual&#xa;              number of generated DMA requests is GNBREQ+1. Note:&#xa;              This field can only be written when GE bit is&#xa;              reset." />
    </Register>
    <Register start="+0x10C" size="0" name="DMAMUX1_RG3CR" access="Read/Write" description="DMAMux - DMA request generator channel x&#xa;          control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input&#xa;              selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event&#xa;              overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel&#xa;              enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type&#xa;              selection Defines the trigger event on the selected&#xa;              DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate&#xa;              Defines the number of DMA requests generated after a&#xa;              trigger event, then stop generating. The actual&#xa;              number of generated DMA requests is GNBREQ+1. Note:&#xa;              This field can only be written when GE bit is&#xa;              reset." />
    </Register>
    <Register start="+0x110" size="0" name="DMAMUX1_RG4CR" access="Read/Write" description="DMAMux - DMA request generator channel x&#xa;          control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input&#xa;              selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event&#xa;              overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel&#xa;              enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type&#xa;              selection Defines the trigger event on the selected&#xa;              DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate&#xa;              Defines the number of DMA requests generated after a&#xa;              trigger event, then stop generating. The actual&#xa;              number of generated DMA requests is GNBREQ+1. Note:&#xa;              This field can only be written when GE bit is&#xa;              reset." />
    </Register>
    <Register start="+0x114" size="0" name="DMAMUX1_RG5CR" access="Read/Write" description="DMAMux - DMA request generator channel x&#xa;          control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input&#xa;              selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event&#xa;              overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel&#xa;              enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type&#xa;              selection Defines the trigger event on the selected&#xa;              DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate&#xa;              Defines the number of DMA requests generated after a&#xa;              trigger event, then stop generating. The actual&#xa;              number of generated DMA requests is GNBREQ+1. Note:&#xa;              This field can only be written when GE bit is&#xa;              reset." />
    </Register>
    <Register start="+0x118" size="0" name="DMAMUX1_RG6CR" access="Read/Write" description="DMAMux - DMA request generator channel x&#xa;          control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input&#xa;              selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event&#xa;              overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel&#xa;              enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type&#xa;              selection Defines the trigger event on the selected&#xa;              DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate&#xa;              Defines the number of DMA requests generated after a&#xa;              trigger event, then stop generating. The actual&#xa;              number of generated DMA requests is GNBREQ+1. Note:&#xa;              This field can only be written when GE bit is&#xa;              reset." />
    </Register>
    <Register start="+0x11C" size="0" name="DMAMUX1_RG7CR" access="Read/Write" description="DMAMux - DMA request generator channel x&#xa;          control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="SIG_ID" description="DMA request trigger input&#xa;              selected" />
      <BitField start="8" size="1" name="OIE" description="Interrupt enable at trigger event&#xa;              overrun" />
      <BitField start="16" size="1" name="GE" description="DMA request generator channel&#xa;              enable/disable" />
      <BitField start="17" size="2" name="GPOL" description="DMA request generator trigger event type&#xa;              selection Defines the trigger event on the selected&#xa;              DMA request trigger input" />
      <BitField start="19" size="5" name="GNBREQ" description="Number of DMA requests to generate&#xa;              Defines the number of DMA requests generated after a&#xa;              trigger event, then stop generating. The actual&#xa;              number of generated DMA requests is GNBREQ+1. Note:&#xa;              This field can only be written when GE bit is&#xa;              reset." />
    </Register>
    <Register start="+0x140" size="0" name="DMAMUX1_RGSR" access="ReadOnly" description="DMAMux - DMA request generator status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="OF" description="Trigger event overrun flag The flag is&#xa;              set when a trigger event occurs on DMA request&#xa;              generator channel x, while the DMA request generator&#xa;              counter value is lower than GNBREQ. The flag is&#xa;              cleared by writing 1 to the corresponding COFx bit in&#xa;              DMAMUX_RGCFR register." />
    </Register>
    <Register start="+0x144" size="0" name="DMAMUX1_RGCFR" access="WriteOnly" description="DMAMux - DMA request generator clear flag&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="COF" description="Clear trigger event overrun flag Upon&#xa;              setting, this bit clears the corresponding overrun&#xa;              flag OFx in the DMAMUX_RGCSR register." />
    </Register>
    <Register start="+0x80" size="0" name="DMAMUX1_CSR" access="ReadOnly" description="DMAMUX request line multiplexer interrupt&#xa;          channel status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="SOF" description="Synchronization overrun event&#xa;              flag" />
    </Register>
    <Register start="+0x84" size="0" name="DMAMUX1_CFR" access="WriteOnly" description="DMAMUX request line multiplexer interrupt&#xa;          clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CSOF" description="Clear synchronization overrun event&#xa;              flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRC" start="0x58024C00" description="Cryptographic processor">
    <Register start="+0x0" size="0" name="DR" access="Read/Write" description="Data register" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DR" description="Data Register" />
    </Register>
    <Register start="+0x4" size="0" name="IDR" access="Read/Write" description="Independent Data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IDR" description="Independent Data register" />
    </Register>
    <Register start="+0x8" size="0" name="CR" access="Read/Write" description="Control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RESET" description="RESET bit" />
      <BitField start="3" size="2" name="POLYSIZE" description="Polynomial size" />
      <BitField start="5" size="2" name="REV_IN" description="Reverse input data" />
      <BitField start="7" size="1" name="REV_OUT" description="Reverse output data" />
    </Register>
    <Register start="+0xC" size="0" name="INIT" access="Read/Write" description="Initial CRC value" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_INIT" description="Programmable initial CRC&#xa;              value" />
    </Register>
    <Register start="+0x10" size="0" name="POL" access="Read/Write" description="CRC polynomial" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="POL" description="Programmable polynomial" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RCC" start="0x58024400" description="Reset and clock control">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="clock control register" reset_value="0x00000083" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HSION" description="Internal high-speed clock&#xa;              enable" />
      <BitField start="1" size="1" name="HSIKERON" description="High Speed Internal clock enable in Stop&#xa;              mode" />
      <BitField start="2" size="1" name="HSIRDY" description="HSI clock ready flag" />
      <BitField start="3" size="2" name="HSIDIV" description="HSI clock divider" />
      <BitField start="5" size="1" name="HSIDIVF" description="HSI divider flag" />
      <BitField start="7" size="1" name="CSION" description="CSI clock enable" />
      <BitField start="8" size="1" name="CSIRDY" description="CSI clock ready flag" />
      <BitField start="9" size="1" name="CSIKERON" description="CSI clock enable in Stop&#xa;              mode" />
      <BitField start="12" size="1" name="RC48ON" description="RC48 clock enable" />
      <BitField start="13" size="1" name="RC48RDY" description="RC48 clock ready flag" />
      <BitField start="14" size="1" name="D1CKRDY" description="D1 domain clocks ready&#xa;              flag" />
      <BitField start="15" size="1" name="D2CKRDY" description="D2 domain clocks ready&#xa;              flag" />
      <BitField start="16" size="1" name="HSEON" description="HSE clock enable" />
      <BitField start="17" size="1" name="HSERDY" description="HSE clock ready flag" />
      <BitField start="18" size="1" name="HSEBYP" description="HSE clock bypass" />
      <BitField start="19" size="1" name="HSECSSON" description="HSE Clock Security System&#xa;              enable" />
      <BitField start="24" size="1" name="PLL1ON" description="PLL1 enable" />
      <BitField start="25" size="1" name="PLL1RDY" description="PLL1 clock ready flag" />
      <BitField start="26" size="1" name="PLL2ON" description="PLL2 enable" />
      <BitField start="27" size="1" name="PLL2RDY" description="PLL2 clock ready flag" />
      <BitField start="28" size="1" name="PLL3ON" description="PLL3 enable" />
      <BitField start="29" size="1" name="PLL3RDY" description="PLL3 clock ready flag" />
    </Register>
    <Register start="+0x4" size="0" name="ICSCR" access="Read/Write" description="RCC Internal Clock Source Calibration&#xa;          Register" reset_value="0x40000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="HSICAL" description="HSI clock calibration" />
      <BitField start="12" size="6" name="HSITRIM" description="HSI clock trimming" />
      <BitField start="18" size="8" name="CSICAL" description="CSI clock calibration" />
      <BitField start="26" size="5" name="CSITRIM" description="CSI clock trimming" />
    </Register>
    <Register start="+0x8" size="0" name="CRRCR" access="ReadOnly" description="RCC Clock Recovery RC Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="RC48CAL" description="Internal RC 48 MHz clock&#xa;              calibration" />
    </Register>
    <Register start="+0x10" size="0" name="CFGR" access="Read/Write" description="RCC Clock Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SW" description="System clock switch" />
      <BitField start="3" size="3" name="SWS" description="System clock switch status" />
      <BitField start="6" size="1" name="STOPWUCK" description="System clock selection after a wake up&#xa;              from system Stop" />
      <BitField start="7" size="1" name="STOPKERWUCK" description="Kernel clock selection after a wake up&#xa;              from system Stop" />
      <BitField start="8" size="6" name="RTCPRE" description="HSE division factor for RTC&#xa;              clock" />
      <BitField start="14" size="1" name="HRTIMSEL" description="High Resolution Timer clock prescaler&#xa;              selection" />
      <BitField start="15" size="1" name="TIMPRE" description="Timers clocks prescaler&#xa;              selection" />
      <BitField start="18" size="4" name="MCO1PRE" description="MCO1 prescaler" />
      <BitField start="22" size="3" name="MCO1SEL" description="Micro-controller clock output&#xa;              1" />
      <BitField start="25" size="4" name="MCO2PRE" description="MCO2 prescaler" />
      <BitField start="29" size="3" name="MCO2SEL" description="Micro-controller clock output&#xa;              2" />
    </Register>
    <Register start="+0x18" size="0" name="D1CFGR" access="Read/Write" description="RCC Domain 1 Clock Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="HPRE" description="D1 domain AHB prescaler" />
      <BitField start="4" size="3" name="D1PPRE" description="D1 domain APB3 prescaler" />
      <BitField start="8" size="4" name="D1CPRE" description="D1 domain Core prescaler" />
    </Register>
    <Register start="+0x1C" size="0" name="D2CFGR" access="Read/Write" description="RCC Domain 2 Clock Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="3" name="D2PPRE1" description="D2 domain APB1 prescaler" />
      <BitField start="8" size="3" name="D2PPRE2" description="D2 domain APB2 prescaler" />
    </Register>
    <Register start="+0x20" size="0" name="D3CFGR" access="Read/Write" description="RCC Domain 3 Clock Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="3" name="D3PPRE" description="D3 domain APB4 prescaler" />
    </Register>
    <Register start="+0x28" size="0" name="PLLCKSELR" access="Read/Write" description="RCC PLLs Clock Source Selection&#xa;          Register" reset_value="0x02020200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PLLSRC" description="DIVMx and PLLs clock source&#xa;              selection" />
      <BitField start="4" size="6" name="DIVM1" description="Prescaler for PLL1" />
      <BitField start="12" size="6" name="DIVM2" description="Prescaler for PLL2" />
      <BitField start="20" size="6" name="DIVM3" description="Prescaler for PLL3" />
    </Register>
    <Register start="+0x2C" size="0" name="PLLCFGR" access="Read/Write" description="RCC PLLs Configuration&#xa;          Register" reset_value="0x01FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PLL1FRACEN" description="PLL1 fractional latch&#xa;              enable" />
      <BitField start="1" size="1" name="PLL1VCOSEL" description="PLL1 VCO selection" />
      <BitField start="2" size="2" name="PLL1RGE" description="PLL1 input frequency range" />
      <BitField start="4" size="1" name="PLL2FRACEN" description="PLL2 fractional latch&#xa;              enable" />
      <BitField start="5" size="1" name="PLL2VCOSEL" description="PLL2 VCO selection" />
      <BitField start="6" size="2" name="PLL2RGE" description="PLL2 input frequency range" />
      <BitField start="8" size="1" name="PLL3FRACEN" description="PLL3 fractional latch&#xa;              enable" />
      <BitField start="9" size="1" name="PLL3VCOSEL" description="PLL3 VCO selection" />
      <BitField start="10" size="2" name="PLL3RGE" description="PLL3 input frequency range" />
      <BitField start="16" size="1" name="DIVP1EN" description="PLL1 DIVP divider output&#xa;              enable" />
      <BitField start="17" size="1" name="DIVQ1EN" description="PLL1 DIVQ divider output&#xa;              enable" />
      <BitField start="18" size="1" name="DIVR1EN" description="PLL1 DIVR divider output&#xa;              enable" />
      <BitField start="19" size="1" name="DIVP2EN" description="PLL2 DIVP divider output&#xa;              enable" />
      <BitField start="20" size="1" name="DIVQ2EN" description="PLL2 DIVQ divider output&#xa;              enable" />
      <BitField start="21" size="1" name="DIVR2EN" description="PLL2 DIVR divider output&#xa;              enable" />
      <BitField start="22" size="1" name="DIVP3EN" description="PLL3 DIVP divider output&#xa;              enable" />
      <BitField start="23" size="1" name="DIVQ3EN" description="PLL3 DIVQ divider output&#xa;              enable" />
      <BitField start="24" size="1" name="DIVR3EN" description="PLL3 DIVR divider output&#xa;              enable" />
    </Register>
    <Register start="+0x30" size="0" name="PLL1DIVR" access="Read/Write" description="RCC PLL1 Dividers Configuration&#xa;          Register" reset_value="0x01010280" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DIVN1" description="Multiplication factor for PLL1&#xa;              VCO" />
      <BitField start="9" size="7" name="DIVP1" description="PLL1 DIVP division factor" />
      <BitField start="16" size="7" name="DIVQ1" description="PLL1 DIVQ division factor" />
      <BitField start="24" size="7" name="DIVR1" description="PLL1 DIVR division factor" />
    </Register>
    <Register start="+0x34" size="0" name="PLL1FRACR" access="Read/Write" description="RCC PLL1 Fractional Divider&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="13" name="FRACN1" description="Fractional part of the multiplication&#xa;              factor for PLL1 VCO" />
    </Register>
    <Register start="+0x38" size="0" name="PLL2DIVR" access="Read/Write" description="RCC PLL2 Dividers Configuration&#xa;          Register" reset_value="0x01010280" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DIVN1" description="Multiplication factor for PLL1&#xa;              VCO" />
      <BitField start="9" size="7" name="DIVP1" description="PLL1 DIVP division factor" />
      <BitField start="16" size="7" name="DIVQ1" description="PLL1 DIVQ division factor" />
      <BitField start="24" size="7" name="DIVR1" description="PLL1 DIVR division factor" />
    </Register>
    <Register start="+0x3C" size="0" name="PLL2FRACR" access="Read/Write" description="RCC PLL2 Fractional Divider&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="13" name="FRACN2" description="Fractional part of the multiplication&#xa;              factor for PLL VCO" />
    </Register>
    <Register start="+0x40" size="0" name="PLL3DIVR" access="Read/Write" description="RCC PLL3 Dividers Configuration&#xa;          Register" reset_value="0x01010280" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="DIVN3" description="Multiplication factor for PLL1&#xa;              VCO" />
      <BitField start="9" size="7" name="DIVP3" description="PLL DIVP division factor" />
      <BitField start="16" size="7" name="DIVQ3" description="PLL DIVQ division factor" />
      <BitField start="24" size="7" name="DIVR3" description="PLL DIVR division factor" />
    </Register>
    <Register start="+0x44" size="0" name="PLL3FRACR" access="Read/Write" description="RCC PLL3 Fractional Divider&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="13" name="FRACN3" description="Fractional part of the multiplication&#xa;              factor for PLL3 VCO" />
    </Register>
    <Register start="+0x4C" size="0" name="D1CCIPR" access="Read/Write" description="RCC Domain 1 Kernel Clock Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FMCSRC" description="FMC kernel clock source&#xa;              selection" />
      <BitField start="4" size="2" name="QSPISRC" description="QUADSPI kernel clock source&#xa;              selection" />
      <BitField start="16" size="1" name="SDMMCSRC" description="SDMMC kernel clock source&#xa;              selection" />
      <BitField start="28" size="2" name="CKPERSRC" description="per_ck clock source&#xa;              selection" />
    </Register>
    <Register start="+0x50" size="0" name="D2CCIP1R" access="Read/Write" description="RCC Domain 2 Kernel Clock Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SAI1SRC" description="SAI1 and DFSDM1 kernel Aclk clock source&#xa;              selection" />
      <BitField start="6" size="3" name="SAI23SRC" description="SAI2 and SAI3 kernel clock source&#xa;              selection" />
      <BitField start="12" size="3" name="SPI123SRC" description="SPI/I2S1,2 and 3 kernel clock source&#xa;              selection" />
      <BitField start="16" size="3" name="SPI45SRC" description="SPI4 and 5 kernel clock source&#xa;              selection" />
      <BitField start="20" size="2" name="SPDIFSRC" description="SPDIFRX kernel clock source&#xa;              selection" />
      <BitField start="24" size="1" name="DFSDM1SRC" description="DFSDM1 kernel Clk clock source&#xa;              selection" />
      <BitField start="28" size="2" name="FDCANSRC" description="FDCAN kernel clock source&#xa;              selection" />
      <BitField start="31" size="1" name="SWPSRC" description="SWPMI kernel clock source&#xa;              selection" />
    </Register>
    <Register start="+0x54" size="0" name="D2CCIP2R" access="Read/Write" description="RCC Domain 2 Kernel Clock Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="USART234578SRC" description="USART2/3, UART4,5, 7/8 (APB1) kernel&#xa;              clock source selection" />
      <BitField start="3" size="3" name="USART16SRC" description="USART1 and 6 kernel clock source&#xa;              selection" />
      <BitField start="8" size="2" name="RNGSRC" description="RNG kernel clock source&#xa;              selection" />
      <BitField start="12" size="2" name="I2C123SRC" description="I2C1,2,3 kernel clock source&#xa;              selection" />
      <BitField start="20" size="2" name="USBSRC" description="USBOTG 1 and 2 kernel clock source&#xa;              selection" />
      <BitField start="22" size="2" name="CECSRC" description="HDMI-CEC kernel clock source&#xa;              selection" />
      <BitField start="28" size="3" name="LPTIM1SRC" description="LPTIM1 kernel clock source&#xa;              selection" />
    </Register>
    <Register start="+0x58" size="0" name="D3CCIPR" access="Read/Write" description="RCC Domain 3 Kernel Clock Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LPUART1SRC" description="LPUART1 kernel clock source&#xa;              selection" />
      <BitField start="8" size="2" name="I2C4SRC" description="I2C4 kernel clock source&#xa;              selection" />
      <BitField start="10" size="3" name="LPTIM2SRC" description="LPTIM2 kernel clock source&#xa;              selection" />
      <BitField start="13" size="3" name="LPTIM345SRC" description="LPTIM3,4,5 kernel clock source&#xa;              selection" />
      <BitField start="16" size="2" name="ADCSRC" description="SAR ADC kernel clock source&#xa;              selection" />
      <BitField start="21" size="3" name="SAI4ASRC" description="Sub-Block A of SAI4 kernel clock source&#xa;              selection" />
      <BitField start="24" size="3" name="SAI4BSRC" description="Sub-Block B of SAI4 kernel clock source&#xa;              selection" />
      <BitField start="28" size="3" name="SPI6SRC" description="SPI6 kernel clock source&#xa;              selection" />
    </Register>
    <Register start="+0x60" size="0" name="CIER" access="Read/Write" description="RCC Clock Source Interrupt Enable&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSIRDYIE" description="LSI ready Interrupt Enable" />
      <BitField start="1" size="1" name="LSERDYIE" description="LSE ready Interrupt Enable" />
      <BitField start="2" size="1" name="HSIRDYIE" description="HSI ready Interrupt Enable" />
      <BitField start="3" size="1" name="HSERDYIE" description="HSE ready Interrupt Enable" />
      <BitField start="4" size="1" name="CSIRDYIE" description="CSI ready Interrupt Enable" />
      <BitField start="5" size="1" name="RC48RDYIE" description="RC48 ready Interrupt&#xa;              Enable" />
      <BitField start="6" size="1" name="PLL1RDYIE" description="PLL1 ready Interrupt&#xa;              Enable" />
      <BitField start="7" size="1" name="PLL2RDYIE" description="PLL2 ready Interrupt&#xa;              Enable" />
      <BitField start="8" size="1" name="PLL3RDYIE" description="PLL3 ready Interrupt&#xa;              Enable" />
      <BitField start="9" size="1" name="LSECSSIE" description="LSE clock security system Interrupt&#xa;              Enable" />
    </Register>
    <Register start="+0x64" size="0" name="CIFR" access="Read/Write" description="RCC Clock Source Interrupt Flag&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSIRDYF" description="LSI ready Interrupt Flag" />
      <BitField start="1" size="1" name="LSERDYF" description="LSE ready Interrupt Flag" />
      <BitField start="2" size="1" name="HSIRDYF" description="HSI ready Interrupt Flag" />
      <BitField start="3" size="1" name="HSERDYF" description="HSE ready Interrupt Flag" />
      <BitField start="4" size="1" name="CSIRDY" description="CSI ready Interrupt Flag" />
      <BitField start="5" size="1" name="RC48RDYF" description="RC48 ready Interrupt Flag" />
      <BitField start="6" size="1" name="PLL1RDYF" description="PLL1 ready Interrupt Flag" />
      <BitField start="7" size="1" name="PLL2RDYF" description="PLL2 ready Interrupt Flag" />
      <BitField start="8" size="1" name="PLL3RDYF" description="PLL3 ready Interrupt Flag" />
      <BitField start="9" size="1" name="LSECSSF" description="LSE clock security system Interrupt&#xa;              Flag" />
      <BitField start="10" size="1" name="HSECSSF" description="HSE clock security system Interrupt&#xa;              Flag" />
    </Register>
    <Register start="+0x68" size="0" name="CICR" access="Read/Write" description="RCC Clock Source Interrupt Clear&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSIRDYC" description="LSI ready Interrupt Clear" />
      <BitField start="1" size="1" name="LSERDYC" description="LSE ready Interrupt Clear" />
      <BitField start="2" size="1" name="HSIRDYC" description="HSI ready Interrupt Clear" />
      <BitField start="3" size="1" name="HSERDYC" description="HSE ready Interrupt Clear" />
      <BitField start="4" size="1" name="HSE_ready_Interrupt_Clear" description="CSI ready Interrupt Clear" />
      <BitField start="5" size="1" name="RC48RDYC" description="RC48 ready Interrupt Clear" />
      <BitField start="6" size="1" name="PLL1RDYC" description="PLL1 ready Interrupt Clear" />
      <BitField start="7" size="1" name="PLL2RDYC" description="PLL2 ready Interrupt Clear" />
      <BitField start="8" size="1" name="PLL3RDYC" description="PLL3 ready Interrupt Clear" />
      <BitField start="9" size="1" name="LSECSSC" description="LSE clock security system Interrupt&#xa;              Clear" />
      <BitField start="10" size="1" name="HSECSSC" description="HSE clock security system Interrupt&#xa;              Clear" />
    </Register>
    <Register start="+0x70" size="0" name="BDCR" access="Read/Write" description="RCC Backup Domain Control&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSEON" description="LSE oscillator enabled" />
      <BitField start="1" size="1" name="LSERDY" description="LSE oscillator ready" />
      <BitField start="2" size="1" name="LSEBYP" description="LSE oscillator bypass" />
      <BitField start="3" size="2" name="LSEDRV" description="LSE oscillator driving&#xa;              capability" />
      <BitField start="5" size="1" name="LSECSSON" description="LSE clock security system&#xa;              enable" />
      <BitField start="6" size="1" name="LSECSSD" description="LSE clock security system failure&#xa;              detection" />
      <BitField start="8" size="2" name="RTCSRC" description="RTC clock source selection" />
      <BitField start="15" size="1" name="RTCEN" description="RTC clock enable" />
      <BitField start="16" size="1" name="VSWRST" description="VSwitch domain software&#xa;              reset" />
    </Register>
    <Register start="+0x74" size="0" name="CSR" access="Read/Write" description="RCC Clock Control and Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LSION" description="LSI oscillator enable" />
      <BitField start="1" size="1" name="LSIRDY" description="LSI oscillator ready" />
    </Register>
    <Register start="+0x7C" size="0" name="AHB3RSTR" access="Read/Write" description="RCC AHB3 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MDMARST" description="MDMA block reset" />
      <BitField start="4" size="1" name="DMA2DRST" description="DMA2D block reset" />
      <BitField start="5" size="1" name="JPGDECRST" description="JPGDEC block reset" />
      <BitField start="12" size="1" name="FMCRST" description="FMC block reset" />
      <BitField start="14" size="1" name="QSPIRST" description="QUADSPI and QUADSPI delay block&#xa;              reset" />
      <BitField start="16" size="1" name="SDMMC1RST" description="SDMMC1 and SDMMC1 delay block&#xa;              reset" />
      <BitField start="31" size="1" name="CPURST" description="CPU reset" />
    </Register>
    <Register start="+0x80" size="0" name="AHB1RSTR" access="Read/Write" description="RCC AHB1 Peripheral Reset&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1RST" description="DMA1 block reset" />
      <BitField start="1" size="1" name="DMA2RST" description="DMA2 block reset" />
      <BitField start="5" size="1" name="ADC12RST" description="ADC1&amp;2 block reset" />
      <BitField start="15" size="1" name="ETH1MACRST" description="ETH1MAC block reset" />
      <BitField start="25" size="1" name="USB1OTGRST" description="USB1OTG block reset" />
      <BitField start="27" size="1" name="USB2OTGRST" description="USB2OTG block reset" />
    </Register>
    <Register start="+0x84" size="0" name="AHB2RSTR" access="Read/Write" description="RCC AHB2 Peripheral Reset&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CAMITFRST" description="CAMITF block reset" />
      <BitField start="4" size="1" name="CRYPTRST" description="Cryptography block reset" />
      <BitField start="5" size="1" name="HASHRST" description="Hash block reset" />
      <BitField start="6" size="1" name="RNGRST" description="Random Number Generator block&#xa;              reset" />
      <BitField start="9" size="1" name="SDMMC2RST" description="SDMMC2 and SDMMC2 Delay block&#xa;              reset" />
    </Register>
    <Register start="+0x88" size="0" name="AHB4RSTR" access="Read/Write" description="RCC AHB4 Peripheral Reset&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GPIOARST" description="GPIO block reset" />
      <BitField start="1" size="1" name="GPIOBRST" description="GPIO block reset" />
      <BitField start="2" size="1" name="GPIOCRST" description="GPIO block reset" />
      <BitField start="3" size="1" name="GPIODRST" description="GPIO block reset" />
      <BitField start="4" size="1" name="GPIOERST" description="GPIO block reset" />
      <BitField start="5" size="1" name="GPIOFRST" description="GPIO block reset" />
      <BitField start="6" size="1" name="GPIOGRST" description="GPIO block reset" />
      <BitField start="7" size="1" name="GPIOHRST" description="GPIO block reset" />
      <BitField start="8" size="1" name="GPIOIRST" description="GPIO block reset" />
      <BitField start="9" size="1" name="GPIOJRST" description="GPIO block reset" />
      <BitField start="10" size="1" name="GPIOKRST" description="GPIO block reset" />
      <BitField start="19" size="1" name="CRCRST" description="CRC block reset" />
      <BitField start="21" size="1" name="BDMARST" description="BDMA block reset" />
      <BitField start="24" size="1" name="ADC3RST" description="ADC3 block reset" />
      <BitField start="25" size="1" name="HSEMRST" description="HSEM block reset" />
    </Register>
    <Register start="+0x8C" size="0" name="APB3RSTR" access="Read/Write" description="RCC APB3 Peripheral Reset&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="LTDCRST" description="LTDC block reset" />
    </Register>
    <Register start="+0x90" size="0" name="APB1LRSTR" access="Read/Write" description="RCC APB1 Peripheral Reset&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM2RST" description="TIM block reset" />
      <BitField start="1" size="1" name="TIM3RST" description="TIM block reset" />
      <BitField start="2" size="1" name="TIM4RST" description="TIM block reset" />
      <BitField start="3" size="1" name="TIM5RST" description="TIM block reset" />
      <BitField start="4" size="1" name="TIM6RST" description="TIM block reset" />
      <BitField start="5" size="1" name="TIM7RST" description="TIM block reset" />
      <BitField start="6" size="1" name="TIM12RST" description="TIM block reset" />
      <BitField start="7" size="1" name="TIM13RST" description="TIM block reset" />
      <BitField start="8" size="1" name="TIM14RST" description="TIM block reset" />
      <BitField start="9" size="1" name="LPTIM1RST" description="TIM block reset" />
      <BitField start="14" size="1" name="SPI2RST" description="SPI2 block reset" />
      <BitField start="15" size="1" name="SPI3RST" description="SPI3 block reset" />
      <BitField start="16" size="1" name="SPDIFRXRST" description="SPDIFRX block reset" />
      <BitField start="17" size="1" name="USART2RST" description="USART2 block reset" />
      <BitField start="18" size="1" name="USART3RST" description="USART3 block reset" />
      <BitField start="19" size="1" name="UART4RST" description="UART4 block reset" />
      <BitField start="20" size="1" name="UART5RST" description="UART5 block reset" />
      <BitField start="21" size="1" name="I2C1RST" description="I2C1 block reset" />
      <BitField start="22" size="1" name="I2C2RST" description="I2C2 block reset" />
      <BitField start="23" size="1" name="I2C3RST" description="I2C3 block reset" />
      <BitField start="27" size="1" name="HDMICECRST" description="HDMI-CEC block reset" />
      <BitField start="29" size="1" name="DAC12RST" description="DAC1 and 2 Blocks Reset" />
      <BitField start="30" size="1" name="USART7RST" description="USART7 block reset" />
      <BitField start="31" size="1" name="USART8RST" description="USART8 block reset" />
    </Register>
    <Register start="+0x94" size="0" name="APB1HRSTR" access="Read/Write" description="RCC APB1 Peripheral Reset&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="CRSRST" description="Clock Recovery System&#xa;              reset" />
      <BitField start="2" size="1" name="SWPRST" description="SWPMI block reset" />
      <BitField start="4" size="1" name="OPAMPRST" description="OPAMP block reset" />
      <BitField start="5" size="1" name="MDIOSRST" description="MDIOS block reset" />
      <BitField start="8" size="1" name="FDCANRST" description="FDCAN block reset" />
    </Register>
    <Register start="+0x98" size="0" name="APB2RSTR" access="Read/Write" description="RCC APB2 Peripheral Reset&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1RST" description="TIM1 block reset" />
      <BitField start="1" size="1" name="TIM8RST" description="TIM8 block reset" />
      <BitField start="4" size="1" name="USART1RST" description="USART1 block reset" />
      <BitField start="5" size="1" name="USART6RST" description="USART6 block reset" />
      <BitField start="12" size="1" name="SPI1RST" description="SPI1 block reset" />
      <BitField start="13" size="1" name="SPI4RST" description="SPI4 block reset" />
      <BitField start="16" size="1" name="TIM15RST" description="TIM15 block reset" />
      <BitField start="17" size="1" name="TIM16RST" description="TIM16 block reset" />
      <BitField start="18" size="1" name="TIM17RST" description="TIM17 block reset" />
      <BitField start="20" size="1" name="SPI5RST" description="SPI5 block reset" />
      <BitField start="22" size="1" name="SAI1RST" description="SAI1 block reset" />
      <BitField start="23" size="1" name="SAI2RST" description="SAI2 block reset" />
      <BitField start="24" size="1" name="SAI3RST" description="SAI3 block reset" />
      <BitField start="28" size="1" name="DFSDM1RST" description="DFSDM1 block reset" />
      <BitField start="29" size="1" name="HRTIMRST" description="HRTIM block reset" />
    </Register>
    <Register start="+0x9C" size="0" name="APB4RSTR" access="Read/Write" description="RCC APB4 Peripheral Reset&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SYSCFGRST" description="SYSCFG block reset" />
      <BitField start="3" size="1" name="LPUART1RST" description="LPUART1 block reset" />
      <BitField start="5" size="1" name="SPI6RST" description="SPI6 block reset" />
      <BitField start="7" size="1" name="I2C4RST" description="I2C4 block reset" />
      <BitField start="9" size="1" name="LPTIM2RST" description="LPTIM2 block reset" />
      <BitField start="10" size="1" name="LPTIM3RST" description="LPTIM3 block reset" />
      <BitField start="11" size="1" name="LPTIM4RST" description="LPTIM4 block reset" />
      <BitField start="12" size="1" name="LPTIM5RST" description="LPTIM5 block reset" />
      <BitField start="14" size="1" name="COMP12RST" description="COMP12 Blocks Reset" />
      <BitField start="15" size="1" name="VREFRST" description="VREF block reset" />
      <BitField start="21" size="1" name="SAI4RST" description="SAI4 block reset" />
    </Register>
    <Register start="+0xA0" size="0" name="GCR" access="Read/Write" description="RCC Global Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WW1RSC" description="WWDG1 reset scope control" />
    </Register>
    <Register start="+0xA8" size="0" name="D3AMR" access="Read/Write" description="RCC D3 Autonomous mode&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BDMAAMEN" description="BDMA and DMAMUX Autonomous mode&#xa;              enable" />
      <BitField start="3" size="1" name="LPUART1AMEN" description="LPUART1 Autonomous mode&#xa;              enable" />
      <BitField start="5" size="1" name="SPI6AMEN" description="SPI6 Autonomous mode&#xa;              enable" />
      <BitField start="7" size="1" name="I2C4AMEN" description="I2C4 Autonomous mode&#xa;              enable" />
      <BitField start="9" size="1" name="LPTIM2AMEN" description="LPTIM2 Autonomous mode&#xa;              enable" />
      <BitField start="10" size="1" name="LPTIM3AMEN" description="LPTIM3 Autonomous mode&#xa;              enable" />
      <BitField start="11" size="1" name="LPTIM4AMEN" description="LPTIM4 Autonomous mode&#xa;              enable" />
      <BitField start="12" size="1" name="LPTIM5AMEN" description="LPTIM5 Autonomous mode&#xa;              enable" />
      <BitField start="14" size="1" name="COMP12AMEN" description="COMP12 Autonomous mode&#xa;              enable" />
      <BitField start="15" size="1" name="VREFAMEN" description="VREF Autonomous mode&#xa;              enable" />
      <BitField start="16" size="1" name="RTCAMEN" description="RTC Autonomous mode enable" />
      <BitField start="19" size="1" name="CRCAMEN" description="CRC Autonomous mode enable" />
      <BitField start="21" size="1" name="SAI4AMEN" description="SAI4 Autonomous mode&#xa;              enable" />
      <BitField start="24" size="1" name="ADC3AMEN" description="ADC3 Autonomous mode&#xa;              enable" />
      <BitField start="28" size="1" name="BKPSRAMAMEN" description="Backup RAM Autonomous mode&#xa;              enable" />
      <BitField start="29" size="1" name="SRAM4AMEN" description="SRAM4 Autonomous mode&#xa;              enable" />
    </Register>
    <Register start="+0xD0" size="0" name="RSR" access="Read/Write" description="RCC Reset Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RMVF" description="Remove reset flag" />
      <BitField start="17" size="1" name="CPURSTF" description="CPU reset flag" />
      <BitField start="19" size="1" name="D1RSTF" description="D1 domain power switch reset&#xa;              flag" />
      <BitField start="20" size="1" name="D2RSTF" description="D2 domain power switch reset&#xa;              flag" />
      <BitField start="21" size="1" name="BORRSTF" description="BOR reset flag" />
      <BitField start="22" size="1" name="PINRSTF" description="Pin reset flag (NRST)" />
      <BitField start="23" size="1" name="PORRSTF" description="POR/PDR reset flag" />
      <BitField start="24" size="1" name="SFTRSTF" description="System reset from CPU reset&#xa;              flag" />
      <BitField start="26" size="1" name="IWDG1RSTF" description="Independent Watchdog reset&#xa;              flag" />
      <BitField start="28" size="1" name="WWDG1RSTF" description="Window Watchdog reset flag" />
      <BitField start="30" size="1" name="LPWRRSTF" description="Reset due to illegal D1 DStandby or CPU&#xa;              CStop flag" />
    </Register>
    <Register start="+0x130" size="0" name="C1_RSR" access="Read/Write" description="RCC Reset Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RMVF" description="Remove reset flag" />
      <BitField start="17" size="1" name="CPURSTF" description="CPU reset flag" />
      <BitField start="19" size="1" name="D1RSTF" description="D1 domain power switch reset&#xa;              flag" />
      <BitField start="20" size="1" name="D2RSTF" description="D2 domain power switch reset&#xa;              flag" />
      <BitField start="21" size="1" name="BORRSTF" description="BOR reset flag" />
      <BitField start="22" size="1" name="PINRSTF" description="Pin reset flag (NRST)" />
      <BitField start="23" size="1" name="PORRSTF" description="POR/PDR reset flag" />
      <BitField start="24" size="1" name="SFTRSTF" description="System reset from CPU reset&#xa;              flag" />
      <BitField start="26" size="1" name="IWDG1RSTF" description="Independent Watchdog reset&#xa;              flag" />
      <BitField start="28" size="1" name="WWDG1RSTF" description="Window Watchdog reset flag" />
      <BitField start="30" size="1" name="LPWRRSTF" description="Reset due to illegal D1 DStandby or CPU&#xa;              CStop flag" />
    </Register>
    <Register start="+0x134" size="0" name="C1_AHB3ENR" access="Read/Write" description="RCC AHB3 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MDMAEN" description="MDMA Peripheral Clock&#xa;              Enable" />
      <BitField start="4" size="1" name="DMA2DEN" description="DMA2D Peripheral Clock&#xa;              Enable" />
      <BitField start="5" size="1" name="JPGDECEN" description="JPGDEC Peripheral Clock&#xa;              Enable" />
      <BitField start="12" size="1" name="FMCEN" description="FMC Peripheral Clocks&#xa;              Enable" />
      <BitField start="14" size="1" name="QSPIEN" description="QUADSPI and QUADSPI Delay Clock&#xa;              Enable" />
      <BitField start="16" size="1" name="SDMMC1EN" description="SDMMC1 and SDMMC1 Delay Clock&#xa;              Enable" />
    </Register>
    <Register start="+0xD4" size="0" name="AHB3ENR" access="Read/Write" description="RCC AHB3 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MDMAEN" description="MDMA Peripheral Clock&#xa;              Enable" />
      <BitField start="4" size="1" name="DMA2DEN" description="DMA2D Peripheral Clock&#xa;              Enable" />
      <BitField start="5" size="1" name="JPGDECEN" description="JPGDEC Peripheral Clock&#xa;              Enable" />
      <BitField start="12" size="1" name="FMCEN" description="FMC Peripheral Clocks&#xa;              Enable" />
      <BitField start="14" size="1" name="QSPIEN" description="QUADSPI and QUADSPI Delay Clock&#xa;              Enable" />
      <BitField start="16" size="1" name="SDMMC1EN" description="SDMMC1 and SDMMC1 Delay Clock&#xa;              Enable" />
    </Register>
    <Register start="+0xD8" size="0" name="AHB1ENR" access="Read/Write" description="RCC AHB1 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1EN" description="DMA1 Clock Enable" />
      <BitField start="1" size="1" name="DMA2EN" description="DMA2 Clock Enable" />
      <BitField start="5" size="1" name="ADC12EN" description="ADC1/2 Peripheral Clocks&#xa;              Enable" />
      <BitField start="15" size="1" name="ETH1MACEN" description="Ethernet MAC bus interface Clock&#xa;              Enable" />
      <BitField start="16" size="1" name="ETH1TXEN" description="Ethernet Transmission Clock&#xa;              Enable" />
      <BitField start="17" size="1" name="ETH1RXEN" description="Ethernet Reception Clock&#xa;              Enable" />
      <BitField start="25" size="1" name="USB1OTGEN" description="USB1OTG Peripheral Clocks&#xa;              Enable" />
      <BitField start="26" size="1" name="USB1ULPIEN" description="USB_PHY1 Clocks Enable" />
      <BitField start="27" size="1" name="USB2OTGEN" description="USB2OTG Peripheral Clocks&#xa;              Enable" />
      <BitField start="28" size="1" name="USB2ULPIEN" description="USB_PHY2 Clocks Enable" />
    </Register>
    <Register start="+0x138" size="0" name="C1_AHB1ENR" access="Read/Write" description="RCC AHB1 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1EN" description="DMA1 Clock Enable" />
      <BitField start="1" size="1" name="DMA2EN" description="DMA2 Clock Enable" />
      <BitField start="5" size="1" name="ADC12EN" description="ADC1/2 Peripheral Clocks&#xa;              Enable" />
      <BitField start="15" size="1" name="ETH1MACEN" description="Ethernet MAC bus interface Clock&#xa;              Enable" />
      <BitField start="16" size="1" name="ETH1TXEN" description="Ethernet Transmission Clock&#xa;              Enable" />
      <BitField start="17" size="1" name="ETH1RXEN" description="Ethernet Reception Clock&#xa;              Enable" />
      <BitField start="25" size="1" name="USB1OTGEN" description="USB1OTG Peripheral Clocks&#xa;              Enable" />
      <BitField start="26" size="1" name="USB1ULPIEN" description="USB_PHY1 Clocks Enable" />
      <BitField start="27" size="1" name="USB2OTGEN" description="USB2OTG Peripheral Clocks&#xa;              Enable" />
      <BitField start="28" size="1" name="USB2ULPIEN" description="USB_PHY2 Clocks Enable" />
    </Register>
    <Register start="+0x13C" size="0" name="C1_AHB2ENR" access="Read/Write" description="RCC AHB2 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CAMITFEN" description="CAMITF peripheral clock&#xa;              enable" />
      <BitField start="4" size="1" name="CRYPTEN" description="CRYPT peripheral clock&#xa;              enable" />
      <BitField start="5" size="1" name="HASHEN" description="HASH peripheral clock&#xa;              enable" />
      <BitField start="6" size="1" name="RNGEN" description="RNG peripheral clocks&#xa;              enable" />
      <BitField start="9" size="1" name="SDMMC2EN" description="SDMMC2 and SDMMC2 delay clock&#xa;              enable" />
      <BitField start="29" size="1" name="SRAM1EN" description="SRAM1 block enable" />
      <BitField start="30" size="1" name="SRAM2EN" description="SRAM2 block enable" />
      <BitField start="31" size="1" name="SRAM3EN" description="SRAM3 block enable" />
    </Register>
    <Register start="+0xDC" size="0" name="AHB2ENR" access="Read/Write" description="RCC AHB2 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CAMITFEN" description="CAMITF peripheral clock&#xa;              enable" />
      <BitField start="4" size="1" name="CRYPTEN" description="CRYPT peripheral clock&#xa;              enable" />
      <BitField start="5" size="1" name="HASHEN" description="HASH peripheral clock&#xa;              enable" />
      <BitField start="6" size="1" name="RNGEN" description="RNG peripheral clocks&#xa;              enable" />
      <BitField start="9" size="1" name="SDMMC2EN" description="SDMMC2 and SDMMC2 delay clock&#xa;              enable" />
      <BitField start="29" size="1" name="SRAM1EN" description="SRAM1 block enable" />
      <BitField start="30" size="1" name="SRAM2EN" description="SRAM2 block enable" />
      <BitField start="31" size="1" name="SRAM3EN" description="SRAM3 block enable" />
    </Register>
    <Register start="+0xE0" size="0" name="AHB4ENR" access="Read/Write" description="RCC AHB4 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GPIOAEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="1" size="1" name="GPIOBEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="2" size="1" name="GPIOCEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="3" size="1" name="GPIODEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="4" size="1" name="GPIOEEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="5" size="1" name="GPIOFEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="6" size="1" name="GPIOGEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="7" size="1" name="GPIOHEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="8" size="1" name="GPIOIEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="9" size="1" name="GPIOJEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="10" size="1" name="GPIOKEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="19" size="1" name="CRCEN" description="CRC peripheral clock&#xa;              enable" />
      <BitField start="21" size="1" name="BDMAEN" description="BDMA and DMAMUX2 Clock&#xa;              Enable" />
      <BitField start="24" size="1" name="ADC3EN" description="ADC3 Peripheral Clocks&#xa;              Enable" />
      <BitField start="25" size="1" name="HSEMEN" description="HSEM peripheral clock&#xa;              enable" />
      <BitField start="28" size="1" name="BKPRAMEN" description="Backup RAM Clock Enable" />
    </Register>
    <Register start="+0x140" size="0" name="C1_AHB4ENR" access="Read/Write" description="RCC AHB4 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GPIOAEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="1" size="1" name="GPIOBEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="2" size="1" name="GPIOCEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="3" size="1" name="GPIODEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="4" size="1" name="GPIOEEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="5" size="1" name="GPIOFEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="6" size="1" name="GPIOGEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="7" size="1" name="GPIOHEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="8" size="1" name="GPIOIEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="9" size="1" name="GPIOJEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="10" size="1" name="GPIOKEN" description="0GPIO peripheral clock&#xa;              enable" />
      <BitField start="19" size="1" name="CRCEN" description="CRC peripheral clock&#xa;              enable" />
      <BitField start="21" size="1" name="BDMAEN" description="BDMA and DMAMUX2 Clock&#xa;              Enable" />
      <BitField start="24" size="1" name="ADC3EN" description="ADC3 Peripheral Clocks&#xa;              Enable" />
      <BitField start="25" size="1" name="HSEMEN" description="HSEM peripheral clock&#xa;              enable" />
      <BitField start="28" size="1" name="BKPRAMEN" description="Backup RAM Clock Enable" />
    </Register>
    <Register start="+0x144" size="0" name="C1_APB3ENR" access="Read/Write" description="RCC APB3 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="LTDCEN" description="LTDC peripheral clock&#xa;              enable" />
      <BitField start="6" size="1" name="WWDG1EN" description="WWDG1 Clock Enable" />
    </Register>
    <Register start="+0xE4" size="0" name="APB3ENR" access="Read/Write" description="RCC APB3 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="LTDCEN" description="LTDC peripheral clock&#xa;              enable" />
      <BitField start="6" size="1" name="WWDG1EN" description="WWDG1 Clock Enable" />
    </Register>
    <Register start="+0xE8" size="0" name="APB1LENR" access="Read/Write" description="RCC APB1 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM2EN" description="TIM peripheral clock&#xa;              enable" />
      <BitField start="1" size="1" name="TIM3EN" description="TIM peripheral clock&#xa;              enable" />
      <BitField start="2" size="1" name="TIM4EN" description="TIM peripheral clock&#xa;              enable" />
      <BitField start="3" size="1" name="TIM5EN" description="TIM peripheral clock&#xa;              enable" />
      <BitField start="4" size="1" name="TIM6EN" description="TIM peripheral clock&#xa;              enable" />
      <BitField start="5" size="1" name="TIM7EN" description="TIM peripheral clock&#xa;              enable" />
      <BitField start="6" size="1" name="TIM12EN" description="TIM peripheral clock&#xa;              enable" />
      <BitField start="7" size="1" name="TIM13EN" description="TIM peripheral clock&#xa;              enable" />
      <BitField start="8" size="1" name="TIM14EN" description="TIM peripheral clock&#xa;              enable" />
      <BitField start="9" size="1" name="LPTIM1EN" description="LPTIM1 Peripheral Clocks&#xa;              Enable" />
      <BitField start="14" size="1" name="SPI2EN" description="SPI2 Peripheral Clocks&#xa;              Enable" />
      <BitField start="15" size="1" name="SPI3EN" description="SPI3 Peripheral Clocks&#xa;              Enable" />
      <BitField start="16" size="1" name="SPDIFRXEN" description="SPDIFRX Peripheral Clocks&#xa;              Enable" />
      <BitField start="17" size="1" name="USART2EN" description="USART2 Peripheral Clocks&#xa;              Enable" />
      <BitField start="18" size="1" name="USART3EN" description="USART3 Peripheral Clocks&#xa;              Enable" />
      <BitField start="19" size="1" name="UART4EN" description="UART4 Peripheral Clocks&#xa;              Enable" />
      <BitField start="20" size="1" name="UART5EN" description="UART5 Peripheral Clocks&#xa;              Enable" />
      <BitField start="21" size="1" name="I2C1EN" description="I2C1 Peripheral Clocks&#xa;              Enable" />
      <BitField start="22" size="1" name="I2C2EN" description="I2C2 Peripheral Clocks&#xa;              Enable" />
      <BitField start="23" size="1" name="I2C3EN" description="I2C3 Peripheral Clocks&#xa;              Enable" />
      <BitField start="27" size="1" name="HDMICECEN" description="HDMI-CEC peripheral clock&#xa;              enable" />
      <BitField start="29" size="1" name="DAC12EN" description="DAC1&amp;2 peripheral clock&#xa;              enable" />
      <BitField start="30" size="1" name="USART7EN" description="USART7 Peripheral Clocks&#xa;              Enable" />
      <BitField start="31" size="1" name="USART8EN" description="USART8 Peripheral Clocks&#xa;              Enable" />
    </Register>
    <Register start="+0x148" size="0" name="C1_APB1LENR" access="Read/Write" description="RCC APB1 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM2EN" description="TIM peripheral clock&#xa;              enable" />
      <BitField start="1" size="1" name="TIM3EN" description="TIM peripheral clock&#xa;              enable" />
      <BitField start="2" size="1" name="TIM4EN" description="TIM peripheral clock&#xa;              enable" />
      <BitField start="3" size="1" name="TIM5EN" description="TIM peripheral clock&#xa;              enable" />
      <BitField start="4" size="1" name="TIM6EN" description="TIM peripheral clock&#xa;              enable" />
      <BitField start="5" size="1" name="TIM7EN" description="TIM peripheral clock&#xa;              enable" />
      <BitField start="6" size="1" name="TIM12EN" description="TIM peripheral clock&#xa;              enable" />
      <BitField start="7" size="1" name="TIM13EN" description="TIM peripheral clock&#xa;              enable" />
      <BitField start="8" size="1" name="TIM14EN" description="TIM peripheral clock&#xa;              enable" />
      <BitField start="9" size="1" name="LPTIM1EN" description="LPTIM1 Peripheral Clocks&#xa;              Enable" />
      <BitField start="14" size="1" name="SPI2EN" description="SPI2 Peripheral Clocks&#xa;              Enable" />
      <BitField start="15" size="1" name="SPI3EN" description="SPI3 Peripheral Clocks&#xa;              Enable" />
      <BitField start="16" size="1" name="SPDIFRXEN" description="SPDIFRX Peripheral Clocks&#xa;              Enable" />
      <BitField start="17" size="1" name="USART2EN" description="USART2 Peripheral Clocks&#xa;              Enable" />
      <BitField start="18" size="1" name="USART3EN" description="USART3 Peripheral Clocks&#xa;              Enable" />
      <BitField start="19" size="1" name="UART4EN" description="UART4 Peripheral Clocks&#xa;              Enable" />
      <BitField start="20" size="1" name="UART5EN" description="UART5 Peripheral Clocks&#xa;              Enable" />
      <BitField start="21" size="1" name="I2C1EN" description="I2C1 Peripheral Clocks&#xa;              Enable" />
      <BitField start="22" size="1" name="I2C2EN" description="I2C2 Peripheral Clocks&#xa;              Enable" />
      <BitField start="23" size="1" name="I2C3EN" description="I2C3 Peripheral Clocks&#xa;              Enable" />
      <BitField start="27" size="1" name="HDMICECEN" description="HDMI-CEC peripheral clock&#xa;              enable" />
      <BitField start="29" size="1" name="DAC12EN" description="DAC1&amp;2 peripheral clock&#xa;              enable" />
      <BitField start="30" size="1" name="USART7EN" description="USART7 Peripheral Clocks&#xa;              Enable" />
      <BitField start="31" size="1" name="USART8EN" description="USART8 Peripheral Clocks&#xa;              Enable" />
    </Register>
    <Register start="+0xEC" size="0" name="APB1HENR" access="Read/Write" description="RCC APB1 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="CRSEN" description="Clock Recovery System peripheral clock&#xa;              enable" />
      <BitField start="2" size="1" name="SWPEN" description="SWPMI Peripheral Clocks&#xa;              Enable" />
      <BitField start="4" size="1" name="OPAMPEN" description="OPAMP peripheral clock&#xa;              enable" />
      <BitField start="5" size="1" name="MDIOSEN" description="MDIOS peripheral clock&#xa;              enable" />
      <BitField start="8" size="1" name="FDCANEN" description="FDCAN Peripheral Clocks&#xa;              Enable" />
    </Register>
    <Register start="+0x14C" size="0" name="C1_APB1HENR" access="Read/Write" description="RCC APB1 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="CRSEN" description="Clock Recovery System peripheral clock&#xa;              enable" />
      <BitField start="2" size="1" name="SWPEN" description="SWPMI Peripheral Clocks&#xa;              Enable" />
      <BitField start="4" size="1" name="OPAMPEN" description="OPAMP peripheral clock&#xa;              enable" />
      <BitField start="5" size="1" name="MDIOSEN" description="MDIOS peripheral clock&#xa;              enable" />
      <BitField start="8" size="1" name="FDCANEN" description="FDCAN Peripheral Clocks&#xa;              Enable" />
    </Register>
    <Register start="+0x150" size="0" name="C1_APB2ENR" access="Read/Write" description="RCC APB2 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1EN" description="TIM1 peripheral clock&#xa;              enable" />
      <BitField start="1" size="1" name="TIM8EN" description="TIM8 peripheral clock&#xa;              enable" />
      <BitField start="4" size="1" name="USART1EN" description="USART1 Peripheral Clocks&#xa;              Enable" />
      <BitField start="5" size="1" name="USART6EN" description="USART6 Peripheral Clocks&#xa;              Enable" />
      <BitField start="12" size="1" name="SPI1EN" description="SPI1 Peripheral Clocks&#xa;              Enable" />
      <BitField start="13" size="1" name="SPI4EN" description="SPI4 Peripheral Clocks&#xa;              Enable" />
      <BitField start="17" size="1" name="TIM16EN" description="TIM16 peripheral clock&#xa;              enable" />
      <BitField start="16" size="1" name="TIM15EN" description="TIM15 peripheral clock&#xa;              enable" />
      <BitField start="18" size="1" name="TIM17EN" description="TIM17 peripheral clock&#xa;              enable" />
      <BitField start="20" size="1" name="SPI5EN" description="SPI5 Peripheral Clocks&#xa;              Enable" />
      <BitField start="22" size="1" name="SAI1EN" description="SAI1 Peripheral Clocks&#xa;              Enable" />
      <BitField start="23" size="1" name="SAI2EN" description="SAI2 Peripheral Clocks&#xa;              Enable" />
      <BitField start="24" size="1" name="SAI3EN" description="SAI3 Peripheral Clocks&#xa;              Enable" />
      <BitField start="28" size="1" name="DFSDM1EN" description="DFSDM1 Peripheral Clocks&#xa;              Enable" />
      <BitField start="29" size="1" name="HRTIMEN" description="HRTIM peripheral clock&#xa;              enable" />
    </Register>
    <Register start="+0xF0" size="0" name="APB2ENR" access="Read/Write" description="RCC APB2 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1EN" description="TIM1 peripheral clock&#xa;              enable" />
      <BitField start="1" size="1" name="TIM8EN" description="TIM8 peripheral clock&#xa;              enable" />
      <BitField start="4" size="1" name="USART1EN" description="USART1 Peripheral Clocks&#xa;              Enable" />
      <BitField start="5" size="1" name="USART6EN" description="USART6 Peripheral Clocks&#xa;              Enable" />
      <BitField start="12" size="1" name="SPI1EN" description="SPI1 Peripheral Clocks&#xa;              Enable" />
      <BitField start="13" size="1" name="SPI4EN" description="SPI4 Peripheral Clocks&#xa;              Enable" />
      <BitField start="17" size="1" name="TIM16EN" description="TIM16 peripheral clock&#xa;              enable" />
      <BitField start="16" size="1" name="TIM15EN" description="TIM15 peripheral clock&#xa;              enable" />
      <BitField start="18" size="1" name="TIM17EN" description="TIM17 peripheral clock&#xa;              enable" />
      <BitField start="20" size="1" name="SPI5EN" description="SPI5 Peripheral Clocks&#xa;              Enable" />
      <BitField start="22" size="1" name="SAI1EN" description="SAI1 Peripheral Clocks&#xa;              Enable" />
      <BitField start="23" size="1" name="SAI2EN" description="SAI2 Peripheral Clocks&#xa;              Enable" />
      <BitField start="24" size="1" name="SAI3EN" description="SAI3 Peripheral Clocks&#xa;              Enable" />
      <BitField start="28" size="1" name="DFSDM1EN" description="DFSDM1 Peripheral Clocks&#xa;              Enable" />
      <BitField start="29" size="1" name="HRTIMEN" description="HRTIM peripheral clock&#xa;              enable" />
    </Register>
    <Register start="+0xF4" size="0" name="APB4ENR" access="Read/Write" description="RCC APB4 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SYSCFGEN" description="SYSCFG peripheral clock&#xa;              enable" />
      <BitField start="3" size="1" name="LPUART1EN" description="LPUART1 Peripheral Clocks&#xa;              Enable" />
      <BitField start="5" size="1" name="SPI6EN" description="SPI6 Peripheral Clocks&#xa;              Enable" />
      <BitField start="7" size="1" name="I2C4EN" description="I2C4 Peripheral Clocks&#xa;              Enable" />
      <BitField start="9" size="1" name="LPTIM2EN" description="LPTIM2 Peripheral Clocks&#xa;              Enable" />
      <BitField start="10" size="1" name="LPTIM3EN" description="LPTIM3 Peripheral Clocks&#xa;              Enable" />
      <BitField start="11" size="1" name="LPTIM4EN" description="LPTIM4 Peripheral Clocks&#xa;              Enable" />
      <BitField start="12" size="1" name="LPTIM5EN" description="LPTIM5 Peripheral Clocks&#xa;              Enable" />
      <BitField start="14" size="1" name="COMP12EN" description="COMP1/2 peripheral clock&#xa;              enable" />
      <BitField start="15" size="1" name="VREFEN" description="VREF peripheral clock&#xa;              enable" />
      <BitField start="16" size="1" name="RTCAPBEN" description="RTC APB Clock Enable" />
      <BitField start="21" size="1" name="SAI4EN" description="SAI4 Peripheral Clocks&#xa;              Enable" />
    </Register>
    <Register start="+0x154" size="0" name="C1_APB4ENR" access="Read/Write" description="RCC APB4 Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SYSCFGEN" description="SYSCFG peripheral clock&#xa;              enable" />
      <BitField start="3" size="1" name="LPUART1EN" description="LPUART1 Peripheral Clocks&#xa;              Enable" />
      <BitField start="5" size="1" name="SPI6EN" description="SPI6 Peripheral Clocks&#xa;              Enable" />
      <BitField start="7" size="1" name="I2C4EN" description="I2C4 Peripheral Clocks&#xa;              Enable" />
      <BitField start="9" size="1" name="LPTIM2EN" description="LPTIM2 Peripheral Clocks&#xa;              Enable" />
      <BitField start="10" size="1" name="LPTIM3EN" description="LPTIM3 Peripheral Clocks&#xa;              Enable" />
      <BitField start="11" size="1" name="LPTIM4EN" description="LPTIM4 Peripheral Clocks&#xa;              Enable" />
      <BitField start="12" size="1" name="LPTIM5EN" description="LPTIM5 Peripheral Clocks&#xa;              Enable" />
      <BitField start="14" size="1" name="COMP12EN" description="COMP1/2 peripheral clock&#xa;              enable" />
      <BitField start="15" size="1" name="VREFEN" description="VREF peripheral clock&#xa;              enable" />
      <BitField start="16" size="1" name="RTCAPBEN" description="RTC APB Clock Enable" />
      <BitField start="21" size="1" name="SAI4EN" description="SAI4 Peripheral Clocks&#xa;              Enable" />
    </Register>
    <Register start="+0x15C" size="0" name="C1_AHB3LPENR" access="Read/Write" description="RCC AHB3 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MDMALPEN" description="MDMA Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="4" size="1" name="DMA2DLPEN" description="DMA2D Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="5" size="1" name="JPGDECLPEN" description="JPGDEC Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="8" size="1" name="FLITFLPEN" description="FLITF Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="12" size="1" name="FMCLPEN" description="FMC Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="14" size="1" name="QSPILPEN" description="QUADSPI and QUADSPI Delay Clock Enable&#xa;              During CSleep Mode" />
      <BitField start="16" size="1" name="SDMMC1LPEN" description="SDMMC1 and SDMMC1 Delay Clock Enable&#xa;              During CSleep Mode" />
      <BitField start="28" size="1" name="D1DTCM1LPEN" description="D1DTCM1 Block Clock Enable During CSleep&#xa;              mode" />
      <BitField start="29" size="1" name="DTCM2LPEN" description="D1 DTCM2 Block Clock Enable During&#xa;              CSleep mode" />
      <BitField start="30" size="1" name="ITCMLPEN" description="D1ITCM Block Clock Enable During CSleep&#xa;              mode" />
      <BitField start="31" size="1" name="AXISRAMLPEN" description="AXISRAM Block Clock Enable During CSleep&#xa;              mode" />
    </Register>
    <Register start="+0xFC" size="0" name="AHB3LPENR" access="Read/Write" description="RCC AHB3 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MDMALPEN" description="MDMA Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="4" size="1" name="DMA2DLPEN" description="DMA2D Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="5" size="1" name="JPGDECLPEN" description="JPGDEC Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="8" size="1" name="FLITFLPEN" description="FLITF Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="12" size="1" name="FMCLPEN" description="FMC Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="14" size="1" name="QSPILPEN" description="QUADSPI and QUADSPI Delay Clock Enable&#xa;              During CSleep Mode" />
      <BitField start="16" size="1" name="SDMMC1LPEN" description="SDMMC1 and SDMMC1 Delay Clock Enable&#xa;              During CSleep Mode" />
      <BitField start="28" size="1" name="D1DTCM1LPEN" description="D1DTCM1 Block Clock Enable During CSleep&#xa;              mode" />
      <BitField start="29" size="1" name="DTCM2LPEN" description="D1 DTCM2 Block Clock Enable During&#xa;              CSleep mode" />
      <BitField start="30" size="1" name="ITCMLPEN" description="D1ITCM Block Clock Enable During CSleep&#xa;              mode" />
      <BitField start="31" size="1" name="AXISRAMLPEN" description="AXISRAM Block Clock Enable During CSleep&#xa;              mode" />
    </Register>
    <Register start="+0x100" size="0" name="AHB1LPENR" access="Read/Write" description="RCC AHB1 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1LPEN" description="DMA1 Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="1" size="1" name="DMA2LPEN" description="DMA2 Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="5" size="1" name="ADC12LPEN" description="ADC1/2 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="15" size="1" name="ETH1MACLPEN" description="Ethernet MAC bus interface Clock Enable&#xa;              During CSleep Mode" />
      <BitField start="16" size="1" name="ETH1TXLPEN" description="Ethernet Transmission Clock Enable&#xa;              During CSleep Mode" />
      <BitField start="17" size="1" name="ETH1RXLPEN" description="Ethernet Reception Clock Enable During&#xa;              CSleep Mode" />
      <BitField start="25" size="1" name="USB1OTGLPEN" description="USB1OTG peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="26" size="1" name="USB1ULPILPEN" description="USB_PHY1 clock enable during CSleep&#xa;              mode" />
      <BitField start="27" size="1" name="USB2OTGLPEN" description="USB2OTG peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="28" size="1" name="USB2ULPILPEN" description="USB_PHY2 clocks enable during CSleep&#xa;              mode" />
    </Register>
    <Register start="+0x160" size="0" name="C1_AHB1LPENR" access="Read/Write" description="RCC AHB1 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA1LPEN" description="DMA1 Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="1" size="1" name="DMA2LPEN" description="DMA2 Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="5" size="1" name="ADC12LPEN" description="ADC1/2 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="15" size="1" name="ETH1MACLPEN" description="Ethernet MAC bus interface Clock Enable&#xa;              During CSleep Mode" />
      <BitField start="16" size="1" name="ETH1TXLPEN" description="Ethernet Transmission Clock Enable&#xa;              During CSleep Mode" />
      <BitField start="17" size="1" name="ETH1RXLPEN" description="Ethernet Reception Clock Enable During&#xa;              CSleep Mode" />
      <BitField start="25" size="1" name="USB1OTGLPEN" description="USB1OTG peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="26" size="1" name="USB1ULPILPEN" description="USB_PHY1 clock enable during CSleep&#xa;              mode" />
      <BitField start="27" size="1" name="USB2OTGLPEN" description="USB2OTG peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="28" size="1" name="USB2ULPILPEN" description="USB_PHY2 clocks enable during CSleep&#xa;              mode" />
    </Register>
    <Register start="+0x164" size="0" name="C1_AHB2LPENR" access="Read/Write" description="RCC AHB2 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CAMITFLPEN" description="CAMITF peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="4" size="1" name="CRYPTLPEN" description="CRYPT peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="5" size="1" name="HASHLPEN" description="HASH peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="9" size="1" name="SDMMC2LPEN" description="SDMMC2 and SDMMC2 Delay Clock Enable&#xa;              During CSleep Mode" />
      <BitField start="6" size="1" name="RNGLPEN" description="RNG peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="29" size="1" name="SRAM1LPEN" description="SRAM1 Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="30" size="1" name="SRAM2LPEN" description="SRAM2 Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="31" size="1" name="SRAM3LPEN" description="SRAM3 Clock Enable During CSleep&#xa;              Mode" />
    </Register>
    <Register start="+0x104" size="0" name="AHB2LPENR" access="Read/Write" description="RCC AHB2 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CAMITFLPEN" description="CAMITF peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="4" size="1" name="CRYPTLPEN" description="CRYPT peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="5" size="1" name="HASHLPEN" description="HASH peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="9" size="1" name="SDMMC2LPEN" description="SDMMC2 and SDMMC2 Delay Clock Enable&#xa;              During CSleep Mode" />
      <BitField start="6" size="1" name="RNGLPEN" description="RNG peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="29" size="1" name="SRAM1LPEN" description="SRAM1 Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="30" size="1" name="SRAM2LPEN" description="SRAM2 Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="31" size="1" name="SRAM3LPEN" description="SRAM3 Clock Enable During CSleep&#xa;              Mode" />
    </Register>
    <Register start="+0x108" size="0" name="AHB4LPENR" access="Read/Write" description="RCC AHB4 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GPIOALPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="1" size="1" name="GPIOBLPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="2" size="1" name="GPIOCLPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="3" size="1" name="GPIODLPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="4" size="1" name="GPIOELPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="5" size="1" name="GPIOFLPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="6" size="1" name="GPIOGLPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="7" size="1" name="GPIOHLPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="8" size="1" name="GPIOILPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="9" size="1" name="GPIOJLPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="10" size="1" name="GPIOKLPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="19" size="1" name="CRCLPEN" description="CRC peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="21" size="1" name="BDMALPEN" description="BDMA Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="24" size="1" name="ADC3LPEN" description="ADC3 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="28" size="1" name="BKPRAMLPEN" description="Backup RAM Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="29" size="1" name="SRAM4LPEN" description="SRAM4 Clock Enable During CSleep&#xa;              Mode" />
    </Register>
    <Register start="+0x168" size="0" name="C1_AHB4LPENR" access="Read/Write" description="RCC AHB4 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GPIOALPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="1" size="1" name="GPIOBLPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="2" size="1" name="GPIOCLPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="3" size="1" name="GPIODLPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="4" size="1" name="GPIOELPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="5" size="1" name="GPIOFLPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="6" size="1" name="GPIOGLPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="7" size="1" name="GPIOHLPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="8" size="1" name="GPIOILPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="9" size="1" name="GPIOJLPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="10" size="1" name="GPIOKLPEN" description="GPIO peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="19" size="1" name="CRCLPEN" description="CRC peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="21" size="1" name="BDMALPEN" description="BDMA Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="24" size="1" name="ADC3LPEN" description="ADC3 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="28" size="1" name="BKPRAMLPEN" description="Backup RAM Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="29" size="1" name="SRAM4LPEN" description="SRAM4 Clock Enable During CSleep&#xa;              Mode" />
    </Register>
    <Register start="+0x16C" size="0" name="C1_APB3LPENR" access="Read/Write" description="RCC APB3 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="LTDCLPEN" description="LTDC peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="6" size="1" name="WWDG1LPEN" description="WWDG1 Clock Enable During CSleep&#xa;              Mode" />
    </Register>
    <Register start="+0x10C" size="0" name="APB3LPENR" access="Read/Write" description="RCC APB3 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="LTDCLPEN" description="LTDC peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="6" size="1" name="WWDG1LPEN" description="WWDG1 Clock Enable During CSleep&#xa;              Mode" />
    </Register>
    <Register start="+0x110" size="0" name="APB1LLPENR" access="Read/Write" description="RCC APB1 Low Sleep Clock&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM2LPEN" description="TIM2 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="1" size="1" name="TIM3LPEN" description="TIM3 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="2" size="1" name="TIM4LPEN" description="TIM4 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="3" size="1" name="TIM5LPEN" description="TIM5 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="4" size="1" name="TIM6LPEN" description="TIM6 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="5" size="1" name="TIM7LPEN" description="TIM7 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="6" size="1" name="TIM12LPEN" description="TIM12 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="7" size="1" name="TIM13LPEN" description="TIM13 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="8" size="1" name="TIM14LPEN" description="TIM14 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="9" size="1" name="LPTIM1LPEN" description="LPTIM1 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="14" size="1" name="SPI2LPEN" description="SPI2 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="15" size="1" name="SPI3LPEN" description="SPI3 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="16" size="1" name="SPDIFRXLPEN" description="SPDIFRX Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="17" size="1" name="USART2LPEN" description="USART2 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="18" size="1" name="USART3LPEN" description="USART3 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="19" size="1" name="UART4LPEN" description="UART4 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="20" size="1" name="UART5LPEN" description="UART5 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="21" size="1" name="I2C1LPEN" description="I2C1 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="22" size="1" name="I2C2LPEN" description="I2C2 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="23" size="1" name="I2C3LPEN" description="I2C3 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="27" size="1" name="HDMICECLPEN" description="HDMI-CEC Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="29" size="1" name="DAC12LPEN" description="DAC1/2 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="30" size="1" name="USART7LPEN" description="USART7 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="31" size="1" name="USART8LPEN" description="USART8 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
    </Register>
    <Register start="+0x170" size="0" name="C1_APB1LLPENR" access="Read/Write" description="RCC APB1 Low Sleep Clock&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM2LPEN" description="TIM2 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="1" size="1" name="TIM3LPEN" description="TIM3 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="2" size="1" name="TIM4LPEN" description="TIM4 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="3" size="1" name="TIM5LPEN" description="TIM5 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="4" size="1" name="TIM6LPEN" description="TIM6 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="5" size="1" name="TIM7LPEN" description="TIM7 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="6" size="1" name="TIM12LPEN" description="TIM12 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="7" size="1" name="TIM13LPEN" description="TIM13 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="8" size="1" name="TIM14LPEN" description="TIM14 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="9" size="1" name="LPTIM1LPEN" description="LPTIM1 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="14" size="1" name="SPI2LPEN" description="SPI2 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="15" size="1" name="SPI3LPEN" description="SPI3 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="16" size="1" name="SPDIFRXLPEN" description="SPDIFRX Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="17" size="1" name="USART2LPEN" description="USART2 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="18" size="1" name="USART3LPEN" description="USART3 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="19" size="1" name="UART4LPEN" description="UART4 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="20" size="1" name="UART5LPEN" description="UART5 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="21" size="1" name="I2C1LPEN" description="I2C1 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="22" size="1" name="I2C2LPEN" description="I2C2 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="23" size="1" name="I2C3LPEN" description="I2C3 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="27" size="1" name="HDMICECLPEN" description="HDMI-CEC Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="29" size="1" name="DAC12LPEN" description="DAC1/2 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="30" size="1" name="USART7LPEN" description="USART7 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="31" size="1" name="USART8LPEN" description="USART8 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
    </Register>
    <Register start="+0x174" size="0" name="C1_APB1HLPENR" access="Read/Write" description="RCC APB1 High Sleep Clock&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="CRSLPEN" description="Clock Recovery System peripheral clock&#xa;              enable during CSleep mode" />
      <BitField start="2" size="1" name="SWPLPEN" description="SWPMI Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="4" size="1" name="OPAMPLPEN" description="OPAMP peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="5" size="1" name="MDIOSLPEN" description="MDIOS peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="8" size="1" name="FDCANLPEN" description="FDCAN Peripheral Clocks Enable During&#xa;              CSleep Mode" />
    </Register>
    <Register start="+0x114" size="0" name="APB1HLPENR" access="Read/Write" description="RCC APB1 High Sleep Clock&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="CRSLPEN" description="Clock Recovery System peripheral clock&#xa;              enable during CSleep mode" />
      <BitField start="2" size="1" name="SWPLPEN" description="SWPMI Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="4" size="1" name="OPAMPLPEN" description="OPAMP peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="5" size="1" name="MDIOSLPEN" description="MDIOS peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="8" size="1" name="FDCANLPEN" description="FDCAN Peripheral Clocks Enable During&#xa;              CSleep Mode" />
    </Register>
    <Register start="+0x118" size="0" name="APB2LPENR" access="Read/Write" description="RCC APB2 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1LPEN" description="TIM1 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="1" size="1" name="TIM8LPEN" description="TIM8 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="4" size="1" name="USART1LPEN" description="USART1 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="5" size="1" name="USART6LPEN" description="USART6 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="12" size="1" name="SPI1LPEN" description="SPI1 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="13" size="1" name="SPI4LPEN" description="SPI4 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="16" size="1" name="TIM15LPEN" description="TIM15 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="17" size="1" name="TIM16LPEN" description="TIM16 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="18" size="1" name="TIM17LPEN" description="TIM17 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="20" size="1" name="SPI5LPEN" description="SPI5 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="22" size="1" name="SAI1LPEN" description="SAI1 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="23" size="1" name="SAI2LPEN" description="SAI2 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="24" size="1" name="SAI3LPEN" description="SAI3 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="28" size="1" name="DFSDM1LPEN" description="DFSDM1 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="29" size="1" name="HRTIMLPEN" description="HRTIM peripheral clock enable during&#xa;              CSleep mode" />
    </Register>
    <Register start="+0x178" size="0" name="C1_APB2LPENR" access="Read/Write" description="RCC APB2 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIM1LPEN" description="TIM1 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="1" size="1" name="TIM8LPEN" description="TIM8 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="4" size="1" name="USART1LPEN" description="USART1 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="5" size="1" name="USART6LPEN" description="USART6 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="12" size="1" name="SPI1LPEN" description="SPI1 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="13" size="1" name="SPI4LPEN" description="SPI4 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="16" size="1" name="TIM15LPEN" description="TIM15 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="17" size="1" name="TIM16LPEN" description="TIM16 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="18" size="1" name="TIM17LPEN" description="TIM17 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="20" size="1" name="SPI5LPEN" description="SPI5 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="22" size="1" name="SAI1LPEN" description="SAI1 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="23" size="1" name="SAI2LPEN" description="SAI2 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="24" size="1" name="SAI3LPEN" description="SAI3 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="28" size="1" name="DFSDM1LPEN" description="DFSDM1 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="29" size="1" name="HRTIMLPEN" description="HRTIM peripheral clock enable during&#xa;              CSleep mode" />
    </Register>
    <Register start="+0x17C" size="0" name="C1_APB4LPENR" access="Read/Write" description="RCC APB4 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SYSCFGLPEN" description="SYSCFG peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="3" size="1" name="LPUART1LPEN" description="LPUART1 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="5" size="1" name="SPI6LPEN" description="SPI6 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="7" size="1" name="I2C4LPEN" description="I2C4 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="9" size="1" name="LPTIM2LPEN" description="LPTIM2 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="10" size="1" name="LPTIM3LPEN" description="LPTIM3 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="11" size="1" name="LPTIM4LPEN" description="LPTIM4 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="12" size="1" name="LPTIM5LPEN" description="LPTIM5 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="14" size="1" name="COMP12LPEN" description="COMP1/2 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="15" size="1" name="VREFLPEN" description="VREF peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="16" size="1" name="RTCAPBLPEN" description="RTC APB Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="21" size="1" name="SAI4LPEN" description="SAI4 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
    </Register>
    <Register start="+0x11C" size="0" name="APB4LPENR" access="Read/Write" description="RCC APB4 Sleep Clock Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="SYSCFGLPEN" description="SYSCFG peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="3" size="1" name="LPUART1LPEN" description="LPUART1 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="5" size="1" name="SPI6LPEN" description="SPI6 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="7" size="1" name="I2C4LPEN" description="I2C4 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="9" size="1" name="LPTIM2LPEN" description="LPTIM2 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="10" size="1" name="LPTIM3LPEN" description="LPTIM3 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="11" size="1" name="LPTIM4LPEN" description="LPTIM4 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="12" size="1" name="LPTIM5LPEN" description="LPTIM5 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
      <BitField start="14" size="1" name="COMP12LPEN" description="COMP1/2 peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="15" size="1" name="VREFLPEN" description="VREF peripheral clock enable during&#xa;              CSleep mode" />
      <BitField start="16" size="1" name="RTCAPBLPEN" description="RTC APB Clock Enable During CSleep&#xa;              Mode" />
      <BitField start="21" size="1" name="SAI4LPEN" description="SAI4 Peripheral Clocks Enable During&#xa;              CSleep Mode" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTIM1" start="0x40002400" description="Low power timer">
    <Register start="+0x0" size="0" name="ISR" access="ReadOnly" description="Interrupt and Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="DOWN" description="Counter direction change up to&#xa;              down" />
      <BitField start="5" size="1" name="UP" description="Counter direction change down to&#xa;              up" />
      <BitField start="4" size="1" name="ARROK" description="Autoreload register update&#xa;              OK" />
      <BitField start="3" size="1" name="CMPOK" description="Compare register update OK" />
      <BitField start="2" size="1" name="EXTTRIG" description="External trigger edge&#xa;              event" />
      <BitField start="1" size="1" name="ARRM" description="Autoreload match" />
      <BitField start="0" size="1" name="CMPM" description="Compare match" />
    </Register>
    <Register start="+0x4" size="0" name="ICR" access="WriteOnly" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="DOWNCF" description="Direction change to down Clear&#xa;              Flag" />
      <BitField start="5" size="1" name="UPCF" description="Direction change to UP Clear&#xa;              Flag" />
      <BitField start="4" size="1" name="ARROKCF" description="Autoreload register update OK Clear&#xa;              Flag" />
      <BitField start="3" size="1" name="CMPOKCF" description="Compare register update OK Clear&#xa;              Flag" />
      <BitField start="2" size="1" name="EXTTRIGCF" description="External trigger valid edge Clear&#xa;              Flag" />
      <BitField start="1" size="1" name="ARRMCF" description="Autoreload match Clear&#xa;              Flag" />
      <BitField start="0" size="1" name="CMPMCF" description="compare match Clear Flag" />
    </Register>
    <Register start="+0x8" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="DOWNIE" description="Direction change to down Interrupt&#xa;              Enable" />
      <BitField start="5" size="1" name="UPIE" description="Direction change to UP Interrupt&#xa;              Enable" />
      <BitField start="4" size="1" name="ARROKIE" description="Autoreload register update OK Interrupt&#xa;              Enable" />
      <BitField start="3" size="1" name="CMPOKIE" description="Compare register update OK Interrupt&#xa;              Enable" />
      <BitField start="2" size="1" name="EXTTRIGIE" description="External trigger valid edge Interrupt&#xa;              Enable" />
      <BitField start="1" size="1" name="ARRMIE" description="Autoreload match Interrupt&#xa;              Enable" />
      <BitField start="0" size="1" name="CMPMIE" description="Compare match Interrupt&#xa;              Enable" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="ENC" description="Encoder mode enable" />
      <BitField start="23" size="1" name="COUNTMODE" description="counter mode enabled" />
      <BitField start="22" size="1" name="PRELOAD" description="Registers update mode" />
      <BitField start="21" size="1" name="WAVPOL" description="Waveform shape polarity" />
      <BitField start="20" size="1" name="WAVE" description="Waveform shape" />
      <BitField start="19" size="1" name="TIMOUT" description="Timeout enable" />
      <BitField start="17" size="2" name="TRIGEN" description="Trigger enable and&#xa;              polarity" />
      <BitField start="13" size="3" name="TRIGSEL" description="Trigger selector" />
      <BitField start="9" size="3" name="PRESC" description="Clock prescaler" />
      <BitField start="6" size="2" name="TRGFLT" description="Configurable digital filter for&#xa;              trigger" />
      <BitField start="3" size="2" name="CKFLT" description="Configurable digital filter for external&#xa;              clock" />
      <BitField start="1" size="2" name="CKPOL" description="Clock Polarity" />
      <BitField start="0" size="1" name="CKSEL" description="Clock selector" />
    </Register>
    <Register start="+0x10" size="0" name="CR" access="Read/Write" description="Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="LPTIM Enable" />
      <BitField start="1" size="1" name="SNGSTRT" description="LPTIM start in single mode" />
      <BitField start="2" size="1" name="CNTSTRT" description="Timer start in continuous&#xa;              mode" />
      <BitField start="3" size="1" name="COUNTRST" description="Counter reset" />
      <BitField start="4" size="1" name="RSTARE" description="Reset after read enable" />
    </Register>
    <Register start="+0x14" size="0" name="CMP" access="Read/Write" description="Compare Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Compare value" />
    </Register>
    <Register start="+0x18" size="0" name="ARR" access="Read/Write" description="Autoreload Register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto reload value" />
    </Register>
    <Register start="+0x1C" size="0" name="CNT" access="ReadOnly" description="Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Counter value" />
    </Register>
    <Register start="+0x24" size="0" name="LPTIM_CFGR2" access="Read/Write" description="LPTIM configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="IN1SEL" description="LPTIM Input 1 selection" />
      <BitField start="4" size="2" name="IN2SEL" description="LPTIM Input 2 selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTIM2" start="0x58002400" description="Low power timer">
    <Register start="+0x0" size="0" name="ISR" access="ReadOnly" description="Interrupt and Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="DOWN" description="Counter direction change up to&#xa;              down" />
      <BitField start="5" size="1" name="UP" description="Counter direction change down to&#xa;              up" />
      <BitField start="4" size="1" name="ARROK" description="Autoreload register update&#xa;              OK" />
      <BitField start="3" size="1" name="CMPOK" description="Compare register update OK" />
      <BitField start="2" size="1" name="EXTTRIG" description="External trigger edge&#xa;              event" />
      <BitField start="1" size="1" name="ARRM" description="Autoreload match" />
      <BitField start="0" size="1" name="CMPM" description="Compare match" />
    </Register>
    <Register start="+0x4" size="0" name="ICR" access="WriteOnly" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="DOWNCF" description="Direction change to down Clear&#xa;              Flag" />
      <BitField start="5" size="1" name="UPCF" description="Direction change to UP Clear&#xa;              Flag" />
      <BitField start="4" size="1" name="ARROKCF" description="Autoreload register update OK Clear&#xa;              Flag" />
      <BitField start="3" size="1" name="CMPOKCF" description="Compare register update OK Clear&#xa;              Flag" />
      <BitField start="2" size="1" name="EXTTRIGCF" description="External trigger valid edge Clear&#xa;              Flag" />
      <BitField start="1" size="1" name="ARRMCF" description="Autoreload match Clear&#xa;              Flag" />
      <BitField start="0" size="1" name="CMPMCF" description="compare match Clear Flag" />
    </Register>
    <Register start="+0x8" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="DOWNIE" description="Direction change to down Interrupt&#xa;              Enable" />
      <BitField start="5" size="1" name="UPIE" description="Direction change to UP Interrupt&#xa;              Enable" />
      <BitField start="4" size="1" name="ARROKIE" description="Autoreload register update OK Interrupt&#xa;              Enable" />
      <BitField start="3" size="1" name="CMPOKIE" description="Compare register update OK Interrupt&#xa;              Enable" />
      <BitField start="2" size="1" name="EXTTRIGIE" description="External trigger valid edge Interrupt&#xa;              Enable" />
      <BitField start="1" size="1" name="ARRMIE" description="Autoreload match Interrupt&#xa;              Enable" />
      <BitField start="0" size="1" name="CMPMIE" description="Compare match Interrupt&#xa;              Enable" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="ENC" description="Encoder mode enable" />
      <BitField start="23" size="1" name="COUNTMODE" description="counter mode enabled" />
      <BitField start="22" size="1" name="PRELOAD" description="Registers update mode" />
      <BitField start="21" size="1" name="WAVPOL" description="Waveform shape polarity" />
      <BitField start="20" size="1" name="WAVE" description="Waveform shape" />
      <BitField start="19" size="1" name="TIMOUT" description="Timeout enable" />
      <BitField start="17" size="2" name="TRIGEN" description="Trigger enable and&#xa;              polarity" />
      <BitField start="13" size="3" name="TRIGSEL" description="Trigger selector" />
      <BitField start="9" size="3" name="PRESC" description="Clock prescaler" />
      <BitField start="6" size="2" name="TRGFLT" description="Configurable digital filter for&#xa;              trigger" />
      <BitField start="3" size="2" name="CKFLT" description="Configurable digital filter for external&#xa;              clock" />
      <BitField start="1" size="2" name="CKPOL" description="Clock Polarity" />
      <BitField start="0" size="1" name="CKSEL" description="Clock selector" />
    </Register>
    <Register start="+0x10" size="0" name="CR" access="Read/Write" description="Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="LPTIM Enable" />
      <BitField start="1" size="1" name="SNGSTRT" description="LPTIM start in single mode" />
      <BitField start="2" size="1" name="CNTSTRT" description="Timer start in continuous&#xa;              mode" />
      <BitField start="3" size="1" name="COUNTRST" description="Counter reset" />
      <BitField start="4" size="1" name="RSTARE" description="Reset after read enable" />
    </Register>
    <Register start="+0x14" size="0" name="CMP" access="Read/Write" description="Compare Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Compare value" />
    </Register>
    <Register start="+0x18" size="0" name="ARR" access="Read/Write" description="Autoreload Register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto reload value" />
    </Register>
    <Register start="+0x1C" size="0" name="CNT" access="ReadOnly" description="Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Counter value" />
    </Register>
    <Register start="+0x24" size="0" name="LPTIM_CFGR2" access="Read/Write" description="LPTIM configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="IN1SEL" description="LPTIM Input 1 selection" />
      <BitField start="4" size="2" name="IN2SEL" description="LPTIM Input 2 selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTIM3" start="0x58002800" description="Low power timer">
    <Register start="+0x0" size="0" name="ISR" access="ReadOnly" description="Interrupt and Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="DOWN" description="Counter direction change up to&#xa;              down" />
      <BitField start="5" size="1" name="UP" description="Counter direction change down to&#xa;              up" />
      <BitField start="4" size="1" name="ARROK" description="Autoreload register update&#xa;              OK" />
      <BitField start="3" size="1" name="CMPOK" description="Compare register update OK" />
      <BitField start="2" size="1" name="EXTTRIG" description="External trigger edge&#xa;              event" />
      <BitField start="1" size="1" name="ARRM" description="Autoreload match" />
      <BitField start="0" size="1" name="CMPM" description="Compare match" />
    </Register>
    <Register start="+0x4" size="0" name="ICR" access="WriteOnly" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="DOWNCF" description="Direction change to down Clear&#xa;              Flag" />
      <BitField start="5" size="1" name="UPCF" description="Direction change to UP Clear&#xa;              Flag" />
      <BitField start="4" size="1" name="ARROKCF" description="Autoreload register update OK Clear&#xa;              Flag" />
      <BitField start="3" size="1" name="CMPOKCF" description="Compare register update OK Clear&#xa;              Flag" />
      <BitField start="2" size="1" name="EXTTRIGCF" description="External trigger valid edge Clear&#xa;              Flag" />
      <BitField start="1" size="1" name="ARRMCF" description="Autoreload match Clear&#xa;              Flag" />
      <BitField start="0" size="1" name="CMPMCF" description="compare match Clear Flag" />
    </Register>
    <Register start="+0x8" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="DOWNIE" description="Direction change to down Interrupt&#xa;              Enable" />
      <BitField start="5" size="1" name="UPIE" description="Direction change to UP Interrupt&#xa;              Enable" />
      <BitField start="4" size="1" name="ARROKIE" description="Autoreload register update OK Interrupt&#xa;              Enable" />
      <BitField start="3" size="1" name="CMPOKIE" description="Compare register update OK Interrupt&#xa;              Enable" />
      <BitField start="2" size="1" name="EXTTRIGIE" description="External trigger valid edge Interrupt&#xa;              Enable" />
      <BitField start="1" size="1" name="ARRMIE" description="Autoreload match Interrupt&#xa;              Enable" />
      <BitField start="0" size="1" name="CMPMIE" description="Compare match Interrupt&#xa;              Enable" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="ENC" description="Encoder mode enable" />
      <BitField start="23" size="1" name="COUNTMODE" description="counter mode enabled" />
      <BitField start="22" size="1" name="PRELOAD" description="Registers update mode" />
      <BitField start="21" size="1" name="WAVPOL" description="Waveform shape polarity" />
      <BitField start="20" size="1" name="WAVE" description="Waveform shape" />
      <BitField start="19" size="1" name="TIMOUT" description="Timeout enable" />
      <BitField start="17" size="2" name="TRIGEN" description="Trigger enable and&#xa;              polarity" />
      <BitField start="13" size="3" name="TRIGSEL" description="Trigger selector" />
      <BitField start="9" size="3" name="PRESC" description="Clock prescaler" />
      <BitField start="6" size="2" name="TRGFLT" description="Configurable digital filter for&#xa;              trigger" />
      <BitField start="3" size="2" name="CKFLT" description="Configurable digital filter for external&#xa;              clock" />
      <BitField start="1" size="2" name="CKPOL" description="Clock Polarity" />
      <BitField start="0" size="1" name="CKSEL" description="Clock selector" />
    </Register>
    <Register start="+0x10" size="0" name="CR" access="Read/Write" description="Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="LPTIM Enable" />
      <BitField start="1" size="1" name="SNGSTRT" description="LPTIM start in single mode" />
      <BitField start="2" size="1" name="CNTSTRT" description="Timer start in continuous&#xa;              mode" />
      <BitField start="3" size="1" name="COUNTRST" description="Counter reset" />
      <BitField start="4" size="1" name="RSTARE" description="Reset after read enable" />
    </Register>
    <Register start="+0x14" size="0" name="CMP" access="Read/Write" description="Compare Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Compare value" />
    </Register>
    <Register start="+0x18" size="0" name="ARR" access="Read/Write" description="Autoreload Register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto reload value" />
    </Register>
    <Register start="+0x1C" size="0" name="CNT" access="ReadOnly" description="Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Counter value" />
    </Register>
    <Register start="+0x24" size="0" name="LPTIM_CFGR2" access="Read/Write" description="LPTIM configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="IN1SEL" description="LPTIM Input 1 selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTIM4" start="0x58002C00" description="Low power timer">
    <Register start="+0x0" size="0" name="ISR" access="ReadOnly" description="Interrupt and Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="DOWN" description="Counter direction change up to&#xa;              down" />
      <BitField start="5" size="1" name="UP" description="Counter direction change down to&#xa;              up" />
      <BitField start="4" size="1" name="ARROK" description="Autoreload register update&#xa;              OK" />
      <BitField start="3" size="1" name="CMPOK" description="Compare register update OK" />
      <BitField start="2" size="1" name="EXTTRIG" description="External trigger edge&#xa;              event" />
      <BitField start="1" size="1" name="ARRM" description="Autoreload match" />
      <BitField start="0" size="1" name="CMPM" description="Compare match" />
    </Register>
    <Register start="+0x4" size="0" name="ICR" access="WriteOnly" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="DOWNCF" description="Direction change to down Clear&#xa;              Flag" />
      <BitField start="5" size="1" name="UPCF" description="Direction change to UP Clear&#xa;              Flag" />
      <BitField start="4" size="1" name="ARROKCF" description="Autoreload register update OK Clear&#xa;              Flag" />
      <BitField start="3" size="1" name="CMPOKCF" description="Compare register update OK Clear&#xa;              Flag" />
      <BitField start="2" size="1" name="EXTTRIGCF" description="External trigger valid edge Clear&#xa;              Flag" />
      <BitField start="1" size="1" name="ARRMCF" description="Autoreload match Clear&#xa;              Flag" />
      <BitField start="0" size="1" name="CMPMCF" description="compare match Clear Flag" />
    </Register>
    <Register start="+0x8" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="DOWNIE" description="Direction change to down Interrupt&#xa;              Enable" />
      <BitField start="5" size="1" name="UPIE" description="Direction change to UP Interrupt&#xa;              Enable" />
      <BitField start="4" size="1" name="ARROKIE" description="Autoreload register update OK Interrupt&#xa;              Enable" />
      <BitField start="3" size="1" name="CMPOKIE" description="Compare register update OK Interrupt&#xa;              Enable" />
      <BitField start="2" size="1" name="EXTTRIGIE" description="External trigger valid edge Interrupt&#xa;              Enable" />
      <BitField start="1" size="1" name="ARRMIE" description="Autoreload match Interrupt&#xa;              Enable" />
      <BitField start="0" size="1" name="CMPMIE" description="Compare match Interrupt&#xa;              Enable" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="ENC" description="Encoder mode enable" />
      <BitField start="23" size="1" name="COUNTMODE" description="counter mode enabled" />
      <BitField start="22" size="1" name="PRELOAD" description="Registers update mode" />
      <BitField start="21" size="1" name="WAVPOL" description="Waveform shape polarity" />
      <BitField start="20" size="1" name="WAVE" description="Waveform shape" />
      <BitField start="19" size="1" name="TIMOUT" description="Timeout enable" />
      <BitField start="17" size="2" name="TRIGEN" description="Trigger enable and&#xa;              polarity" />
      <BitField start="13" size="3" name="TRIGSEL" description="Trigger selector" />
      <BitField start="9" size="3" name="PRESC" description="Clock prescaler" />
      <BitField start="6" size="2" name="TRGFLT" description="Configurable digital filter for&#xa;              trigger" />
      <BitField start="3" size="2" name="CKFLT" description="Configurable digital filter for external&#xa;              clock" />
      <BitField start="1" size="2" name="CKPOL" description="Clock Polarity" />
      <BitField start="0" size="1" name="CKSEL" description="Clock selector" />
    </Register>
    <Register start="+0x10" size="0" name="CR" access="Read/Write" description="Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="LPTIM Enable" />
      <BitField start="1" size="1" name="SNGSTRT" description="LPTIM start in single mode" />
      <BitField start="2" size="1" name="CNTSTRT" description="Timer start in continuous&#xa;              mode" />
      <BitField start="3" size="1" name="COUNTRST" description="Counter reset" />
      <BitField start="4" size="1" name="RSTARE" description="Reset after read enable" />
    </Register>
    <Register start="+0x14" size="0" name="CMP" access="Read/Write" description="Compare Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Compare value" />
    </Register>
    <Register start="+0x18" size="0" name="ARR" access="Read/Write" description="Autoreload Register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto reload value" />
    </Register>
    <Register start="+0x1C" size="0" name="CNT" access="ReadOnly" description="Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Counter value" />
    </Register>
    <Register start="+0x24" size="0" name="LPTIM_CFGR2" access="Read/Write" description="LPTIM configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="IN1SEL" description="LPTIM Input 1 selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTIM5" start="0x58003000" description="Low power timer">
    <Register start="+0x0" size="0" name="ISR" access="ReadOnly" description="Interrupt and Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="DOWN" description="Counter direction change up to&#xa;              down" />
      <BitField start="5" size="1" name="UP" description="Counter direction change down to&#xa;              up" />
      <BitField start="4" size="1" name="ARROK" description="Autoreload register update&#xa;              OK" />
      <BitField start="3" size="1" name="CMPOK" description="Compare register update OK" />
      <BitField start="2" size="1" name="EXTTRIG" description="External trigger edge&#xa;              event" />
      <BitField start="1" size="1" name="ARRM" description="Autoreload match" />
      <BitField start="0" size="1" name="CMPM" description="Compare match" />
    </Register>
    <Register start="+0x4" size="0" name="ICR" access="WriteOnly" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="DOWNCF" description="Direction change to down Clear&#xa;              Flag" />
      <BitField start="5" size="1" name="UPCF" description="Direction change to UP Clear&#xa;              Flag" />
      <BitField start="4" size="1" name="ARROKCF" description="Autoreload register update OK Clear&#xa;              Flag" />
      <BitField start="3" size="1" name="CMPOKCF" description="Compare register update OK Clear&#xa;              Flag" />
      <BitField start="2" size="1" name="EXTTRIGCF" description="External trigger valid edge Clear&#xa;              Flag" />
      <BitField start="1" size="1" name="ARRMCF" description="Autoreload match Clear&#xa;              Flag" />
      <BitField start="0" size="1" name="CMPMCF" description="compare match Clear Flag" />
    </Register>
    <Register start="+0x8" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="DOWNIE" description="Direction change to down Interrupt&#xa;              Enable" />
      <BitField start="5" size="1" name="UPIE" description="Direction change to UP Interrupt&#xa;              Enable" />
      <BitField start="4" size="1" name="ARROKIE" description="Autoreload register update OK Interrupt&#xa;              Enable" />
      <BitField start="3" size="1" name="CMPOKIE" description="Compare register update OK Interrupt&#xa;              Enable" />
      <BitField start="2" size="1" name="EXTTRIGIE" description="External trigger valid edge Interrupt&#xa;              Enable" />
      <BitField start="1" size="1" name="ARRMIE" description="Autoreload match Interrupt&#xa;              Enable" />
      <BitField start="0" size="1" name="CMPMIE" description="Compare match Interrupt&#xa;              Enable" />
    </Register>
    <Register start="+0xC" size="0" name="CFGR" access="Read/Write" description="Configuration Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="ENC" description="Encoder mode enable" />
      <BitField start="23" size="1" name="COUNTMODE" description="counter mode enabled" />
      <BitField start="22" size="1" name="PRELOAD" description="Registers update mode" />
      <BitField start="21" size="1" name="WAVPOL" description="Waveform shape polarity" />
      <BitField start="20" size="1" name="WAVE" description="Waveform shape" />
      <BitField start="19" size="1" name="TIMOUT" description="Timeout enable" />
      <BitField start="17" size="2" name="TRIGEN" description="Trigger enable and&#xa;              polarity" />
      <BitField start="13" size="3" name="TRIGSEL" description="Trigger selector" />
      <BitField start="9" size="3" name="PRESC" description="Clock prescaler" />
      <BitField start="6" size="2" name="TRGFLT" description="Configurable digital filter for&#xa;              trigger" />
      <BitField start="3" size="2" name="CKFLT" description="Configurable digital filter for external&#xa;              clock" />
      <BitField start="1" size="2" name="CKPOL" description="Clock Polarity" />
      <BitField start="0" size="1" name="CKSEL" description="Clock selector" />
    </Register>
    <Register start="+0x10" size="0" name="CR" access="Read/Write" description="Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENABLE" description="LPTIM Enable" />
      <BitField start="1" size="1" name="SNGSTRT" description="LPTIM start in single mode" />
      <BitField start="2" size="1" name="CNTSTRT" description="Timer start in continuous&#xa;              mode" />
      <BitField start="3" size="1" name="COUNTRST" description="Counter reset" />
      <BitField start="4" size="1" name="RSTARE" description="Reset after read enable" />
    </Register>
    <Register start="+0x14" size="0" name="CMP" access="Read/Write" description="Compare Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP" description="Compare value" />
    </Register>
    <Register start="+0x18" size="0" name="ARR" access="Read/Write" description="Autoreload Register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto reload value" />
    </Register>
    <Register start="+0x1C" size="0" name="CNT" access="ReadOnly" description="Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Counter value" />
    </Register>
    <Register start="+0x24" size="0" name="LPTIM_CFGR2" access="Read/Write" description="LPTIM configuration register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="IN1SEL" description="LPTIM Input 1 selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPUART1" start="0x58000C00" description="LPUART1">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt&#xa;              enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt&#xa;              enable" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="21" size="5" name="DEAT" description="Driver Enable assertion&#xa;              time" />
      <BitField start="16" size="5" name="DEDT" description="Driver Enable deassertion&#xa;              time" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt&#xa;              enable" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="0" size="1" name="UE" description="USART enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="ADD" description="Address of the USART node" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="18" size="1" name="DATAINV" description="Binary data inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level&#xa;              inversion" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level&#xa;              inversion" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address&#xa;              Detection" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold&#xa;              configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt&#xa;              enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold&#xa;              configuration" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt&#xa;              enable" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt&#xa;              enable" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag&#xa;              selection" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity&#xa;              selection" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception&#xa;              Error" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="20" name="BRR" description="BRR" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="8" name="GT" description="Guard time value" />
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush&#xa;              request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status&#xa;          register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="2" size="1" name="NE" description="NE" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="0" size="1" name="PE" description="PE" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear&#xa;              flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear&#xa;              flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear&#xa;              flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="Prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SYSCFG" start="0x58000400" description="System configuration controller">
    <Register start="+0x4" size="0" name="PMCR" access="Read/Write" description="peripheral mode configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="I2C1FMP" description="I2C1 Fm+" />
      <BitField start="1" size="1" name="I2C2FMP" description="I2C2 Fm+" />
      <BitField start="2" size="1" name="I2C3FMP" description="I2C3 Fm+" />
      <BitField start="3" size="1" name="I2C4FMP" description="I2C4 Fm+" />
      <BitField start="4" size="1" name="PB6FMP" description="PB(6) Fm+" />
      <BitField start="5" size="1" name="PB7FMP" description="PB(7) Fast Mode Plus" />
      <BitField start="6" size="1" name="PB8FMP" description="PB(8) Fast Mode Plus" />
      <BitField start="7" size="1" name="PB9FMP" description="PB(9) Fm+" />
      <BitField start="8" size="1" name="BOOSTE" description="Booster Enable" />
      <BitField start="21" size="3" name="EPIS" description="Ethernet PHY Interface&#xa;              Selection" />
      <BitField start="24" size="1" name="PA0SO" description="PA0 Switch Open" />
      <BitField start="25" size="1" name="PA1SO" description="PA1 Switch Open" />
      <BitField start="26" size="1" name="PC2SO" description="PC2 Switch Open" />
      <BitField start="27" size="1" name="PC3SO" description="PC3 Switch Open" />
    </Register>
    <Register start="+0x8" size="0" name="EXTICR1" access="Read/Write" description="external interrupt configuration register&#xa;          1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="EXTI3" description="EXTI x configuration (x = 0 to&#xa;              3)" />
      <BitField start="8" size="4" name="EXTI2" description="EXTI x configuration (x = 0 to&#xa;              3)" />
      <BitField start="4" size="4" name="EXTI1" description="EXTI x configuration (x = 0 to&#xa;              3)" />
      <BitField start="0" size="4" name="EXTI0" description="EXTI x configuration (x = 0 to&#xa;              3)" />
    </Register>
    <Register start="+0xC" size="0" name="EXTICR2" access="Read/Write" description="external interrupt configuration register&#xa;          2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="EXTI7" description="EXTI x configuration (x = 4 to&#xa;              7)" />
      <BitField start="8" size="4" name="EXTI6" description="EXTI x configuration (x = 4 to&#xa;              7)" />
      <BitField start="4" size="4" name="EXTI5" description="EXTI x configuration (x = 4 to&#xa;              7)" />
      <BitField start="0" size="4" name="EXTI4" description="EXTI x configuration (x = 4 to&#xa;              7)" />
    </Register>
    <Register start="+0x10" size="0" name="EXTICR3" access="Read/Write" description="external interrupt configuration register&#xa;          3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="EXTI11" description="EXTI x configuration (x = 8 to&#xa;              11)" />
      <BitField start="8" size="4" name="EXTI10" description="EXTI10" />
      <BitField start="4" size="4" name="EXTI9" description="EXTI x configuration (x = 8 to&#xa;              11)" />
      <BitField start="0" size="4" name="EXTI8" description="EXTI x configuration (x = 8 to&#xa;              11)" />
    </Register>
    <Register start="+0x14" size="0" name="EXTICR4" access="Read/Write" description="external interrupt configuration register&#xa;          4" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="EXTI15" description="EXTI x configuration (x = 12 to&#xa;              15)" />
      <BitField start="8" size="4" name="EXTI14" description="EXTI x configuration (x = 12 to&#xa;              15)" />
      <BitField start="4" size="4" name="EXTI13" description="EXTI x configuration (x = 12 to&#xa;              15)" />
      <BitField start="0" size="4" name="EXTI12" description="EXTI x configuration (x = 12 to&#xa;              15)" />
    </Register>
    <Register start="+0x20" size="0" name="CCCSR" access="Read/Write" description="compensation cell control/status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="enable" />
      <BitField start="1" size="1" name="CS" description="Code selection" />
      <BitField start="8" size="1" name="READY" description="Compensation cell ready&#xa;              flag" />
      <BitField start="16" size="1" name="HSLV" description="High-speed at low-voltage" />
    </Register>
    <Register start="+0x24" size="0" name="CCVR" access="ReadOnly" description="SYSCFG compensation cell value&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="NCV" description="NMOS compensation value" />
      <BitField start="4" size="4" name="PCV" description="PMOS compensation value" />
    </Register>
    <Register start="+0x28" size="0" name="CCCR" access="Read/Write" description="SYSCFG compensation cell code&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="NCC" description="NMOS compensation code" />
      <BitField start="4" size="4" name="PCC" description="PMOS compensation code" />
    </Register>
    <Register start="+0x124" size="0" name="PKGR" access="ReadOnly" description="SYSCFG package register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PKG" description="Package" />
    </Register>
    <Register start="+0x300" size="0" name="UR0" access="ReadOnly" description="SYSCFG user register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKS" description="Bank Swap" />
      <BitField start="16" size="8" name="RDP" description="Readout protection" />
    </Register>
    <Register start="+0x308" size="0" name="UR2" access="Read/Write" description="SYSCFG user register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="BORH" description="BOR_LVL Brownout Reset Threshold&#xa;              Level" />
      <BitField start="16" size="16" name="BOOT_ADD0" description="Boot Address 0" />
    </Register>
    <Register start="+0x30C" size="0" name="UR3" access="Read/Write" description="SYSCFG user register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BOOT_ADD1" description="Boot Address 1" />
    </Register>
    <Register start="+0x310" size="0" name="UR4" access="ReadOnly" description="SYSCFG user register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="MEPAD_1" description="Mass Erase Protected Area Disabled for&#xa;              bank 1" />
    </Register>
    <Register start="+0x314" size="0" name="UR5" access="ReadOnly" description="SYSCFG user register 5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MESAD_1" description="Mass erase secured area disabled for&#xa;              bank 1" />
      <BitField start="16" size="8" name="WRPN_1" description="Write protection for flash bank&#xa;              1" />
    </Register>
    <Register start="+0x318" size="0" name="UR6" access="ReadOnly" description="SYSCFG user register 6" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="PA_BEG_1" description="Protected area start address for bank&#xa;              1" />
      <BitField start="16" size="12" name="PA_END_1" description="Protected area end address for bank&#xa;              1" />
    </Register>
    <Register start="+0x31C" size="0" name="UR7" access="ReadOnly" description="SYSCFG user register 7" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="SA_BEG_1" description="Secured area start address for bank&#xa;              1" />
      <BitField start="16" size="12" name="SA_END_1" description="Secured area end address for bank&#xa;              1" />
    </Register>
    <Register start="+0x320" size="0" name="UR8" access="ReadOnly" description="SYSCFG user register 8" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MEPAD_2" description="Mass erase protected area disabled for&#xa;              bank 2" />
      <BitField start="16" size="1" name="MESAD_2" description="Mass erase secured area disabled for&#xa;              bank 2" />
    </Register>
    <Register start="+0x324" size="0" name="UR9" access="ReadOnly" description="SYSCFG user register 9" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WRPN_2" description="Write protection for flash bank&#xa;              2" />
      <BitField start="16" size="12" name="PA_BEG_2" description="Protected area start address for bank&#xa;              2" />
    </Register>
    <Register start="+0x328" size="0" name="UR10" access="ReadOnly" description="SYSCFG user register 10" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="PA_END_2" description="Protected area end address for bank&#xa;              2" />
      <BitField start="16" size="12" name="SA_BEG_2" description="Secured area start address for bank&#xa;              2" />
    </Register>
    <Register start="+0x32C" size="0" name="UR11" access="ReadOnly" description="SYSCFG user register 11" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="SA_END_2" description="Secured area end address for bank&#xa;              2" />
      <BitField start="16" size="1" name="IWDG1M" description="Independent Watchdog 1&#xa;              mode" />
    </Register>
    <Register start="+0x330" size="0" name="UR12" access="ReadOnly" description="SYSCFG user register 12" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="SECURE" description="Secure mode" />
    </Register>
    <Register start="+0x334" size="0" name="UR13" access="ReadOnly" description="SYSCFG user register 13" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SDRS" description="Secured DTCM RAM Size" />
      <BitField start="16" size="1" name="D1SBRST" description="D1 Standby reset" />
    </Register>
    <Register start="+0x338" size="0" name="UR14" access="Read/Write" description="SYSCFG user register 14" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="D1STPRST" description="D1 Stop Reset" />
    </Register>
    <Register start="+0x33C" size="0" name="UR15" access="ReadOnly" description="SYSCFG user register 15" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="FZIWDGSTB" description="Freeze independent watchdog in Standby&#xa;              mode" />
    </Register>
    <Register start="+0x340" size="0" name="UR16" access="ReadOnly" description="SYSCFG user register 16" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FZIWDGSTP" description="Freeze independent watchdog in Stop&#xa;              mode" />
      <BitField start="16" size="1" name="PKP" description="Private key programmed" />
    </Register>
    <Register start="+0x344" size="0" name="UR17" access="ReadOnly" description="SYSCFG user register 17" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IO_HSLV" description="I/O high speed / low&#xa;              voltage" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EXTI" start="0x58000000" description="External interrupt/event&#xa;      controller">
    <Register start="+0x0" size="0" name="RTSR1" access="Read/Write" description="EXTI rising trigger selection&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TR0" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="1" size="1" name="TR1" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="2" size="1" name="TR2" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="3" size="1" name="TR3" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="4" size="1" name="TR4" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="5" size="1" name="TR5" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="6" size="1" name="TR6" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="7" size="1" name="TR7" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="8" size="1" name="TR8" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="9" size="1" name="TR9" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="10" size="1" name="TR10" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="11" size="1" name="TR11" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="12" size="1" name="TR12" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="13" size="1" name="TR13" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="14" size="1" name="TR14" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="15" size="1" name="TR15" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="16" size="1" name="TR16" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="17" size="1" name="TR17" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="18" size="1" name="TR18" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="19" size="1" name="TR19" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="20" size="1" name="TR20" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="21" size="1" name="TR21" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
    </Register>
    <Register start="+0x4" size="0" name="FTSR1" access="Read/Write" description="EXTI falling trigger selection&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TR0" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="1" size="1" name="TR1" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="2" size="1" name="TR2" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="3" size="1" name="TR3" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="4" size="1" name="TR4" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="5" size="1" name="TR5" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="6" size="1" name="TR6" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="7" size="1" name="TR7" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="8" size="1" name="TR8" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="9" size="1" name="TR9" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="10" size="1" name="TR10" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="11" size="1" name="TR11" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="12" size="1" name="TR12" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="13" size="1" name="TR13" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="14" size="1" name="TR14" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="15" size="1" name="TR15" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="16" size="1" name="TR16" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="17" size="1" name="TR17" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="18" size="1" name="TR18" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="19" size="1" name="TR19" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="20" size="1" name="TR20" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="21" size="1" name="TR21" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
    </Register>
    <Register start="+0x8" size="0" name="SWIER1" access="Read/Write" description="EXTI software interrupt event&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWIER0" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="1" size="1" name="SWIER1" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="2" size="1" name="SWIER2" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="3" size="1" name="SWIER3" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="4" size="1" name="SWIER4" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="5" size="1" name="SWIER5" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="6" size="1" name="SWIER6" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="7" size="1" name="SWIER7" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="8" size="1" name="SWIER8" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="9" size="1" name="SWIER9" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="10" size="1" name="SWIER10" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="11" size="1" name="SWIER11" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="12" size="1" name="SWIER12" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="13" size="1" name="SWIER13" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="14" size="1" name="SWIER14" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="15" size="1" name="SWIER15" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="16" size="1" name="SWIER16" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="17" size="1" name="SWIER17" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="18" size="1" name="SWIER18" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="19" size="1" name="SWIER19" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="20" size="1" name="SWIER20" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="21" size="1" name="SWIER21" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
    </Register>
    <Register start="+0xC" size="0" name="D3PMR1" access="Read/Write" description="EXTI D3 pending mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR0" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="1" size="1" name="MR1" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="2" size="1" name="MR2" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="3" size="1" name="MR3" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="4" size="1" name="MR4" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="5" size="1" name="MR5" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="6" size="1" name="MR6" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="7" size="1" name="MR7" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="8" size="1" name="MR8" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="9" size="1" name="MR9" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="10" size="1" name="MR10" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="11" size="1" name="MR11" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="12" size="1" name="MR12" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="13" size="1" name="MR13" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="14" size="1" name="MR14" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="15" size="1" name="MR15" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="19" size="1" name="MR19" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="20" size="1" name="MR20" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="21" size="1" name="MR21" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="25" size="1" name="MR25" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
    </Register>
    <Register start="+0x10" size="0" name="D3PCR1L" access="Read/Write" description="EXTI D3 pending clear selection register&#xa;          low" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS0" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              (n/2)" />
      <BitField start="2" size="2" name="PCS1" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              (n/2)" />
      <BitField start="4" size="2" name="PCS2" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              (n/2)" />
      <BitField start="6" size="2" name="PCS3" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              (n/2)" />
      <BitField start="8" size="2" name="PCS4" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              (n/2)" />
      <BitField start="10" size="2" name="PCS5" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              (n/2)" />
      <BitField start="12" size="2" name="PCS6" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              (n/2)" />
      <BitField start="14" size="2" name="PCS7" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              (n/2)" />
      <BitField start="16" size="2" name="PCS8" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              (n/2)" />
      <BitField start="18" size="2" name="PCS9" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              (n/2)" />
      <BitField start="20" size="2" name="PCS10" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              (n/2)" />
      <BitField start="22" size="2" name="PCS11" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              (n/2)" />
      <BitField start="24" size="2" name="PCS12" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              (n/2)" />
      <BitField start="26" size="2" name="PCS13" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              (n/2)" />
      <BitField start="28" size="2" name="PCS14" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              (n/2)" />
      <BitField start="30" size="2" name="PCS15" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              (n/2)" />
    </Register>
    <Register start="+0x14" size="0" name="D3PCR1H" access="Read/Write" description="EXTI D3 pending clear selection register&#xa;          high" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="2" name="PCS19" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              ((n+32)/2)" />
      <BitField start="8" size="2" name="PCS20" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              ((n+32)/2)" />
      <BitField start="10" size="2" name="PCS21" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              ((n+32)/2)" />
      <BitField start="18" size="2" name="PCS25" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              ((n+32)/2)" />
    </Register>
    <Register start="+0x20" size="0" name="RTSR2" access="Read/Write" description="EXTI rising trigger selection&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="17" size="1" name="TR49" description="Rising trigger event configuration bit&#xa;              of Configurable Event input x+32" />
      <BitField start="19" size="1" name="TR51" description="Rising trigger event configuration bit&#xa;              of Configurable Event input x+32" />
    </Register>
    <Register start="+0x24" size="0" name="FTSR2" access="Read/Write" description="EXTI falling trigger selection&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="17" size="1" name="TR49" description="Falling trigger event configuration bit&#xa;              of Configurable Event input x+32" />
      <BitField start="19" size="1" name="TR51" description="Falling trigger event configuration bit&#xa;              of Configurable Event input x+32" />
    </Register>
    <Register start="+0x28" size="0" name="SWIER2" access="Read/Write" description="EXTI software interrupt event&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="17" size="1" name="SWIER49" description="Software interrupt on line&#xa;              x+32" />
      <BitField start="19" size="1" name="SWIER51" description="Software interrupt on line&#xa;              x+32" />
    </Register>
    <Register start="+0x2C" size="0" name="D3PMR2" access="Read/Write" description="EXTI D3 pending mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="MR34" description="D3 Pending Mask on Event input&#xa;              x+32" />
      <BitField start="3" size="1" name="MR35" description="D3 Pending Mask on Event input&#xa;              x+32" />
      <BitField start="9" size="1" name="MR41" description="D3 Pending Mask on Event input&#xa;              x+32" />
      <BitField start="16" size="1" name="MR48" description="D3 Pending Mask on Event input&#xa;              x+32" />
      <BitField start="17" size="1" name="MR49" description="D3 Pending Mask on Event input&#xa;              x+32" />
      <BitField start="18" size="1" name="MR50" description="D3 Pending Mask on Event input&#xa;              x+32" />
      <BitField start="19" size="1" name="MR51" description="D3 Pending Mask on Event input&#xa;              x+32" />
      <BitField start="20" size="1" name="MR52" description="D3 Pending Mask on Event input&#xa;              x+32" />
      <BitField start="21" size="1" name="MR53" description="D3 Pending Mask on Event input&#xa;              x+32" />
    </Register>
    <Register start="+0x30" size="0" name="D3PCR2L" access="Read/Write" description="EXTI D3 pending clear selection register&#xa;          low" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="2" name="PCS35" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              ((n+64)/2)" />
      <BitField start="4" size="2" name="PCS34" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              ((n+64)/2)" />
      <BitField start="18" size="2" name="PCS41" description="D3 Pending request clear input signal&#xa;              selection on Event input x = truncate&#xa;              ((n+64)/2)" />
    </Register>
    <Register start="+0x34" size="0" name="D3PCR2H" access="Read/Write" description="EXTI D3 pending clear selection register&#xa;          high" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS48" description="Pending request clear input signal&#xa;              selection on Event input x= truncate&#xa;              ((n+96)/2)" />
      <BitField start="2" size="2" name="PCS49" description="Pending request clear input signal&#xa;              selection on Event input x= truncate&#xa;              ((n+96)/2)" />
      <BitField start="4" size="2" name="PCS50" description="Pending request clear input signal&#xa;              selection on Event input x= truncate&#xa;              ((n+96)/2)" />
      <BitField start="6" size="2" name="PCS51" description="Pending request clear input signal&#xa;              selection on Event input x= truncate&#xa;              ((n+96)/2)" />
      <BitField start="8" size="2" name="PCS52" description="Pending request clear input signal&#xa;              selection on Event input x= truncate&#xa;              ((n+96)/2)" />
      <BitField start="10" size="2" name="PCS53" description="Pending request clear input signal&#xa;              selection on Event input x= truncate&#xa;              ((n+96)/2)" />
    </Register>
    <Register start="+0x40" size="0" name="RTSR3" access="Read/Write" description="EXTI rising trigger selection&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="1" name="TR82" description="Rising trigger event configuration bit&#xa;              of Configurable Event input x+64" />
      <BitField start="20" size="1" name="TR84" description="Rising trigger event configuration bit&#xa;              of Configurable Event input x+64" />
      <BitField start="21" size="1" name="TR85" description="Rising trigger event configuration bit&#xa;              of Configurable Event input x+64" />
      <BitField start="22" size="1" name="TR86" description="Rising trigger event configuration bit&#xa;              of Configurable Event input x+64" />
    </Register>
    <Register start="+0x44" size="0" name="FTSR3" access="Read/Write" description="EXTI falling trigger selection&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="1" name="TR82" description="Falling trigger event configuration bit&#xa;              of Configurable Event input x+64" />
      <BitField start="20" size="1" name="TR84" description="Falling trigger event configuration bit&#xa;              of Configurable Event input x+64" />
      <BitField start="21" size="1" name="TR85" description="Falling trigger event configuration bit&#xa;              of Configurable Event input x+64" />
      <BitField start="22" size="1" name="TR86" description="Falling trigger event configuration bit&#xa;              of Configurable Event input x+64" />
    </Register>
    <Register start="+0x48" size="0" name="SWIER3" access="Read/Write" description="EXTI software interrupt event&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="1" name="SWIER82" description="Software interrupt on line&#xa;              x+64" />
      <BitField start="20" size="1" name="SWIER84" description="Software interrupt on line&#xa;              x+64" />
      <BitField start="21" size="1" name="SWIER85" description="Software interrupt on line&#xa;              x+64" />
      <BitField start="22" size="1" name="SWIER86" description="Software interrupt on line&#xa;              x+64" />
    </Register>
    <Register start="+0x4C" size="0" name="D3PMR3" access="Read/Write" description="EXTI D3 pending mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="MR88" description="D3 Pending Mask on Event input&#xa;              x+64" />
    </Register>
    <Register start="+0x54" size="0" name="D3PCR3H" access="Read/Write" description="EXTI D3 pending clear selection register&#xa;          high" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="2" name="PCS88" description="D3 Pending request clear input signal&#xa;              selection on Event input x= truncate&#xa;              N+160/2" />
    </Register>
    <Register start="+0x80" size="0" name="CPUIMR1" access="Read/Write" description="EXTI interrupt mask register" reset_value="0xFFC00000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR0" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="1" size="1" name="MR1" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="2" size="1" name="MR2" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="3" size="1" name="MR3" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="4" size="1" name="MR4" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="5" size="1" name="MR5" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="6" size="1" name="MR6" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="7" size="1" name="MR7" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="8" size="1" name="MR8" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="9" size="1" name="MR9" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="10" size="1" name="MR10" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="11" size="1" name="MR11" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="12" size="1" name="MR12" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="13" size="1" name="MR13" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="14" size="1" name="MR14" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="15" size="1" name="MR15" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="16" size="1" name="MR16" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="17" size="1" name="MR17" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="18" size="1" name="MR18" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="19" size="1" name="MR19" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="20" size="1" name="MR20" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="21" size="1" name="MR21" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="22" size="1" name="MR22" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="23" size="1" name="MR23" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="24" size="1" name="MR24" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="25" size="1" name="MR25" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="26" size="1" name="MR26" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="27" size="1" name="MR27" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="28" size="1" name="MR28" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="29" size="1" name="MR29" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="30" size="1" name="MR30" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
      <BitField start="31" size="1" name="MR31" description="Rising trigger event configuration bit&#xa;              of Configurable Event input" />
    </Register>
    <Register start="+0x84" size="0" name="CPUEMR1" access="Read/Write" description="EXTI event mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR0" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="1" size="1" name="MR1" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="2" size="1" name="MR2" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="3" size="1" name="MR3" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="4" size="1" name="MR4" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="5" size="1" name="MR5" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="6" size="1" name="MR6" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="7" size="1" name="MR7" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="8" size="1" name="MR8" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="9" size="1" name="MR9" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="10" size="1" name="MR10" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="11" size="1" name="MR11" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="12" size="1" name="MR12" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="13" size="1" name="MR13" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="14" size="1" name="MR14" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="15" size="1" name="MR15" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="16" size="1" name="MR16" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="17" size="1" name="MR17" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="18" size="1" name="MR18" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="19" size="1" name="MR19" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="20" size="1" name="MR20" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="21" size="1" name="MR21" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="22" size="1" name="MR22" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="23" size="1" name="MR23" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="24" size="1" name="MR24" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="25" size="1" name="MR25" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="26" size="1" name="MR26" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="27" size="1" name="MR27" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="28" size="1" name="MR28" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="29" size="1" name="MR29" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="30" size="1" name="MR30" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="31" size="1" name="MR31" description="CPU Event mask on Event input&#xa;              x" />
    </Register>
    <Register start="+0x88" size="0" name="CPUPR1" access="Read/Write" description="EXTI pending register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PR0" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="1" size="1" name="PR1" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="2" size="1" name="PR2" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="3" size="1" name="PR3" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="4" size="1" name="PR4" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="5" size="1" name="PR5" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="6" size="1" name="PR6" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="7" size="1" name="PR7" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="8" size="1" name="PR8" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="9" size="1" name="PR9" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="10" size="1" name="PR10" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="11" size="1" name="PR11" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="12" size="1" name="PR12" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="13" size="1" name="PR13" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="14" size="1" name="PR14" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="15" size="1" name="PR15" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="16" size="1" name="PR16" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="17" size="1" name="PR17" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="18" size="1" name="PR18" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="19" size="1" name="PR19" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="20" size="1" name="PR20" description="CPU Event mask on Event input&#xa;              x" />
      <BitField start="21" size="1" name="PR21" description="CPU Event mask on Event input&#xa;              x" />
    </Register>
    <Register start="+0x90" size="0" name="CPUIMR2" access="Read/Write" description="EXTI interrupt mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR0" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="1" size="1" name="MR1" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="2" size="1" name="MR2" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="3" size="1" name="MR3" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="4" size="1" name="MR4" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="5" size="1" name="MR5" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="6" size="1" name="MR6" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="7" size="1" name="MR7" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="8" size="1" name="MR8" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="9" size="1" name="MR9" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="10" size="1" name="MR10" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="11" size="1" name="MR11" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="12" size="1" name="MR12" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="14" size="1" name="MR14" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="15" size="1" name="MR15" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="16" size="1" name="MR16" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="17" size="1" name="MR17" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="18" size="1" name="MR18" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="19" size="1" name="MR19" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="20" size="1" name="MR20" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="21" size="1" name="MR21" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="22" size="1" name="MR22" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="23" size="1" name="MR23" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="24" size="1" name="MR24" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="25" size="1" name="MR25" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="26" size="1" name="MR26" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="27" size="1" name="MR27" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="28" size="1" name="MR28" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="29" size="1" name="MR29" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="30" size="1" name="MR30" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="31" size="1" name="MR31" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
    </Register>
    <Register start="+0x94" size="0" name="CPUEMR2" access="Read/Write" description="EXTI event mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR32" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="1" size="1" name="MR33" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="2" size="1" name="MR34" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="3" size="1" name="MR35" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="4" size="1" name="MR36" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="5" size="1" name="MR37" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="6" size="1" name="MR38" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="7" size="1" name="MR39" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="8" size="1" name="MR40" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="9" size="1" name="MR41" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="10" size="1" name="MR42" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="11" size="1" name="MR43" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="12" size="1" name="MR44" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="14" size="1" name="MR46" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="15" size="1" name="MR47" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="16" size="1" name="MR48" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="17" size="1" name="MR49" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="18" size="1" name="MR50" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="19" size="1" name="MR51" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="20" size="1" name="MR52" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="21" size="1" name="MR53" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="22" size="1" name="MR54" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="23" size="1" name="MR55" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="24" size="1" name="MR56" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="25" size="1" name="MR57" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="26" size="1" name="MR58" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="27" size="1" name="MR59" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="28" size="1" name="MR60" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="29" size="1" name="MR61" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="30" size="1" name="MR62" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
      <BitField start="31" size="1" name="MR63" description="CPU Interrupt Mask on Direct Event input&#xa;              x+32" />
    </Register>
    <Register start="+0x98" size="0" name="CPUPR2" access="ReadOnly" description="EXTI pending register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="17" size="1" name="PR49" description="Configurable event inputs x+32 Pending&#xa;              bit" />
      <BitField start="19" size="1" name="PR51" description="Configurable event inputs x+32 Pending&#xa;              bit" />
    </Register>
    <Register start="+0xA0" size="0" name="CPUIMR3" access="ReadOnly" description="EXTI interrupt mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR64" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="1" size="1" name="MR65" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="2" size="1" name="MR66" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="3" size="1" name="MR67" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="4" size="1" name="MR68" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="5" size="1" name="MR69" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="6" size="1" name="MR70" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="7" size="1" name="MR71" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="8" size="1" name="MR72" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="9" size="1" name="MR73" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="10" size="1" name="MR74" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="11" size="1" name="MR75" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="12" size="1" name="MR76" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="13" size="1" name="MR77" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="14" size="1" name="MR78" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="15" size="1" name="MR79" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="16" size="1" name="MR80" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="18" size="1" name="MR82" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="20" size="1" name="MR84" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="21" size="1" name="MR85" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="22" size="1" name="MR86" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="23" size="1" name="MR87" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
      <BitField start="24" size="1" name="MR88" description="CPU Interrupt Mask on Direct Event input&#xa;              x+64" />
    </Register>
    <Register start="+0xA4" size="0" name="CPUEMR3" access="ReadOnly" description="EXTI event mask register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="MR64" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="1" size="1" name="MR65" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="2" size="1" name="MR66" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="3" size="1" name="MR67" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="4" size="1" name="MR68" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="5" size="1" name="MR69" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="6" size="1" name="MR70" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="7" size="1" name="MR71" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="8" size="1" name="MR72" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="9" size="1" name="MR73" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="10" size="1" name="MR74" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="11" size="1" name="MR75" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="12" size="1" name="MR76" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="13" size="1" name="MR77" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="14" size="1" name="MR78" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="15" size="1" name="MR79" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="16" size="1" name="MR80" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="18" size="1" name="MR82" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="20" size="1" name="MR84" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="21" size="1" name="MR85" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="22" size="1" name="MR86" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="23" size="1" name="MR87" description="CPU Event mask on Event input&#xa;              x+64" />
      <BitField start="24" size="1" name="MR88" description="CPU Event mask on Event input&#xa;              x+64" />
    </Register>
    <Register start="+0xA8" size="0" name="CPUPR3" access="ReadOnly" description="EXTI pending register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="1" name="PR82" description="Configurable event inputs x+64 Pending&#xa;              bit" />
      <BitField start="20" size="1" name="PR84" description="Configurable event inputs x+64 Pending&#xa;              bit" />
      <BitField start="21" size="1" name="PR85" description="Configurable event inputs x+64 Pending&#xa;              bit" />
      <BitField start="22" size="1" name="PR86" description="Configurable event inputs x+64 Pending&#xa;              bit" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DELAY_Block_SDMMC1" start="0x52008000" description="DELAY_Block_SDMMC1">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="DLYB control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DEN" description="Delay block enable bit" />
      <BitField start="1" size="1" name="SEN" description="Sampler length enable bit" />
    </Register>
    <Register start="+0x4" size="0" name="CFGR" access="Read/Write" description="DLYB configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SEL" description="Select the phase for the Output&#xa;              clock" />
      <BitField start="8" size="7" name="UNIT" description="Delay Defines the delay of a Unit delay&#xa;              cell" />
      <BitField start="16" size="12" name="LNG" description="Delay line length value" />
      <BitField start="31" size="1" name="LNGF" description="Length valid flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DELAY_Block_QUADSPI" start="0x52006000" description="DELAY_Block_SDMMC1">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="DLYB control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DEN" description="Delay block enable bit" />
      <BitField start="1" size="1" name="SEN" description="Sampler length enable bit" />
    </Register>
    <Register start="+0x4" size="0" name="CFGR" access="Read/Write" description="DLYB configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SEL" description="Select the phase for the Output&#xa;              clock" />
      <BitField start="8" size="7" name="UNIT" description="Delay Defines the delay of a Unit delay&#xa;              cell" />
      <BitField start="16" size="12" name="LNG" description="Delay line length value" />
      <BitField start="31" size="1" name="LNGF" description="Length valid flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DELAY_Block_SDMMC2" start="0x48022800" description="DELAY_Block_SDMMC1">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="DLYB control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DEN" description="Delay block enable bit" />
      <BitField start="1" size="1" name="SEN" description="Sampler length enable bit" />
    </Register>
    <Register start="+0x4" size="0" name="CFGR" access="Read/Write" description="DLYB configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="SEL" description="Select the phase for the Output&#xa;              clock" />
      <BitField start="8" size="7" name="UNIT" description="Delay Defines the delay of a Unit delay&#xa;              cell" />
      <BitField start="16" size="12" name="LNG" description="Delay line length value" />
      <BitField start="31" size="1" name="LNGF" description="Length valid flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="Flash" start="0x52002000" description="Flash">
    <Register start="+0x0" size="0" name="ACR" access="Read/Write" description="Access control register" reset_value="0x00000600" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LATENCY" description="Read latency" />
      <BitField start="4" size="2" name="WRHIGHFREQ" description="Flash signal delay" />
    </Register>
    <Register start="+0x100" size="0" name="ACR_" access="Read/Write" description="Access control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LATENCY" description="Read latency" />
      <BitField start="4" size="2" name="WRHIGHFREQ" description="Flash signal delay" />
    </Register>
    <Register start="+0x4" size="0" name="KEYR1" access="Read/Write" description="FLASH key register for bank 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEYR1" description="Bank 1 access configuration unlock&#xa;              key" />
    </Register>
    <Register start="+0x8" size="0" name="OPTKEYR" access="Read/Write" description="FLASH option key register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="OPTKEYR" description="Unlock key option bytes" />
    </Register>
    <Register start="+0x108" size="0" name="OPTKEYR_" access="Read/Write" description="FLASH option key register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="OPTKEYR" description="Unlock key option bytes" />
    </Register>
    <Register start="+0xC" size="0" name="CR1" access="Read/Write" description="FLASH control register for bank&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOCK1" description="Bank 1 configuration lock&#xa;              bit" />
      <BitField start="1" size="1" name="PG1" description="Bank 1 program enable bit" />
      <BitField start="2" size="1" name="SER1" description="Bank 1 sector erase&#xa;              request" />
      <BitField start="3" size="1" name="BER1" description="Bank 1 erase request" />
      <BitField start="4" size="2" name="PSIZE1" description="Bank 1 program size" />
      <BitField start="6" size="1" name="FW1" description="Bank 1 write forcing control&#xa;              bit" />
      <BitField start="7" size="1" name="START1" description="Bank 1 bank or sector erase start&#xa;              control bit" />
      <BitField start="8" size="3" name="SNB1" description="Bank 1 sector erase selection&#xa;              number" />
      <BitField start="15" size="1" name="CRC_EN" description="Bank 1 CRC control bit" />
      <BitField start="16" size="1" name="EOPIE1" description="Bank 1 end-of-program interrupt control&#xa;              bit" />
      <BitField start="17" size="1" name="WRPERRIE1" description="Bank 1 write protection error interrupt&#xa;              enable bit" />
      <BitField start="18" size="1" name="PGSERRIE1" description="Bank 1 programming sequence error&#xa;              interrupt enable bit" />
      <BitField start="19" size="1" name="STRBERRIE1" description="Bank 1 strobe error interrupt enable&#xa;              bit" />
      <BitField start="21" size="1" name="INCERRIE1" description="Bank 1 inconsistency error interrupt&#xa;              enable bit" />
      <BitField start="22" size="1" name="OPERRIE1" description="Bank 1 write/erase error interrupt&#xa;              enable bit" />
      <BitField start="23" size="1" name="RDPERRIE1" description="Bank 1 read protection error interrupt&#xa;              enable bit" />
      <BitField start="24" size="1" name="RDSERRIE1" description="Bank 1 secure error interrupt enable&#xa;              bit" />
      <BitField start="25" size="1" name="SNECCERRIE1" description="Bank 1 ECC single correction error&#xa;              interrupt enable bit" />
      <BitField start="26" size="1" name="DBECCERRIE1" description="Bank 1 ECC double detection error&#xa;              interrupt enable bit" />
      <BitField start="27" size="1" name="CRCENDIE1" description="Bank 1 end of CRC calculation interrupt&#xa;              enable bit" />
    </Register>
    <Register start="+0x10" size="0" name="SR1" access="Read/Write" description="FLASH status register for bank&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BSY1" description="Bank 1 ongoing program&#xa;              flag" />
      <BitField start="1" size="1" name="WBNE1" description="Bank 1 write buffer not empty&#xa;              flag" />
      <BitField start="2" size="1" name="QW1" description="Bank 1 wait queue flag" />
      <BitField start="3" size="1" name="CRC_BUSY1" description="Bank 1 CRC busy flag" />
      <BitField start="16" size="1" name="EOP1" description="Bank 1 end-of-program flag" />
      <BitField start="17" size="1" name="WRPERR1" description="Bank 1 write protection error&#xa;              flag" />
      <BitField start="18" size="1" name="PGSERR1" description="Bank 1 programming sequence error&#xa;              flag" />
      <BitField start="19" size="1" name="STRBERR1" description="Bank 1 strobe error flag" />
      <BitField start="21" size="1" name="INCERR1" description="Bank 1 inconsistency error&#xa;              flag" />
      <BitField start="22" size="1" name="OPERR1" description="Bank 1 write/erase error&#xa;              flag" />
      <BitField start="23" size="1" name="RDPERR1" description="Bank 1 read protection error&#xa;              flag" />
      <BitField start="24" size="1" name="RDSERR1" description="Bank 1 secure error flag" />
      <BitField start="25" size="1" name="SNECCERR11" description="Bank 1 single correction error&#xa;              flag" />
      <BitField start="26" size="1" name="DBECCERR1" description="Bank 1 ECC double detection error&#xa;              flag" />
      <BitField start="27" size="1" name="CRCEND1" description="Bank 1 CRC-complete flag" />
    </Register>
    <Register start="+0x14" size="0" name="CCR1" access="Read/Write" description="FLASH clear control register for bank&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="CLR_EOP1" description="Bank 1 EOP1 flag clear bit" />
      <BitField start="17" size="1" name="CLR_WRPERR1" description="Bank 1 WRPERR1 flag clear&#xa;              bit" />
      <BitField start="18" size="1" name="CLR_PGSERR1" description="Bank 1 PGSERR1 flag clear&#xa;              bi" />
      <BitField start="19" size="1" name="CLR_STRBERR1" description="Bank 1 STRBERR1 flag clear&#xa;              bit" />
      <BitField start="21" size="1" name="CLR_INCERR1" description="Bank 1 INCERR1 flag clear&#xa;              bit" />
      <BitField start="22" size="1" name="CLR_OPERR1" description="Bank 1 OPERR1 flag clear&#xa;              bit" />
      <BitField start="23" size="1" name="CLR_RDPERR1" description="Bank 1 RDPERR1 flag clear&#xa;              bit" />
      <BitField start="24" size="1" name="CLR_RDSERR1" description="Bank 1 RDSERR1 flag clear&#xa;              bit" />
      <BitField start="25" size="1" name="CLR_SNECCERR1" description="Bank 1 SNECCERR1 flag clear&#xa;              bit" />
      <BitField start="26" size="1" name="CLR_DBECCERR1" description="Bank 1 DBECCERR1 flag clear&#xa;              bit" />
      <BitField start="27" size="1" name="CLR_CRCEND1" description="Bank 1 CRCEND1 flag clear&#xa;              bit" />
    </Register>
    <Register start="+0x18" size="0" name="OPTCR" access="Read/Write" description="FLASH option control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OPTLOCK" description="FLASH_OPTCR lock option configuration&#xa;              bit" />
      <BitField start="1" size="1" name="OPTSTART" description="Option byte start change option&#xa;              configuration bit" />
      <BitField start="4" size="1" name="MER" description="Flash mass erase enable&#xa;              bit" />
      <BitField start="30" size="1" name="OPTCHANGEERRIE" description="Option byte change error interrupt&#xa;              enable bit" />
      <BitField start="31" size="1" name="SWAP_BANK" description="Bank swapping configuration&#xa;              bit" />
    </Register>
    <Register start="+0x118" size="0" name="OPTCR_" access="Read/Write" description="FLASH option control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OPTLOCK" description="FLASH_OPTCR lock option configuration&#xa;              bit" />
      <BitField start="1" size="1" name="OPTSTART" description="Option byte start change option&#xa;              configuration bit" />
      <BitField start="4" size="1" name="MER" description="Flash mass erase enable&#xa;              bit" />
      <BitField start="30" size="1" name="OPTCHANGEERRIE" description="Option byte change error interrupt&#xa;              enable bit" />
      <BitField start="31" size="1" name="SWAP_BANK" description="Bank swapping configuration&#xa;              bit" />
    </Register>
    <Register start="+0x11C" size="0" name="OPTSR_CUR_" access="Read/Write" description="FLASH option status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OPT_BUSY" description="Option byte change ongoing&#xa;              flag" />
      <BitField start="2" size="2" name="BOR_LEV" description="Brownout level option status&#xa;              bit" />
      <BitField start="4" size="1" name="IWDG1_HW" description="IWDG1 control option status&#xa;              bit" />
      <BitField start="6" size="1" name="nRST_STOP_D1" description="D1 DStop entry reset option status&#xa;              bit" />
      <BitField start="7" size="1" name="nRST_STBY_D1" description="D1 DStandby entry reset option status&#xa;              bit" />
      <BitField start="8" size="8" name="RDP" description="Readout protection level option status&#xa;              byte" />
      <BitField start="17" size="1" name="FZ_IWDG_STOP" description="IWDG Stop mode freeze option status&#xa;              bit" />
      <BitField start="18" size="1" name="FZ_IWDG_SDBY" description="IWDG Standby mode freeze option status&#xa;              bit" />
      <BitField start="19" size="2" name="ST_RAM_SIZE" description="DTCM RAM size option&#xa;              status" />
      <BitField start="21" size="1" name="SECURITY" description="Security enable option status&#xa;              bit" />
      <BitField start="26" size="1" name="RSS1" description="User option bit 1" />
      <BitField start="28" size="1" name="PERSO_OK" description="Device personalization status&#xa;              bit" />
      <BitField start="29" size="1" name="IO_HSLV" description="I/O high-speed at low-voltage status bit&#xa;              (PRODUCT_BELOW_25V)" />
      <BitField start="30" size="1" name="OPTCHANGEERR" description="Option byte change error&#xa;              flag" />
      <BitField start="31" size="1" name="SWAP_BANK_OPT" description="Bank swapping option status&#xa;              bit" />
    </Register>
    <Register start="+0x1C" size="0" name="OPTSR_CUR" access="Read/Write" description="FLASH option status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OPT_BUSY" description="Option byte change ongoing&#xa;              flag" />
      <BitField start="2" size="2" name="BOR_LEV" description="Brownout level option status&#xa;              bit" />
      <BitField start="4" size="1" name="IWDG1_HW" description="IWDG1 control option status&#xa;              bit" />
      <BitField start="6" size="1" name="nRST_STOP_D1" description="D1 DStop entry reset option status&#xa;              bit" />
      <BitField start="7" size="1" name="nRST_STBY_D1" description="D1 DStandby entry reset option status&#xa;              bit" />
      <BitField start="8" size="8" name="RDP" description="Readout protection level option status&#xa;              byte" />
      <BitField start="17" size="1" name="FZ_IWDG_STOP" description="IWDG Stop mode freeze option status&#xa;              bit" />
      <BitField start="18" size="1" name="FZ_IWDG_SDBY" description="IWDG Standby mode freeze option status&#xa;              bit" />
      <BitField start="19" size="2" name="ST_RAM_SIZE" description="DTCM RAM size option&#xa;              status" />
      <BitField start="21" size="1" name="SECURITY" description="Security enable option status&#xa;              bit" />
      <BitField start="26" size="1" name="RSS1" description="User option bit 1" />
      <BitField start="28" size="1" name="PERSO_OK" description="Device personalization status&#xa;              bit" />
      <BitField start="29" size="1" name="IO_HSLV" description="I/O high-speed at low-voltage status bit&#xa;              (PRODUCT_BELOW_25V)" />
      <BitField start="30" size="1" name="OPTCHANGEERR" description="Option byte change error&#xa;              flag" />
      <BitField start="31" size="1" name="SWAP_BANK_OPT" description="Bank swapping option status&#xa;              bit" />
    </Register>
    <Register start="+0x20" size="0" name="OPTSR_PRG" access="Read/Write" description="FLASH option status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="2" name="BOR_LEV" description="BOR reset level option configuration&#xa;              bits" />
      <BitField start="4" size="1" name="IWDG1_HW" description="IWDG1 option configuration&#xa;              bit" />
      <BitField start="6" size="1" name="nRST_STOP_D1" description="Option byte erase after D1 DStop option&#xa;              configuration bit" />
      <BitField start="7" size="1" name="nRST_STBY_D1" description="Option byte erase after D1 DStandby&#xa;              option configuration bit" />
      <BitField start="8" size="8" name="RDP" description="Readout protection level option&#xa;              configuration byte" />
      <BitField start="17" size="1" name="FZ_IWDG_STOP" description="IWDG Stop mode freeze option&#xa;              configuration bit" />
      <BitField start="18" size="1" name="FZ_IWDG_SDBY" description="IWDG Standby mode freeze option&#xa;              configuration bit" />
      <BitField start="19" size="2" name="ST_RAM_SIZE" description="DTCM size select option configuration&#xa;              bits" />
      <BitField start="21" size="1" name="SECURITY" description="Security option configuration&#xa;              bit" />
      <BitField start="26" size="1" name="RSS1" description="User option configuration bit&#xa;              1" />
      <BitField start="27" size="1" name="RSS2" description="User option configuration bit&#xa;              2" />
      <BitField start="29" size="1" name="IO_HSLV" description="I/O high-speed at low-voltage&#xa;              (PRODUCT_BELOW_25V)" />
      <BitField start="31" size="1" name="SWAP_BANK_OPT" description="Bank swapping option configuration&#xa;              bit" />
    </Register>
    <Register start="+0x120" size="0" name="OPTSR_PRG_" access="Read/Write" description="FLASH option status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="2" name="BOR_LEV" description="BOR reset level option configuration&#xa;              bits" />
      <BitField start="4" size="1" name="IWDG1_HW" description="IWDG1 option configuration&#xa;              bit" />
      <BitField start="6" size="1" name="nRST_STOP_D1" description="Option byte erase after D1 DStop option&#xa;              configuration bit" />
      <BitField start="7" size="1" name="nRST_STBY_D1" description="Option byte erase after D1 DStandby&#xa;              option configuration bit" />
      <BitField start="8" size="8" name="RDP" description="Readout protection level option&#xa;              configuration byte" />
      <BitField start="17" size="1" name="FZ_IWDG_STOP" description="IWDG Stop mode freeze option&#xa;              configuration bit" />
      <BitField start="18" size="1" name="FZ_IWDG_SDBY" description="IWDG Standby mode freeze option&#xa;              configuration bit" />
      <BitField start="19" size="2" name="ST_RAM_SIZE" description="DTCM size select option configuration&#xa;              bits" />
      <BitField start="21" size="1" name="SECURITY" description="Security option configuration&#xa;              bit" />
      <BitField start="26" size="1" name="RSS1" description="User option configuration bit&#xa;              1" />
      <BitField start="27" size="1" name="RSS2" description="User option configuration bit&#xa;              2" />
      <BitField start="29" size="1" name="IO_HSLV" description="I/O high-speed at low-voltage&#xa;              (PRODUCT_BELOW_25V)" />
      <BitField start="31" size="1" name="SWAP_BANK_OPT" description="Bank swapping option configuration&#xa;              bit" />
    </Register>
    <Register start="+0x124" size="0" name="OPTCCR_" access="WriteOnly" description="FLASH option clear control&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="1" name="CLR_OPTCHANGEERR" description="OPTCHANGEERR reset bit" />
    </Register>
    <Register start="+0x24" size="0" name="OPTCCR" access="WriteOnly" description="FLASH option clear control&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="1" name="CLR_OPTCHANGEERR" description="OPTCHANGEERR reset bit" />
    </Register>
    <Register start="+0x28" size="0" name="PRAR_CUR1" access="ReadOnly" description="FLASH protection address for bank&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="PROT_AREA_START1" description="Bank 1 lowest PCROP protected&#xa;              address" />
      <BitField start="16" size="12" name="PROT_AREA_END1" description="Bank 1 highest PCROP protected&#xa;              address" />
      <BitField start="31" size="1" name="DMEP1" description="Bank 1 PCROP protected erase enable&#xa;              option status bit" />
    </Register>
    <Register start="+0x2C" size="0" name="PRAR_PRG1" access="Read/Write" description="FLASH protection address for bank&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="PROT_AREA_START1" description="Bank 1 lowest PCROP protected address&#xa;              configuration" />
      <BitField start="16" size="12" name="PROT_AREA_END1" description="Bank 1 highest PCROP protected address&#xa;              configuration" />
      <BitField start="31" size="1" name="DMEP1" description="Bank 1 PCROP protected erase enable&#xa;              option configuration bit" />
    </Register>
    <Register start="+0x30" size="0" name="SCAR_CUR1" access="Read/Write" description="FLASH secure address for bank&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="SEC_AREA_START1" description="Bank 1 lowest secure protected&#xa;              address" />
      <BitField start="16" size="12" name="SEC_AREA_END1" description="Bank 1 highest secure protected&#xa;              address" />
      <BitField start="31" size="1" name="DMES1" description="Bank 1 secure protected erase enable&#xa;              option status bit" />
    </Register>
    <Register start="+0x34" size="0" name="SCAR_PRG1" access="Read/Write" description="FLASH secure address for bank&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="SEC_AREA_START1" description="Bank 1 lowest secure protected address&#xa;              configuration" />
      <BitField start="16" size="12" name="SEC_AREA_END1" description="Bank 1 highest secure protected address&#xa;              configuration" />
      <BitField start="31" size="1" name="DMES1" description="Bank 1 secure protected erase enable&#xa;              option configuration bit" />
    </Register>
    <Register start="+0x38" size="0" name="WPSN_CUR1R" access="ReadOnly" description="FLASH write sector protection for bank&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WRPSn1" description="Bank 1 sector write protection option&#xa;              status byte" />
    </Register>
    <Register start="+0x3C" size="0" name="WPSN_PRG1R" access="Read/Write" description="FLASH write sector protection for bank&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WRPSn1" description="Bank 1 sector write protection&#xa;              configuration byte" />
    </Register>
    <Register start="+0x40" size="0" name="BOOT_CURR" access="ReadOnly" description="FLASH register with boot&#xa;          address" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="BOOT_ADD0" description="Boot address 0" />
      <BitField start="16" size="16" name="BOOT_ADD1" description="Boot address 1" />
    </Register>
    <Register start="+0x44" size="0" name="BOOT_PRGR" access="ReadOnly" description="FLASH register with boot&#xa;          address" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="BOOT_ADD0" description="Boot address 0" />
      <BitField start="16" size="16" name="BOOT_ADD1" description="Boot address 1" />
    </Register>
    <Register start="+0x50" size="0" name="CRCCR1" access="Read/Write" description="FLASH CRC control register for bank&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="CRC_SECT" description="Bank 1 CRC sector number" />
      <BitField start="7" size="1" name="ALL_BANK" description="Bank 1 CRC select bit" />
      <BitField start="8" size="1" name="CRC_BY_SECT" description="Bank 1 CRC sector mode select&#xa;              bit" />
      <BitField start="9" size="1" name="ADD_SECT" description="Bank 1 CRC sector select&#xa;              bit" />
      <BitField start="10" size="1" name="CLEAN_SECT" description="Bank 1 CRC sector list clear&#xa;              bit" />
      <BitField start="16" size="1" name="START_CRC" description="Bank 1 CRC start bit" />
      <BitField start="17" size="1" name="CLEAN_CRC" description="Bank 1 CRC clear bit" />
      <BitField start="20" size="2" name="CRC_BURST" description="Bank 1 CRC burst size" />
    </Register>
    <Register start="+0x54" size="0" name="CRCSADD1R" access="Read/Write" description="FLASH CRC start address register for bank&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_START_ADDR" description="CRC start address on bank&#xa;              1" />
    </Register>
    <Register start="+0x58" size="0" name="CRCEADD1R" access="Read/Write" description="FLASH CRC end address register for bank&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_END_ADDR" description="CRC end address on bank 1" />
    </Register>
    <Register start="+0x5C" size="0" name="CRCDATAR" access="Read/Write" description="FLASH CRC data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_DATA" description="CRC result" />
    </Register>
    <Register start="+0x60" size="0" name="ECC_FA1R" access="ReadOnly" description="FLASH ECC fail address for bank&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="FAIL_ECC_ADDR1" description="Bank 1 ECC error address" />
    </Register>
    <Register start="+0x104" size="0" name="KEYR2" access="ReadOnly" description="FLASH key register for bank 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="KEYR2" description="Bank 2 access configuration unlock&#xa;              key" />
    </Register>
    <Register start="+0x10C" size="0" name="CR2" access="Read/Write" description="FLASH control register for bank&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOCK2" description="Bank 2 configuration lock&#xa;              bit" />
      <BitField start="1" size="1" name="PG2" description="Bank 2 program enable bit" />
      <BitField start="2" size="1" name="SER2" description="Bank 2 sector erase&#xa;              request" />
      <BitField start="3" size="1" name="BER2" description="Bank 2 erase request" />
      <BitField start="4" size="2" name="PSIZE2" description="Bank 2 program size" />
      <BitField start="6" size="1" name="FW2" description="Bank 2 write forcing control&#xa;              bit" />
      <BitField start="7" size="1" name="START2" description="Bank 2 bank or sector erase start&#xa;              control bit" />
      <BitField start="8" size="3" name="SNB2" description="Bank 2 sector erase selection&#xa;              number" />
      <BitField start="15" size="1" name="CRC_EN" description="Bank 2 CRC control bit" />
      <BitField start="16" size="1" name="EOPIE2" description="Bank 2 end-of-program interrupt control&#xa;              bit" />
      <BitField start="17" size="1" name="WRPERRIE2" description="Bank 2 write protection error interrupt&#xa;              enable bit" />
      <BitField start="18" size="1" name="PGSERRIE2" description="Bank 2 programming sequence error&#xa;              interrupt enable bit" />
      <BitField start="19" size="1" name="STRBERRIE2" description="Bank 2 strobe error interrupt enable&#xa;              bit" />
      <BitField start="21" size="1" name="INCERRIE2" description="Bank 2 inconsistency error interrupt&#xa;              enable bit" />
      <BitField start="22" size="1" name="OPERRIE2" description="Bank 2 write/erase error interrupt&#xa;              enable bit" />
      <BitField start="23" size="1" name="RDPERRIE2" description="Bank 2 read protection error interrupt&#xa;              enable bit" />
      <BitField start="24" size="1" name="RDSERRIE2" description="Bank 2 secure error interrupt enable&#xa;              bit" />
      <BitField start="25" size="1" name="SNECCERRIE2" description="Bank 2 ECC single correction error&#xa;              interrupt enable bit" />
      <BitField start="26" size="1" name="DBECCERRIE2" description="Bank 2 ECC double detection error&#xa;              interrupt enable bit" />
      <BitField start="27" size="1" name="CRCENDIE2" description="Bank 2 end of CRC calculation interrupt&#xa;              enable bit" />
    </Register>
    <Register start="+0x110" size="0" name="SR2" access="Read/Write" description="FLASH status register for bank&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BSY2" description="Bank 2 ongoing program&#xa;              flag" />
      <BitField start="1" size="1" name="WBNE2" description="Bank 2 write buffer not empty&#xa;              flag" />
      <BitField start="2" size="1" name="QW2" description="Bank 2 wait queue flag" />
      <BitField start="3" size="1" name="CRC_BUSY2" description="Bank 2 CRC busy flag" />
      <BitField start="16" size="1" name="EOP2" description="Bank 2 end-of-program flag" />
      <BitField start="17" size="1" name="WRPERR2" description="Bank 2 write protection error&#xa;              flag" />
      <BitField start="18" size="1" name="PGSERR2" description="Bank 2 programming sequence error&#xa;              flag" />
      <BitField start="19" size="1" name="STRBERR2" description="Bank 2 strobe error flag" />
      <BitField start="21" size="1" name="INCERR2" description="Bank 2 inconsistency error&#xa;              flag" />
      <BitField start="22" size="1" name="OPERR2" description="Bank 2 write/erase error&#xa;              flag" />
      <BitField start="23" size="1" name="RDPERR2" description="Bank 2 read protection error&#xa;              flag" />
      <BitField start="24" size="1" name="RDSERR2" description="Bank 2 secure error flag" />
      <BitField start="25" size="1" name="SNECCERR2" description="Bank 2 single correction error&#xa;              flag" />
      <BitField start="26" size="1" name="DBECCERR2" description="Bank 2 ECC double detection error&#xa;              flag" />
      <BitField start="27" size="1" name="CRCEND2" description="Bank 2 CRC-complete flag" />
    </Register>
    <Register start="+0x114" size="0" name="CCR2" access="Read/Write" description="FLASH clear control register for bank&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="CLR_EOP2" description="Bank 1 EOP1 flag clear bit" />
      <BitField start="17" size="1" name="CLR_WRPERR2" description="Bank 2 WRPERR1 flag clear&#xa;              bit" />
      <BitField start="18" size="1" name="CLR_PGSERR2" description="Bank 2 PGSERR1 flag clear&#xa;              bi" />
      <BitField start="19" size="1" name="CLR_STRBERR2" description="Bank 2 STRBERR1 flag clear&#xa;              bit" />
      <BitField start="21" size="1" name="CLR_INCERR2" description="Bank 2 INCERR1 flag clear&#xa;              bit" />
      <BitField start="22" size="1" name="CLR_OPERR2" description="Bank 2 OPERR1 flag clear&#xa;              bit" />
      <BitField start="23" size="1" name="CLR_RDPERR2" description="Bank 2 RDPERR1 flag clear&#xa;              bit" />
      <BitField start="24" size="1" name="CLR_RDSERR1" description="Bank 1 RDSERR1 flag clear&#xa;              bit" />
      <BitField start="25" size="1" name="CLR_SNECCERR2" description="Bank 2 SNECCERR1 flag clear&#xa;              bit" />
      <BitField start="26" size="1" name="CLR_DBECCERR1" description="Bank 1 DBECCERR1 flag clear&#xa;              bit" />
      <BitField start="27" size="1" name="CLR_CRCEND2" description="Bank 2 CRCEND1 flag clear&#xa;              bit" />
    </Register>
    <Register start="+0x128" size="0" name="PRAR_CUR2" access="ReadOnly" description="FLASH protection address for bank&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="PROT_AREA_START2" description="Bank 2 lowest PCROP protected&#xa;              address" />
      <BitField start="16" size="12" name="PROT_AREA_END2" description="Bank 2 highest PCROP protected&#xa;              address" />
      <BitField start="31" size="1" name="DMEP2" description="Bank 2 PCROP protected erase enable&#xa;              option status bit" />
    </Register>
    <Register start="+0x2C" size="0" name="PRAR_PRG2" access="Read/Write" description="FLASH protection address for bank&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="PROT_AREA_START2" description="Bank 2 lowest PCROP protected address&#xa;              configuration" />
      <BitField start="16" size="12" name="PROT_AREA_END2" description="Bank 2 highest PCROP protected address&#xa;              configuration" />
      <BitField start="31" size="1" name="DMEP2" description="Bank 2 PCROP protected erase enable&#xa;              option configuration bit" />
    </Register>
    <Register start="+0x130" size="0" name="SCAR_CUR2" access="Read/Write" description="FLASH secure address for bank&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="SEC_AREA_START2" description="Bank 2 lowest secure protected&#xa;              address" />
      <BitField start="16" size="12" name="SEC_AREA_END2" description="Bank 2 highest secure protected&#xa;              address" />
      <BitField start="31" size="1" name="DMES2" description="Bank 2 secure protected erase enable&#xa;              option status bit" />
    </Register>
    <Register start="+0x134" size="0" name="SCAR_PRG2" access="Read/Write" description="FLASH secure address for bank&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="SEC_AREA_START2" description="Bank 2 lowest secure protected address&#xa;              configuration" />
      <BitField start="16" size="12" name="SEC_AREA_END2" description="Bank 2 highest secure protected address&#xa;              configuration" />
      <BitField start="31" size="1" name="DMES2" description="Bank 2 secure protected erase enable&#xa;              option configuration bit" />
    </Register>
    <Register start="+0x138" size="0" name="WPSN_CUR2R" access="ReadOnly" description="FLASH write sector protection for bank&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WRPSn2" description="Bank 2 sector write protection option&#xa;              status byte" />
    </Register>
    <Register start="+0x13C" size="0" name="WPSN_PRG2R" access="Read/Write" description="FLASH write sector protection for bank&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WRPSn2" description="Bank 2 sector write protection&#xa;              configuration byte" />
    </Register>
    <Register start="+0x150" size="0" name="CRCCR2" access="Read/Write" description="FLASH CRC control register for bank&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="CRC_SECT" description="Bank 2 CRC sector number" />
      <BitField start="7" size="1" name="ALL_BANK" description="Bank 2 CRC select bit" />
      <BitField start="8" size="1" name="CRC_BY_SECT" description="Bank 2 CRC sector mode select&#xa;              bit" />
      <BitField start="9" size="1" name="ADD_SECT" description="Bank 2 CRC sector select&#xa;              bit" />
      <BitField start="10" size="1" name="CLEAN_SECT" description="Bank 2 CRC sector list clear&#xa;              bit" />
      <BitField start="16" size="1" name="START_CRC" description="Bank 2 CRC start bit" />
      <BitField start="17" size="1" name="CLEAN_CRC" description="Bank 2 CRC clear bit" />
      <BitField start="20" size="2" name="CRC_BURST" description="Bank 2 CRC burst size" />
    </Register>
    <Register start="+0x154" size="0" name="CRCSADD2R" access="Read/Write" description="FLASH CRC start address register for bank&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_START_ADDR" description="CRC start address on bank&#xa;              2" />
    </Register>
    <Register start="+0x158" size="0" name="CRCEADD2R" access="Read/Write" description="FLASH CRC end address register for bank&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRC_END_ADDR" description="CRC end address on bank 2" />
    </Register>
    <Register start="+0x160" size="0" name="ECC_FA2R" access="ReadOnly" description="FLASH ECC fail address for bank&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="FAIL_ECC_ADDR2" description="Bank 2 ECC error address" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AXI" start="0x51000000" description="AXI interconnect registers">
    <Register start="+0x1FD0" size="0" name="AXI_PERIPH_ID_4" access="ReadOnly" description="AXI interconnect - peripheral ID4&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="JEP106CON" description="JEP106 continuation code" />
      <BitField start="4" size="4" name="4KCOUNT" description="Register file size" />
    </Register>
    <Register start="+0x1FE0" size="0" name="AXI_PERIPH_ID_0" access="ReadOnly" description="AXI interconnect - peripheral ID0&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PARTNUM" description="Peripheral part number bits 0 to&#xa;              7" />
    </Register>
    <Register start="+0x1FE4" size="0" name="AXI_PERIPH_ID_1" access="ReadOnly" description="AXI interconnect - peripheral ID1&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PARTNUM" description="Peripheral part number bits 8 to&#xa;              11" />
      <BitField start="4" size="4" name="JEP106I" description="JEP106 identity bits 0 to&#xa;              3" />
    </Register>
    <Register start="+0x1FE8" size="0" name="AXI_PERIPH_ID_2" access="ReadOnly" description="AXI interconnect - peripheral ID2&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JEP106ID" description="JEP106 Identity bits 4 to&#xa;              6" />
      <BitField start="3" size="1" name="JEDEC" description="JEP106 code flag" />
      <BitField start="4" size="4" name="REVISION" description="Peripheral revision number" />
    </Register>
    <Register start="+0x1FEC" size="0" name="AXI_PERIPH_ID_3" access="ReadOnly" description="AXI interconnect - peripheral ID3&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CUST_MOD_NUM" description="Customer modification" />
      <BitField start="4" size="4" name="REV_AND" description="Customer version" />
    </Register>
    <Register start="+0x1FF0" size="0" name="AXI_COMP_ID_0" access="ReadOnly" description="AXI interconnect - component ID0&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PREAMBLE" description="Preamble bits 0 to 7" />
    </Register>
    <Register start="+0x1FF4" size="0" name="AXI_COMP_ID_1" access="ReadOnly" description="AXI interconnect - component ID1&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PREAMBLE" description="Preamble bits 8 to 11" />
      <BitField start="4" size="4" name="CLASS" description="Component class" />
    </Register>
    <Register start="+0x1FF8" size="0" name="AXI_COMP_ID_2" access="ReadOnly" description="AXI interconnect - component ID2&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PREAMBLE" description="Preamble bits 12 to 19" />
    </Register>
    <Register start="+0x1FFC" size="0" name="AXI_COMP_ID_3" access="ReadOnly" description="AXI interconnect - component ID3&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PREAMBLE" description="Preamble bits 20 to 27" />
    </Register>
    <Register start="+0x2008" size="0" name="AXI_TARG1_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing&#xa;          functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for&#xa;              target" />
    </Register>
    <Register start="+0x3008" size="0" name="AXI_TARG2_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing&#xa;          functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for&#xa;              target" />
    </Register>
    <Register start="+0x4008" size="0" name="AXI_TARG3_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing&#xa;          functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for&#xa;              target" />
    </Register>
    <Register start="+0x5008" size="0" name="AXI_TARG4_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing&#xa;          functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for&#xa;              target" />
    </Register>
    <Register start="+0x6008" size="0" name="AXI_TARG5_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing&#xa;          functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for&#xa;              target" />
    </Register>
    <Register start="+0x7008" size="0" name="AXI_TARG6_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing&#xa;          functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for&#xa;              target" />
    </Register>
    <Register start="+0x800C" size="0" name="AXI_TARG7_FN_MOD_ISS_BM" access="Read/Write" description="AXI interconnect - TARG x bus matrix issuing&#xa;          functionality register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="READ_ISS_OVERRIDE" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Switch matrix write issuing override for&#xa;              target" />
    </Register>
    <Register start="+0x2024" size="0" name="AXI_TARG1_FN_MOD2" access="Read/Write" description="AXI interconnect - TARG x bus matrix&#xa;          functionality 2 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BYPASS_MERGE" description="Disable packing of beats to match the&#xa;              output data width" />
    </Register>
    <Register start="+0x3024" size="0" name="AXI_TARG2_FN_MOD2" access="Read/Write" description="AXI interconnect - TARG x bus matrix&#xa;          functionality 2 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BYPASS_MERGE" description="Disable packing of beats to match the&#xa;              output data width" />
    </Register>
    <Register start="+0x8024" size="0" name="AXI_TARG7_FN_MOD2" access="Read/Write" description="AXI interconnect - TARG x bus matrix&#xa;          functionality 2 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BYPASS_MERGE" description="Disable packing of beats to match the&#xa;              output data width" />
    </Register>
    <Register start="+0x202C" size="0" name="AXI_TARG1_FN_MOD_LB" access="Read/Write" description="AXI interconnect - TARG x long burst&#xa;          functionality modification" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FN_MOD_LB" description="Controls burst breaking of long&#xa;              bursts" />
    </Register>
    <Register start="+0x302C" size="0" name="AXI_TARG2_FN_MOD_LB" access="Read/Write" description="AXI interconnect - TARG x long burst&#xa;          functionality modification" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FN_MOD_LB" description="Controls burst breaking of long&#xa;              bursts" />
    </Register>
    <Register start="+0x2108" size="0" name="AXI_TARG1_FN_MOD" access="Read/Write" description="AXI interconnect - TARG x long burst&#xa;          functionality modification" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override AMIB read issuing&#xa;              capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override AMIB write issuing&#xa;              capability" />
    </Register>
    <Register start="+0x3108" size="0" name="AXI_TARG2_FN_MOD" access="Read/Write" description="AXI interconnect - TARG x long burst&#xa;          functionality modification" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override AMIB read issuing&#xa;              capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override AMIB write issuing&#xa;              capability" />
    </Register>
    <Register start="+0x8108" size="0" name="AXI_TARG7_FN_MOD" access="Read/Write" description="AXI interconnect - TARG x long burst&#xa;          functionality modification" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override AMIB read issuing&#xa;              capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override AMIB write issuing&#xa;              capability" />
    </Register>
    <Register start="+0x42024" size="0" name="AXI_INI1_FN_MOD2" access="Read/Write" description="AXI interconnect - INI x functionality&#xa;          modification 2 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BYPASS_MERGE" description="Disables alteration of transactions by&#xa;              the up-sizer unless required by the&#xa;              protocol" />
    </Register>
    <Register start="+0x44024" size="0" name="AXI_INI3_FN_MOD2" access="Read/Write" description="AXI interconnect - INI x functionality&#xa;          modification 2 register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BYPASS_MERGE" description="Disables alteration of transactions by&#xa;              the up-sizer unless required by the&#xa;              protocol" />
    </Register>
    <Register start="+0x42028" size="0" name="AXI_INI1_FN_MOD_AHB" access="Read/Write" description="AXI interconnect - INI x AHB functionality&#xa;          modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RD_INC_OVERRIDE" description="Converts all AHB-Lite write transactions&#xa;              to a series of single beat AXI" />
      <BitField start="1" size="1" name="WR_INC_OVERRIDE" description="Converts all AHB-Lite read transactions&#xa;              to a series of single beat AXI" />
    </Register>
    <Register start="+0x44028" size="0" name="AXI_INI3_FN_MOD_AHB" access="Read/Write" description="AXI interconnect - INI x AHB functionality&#xa;          modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RD_INC_OVERRIDE" description="Converts all AHB-Lite write transactions&#xa;              to a series of single beat AXI" />
      <BitField start="1" size="1" name="WR_INC_OVERRIDE" description="Converts all AHB-Lite read transactions&#xa;              to a series of single beat AXI" />
    </Register>
    <Register start="+0x42100" size="0" name="AXI_INI1_READ_QOS" access="Read/Write" description="AXI interconnect - INI x read QoS&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AR_QOS" description="Read channel QoS setting" />
    </Register>
    <Register start="+0x43100" size="0" name="AXI_INI2_READ_QOS" access="Read/Write" description="AXI interconnect - INI x read QoS&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AR_QOS" description="Read channel QoS setting" />
    </Register>
    <Register start="+0x44100" size="0" name="AXI_INI3_READ_QOS" access="Read/Write" description="AXI interconnect - INI x read QoS&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AR_QOS" description="Read channel QoS setting" />
    </Register>
    <Register start="+0x45100" size="0" name="AXI_INI4_READ_QOS" access="Read/Write" description="AXI interconnect - INI x read QoS&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AR_QOS" description="Read channel QoS setting" />
    </Register>
    <Register start="+0x46100" size="0" name="AXI_INI5_READ_QOS" access="Read/Write" description="AXI interconnect - INI x read QoS&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AR_QOS" description="Read channel QoS setting" />
    </Register>
    <Register start="+0x47100" size="0" name="AXI_INI6_READ_QOS" access="Read/Write" description="AXI interconnect - INI x read QoS&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AR_QOS" description="Read channel QoS setting" />
    </Register>
    <Register start="+0x42104" size="0" name="AXI_INI1_WRITE_QOS" access="Read/Write" description="AXI interconnect - INI x write QoS&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AW_QOS" description="Write channel QoS setting" />
    </Register>
    <Register start="+0x43104" size="0" name="AXI_INI2_WRITE_QOS" access="Read/Write" description="AXI interconnect - INI x write QoS&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AW_QOS" description="Write channel QoS setting" />
    </Register>
    <Register start="+0x44104" size="0" name="AXI_INI3_WRITE_QOS" access="Read/Write" description="AXI interconnect - INI x write QoS&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AW_QOS" description="Write channel QoS setting" />
    </Register>
    <Register start="+0x45104" size="0" name="AXI_INI4_WRITE_QOS" access="Read/Write" description="AXI interconnect - INI x write QoS&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AW_QOS" description="Write channel QoS setting" />
    </Register>
    <Register start="+0x46104" size="0" name="AXI_INI5_WRITE_QOS" access="Read/Write" description="AXI interconnect - INI x write QoS&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AW_QOS" description="Write channel QoS setting" />
    </Register>
    <Register start="+0x47104" size="0" name="AXI_INI6_WRITE_QOS" access="Read/Write" description="AXI interconnect - INI x write QoS&#xa;          register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="AW_QOS" description="Write channel QoS setting" />
    </Register>
    <Register start="+0x42108" size="0" name="AXI_INI1_FN_MOD" access="Read/Write" description="AXI interconnect - INI x issuing&#xa;          functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override ASIB read issuing&#xa;              capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override ASIB write issuing&#xa;              capability" />
    </Register>
    <Register start="+0x43108" size="0" name="AXI_INI2_FN_MOD" access="Read/Write" description="AXI interconnect - INI x issuing&#xa;          functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override ASIB read issuing&#xa;              capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override ASIB write issuing&#xa;              capability" />
    </Register>
    <Register start="+0x44108" size="0" name="AXI_INI3_FN_MOD" access="Read/Write" description="AXI interconnect - INI x issuing&#xa;          functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override ASIB read issuing&#xa;              capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override ASIB write issuing&#xa;              capability" />
    </Register>
    <Register start="+0x45108" size="0" name="AXI_INI4_FN_MOD" access="Read/Write" description="AXI interconnect - INI x issuing&#xa;          functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override ASIB read issuing&#xa;              capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override ASIB write issuing&#xa;              capability" />
    </Register>
    <Register start="+0x46108" size="0" name="AXI_INI5_FN_MOD" access="Read/Write" description="AXI interconnect - INI x issuing&#xa;          functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override ASIB read issuing&#xa;              capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override ASIB write issuing&#xa;              capability" />
    </Register>
    <Register start="+0x47108" size="0" name="AXI_INI6_FN_MOD" access="Read/Write" description="AXI interconnect - INI x issuing&#xa;          functionality modification register" reset_value="0x00000004" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="READ_ISS_OVERRIDE" description="Override ASIB read issuing&#xa;              capability" />
      <BitField start="1" size="1" name="WRITE_ISS_OVERRIDE" description="Override ASIB write issuing&#xa;              capability" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="HASH" start="0x48021400" description="Hash processor">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="INIT" description="Initialize message digest&#xa;              calculation" />
      <BitField start="3" size="1" name="DMAE" description="DMA enable" />
      <BitField start="4" size="2" name="DATATYPE" description="Data type selection" />
      <BitField start="6" size="1" name="MODE" description="Mode selection" />
      <BitField start="7" size="1" name="ALGO0" description="Algorithm selection" />
      <BitField start="8" size="4" name="NBW" description="Number of words already&#xa;              pushed" />
      <BitField start="12" size="1" name="DINNE" description="DIN not empty" />
      <BitField start="13" size="1" name="MDMAT" description="Multiple DMA Transfers" />
      <BitField start="16" size="1" name="LKEY" description="Long key selection" />
      <BitField start="18" size="1" name="ALGO1" description="ALGO" />
    </Register>
    <Register start="+0x4" size="0" name="DIN" access="Read/Write" description="data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATAIN" description="Data input" />
    </Register>
    <Register start="+0x8" size="0" name="STR" access="Read/Write" description="start register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="1" name="DCAL" description="Digest calculation" />
      <BitField start="0" size="5" name="NBLW" description="Number of valid bits in the last word of&#xa;              the message" />
    </Register>
    <Register start="+0xC" size="0" name="HR0" access="ReadOnly" description="digest registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H0" description="H0" />
    </Register>
    <Register start="+0x10" size="0" name="HR1" access="ReadOnly" description="digest registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H1" description="H1" />
    </Register>
    <Register start="+0x14" size="0" name="HR2" access="ReadOnly" description="digest registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H2" description="H2" />
    </Register>
    <Register start="+0x18" size="0" name="HR3" access="ReadOnly" description="digest registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H3" description="H3" />
    </Register>
    <Register start="+0x1C" size="0" name="HR4" access="ReadOnly" description="digest registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H4" description="H4" />
    </Register>
    <Register start="+0x20" size="0" name="IMR" access="Read/Write" description="interrupt enable register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="DCIE" description="Digest calculation completion interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="DINIE" description="Data input interrupt&#xa;              enable" />
    </Register>
    <Register start="+0x24" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="BUSY" description="Busy bit" />
      <BitField start="2" size="1" name="DMAS" description="DMA Status" />
      <BitField start="1" size="1" name="DCIS" description="Digest calculation completion interrupt&#xa;              status" />
      <BitField start="0" size="1" name="DINIS" description="Data input interrupt&#xa;              status" />
    </Register>
    <Register start="+0xF8" size="0" name="CSR0" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR0" description="CSR0" />
    </Register>
    <Register start="+0xFC" size="0" name="CSR1" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR1" description="CSR1" />
    </Register>
    <Register start="+0x100" size="0" name="CSR2" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR2" description="CSR2" />
    </Register>
    <Register start="+0x104" size="0" name="CSR3" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR3" description="CSR3" />
    </Register>
    <Register start="+0x108" size="0" name="CSR4" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR4" description="CSR4" />
    </Register>
    <Register start="+0x10C" size="0" name="CSR5" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR5" description="CSR5" />
    </Register>
    <Register start="+0x110" size="0" name="CSR6" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR6" description="CSR6" />
    </Register>
    <Register start="+0x114" size="0" name="CSR7" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR7" description="CSR7" />
    </Register>
    <Register start="+0x118" size="0" name="CSR8" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR8" description="CSR8" />
    </Register>
    <Register start="+0x11C" size="0" name="CSR9" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR9" description="CSR9" />
    </Register>
    <Register start="+0x120" size="0" name="CSR10" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR10" description="CSR10" />
    </Register>
    <Register start="+0x124" size="0" name="CSR11" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR11" description="CSR11" />
    </Register>
    <Register start="+0x128" size="0" name="CSR12" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR12" description="CSR12" />
    </Register>
    <Register start="+0x12C" size="0" name="CSR13" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR13" description="CSR13" />
    </Register>
    <Register start="+0x130" size="0" name="CSR14" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR14" description="CSR14" />
    </Register>
    <Register start="+0x134" size="0" name="CSR15" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR15" description="CSR15" />
    </Register>
    <Register start="+0x138" size="0" name="CSR16" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR16" description="CSR16" />
    </Register>
    <Register start="+0x13C" size="0" name="CSR17" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR17" description="CSR17" />
    </Register>
    <Register start="+0x140" size="0" name="CSR18" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR18" description="CSR18" />
    </Register>
    <Register start="+0x144" size="0" name="CSR19" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR19" description="CSR19" />
    </Register>
    <Register start="+0x148" size="0" name="CSR20" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR20" description="CSR20" />
    </Register>
    <Register start="+0x14C" size="0" name="CSR21" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR21" description="CSR21" />
    </Register>
    <Register start="+0x150" size="0" name="CSR22" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR22" description="CSR22" />
    </Register>
    <Register start="+0x154" size="0" name="CSR23" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR23" description="CSR23" />
    </Register>
    <Register start="+0x158" size="0" name="CSR24" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR24" description="CSR24" />
    </Register>
    <Register start="+0x15C" size="0" name="CSR25" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR25" description="CSR25" />
    </Register>
    <Register start="+0x160" size="0" name="CSR26" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR26" description="CSR26" />
    </Register>
    <Register start="+0x164" size="0" name="CSR27" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR27" description="CSR27" />
    </Register>
    <Register start="+0x168" size="0" name="CSR28" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR28" description="CSR28" />
    </Register>
    <Register start="+0x16C" size="0" name="CSR29" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR29" description="CSR29" />
    </Register>
    <Register start="+0x170" size="0" name="CSR30" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR30" description="CSR30" />
    </Register>
    <Register start="+0x174" size="0" name="CSR31" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR31" description="CSR31" />
    </Register>
    <Register start="+0x178" size="0" name="CSR32" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR32" description="CSR32" />
    </Register>
    <Register start="+0x17C" size="0" name="CSR33" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR33" description="CSR33" />
    </Register>
    <Register start="+0x180" size="0" name="CSR34" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR34" description="CSR34" />
    </Register>
    <Register start="+0x184" size="0" name="CSR35" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR35" description="CSR35" />
    </Register>
    <Register start="+0x188" size="0" name="CSR36" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR36" description="CSR36" />
    </Register>
    <Register start="+0x18C" size="0" name="CSR37" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR37" description="CSR37" />
    </Register>
    <Register start="+0x190" size="0" name="CSR38" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR38" description="CSR38" />
    </Register>
    <Register start="+0x194" size="0" name="CSR39" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR39" description="CSR39" />
    </Register>
    <Register start="+0x198" size="0" name="CSR40" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR40" description="CSR40" />
    </Register>
    <Register start="+0x19C" size="0" name="CSR41" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR41" description="CSR41" />
    </Register>
    <Register start="+0x1A0" size="0" name="CSR42" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR42" description="CSR42" />
    </Register>
    <Register start="+0x1A4" size="0" name="CSR43" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR43" description="CSR43" />
    </Register>
    <Register start="+0x1A8" size="0" name="CSR44" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR44" description="CSR44" />
    </Register>
    <Register start="+0x1AC" size="0" name="CSR45" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR45" description="CSR45" />
    </Register>
    <Register start="+0x1B0" size="0" name="CSR46" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR46" description="CSR46" />
    </Register>
    <Register start="+0x1B4" size="0" name="CSR47" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR47" description="CSR47" />
    </Register>
    <Register start="+0x1B8" size="0" name="CSR48" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR48" description="CSR48" />
    </Register>
    <Register start="+0x1BC" size="0" name="CSR49" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR49" description="CSR49" />
    </Register>
    <Register start="+0x1C0" size="0" name="CSR50" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR50" description="CSR50" />
    </Register>
    <Register start="+0x1C4" size="0" name="CSR51" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR51" description="CSR51" />
    </Register>
    <Register start="+0x1C8" size="0" name="CSR52" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR52" description="CSR52" />
    </Register>
    <Register start="+0x1CC" size="0" name="CSR53" access="Read/Write" description="context swap registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSR53" description="CSR53" />
    </Register>
    <Register start="+0x310" size="0" name="HASH_HR0" access="ReadOnly" description="HASH digest register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H0" description="H0" />
    </Register>
    <Register start="+0x314" size="0" name="HASH_HR1" access="ReadOnly" description="read-only" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H1" description="H1" />
    </Register>
    <Register start="+0x318" size="0" name="HASH_HR2" access="ReadOnly" description="read-only" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H2" description="H2" />
    </Register>
    <Register start="+0x31C" size="0" name="HASH_HR3" access="ReadOnly" description="read-only" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H3" description="H3" />
    </Register>
    <Register start="+0x320" size="0" name="HASH_HR4" access="ReadOnly" description="read-only" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H4" description="H4" />
    </Register>
    <Register start="+0x324" size="0" name="HASH_HR5" access="ReadOnly" description="read-only" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H5" description="H5" />
    </Register>
    <Register start="+0x328" size="0" name="HASH_HR6" access="ReadOnly" description="read-only" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H6" description="H6" />
    </Register>
    <Register start="+0x32C" size="0" name="HASH_HR7" access="ReadOnly" description="read-only" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="H7" description="H7" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRYP" start="0x48021000" description="Cryptographic processor">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="ALGODIR" description="Algorithm direction" />
      <BitField start="3" size="3" name="ALGOMODE0" description="Algorithm mode" />
      <BitField start="6" size="2" name="DATATYPE" description="Data type selection" />
      <BitField start="8" size="2" name="KEYSIZE" description="Key size selection (AES mode&#xa;              only)" />
      <BitField start="14" size="1" name="FFLUSH" description="FIFO flush" />
      <BitField start="15" size="1" name="CRYPEN" description="Cryptographic processor&#xa;              enable" />
      <BitField start="16" size="2" name="GCM_CCMPH" description="GCM_CCMPH" />
      <BitField start="19" size="1" name="ALGOMODE3" description="ALGOMODE" />
    </Register>
    <Register start="+0x4" size="0" name="SR" access="ReadOnly" description="status register" reset_value="0x00000003" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="BUSY" description="Busy bit" />
      <BitField start="3" size="1" name="OFFU" description="Output FIFO full" />
      <BitField start="2" size="1" name="OFNE" description="Output FIFO not empty" />
      <BitField start="1" size="1" name="IFNF" description="Input FIFO not full" />
      <BitField start="0" size="1" name="IFEM" description="Input FIFO empty" />
    </Register>
    <Register start="+0x8" size="0" name="DIN" access="Read/Write" description="data input register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATAIN" description="Data input" />
    </Register>
    <Register start="+0xC" size="0" name="DOUT" access="ReadOnly" description="data output register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATAOUT" description="Data output" />
    </Register>
    <Register start="+0x10" size="0" name="DMACR" access="Read/Write" description="DMA control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="DOEN" description="DMA output enable" />
      <BitField start="0" size="1" name="DIEN" description="DMA input enable" />
    </Register>
    <Register start="+0x14" size="0" name="IMSCR" access="Read/Write" description="interrupt mask set/clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="OUTIM" description="Output FIFO service interrupt&#xa;              mask" />
      <BitField start="0" size="1" name="INIM" description="Input FIFO service interrupt&#xa;              mask" />
    </Register>
    <Register start="+0x18" size="0" name="RISR" access="ReadOnly" description="raw interrupt status register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="OUTRIS" description="Output FIFO service raw interrupt&#xa;              status" />
      <BitField start="0" size="1" name="INRIS" description="Input FIFO service raw interrupt&#xa;              status" />
    </Register>
    <Register start="+0x1C" size="0" name="MISR" access="ReadOnly" description="masked interrupt status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="OUTMIS" description="Output FIFO service masked interrupt&#xa;              status" />
      <BitField start="0" size="1" name="INMIS" description="Input FIFO service masked interrupt&#xa;              status" />
    </Register>
    <Register start="+0x20" size="0" name="K0LR" access="WriteOnly" description="key registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="b224" description="b224" />
      <BitField start="1" size="1" name="b225" description="b225" />
      <BitField start="2" size="1" name="b226" description="b226" />
      <BitField start="3" size="1" name="b227" description="b227" />
      <BitField start="4" size="1" name="b228" description="b228" />
      <BitField start="5" size="1" name="b229" description="b229" />
      <BitField start="6" size="1" name="b230" description="b230" />
      <BitField start="7" size="1" name="b231" description="b231" />
      <BitField start="8" size="1" name="b232" description="b232" />
      <BitField start="9" size="1" name="b233" description="b233" />
      <BitField start="10" size="1" name="b234" description="b234" />
      <BitField start="11" size="1" name="b235" description="b235" />
      <BitField start="12" size="1" name="b236" description="b236" />
      <BitField start="13" size="1" name="b237" description="b237" />
      <BitField start="14" size="1" name="b238" description="b238" />
      <BitField start="15" size="1" name="b239" description="b239" />
      <BitField start="16" size="1" name="b240" description="b240" />
      <BitField start="17" size="1" name="b241" description="b241" />
      <BitField start="18" size="1" name="b242" description="b242" />
      <BitField start="19" size="1" name="b243" description="b243" />
      <BitField start="20" size="1" name="b244" description="b244" />
      <BitField start="21" size="1" name="b245" description="b245" />
      <BitField start="22" size="1" name="b246" description="b246" />
      <BitField start="23" size="1" name="b247" description="b247" />
      <BitField start="24" size="1" name="b248" description="b248" />
      <BitField start="25" size="1" name="b249" description="b249" />
      <BitField start="26" size="1" name="b250" description="b250" />
      <BitField start="27" size="1" name="b251" description="b251" />
      <BitField start="28" size="1" name="b252" description="b252" />
      <BitField start="29" size="1" name="b253" description="b253" />
      <BitField start="30" size="1" name="b254" description="b254" />
      <BitField start="31" size="1" name="b255" description="b255" />
    </Register>
    <Register start="+0x24" size="0" name="K0RR" access="WriteOnly" description="key registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="b192" description="b192" />
      <BitField start="1" size="1" name="b193" description="b193" />
      <BitField start="2" size="1" name="b194" description="b194" />
      <BitField start="3" size="1" name="b195" description="b195" />
      <BitField start="4" size="1" name="b196" description="b196" />
      <BitField start="5" size="1" name="b197" description="b197" />
      <BitField start="6" size="1" name="b198" description="b198" />
      <BitField start="7" size="1" name="b199" description="b199" />
      <BitField start="8" size="1" name="b200" description="b200" />
      <BitField start="9" size="1" name="b201" description="b201" />
      <BitField start="10" size="1" name="b202" description="b202" />
      <BitField start="11" size="1" name="b203" description="b203" />
      <BitField start="12" size="1" name="b204" description="b204" />
      <BitField start="13" size="1" name="b205" description="b205" />
      <BitField start="14" size="1" name="b206" description="b206" />
      <BitField start="15" size="1" name="b207" description="b207" />
      <BitField start="16" size="1" name="b208" description="b208" />
      <BitField start="17" size="1" name="b209" description="b209" />
      <BitField start="18" size="1" name="b210" description="b210" />
      <BitField start="19" size="1" name="b211" description="b211" />
      <BitField start="20" size="1" name="b212" description="b212" />
      <BitField start="21" size="1" name="b213" description="b213" />
      <BitField start="22" size="1" name="b214" description="b214" />
      <BitField start="23" size="1" name="b215" description="b215" />
      <BitField start="24" size="1" name="b216" description="b216" />
      <BitField start="25" size="1" name="b217" description="b217" />
      <BitField start="26" size="1" name="b218" description="b218" />
      <BitField start="27" size="1" name="b219" description="b219" />
      <BitField start="28" size="1" name="b220" description="b220" />
      <BitField start="29" size="1" name="b221" description="b221" />
      <BitField start="30" size="1" name="b222" description="b222" />
      <BitField start="31" size="1" name="b223" description="b223" />
    </Register>
    <Register start="+0x28" size="0" name="K1LR" access="WriteOnly" description="key registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="b160" description="b160" />
      <BitField start="1" size="1" name="b161" description="b161" />
      <BitField start="2" size="1" name="b162" description="b162" />
      <BitField start="3" size="1" name="b163" description="b163" />
      <BitField start="4" size="1" name="b164" description="b164" />
      <BitField start="5" size="1" name="b165" description="b165" />
      <BitField start="6" size="1" name="b166" description="b166" />
      <BitField start="7" size="1" name="b167" description="b167" />
      <BitField start="8" size="1" name="b168" description="b168" />
      <BitField start="9" size="1" name="b169" description="b169" />
      <BitField start="10" size="1" name="b170" description="b170" />
      <BitField start="11" size="1" name="b171" description="b171" />
      <BitField start="12" size="1" name="b172" description="b172" />
      <BitField start="13" size="1" name="b173" description="b173" />
      <BitField start="14" size="1" name="b174" description="b174" />
      <BitField start="15" size="1" name="b175" description="b175" />
      <BitField start="16" size="1" name="b176" description="b176" />
      <BitField start="17" size="1" name="b177" description="b177" />
      <BitField start="18" size="1" name="b178" description="b178" />
      <BitField start="19" size="1" name="b179" description="b179" />
      <BitField start="20" size="1" name="b180" description="b180" />
      <BitField start="21" size="1" name="b181" description="b181" />
      <BitField start="22" size="1" name="b182" description="b182" />
      <BitField start="23" size="1" name="b183" description="b183" />
      <BitField start="24" size="1" name="b184" description="b184" />
      <BitField start="25" size="1" name="b185" description="b185" />
      <BitField start="26" size="1" name="b186" description="b186" />
      <BitField start="27" size="1" name="b187" description="b187" />
      <BitField start="28" size="1" name="b188" description="b188" />
      <BitField start="29" size="1" name="b189" description="b189" />
      <BitField start="30" size="1" name="b190" description="b190" />
      <BitField start="31" size="1" name="b191" description="b191" />
    </Register>
    <Register start="+0x2C" size="0" name="K1RR" access="WriteOnly" description="key registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="b128" description="b128" />
      <BitField start="1" size="1" name="b129" description="b129" />
      <BitField start="2" size="1" name="b130" description="b130" />
      <BitField start="3" size="1" name="b131" description="b131" />
      <BitField start="4" size="1" name="b132" description="b132" />
      <BitField start="5" size="1" name="b133" description="b133" />
      <BitField start="6" size="1" name="b134" description="b134" />
      <BitField start="7" size="1" name="b135" description="b135" />
      <BitField start="8" size="1" name="b136" description="b136" />
      <BitField start="9" size="1" name="b137" description="b137" />
      <BitField start="10" size="1" name="b138" description="b138" />
      <BitField start="11" size="1" name="b139" description="b139" />
      <BitField start="12" size="1" name="b140" description="b140" />
      <BitField start="13" size="1" name="b141" description="b141" />
      <BitField start="14" size="1" name="b142" description="b142" />
      <BitField start="15" size="1" name="b143" description="b143" />
      <BitField start="16" size="1" name="b144" description="b144" />
      <BitField start="17" size="1" name="b145" description="b145" />
      <BitField start="18" size="1" name="b146" description="b146" />
      <BitField start="19" size="1" name="b147" description="b147" />
      <BitField start="20" size="1" name="b148" description="b148" />
      <BitField start="21" size="1" name="b149" description="b149" />
      <BitField start="22" size="1" name="b150" description="b150" />
      <BitField start="23" size="1" name="b151" description="b151" />
      <BitField start="24" size="1" name="b152" description="b152" />
      <BitField start="25" size="1" name="b153" description="b153" />
      <BitField start="26" size="1" name="b154" description="b154" />
      <BitField start="27" size="1" name="b155" description="b155" />
      <BitField start="28" size="1" name="b156" description="b156" />
      <BitField start="29" size="1" name="b157" description="b157" />
      <BitField start="30" size="1" name="b158" description="b158" />
      <BitField start="31" size="1" name="b159" description="b159" />
    </Register>
    <Register start="+0x30" size="0" name="K2LR" access="WriteOnly" description="key registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="b96" description="b96" />
      <BitField start="1" size="1" name="b97" description="b97" />
      <BitField start="2" size="1" name="b98" description="b98" />
      <BitField start="3" size="1" name="b99" description="b99" />
      <BitField start="4" size="1" name="b100" description="b100" />
      <BitField start="5" size="1" name="b101" description="b101" />
      <BitField start="6" size="1" name="b102" description="b102" />
      <BitField start="7" size="1" name="b103" description="b103" />
      <BitField start="8" size="1" name="b104" description="b104" />
      <BitField start="9" size="1" name="b105" description="b105" />
      <BitField start="10" size="1" name="b106" description="b106" />
      <BitField start="11" size="1" name="b107" description="b107" />
      <BitField start="12" size="1" name="b108" description="b108" />
      <BitField start="13" size="1" name="b109" description="b109" />
      <BitField start="14" size="1" name="b110" description="b110" />
      <BitField start="15" size="1" name="b111" description="b111" />
      <BitField start="16" size="1" name="b112" description="b112" />
      <BitField start="17" size="1" name="b113" description="b113" />
      <BitField start="18" size="1" name="b114" description="b114" />
      <BitField start="19" size="1" name="b115" description="b115" />
      <BitField start="20" size="1" name="b116" description="b116" />
      <BitField start="21" size="1" name="b117" description="b117" />
      <BitField start="22" size="1" name="b118" description="b118" />
      <BitField start="23" size="1" name="b119" description="b119" />
      <BitField start="24" size="1" name="b120" description="b120" />
      <BitField start="25" size="1" name="b121" description="b121" />
      <BitField start="26" size="1" name="b122" description="b122" />
      <BitField start="27" size="1" name="b123" description="b123" />
      <BitField start="28" size="1" name="b124" description="b124" />
      <BitField start="29" size="1" name="b125" description="b125" />
      <BitField start="30" size="1" name="b126" description="b126" />
      <BitField start="31" size="1" name="b127" description="b127" />
    </Register>
    <Register start="+0x34" size="0" name="K2RR" access="WriteOnly" description="key registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="b64" description="b64" />
      <BitField start="1" size="1" name="b65" description="b65" />
      <BitField start="2" size="1" name="b66" description="b66" />
      <BitField start="3" size="1" name="b67" description="b67" />
      <BitField start="4" size="1" name="b68" description="b68" />
      <BitField start="5" size="1" name="b69" description="b69" />
      <BitField start="6" size="1" name="b70" description="b70" />
      <BitField start="7" size="1" name="b71" description="b71" />
      <BitField start="8" size="1" name="b72" description="b72" />
      <BitField start="9" size="1" name="b73" description="b73" />
      <BitField start="10" size="1" name="b74" description="b74" />
      <BitField start="11" size="1" name="b75" description="b75" />
      <BitField start="12" size="1" name="b76" description="b76" />
      <BitField start="13" size="1" name="b77" description="b77" />
      <BitField start="14" size="1" name="b78" description="b78" />
      <BitField start="15" size="1" name="b79" description="b79" />
      <BitField start="16" size="1" name="b80" description="b80" />
      <BitField start="17" size="1" name="b81" description="b81" />
      <BitField start="18" size="1" name="b82" description="b82" />
      <BitField start="19" size="1" name="b83" description="b83" />
      <BitField start="20" size="1" name="b84" description="b84" />
      <BitField start="21" size="1" name="b85" description="b85" />
      <BitField start="22" size="1" name="b86" description="b86" />
      <BitField start="23" size="1" name="b87" description="b87" />
      <BitField start="24" size="1" name="b88" description="b88" />
      <BitField start="25" size="1" name="b89" description="b89" />
      <BitField start="26" size="1" name="b90" description="b90" />
      <BitField start="27" size="1" name="b91" description="b91" />
      <BitField start="28" size="1" name="b92" description="b92" />
      <BitField start="29" size="1" name="b93" description="b93" />
      <BitField start="30" size="1" name="b94" description="b94" />
      <BitField start="31" size="1" name="b95" description="b95" />
    </Register>
    <Register start="+0x38" size="0" name="K3LR" access="WriteOnly" description="key registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="b32" description="b32" />
      <BitField start="1" size="1" name="b33" description="b33" />
      <BitField start="2" size="1" name="b34" description="b34" />
      <BitField start="3" size="1" name="b35" description="b35" />
      <BitField start="4" size="1" name="b36" description="b36" />
      <BitField start="5" size="1" name="b37" description="b37" />
      <BitField start="6" size="1" name="b38" description="b38" />
      <BitField start="7" size="1" name="b39" description="b39" />
      <BitField start="8" size="1" name="b40" description="b40" />
      <BitField start="9" size="1" name="b41" description="b41" />
      <BitField start="10" size="1" name="b42" description="b42" />
      <BitField start="11" size="1" name="b43" description="b43" />
      <BitField start="12" size="1" name="b44" description="b44" />
      <BitField start="13" size="1" name="b45" description="b45" />
      <BitField start="14" size="1" name="b46" description="b46" />
      <BitField start="15" size="1" name="b47" description="b47" />
      <BitField start="16" size="1" name="b48" description="b48" />
      <BitField start="17" size="1" name="b49" description="b49" />
      <BitField start="18" size="1" name="b50" description="b50" />
      <BitField start="19" size="1" name="b51" description="b51" />
      <BitField start="20" size="1" name="b52" description="b52" />
      <BitField start="21" size="1" name="b53" description="b53" />
      <BitField start="22" size="1" name="b54" description="b54" />
      <BitField start="23" size="1" name="b55" description="b55" />
      <BitField start="24" size="1" name="b56" description="b56" />
      <BitField start="25" size="1" name="b57" description="b57" />
      <BitField start="26" size="1" name="b58" description="b58" />
      <BitField start="27" size="1" name="b59" description="b59" />
      <BitField start="28" size="1" name="b60" description="b60" />
      <BitField start="29" size="1" name="b61" description="b61" />
      <BitField start="30" size="1" name="b62" description="b62" />
      <BitField start="31" size="1" name="b63" description="b63" />
    </Register>
    <Register start="+0x3C" size="0" name="K3RR" access="WriteOnly" description="key registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="b0" description="b0" />
      <BitField start="1" size="1" name="b1" description="b1" />
      <BitField start="2" size="1" name="b2" description="b2" />
      <BitField start="3" size="1" name="b3" description="b3" />
      <BitField start="4" size="1" name="b4" description="b4" />
      <BitField start="5" size="1" name="b5" description="b5" />
      <BitField start="6" size="1" name="b6" description="b6" />
      <BitField start="7" size="1" name="b7" description="b7" />
      <BitField start="8" size="1" name="b8" description="b8" />
      <BitField start="9" size="1" name="b9" description="b9" />
      <BitField start="10" size="1" name="b10" description="b10" />
      <BitField start="11" size="1" name="b11" description="b11" />
      <BitField start="12" size="1" name="b12" description="b12" />
      <BitField start="13" size="1" name="b13" description="b13" />
      <BitField start="14" size="1" name="b14" description="b14" />
      <BitField start="15" size="1" name="b15" description="b15" />
      <BitField start="16" size="1" name="b16" description="b16" />
      <BitField start="17" size="1" name="b17" description="b17" />
      <BitField start="18" size="1" name="b18" description="b18" />
      <BitField start="19" size="1" name="b19" description="b19" />
      <BitField start="20" size="1" name="b20" description="b20" />
      <BitField start="21" size="1" name="b21" description="b21" />
      <BitField start="22" size="1" name="b22" description="b22" />
      <BitField start="23" size="1" name="b23" description="b23" />
      <BitField start="24" size="1" name="b24" description="b24" />
      <BitField start="25" size="1" name="b25" description="b25" />
      <BitField start="26" size="1" name="b26" description="b26" />
      <BitField start="27" size="1" name="b27" description="b27" />
      <BitField start="28" size="1" name="b28" description="b28" />
      <BitField start="29" size="1" name="b29" description="b29" />
      <BitField start="30" size="1" name="b30" description="b30" />
      <BitField start="31" size="1" name="b31" description="b31" />
    </Register>
    <Register start="+0x40" size="0" name="IV0LR" access="Read/Write" description="initialization vector&#xa;          registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IV31" description="IV31" />
      <BitField start="1" size="1" name="IV30" description="IV30" />
      <BitField start="2" size="1" name="IV29" description="IV29" />
      <BitField start="3" size="1" name="IV28" description="IV28" />
      <BitField start="4" size="1" name="IV27" description="IV27" />
      <BitField start="5" size="1" name="IV26" description="IV26" />
      <BitField start="6" size="1" name="IV25" description="IV25" />
      <BitField start="7" size="1" name="IV24" description="IV24" />
      <BitField start="8" size="1" name="IV23" description="IV23" />
      <BitField start="9" size="1" name="IV22" description="IV22" />
      <BitField start="10" size="1" name="IV21" description="IV21" />
      <BitField start="11" size="1" name="IV20" description="IV20" />
      <BitField start="12" size="1" name="IV19" description="IV19" />
      <BitField start="13" size="1" name="IV18" description="IV18" />
      <BitField start="14" size="1" name="IV17" description="IV17" />
      <BitField start="15" size="1" name="IV16" description="IV16" />
      <BitField start="16" size="1" name="IV15" description="IV15" />
      <BitField start="17" size="1" name="IV14" description="IV14" />
      <BitField start="18" size="1" name="IV13" description="IV13" />
      <BitField start="19" size="1" name="IV12" description="IV12" />
      <BitField start="20" size="1" name="IV11" description="IV11" />
      <BitField start="21" size="1" name="IV10" description="IV10" />
      <BitField start="22" size="1" name="IV9" description="IV9" />
      <BitField start="23" size="1" name="IV8" description="IV8" />
      <BitField start="24" size="1" name="IV7" description="IV7" />
      <BitField start="25" size="1" name="IV6" description="IV6" />
      <BitField start="26" size="1" name="IV5" description="IV5" />
      <BitField start="27" size="1" name="IV4" description="IV4" />
      <BitField start="28" size="1" name="IV3" description="IV3" />
      <BitField start="29" size="1" name="IV2" description="IV2" />
      <BitField start="30" size="1" name="IV1" description="IV1" />
      <BitField start="31" size="1" name="IV0" description="IV0" />
    </Register>
    <Register start="+0x44" size="0" name="IV0RR" access="Read/Write" description="initialization vector&#xa;          registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IV63" description="IV63" />
      <BitField start="1" size="1" name="IV62" description="IV62" />
      <BitField start="2" size="1" name="IV61" description="IV61" />
      <BitField start="3" size="1" name="IV60" description="IV60" />
      <BitField start="4" size="1" name="IV59" description="IV59" />
      <BitField start="5" size="1" name="IV58" description="IV58" />
      <BitField start="6" size="1" name="IV57" description="IV57" />
      <BitField start="7" size="1" name="IV56" description="IV56" />
      <BitField start="8" size="1" name="IV55" description="IV55" />
      <BitField start="9" size="1" name="IV54" description="IV54" />
      <BitField start="10" size="1" name="IV53" description="IV53" />
      <BitField start="11" size="1" name="IV52" description="IV52" />
      <BitField start="12" size="1" name="IV51" description="IV51" />
      <BitField start="13" size="1" name="IV50" description="IV50" />
      <BitField start="14" size="1" name="IV49" description="IV49" />
      <BitField start="15" size="1" name="IV48" description="IV48" />
      <BitField start="16" size="1" name="IV47" description="IV47" />
      <BitField start="17" size="1" name="IV46" description="IV46" />
      <BitField start="18" size="1" name="IV45" description="IV45" />
      <BitField start="19" size="1" name="IV44" description="IV44" />
      <BitField start="20" size="1" name="IV43" description="IV43" />
      <BitField start="21" size="1" name="IV42" description="IV42" />
      <BitField start="22" size="1" name="IV41" description="IV41" />
      <BitField start="23" size="1" name="IV40" description="IV40" />
      <BitField start="24" size="1" name="IV39" description="IV39" />
      <BitField start="25" size="1" name="IV38" description="IV38" />
      <BitField start="26" size="1" name="IV37" description="IV37" />
      <BitField start="27" size="1" name="IV36" description="IV36" />
      <BitField start="28" size="1" name="IV35" description="IV35" />
      <BitField start="29" size="1" name="IV34" description="IV34" />
      <BitField start="30" size="1" name="IV33" description="IV33" />
      <BitField start="31" size="1" name="IV32" description="IV32" />
    </Register>
    <Register start="+0x48" size="0" name="IV1LR" access="Read/Write" description="initialization vector&#xa;          registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IV95" description="IV95" />
      <BitField start="1" size="1" name="IV94" description="IV94" />
      <BitField start="2" size="1" name="IV93" description="IV93" />
      <BitField start="3" size="1" name="IV92" description="IV92" />
      <BitField start="4" size="1" name="IV91" description="IV91" />
      <BitField start="5" size="1" name="IV90" description="IV90" />
      <BitField start="6" size="1" name="IV89" description="IV89" />
      <BitField start="7" size="1" name="IV88" description="IV88" />
      <BitField start="8" size="1" name="IV87" description="IV87" />
      <BitField start="9" size="1" name="IV86" description="IV86" />
      <BitField start="10" size="1" name="IV85" description="IV85" />
      <BitField start="11" size="1" name="IV84" description="IV84" />
      <BitField start="12" size="1" name="IV83" description="IV83" />
      <BitField start="13" size="1" name="IV82" description="IV82" />
      <BitField start="14" size="1" name="IV81" description="IV81" />
      <BitField start="15" size="1" name="IV80" description="IV80" />
      <BitField start="16" size="1" name="IV79" description="IV79" />
      <BitField start="17" size="1" name="IV78" description="IV78" />
      <BitField start="18" size="1" name="IV77" description="IV77" />
      <BitField start="19" size="1" name="IV76" description="IV76" />
      <BitField start="20" size="1" name="IV75" description="IV75" />
      <BitField start="21" size="1" name="IV74" description="IV74" />
      <BitField start="22" size="1" name="IV73" description="IV73" />
      <BitField start="23" size="1" name="IV72" description="IV72" />
      <BitField start="24" size="1" name="IV71" description="IV71" />
      <BitField start="25" size="1" name="IV70" description="IV70" />
      <BitField start="26" size="1" name="IV69" description="IV69" />
      <BitField start="27" size="1" name="IV68" description="IV68" />
      <BitField start="28" size="1" name="IV67" description="IV67" />
      <BitField start="29" size="1" name="IV66" description="IV66" />
      <BitField start="30" size="1" name="IV65" description="IV65" />
      <BitField start="31" size="1" name="IV64" description="IV64" />
    </Register>
    <Register start="+0x4C" size="0" name="IV1RR" access="Read/Write" description="initialization vector&#xa;          registers" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IV127" description="IV127" />
      <BitField start="1" size="1" name="IV126" description="IV126" />
      <BitField start="2" size="1" name="IV125" description="IV125" />
      <BitField start="3" size="1" name="IV124" description="IV124" />
      <BitField start="4" size="1" name="IV123" description="IV123" />
      <BitField start="5" size="1" name="IV122" description="IV122" />
      <BitField start="6" size="1" name="IV121" description="IV121" />
      <BitField start="7" size="1" name="IV120" description="IV120" />
      <BitField start="8" size="1" name="IV119" description="IV119" />
      <BitField start="9" size="1" name="IV118" description="IV118" />
      <BitField start="10" size="1" name="IV117" description="IV117" />
      <BitField start="11" size="1" name="IV116" description="IV116" />
      <BitField start="12" size="1" name="IV115" description="IV115" />
      <BitField start="13" size="1" name="IV114" description="IV114" />
      <BitField start="14" size="1" name="IV113" description="IV113" />
      <BitField start="15" size="1" name="IV112" description="IV112" />
      <BitField start="16" size="1" name="IV111" description="IV111" />
      <BitField start="17" size="1" name="IV110" description="IV110" />
      <BitField start="18" size="1" name="IV109" description="IV109" />
      <BitField start="19" size="1" name="IV108" description="IV108" />
      <BitField start="20" size="1" name="IV107" description="IV107" />
      <BitField start="21" size="1" name="IV106" description="IV106" />
      <BitField start="22" size="1" name="IV105" description="IV105" />
      <BitField start="23" size="1" name="IV104" description="IV104" />
      <BitField start="24" size="1" name="IV103" description="IV103" />
      <BitField start="25" size="1" name="IV102" description="IV102" />
      <BitField start="26" size="1" name="IV101" description="IV101" />
      <BitField start="27" size="1" name="IV100" description="IV100" />
      <BitField start="28" size="1" name="IV99" description="IV99" />
      <BitField start="29" size="1" name="IV98" description="IV98" />
      <BitField start="30" size="1" name="IV97" description="IV97" />
      <BitField start="31" size="1" name="IV96" description="IV96" />
    </Register>
    <Register start="+0x50" size="0" name="CSGCMCCM0R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCMCCM0R" description="CSGCMCCM0R" />
    </Register>
    <Register start="+0x54" size="0" name="CSGCMCCM1R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCMCCM1R" description="CSGCMCCM1R" />
    </Register>
    <Register start="+0x58" size="0" name="CSGCMCCM2R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCMCCM2R" description="CSGCMCCM2R" />
    </Register>
    <Register start="+0x5C" size="0" name="CSGCMCCM3R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCMCCM3R" description="CSGCMCCM3R" />
    </Register>
    <Register start="+0x60" size="0" name="CSGCMCCM4R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCMCCM4R" description="CSGCMCCM4R" />
    </Register>
    <Register start="+0x64" size="0" name="CSGCMCCM5R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCMCCM5R" description="CSGCMCCM5R" />
    </Register>
    <Register start="+0x68" size="0" name="CSGCMCCM6R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCMCCM6R" description="CSGCMCCM6R" />
    </Register>
    <Register start="+0x6C" size="0" name="CSGCMCCM7R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCMCCM7R" description="CSGCMCCM7R" />
    </Register>
    <Register start="+0x70" size="0" name="CSGCM0R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCM0R" description="CSGCM0R" />
    </Register>
    <Register start="+0x74" size="0" name="CSGCM1R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCM1R" description="CSGCM1R" />
    </Register>
    <Register start="+0x78" size="0" name="CSGCM2R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCM2R" description="CSGCM2R" />
    </Register>
    <Register start="+0x7C" size="0" name="CSGCM3R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCM3R" description="CSGCM3R" />
    </Register>
    <Register start="+0x80" size="0" name="CSGCM4R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCM4R" description="CSGCM4R" />
    </Register>
    <Register start="+0x84" size="0" name="CSGCM5R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCM5R" description="CSGCM5R" />
    </Register>
    <Register start="+0x88" size="0" name="CSGCM6R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCM6R" description="CSGCM6R" />
    </Register>
    <Register start="+0x8C" size="0" name="CSGCM7R" access="Read/Write" description="context swap register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CSGCM7R" description="CSGCM7R" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DCMI" start="0x48020000" description="Digital camera interface">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="1" name="OELS" description="Odd/Even Line Select (Line Select&#xa;              Start)" />
      <BitField start="19" size="1" name="LSM" description="Line Select mode" />
      <BitField start="18" size="1" name="OEBS" description="Odd/Even Byte Select (Byte Select&#xa;              Start)" />
      <BitField start="16" size="2" name="BSM" description="Byte Select mode" />
      <BitField start="14" size="1" name="ENABLE" description="DCMI enable" />
      <BitField start="10" size="2" name="EDM" description="Extended data mode" />
      <BitField start="8" size="2" name="FCRC" description="Frame capture rate control" />
      <BitField start="7" size="1" name="VSPOL" description="Vertical synchronization&#xa;              polarity" />
      <BitField start="6" size="1" name="HSPOL" description="Horizontal synchronization&#xa;              polarity" />
      <BitField start="5" size="1" name="PCKPOL" description="Pixel clock polarity" />
      <BitField start="4" size="1" name="ESS" description="Embedded synchronization&#xa;              select" />
      <BitField start="3" size="1" name="JPEG" description="JPEG format" />
      <BitField start="2" size="1" name="CROP" description="Crop feature" />
      <BitField start="1" size="1" name="CM" description="Capture mode" />
      <BitField start="0" size="1" name="CAPTURE" description="Capture enable" />
    </Register>
    <Register start="+0x4" size="0" name="SR" access="ReadOnly" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="FNE" description="FIFO not empty" />
      <BitField start="1" size="1" name="VSYNC" description="VSYNC" />
      <BitField start="0" size="1" name="HSYNC" description="HSYNC" />
    </Register>
    <Register start="+0x8" size="0" name="RIS" access="ReadOnly" description="raw interrupt status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="LINE_RIS" description="Line raw interrupt status" />
      <BitField start="3" size="1" name="VSYNC_RIS" description="VSYNC raw interrupt status" />
      <BitField start="2" size="1" name="ERR_RIS" description="Synchronization error raw interrupt&#xa;              status" />
      <BitField start="1" size="1" name="OVR_RIS" description="Overrun raw interrupt&#xa;              status" />
      <BitField start="0" size="1" name="FRAME_RIS" description="Capture complete raw interrupt&#xa;              status" />
    </Register>
    <Register start="+0xC" size="0" name="IER" access="Read/Write" description="interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="LINE_IE" description="Line interrupt enable" />
      <BitField start="3" size="1" name="VSYNC_IE" description="VSYNC interrupt enable" />
      <BitField start="2" size="1" name="ERR_IE" description="Synchronization error interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="OVR_IE" description="Overrun interrupt enable" />
      <BitField start="0" size="1" name="FRAME_IE" description="Capture complete interrupt&#xa;              enable" />
    </Register>
    <Register start="+0x10" size="0" name="MIS" access="ReadOnly" description="masked interrupt status&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="LINE_MIS" description="Line masked interrupt&#xa;              status" />
      <BitField start="3" size="1" name="VSYNC_MIS" description="VSYNC masked interrupt&#xa;              status" />
      <BitField start="2" size="1" name="ERR_MIS" description="Synchronization error masked interrupt&#xa;              status" />
      <BitField start="1" size="1" name="OVR_MIS" description="Overrun masked interrupt&#xa;              status" />
      <BitField start="0" size="1" name="FRAME_MIS" description="Capture complete masked interrupt&#xa;              status" />
    </Register>
    <Register start="+0x14" size="0" name="ICR" access="WriteOnly" description="interrupt clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="LINE_ISC" description="line interrupt status&#xa;              clear" />
      <BitField start="3" size="1" name="VSYNC_ISC" description="Vertical synch interrupt status&#xa;              clear" />
      <BitField start="2" size="1" name="ERR_ISC" description="Synchronization error interrupt status&#xa;              clear" />
      <BitField start="1" size="1" name="OVR_ISC" description="Overrun interrupt status&#xa;              clear" />
      <BitField start="0" size="1" name="FRAME_ISC" description="Capture complete interrupt status&#xa;              clear" />
    </Register>
    <Register start="+0x18" size="0" name="ESCR" access="Read/Write" description="embedded synchronization code&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="FEC" description="Frame end delimiter code" />
      <BitField start="16" size="8" name="LEC" description="Line end delimiter code" />
      <BitField start="8" size="8" name="LSC" description="Line start delimiter code" />
      <BitField start="0" size="8" name="FSC" description="Frame start delimiter code" />
    </Register>
    <Register start="+0x1C" size="0" name="ESUR" access="Read/Write" description="embedded synchronization unmask&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="FEU" description="Frame end delimiter unmask" />
      <BitField start="16" size="8" name="LEU" description="Line end delimiter unmask" />
      <BitField start="8" size="8" name="LSU" description="Line start delimiter&#xa;              unmask" />
      <BitField start="0" size="8" name="FSU" description="Frame start delimiter&#xa;              unmask" />
    </Register>
    <Register start="+0x20" size="0" name="CWSTRT" access="Read/Write" description="crop window start" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="13" name="VST" description="Vertical start line count" />
      <BitField start="0" size="14" name="HOFFCNT" description="Horizontal offset count" />
    </Register>
    <Register start="+0x24" size="0" name="CWSIZE" access="Read/Write" description="crop window size" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="14" name="VLINE" description="Vertical line count" />
      <BitField start="0" size="14" name="CAPCNT" description="Capture count" />
    </Register>
    <Register start="+0x28" size="0" name="DR" access="ReadOnly" description="data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="Byte3" description="Data byte 3" />
      <BitField start="16" size="8" name="Byte2" description="Data byte 2" />
      <BitField start="8" size="8" name="Byte1" description="Data byte 1" />
      <BitField start="0" size="8" name="Byte0" description="Data byte 0" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTG1_HS_GLOBAL" start="0x40040000" description="USB 1 on the go high speed">
    <Register start="+0x0" size="4" name="OTG_HS_GOTGCTL" access="Read/Write" description="OTG_HS control and status&#xa;          register" reset_value="0x00000800" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRQSCS" description="Session request success" />
      <BitField start="1" size="1" name="SRQ" description="Session request" />
      <BitField start="8" size="1" name="HNGSCS" description="Host negotiation success" />
      <BitField start="9" size="1" name="HNPRQ" description="HNP request" />
      <BitField start="10" size="1" name="HSHNPEN" description="Host set HNP enable" />
      <BitField start="11" size="1" name="DHNPEN" description="Device HNP enabled" />
      <BitField start="16" size="1" name="CIDSTS" description="Connector ID status" />
      <BitField start="17" size="1" name="DBCT" description="Long/short debounce time" />
      <BitField start="18" size="1" name="ASVLD" description="A-session valid" />
      <BitField start="19" size="1" name="BSVLD" description="B-session valid" />
      <BitField start="12" size="1" name="EHEN" description="Embedded host enable" />
    </Register>
    <Register start="+0x4" size="4" name="OTG_HS_GOTGINT" access="Read/Write" description="OTG_HS interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="SEDET" description="Session end detected" />
      <BitField start="8" size="1" name="SRSSCHG" description="Session request success status&#xa;              change" />
      <BitField start="9" size="1" name="HNSSCHG" description="Host negotiation success status&#xa;              change" />
      <BitField start="17" size="1" name="HNGDET" description="Host negotiation detected" />
      <BitField start="18" size="1" name="ADTOCHG" description="A-device timeout change" />
      <BitField start="19" size="1" name="DBCDNE" description="Debounce done" />
      <BitField start="20" size="1" name="IDCHNG" description="ID input pin changed" />
    </Register>
    <Register start="+0x8" size="4" name="OTG_HS_GAHBCFG" access="Read/Write" description="OTG_HS AHB configuration&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GINT" description="Global interrupt mask" />
      <BitField start="1" size="4" name="HBSTLEN" description="Burst length/type" />
      <BitField start="5" size="1" name="DMAEN" description="DMA enable" />
      <BitField start="7" size="1" name="TXFELVL" description="TxFIFO empty level" />
      <BitField start="8" size="1" name="PTXFELVL" description="Periodic TxFIFO empty&#xa;              level" />
    </Register>
    <Register start="+0xC" size="4" name="OTG_HS_GUSBCFG" access="Read/Write" description="OTG_HS USB configuration&#xa;          register" reset_value="0x00000A00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TOCAL" description="FS timeout calibration" />
      <BitField start="6" size="1" name="PHYSEL" description="USB 2.0 high-speed ULPI PHY or USB 1.1&#xa;              full-speed serial transceiver select" />
      <BitField start="8" size="1" name="SRPCAP" description="SRP-capable" />
      <BitField start="9" size="1" name="HNPCAP" description="HNP-capable" />
      <BitField start="10" size="4" name="TRDT" description="USB turnaround time" />
      <BitField start="15" size="1" name="PHYLPCS" description="PHY Low-power clock select" />
      <BitField start="17" size="1" name="ULPIFSLS" description="ULPI FS/LS select" />
      <BitField start="18" size="1" name="ULPIAR" description="ULPI Auto-resume" />
      <BitField start="19" size="1" name="ULPICSM" description="ULPI Clock SuspendM" />
      <BitField start="20" size="1" name="ULPIEVBUSD" description="ULPI External VBUS Drive" />
      <BitField start="21" size="1" name="ULPIEVBUSI" description="ULPI external VBUS&#xa;              indicator" />
      <BitField start="22" size="1" name="TSDPS" description="TermSel DLine pulsing&#xa;              selection" />
      <BitField start="23" size="1" name="PCCI" description="Indicator complement" />
      <BitField start="24" size="1" name="PTCI" description="Indicator pass through" />
      <BitField start="25" size="1" name="ULPIIPD" description="ULPI interface protect&#xa;              disable" />
      <BitField start="29" size="1" name="FHMOD" description="Forced host mode" />
      <BitField start="30" size="1" name="FDMOD" description="Forced peripheral mode" />
    </Register>
    <Register start="+0x10" size="4" name="OTG_HS_GRSTCTL" access="Read/Write" description="OTG_HS reset register" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CSRST" description="Core soft reset" />
      <BitField start="1" size="1" name="HSRST" description="HCLK soft reset" />
      <BitField start="2" size="1" name="FCRST" description="Host frame counter reset" />
      <BitField start="4" size="1" name="RXFFLSH" description="RxFIFO flush" />
      <BitField start="5" size="1" name="TXFFLSH" description="TxFIFO flush" />
      <BitField start="6" size="5" name="TXFNUM" description="TxFIFO number" />
      <BitField start="31" size="1" name="AHBIDL" description="AHB master idle" />
      <BitField start="30" size="1" name="DMAREQ" description="DMA request signal enabled for USB OTG&#xa;              HS" />
    </Register>
    <Register start="+0x14" size="4" name="OTG_HS_GINTSTS" access="Read/Write" description="OTG_HS core interrupt register" reset_value="0x04000020" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMOD" description="Current mode of operation" />
      <BitField start="1" size="1" name="MMIS" description="Mode mismatch interrupt" />
      <BitField start="2" size="1" name="OTGINT" description="OTG interrupt" />
      <BitField start="3" size="1" name="SOF" description="Start of frame" />
      <BitField start="4" size="1" name="RXFLVL" description="RxFIFO nonempty" />
      <BitField start="5" size="1" name="NPTXFE" description="Nonperiodic TxFIFO empty" />
      <BitField start="6" size="1" name="GINAKEFF" description="Global IN nonperiodic NAK&#xa;              effective" />
      <BitField start="7" size="1" name="BOUTNAKEFF" description="Global OUT NAK effective" />
      <BitField start="10" size="1" name="ESUSP" description="Early suspend" />
      <BitField start="11" size="1" name="USBSUSP" description="USB suspend" />
      <BitField start="12" size="1" name="USBRST" description="USB reset" />
      <BitField start="13" size="1" name="ENUMDNE" description="Enumeration done" />
      <BitField start="14" size="1" name="ISOODRP" description="Isochronous OUT packet dropped&#xa;              interrupt" />
      <BitField start="15" size="1" name="EOPF" description="End of periodic frame&#xa;              interrupt" />
      <BitField start="18" size="1" name="IEPINT" description="IN endpoint interrupt" />
      <BitField start="19" size="1" name="OEPINT" description="OUT endpoint interrupt" />
      <BitField start="20" size="1" name="IISOIXFR" description="Incomplete isochronous IN&#xa;              transfer" />
      <BitField start="21" size="1" name="PXFR_INCOMPISOOUT" description="Incomplete periodic&#xa;              transfer" />
      <BitField start="22" size="1" name="DATAFSUSP" description="Data fetch suspended" />
      <BitField start="24" size="1" name="HPRTINT" description="Host port interrupt" />
      <BitField start="25" size="1" name="HCINT" description="Host channels interrupt" />
      <BitField start="26" size="1" name="PTXFE" description="Periodic TxFIFO empty" />
      <BitField start="28" size="1" name="CIDSCHG" description="Connector ID status change" />
      <BitField start="29" size="1" name="DISCINT" description="Disconnect detected&#xa;              interrupt" />
      <BitField start="30" size="1" name="SRQINT" description="Session request/new session detected&#xa;              interrupt" />
      <BitField start="31" size="1" name="WKUINT" description="Resume/remote wakeup detected&#xa;              interrupt" />
    </Register>
    <Register start="+0x18" size="4" name="OTG_HS_GINTMSK" access="Read/Write" description="OTG_HS interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="MMISM" description="Mode mismatch interrupt&#xa;              mask" />
      <BitField start="2" size="1" name="OTGINT" description="OTG interrupt mask" />
      <BitField start="3" size="1" name="SOFM" description="Start of frame mask" />
      <BitField start="4" size="1" name="RXFLVLM" description="Receive FIFO nonempty mask" />
      <BitField start="5" size="1" name="NPTXFEM" description="Nonperiodic TxFIFO empty&#xa;              mask" />
      <BitField start="6" size="1" name="GINAKEFFM" description="Global nonperiodic IN NAK effective&#xa;              mask" />
      <BitField start="7" size="1" name="GONAKEFFM" description="Global OUT NAK effective&#xa;              mask" />
      <BitField start="10" size="1" name="ESUSPM" description="Early suspend mask" />
      <BitField start="11" size="1" name="USBSUSPM" description="USB suspend mask" />
      <BitField start="12" size="1" name="USBRST" description="USB reset mask" />
      <BitField start="13" size="1" name="ENUMDNEM" description="Enumeration done mask" />
      <BitField start="14" size="1" name="ISOODRPM" description="Isochronous OUT packet dropped interrupt&#xa;              mask" />
      <BitField start="15" size="1" name="EOPFM" description="End of periodic frame interrupt&#xa;              mask" />
      <BitField start="18" size="1" name="IEPINT" description="IN endpoints interrupt&#xa;              mask" />
      <BitField start="19" size="1" name="OEPINT" description="OUT endpoints interrupt&#xa;              mask" />
      <BitField start="20" size="1" name="IISOIXFRM" description="Incomplete isochronous IN transfer&#xa;              mask" />
      <BitField start="21" size="1" name="PXFRM_IISOOXFRM" description="Incomplete periodic transfer&#xa;              mask" />
      <BitField start="22" size="1" name="FSUSPM" description="Data fetch suspended mask" />
      <BitField start="24" size="1" name="PRTIM" description="Host port interrupt mask" />
      <BitField start="25" size="1" name="HCIM" description="Host channels interrupt&#xa;              mask" />
      <BitField start="26" size="1" name="PTXFEM" description="Periodic TxFIFO empty mask" />
      <BitField start="28" size="1" name="CIDSCHGM" description="Connector ID status change&#xa;              mask" />
      <BitField start="29" size="1" name="DISCINT" description="Disconnect detected interrupt&#xa;              mask" />
      <BitField start="30" size="1" name="SRQIM" description="Session request/new session detected&#xa;              interrupt mask" />
      <BitField start="31" size="1" name="WUIM" description="Resume/remote wakeup detected interrupt&#xa;              mask" />
      <BitField start="23" size="1" name="RSTDE" description="Reset detected interrupt&#xa;              mask" />
      <BitField start="27" size="1" name="LPMINTM" description="LPM interrupt mask" />
    </Register>
    <Register start="+0x1C" size="4" name="OTG_HS_GRXSTSR_Host" access="ReadOnly" description="OTG_HS Receive status debug read register&#xa;          (host mode)" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CHNUM" description="Channel number" />
      <BitField start="4" size="11" name="BCNT" description="Byte count" />
      <BitField start="15" size="2" name="DPID" description="Data PID" />
      <BitField start="17" size="4" name="PKTSTS" description="Packet status" />
    </Register>
    <Register start="+0x20" size="4" name="OTG_HS_GRXSTSP_Host" access="ReadOnly" description="OTG_HS status read and pop register (host&#xa;          mode)" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CHNUM" description="Channel number" />
      <BitField start="4" size="11" name="BCNT" description="Byte count" />
      <BitField start="15" size="2" name="DPID" description="Data PID" />
      <BitField start="17" size="4" name="PKTSTS" description="Packet status" />
    </Register>
    <Register start="+0x24" size="4" name="OTG_HS_GRXFSIZ" access="Read/Write" description="OTG_HS Receive FIFO size&#xa;          register" reset_value="0x00000200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RXFD" description="RxFIFO depth" />
    </Register>
    <Register start="+0x28" size="4" name="OTG_HS_HNPTXFSIZ_Host" access="Read/Write" description="OTG_HS nonperiodic transmit FIFO size&#xa;          register (host mode)" reset_value="0x00000200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NPTXFSA" description="Nonperiodic transmit RAM start&#xa;              address" />
      <BitField start="16" size="16" name="NPTXFD" description="Nonperiodic TxFIFO depth" />
    </Register>
    <Register start="+0x28" size="4" name="OTG_HS_DIEPTXF0_Device" access="Read/Write" description="Endpoint 0 transmit FIFO size (peripheral&#xa;          mode)" reset_value="0x00000200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TX0FSA" description="Endpoint 0 transmit RAM start&#xa;              address" />
      <BitField start="16" size="16" name="TX0FD" description="Endpoint 0 TxFIFO depth" />
    </Register>
    <Register start="+0x2C" size="4" name="OTG_HS_GNPTXSTS" access="ReadOnly" description="OTG_HS nonperiodic transmit FIFO/queue&#xa;          status register" reset_value="0x00080200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NPTXFSAV" description="Nonperiodic TxFIFO space&#xa;              available" />
      <BitField start="16" size="8" name="NPTQXSAV" description="Nonperiodic transmit request queue space&#xa;              available" />
      <BitField start="24" size="7" name="NPTXQTOP" description="Top of the nonperiodic transmit request&#xa;              queue" />
    </Register>
    <Register start="+0x38" size="4" name="OTG_HS_GCCFG" access="Read/Write" description="OTG_HS general core configuration&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="PWRDWN" description="Power down" />
      <BitField start="17" size="1" name="BCDEN" description="Battery charging detector (BCD)&#xa;              enable" />
      <BitField start="18" size="1" name="DCDEN" description="Data contact detection (DCD) mode&#xa;              enable" />
      <BitField start="19" size="1" name="PDEN" description="Primary detection (PD) mode&#xa;              enable" />
      <BitField start="20" size="1" name="SDEN" description="Secondary detection (SD) mode&#xa;              enable" />
      <BitField start="21" size="1" name="VBDEN" description="USB VBUS detection enable" />
      <BitField start="0" size="1" name="DCDET" description="Data contact detection (DCD)&#xa;              status" />
      <BitField start="1" size="1" name="PDET" description="Primary detection (PD)&#xa;              status" />
      <BitField start="2" size="1" name="SDET" description="Secondary detection (SD)&#xa;              status" />
      <BitField start="3" size="1" name="PS2DET" description="DM pull-up detection&#xa;              status" />
    </Register>
    <Register start="+0x3C" size="4" name="OTG_HS_CID" access="Read/Write" description="OTG_HS core ID register" reset_value="0x00001200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PRODUCT_ID" description="Product ID field" />
    </Register>
    <Register start="+0x100" size="4" name="OTG_HS_HPTXFSIZ" access="Read/Write" description="OTG_HS Host periodic transmit FIFO size&#xa;          register" reset_value="0x02000600" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PTXSA" description="Host periodic TxFIFO start&#xa;              address" />
      <BitField start="16" size="16" name="PTXFD" description="Host periodic TxFIFO depth" />
    </Register>
    <Register start="+0x104" size="4" name="OTG_HS_DIEPTXF1" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size&#xa;          register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start&#xa;              address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x108" size="4" name="OTG_HS_DIEPTXF2" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size&#xa;          register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start&#xa;              address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x11C" size="4" name="OTG_HS_DIEPTXF3" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size&#xa;          register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start&#xa;              address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x120" size="4" name="OTG_HS_DIEPTXF4" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size&#xa;          register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start&#xa;              address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x124" size="4" name="OTG_HS_DIEPTXF5" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size&#xa;          register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start&#xa;              address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x128" size="4" name="OTG_HS_DIEPTXF6" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size&#xa;          register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start&#xa;              address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x12C" size="4" name="OTG_HS_DIEPTXF7" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size&#xa;          register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start&#xa;              address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x1C" size="4" name="OTG_HS_GRXSTSR_Device" access="ReadOnly" description="OTG_HS Receive status debug read register&#xa;          (peripheral mode mode)" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="4" size="11" name="BCNT" description="Byte count" />
      <BitField start="15" size="2" name="DPID" description="Data PID" />
      <BitField start="17" size="4" name="PKTSTS" description="Packet status" />
      <BitField start="21" size="4" name="FRMNUM" description="Frame number" />
    </Register>
    <Register start="+0x20" size="4" name="OTG_HS_GRXSTSP_Device" access="ReadOnly" description="OTG_HS status read and pop register&#xa;          (peripheral mode)" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="4" size="11" name="BCNT" description="Byte count" />
      <BitField start="15" size="2" name="DPID" description="Data PID" />
      <BitField start="17" size="4" name="PKTSTS" description="Packet status" />
      <BitField start="21" size="4" name="FRMNUM" description="Frame number" />
    </Register>
    <Register start="+0x54" size="4" name="OTG_HS_GLPMCFG" access="Read/Write" description="OTG core LPM configuration&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPMEN" description="LPM support enable" />
      <BitField start="1" size="1" name="LPMACK" description="LPM token acknowledge&#xa;              enable" />
      <BitField start="2" size="4" name="BESL" description="Best effort service&#xa;              latency" />
      <BitField start="6" size="1" name="REMWAKE" description="bRemoteWake value" />
      <BitField start="7" size="1" name="L1SSEN" description="L1 Shallow Sleep enable" />
      <BitField start="8" size="4" name="BESLTHRS" description="BESL threshold" />
      <BitField start="12" size="1" name="L1DSEN" description="L1 deep sleep enable" />
      <BitField start="13" size="2" name="LPMRST" description="LPM response" />
      <BitField start="15" size="1" name="SLPSTS" description="Port sleep status" />
      <BitField start="16" size="1" name="L1RSMOK" description="Sleep State Resume OK" />
      <BitField start="17" size="4" name="LPMCHIDX" description="LPM Channel Index" />
      <BitField start="21" size="3" name="LPMRCNT" description="LPM retry count" />
      <BitField start="24" size="1" name="SNDLPM" description="Send LPM transaction" />
      <BitField start="25" size="3" name="LPMRCNTSTS" description="LPM retry count status" />
      <BitField start="28" size="1" name="ENBESL" description="Enable best effort service&#xa;              latency" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTG2_HS_GLOBAL" start="0x40080000" description="USB 1 on the go high speed">
    <Register start="+0x0" size="4" name="OTG_HS_GOTGCTL" access="Read/Write" description="OTG_HS control and status&#xa;          register" reset_value="0x00000800" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SRQSCS" description="Session request success" />
      <BitField start="1" size="1" name="SRQ" description="Session request" />
      <BitField start="8" size="1" name="HNGSCS" description="Host negotiation success" />
      <BitField start="9" size="1" name="HNPRQ" description="HNP request" />
      <BitField start="10" size="1" name="HSHNPEN" description="Host set HNP enable" />
      <BitField start="11" size="1" name="DHNPEN" description="Device HNP enabled" />
      <BitField start="16" size="1" name="CIDSTS" description="Connector ID status" />
      <BitField start="17" size="1" name="DBCT" description="Long/short debounce time" />
      <BitField start="18" size="1" name="ASVLD" description="A-session valid" />
      <BitField start="19" size="1" name="BSVLD" description="B-session valid" />
      <BitField start="12" size="1" name="EHEN" description="Embedded host enable" />
    </Register>
    <Register start="+0x4" size="4" name="OTG_HS_GOTGINT" access="Read/Write" description="OTG_HS interrupt register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="SEDET" description="Session end detected" />
      <BitField start="8" size="1" name="SRSSCHG" description="Session request success status&#xa;              change" />
      <BitField start="9" size="1" name="HNSSCHG" description="Host negotiation success status&#xa;              change" />
      <BitField start="17" size="1" name="HNGDET" description="Host negotiation detected" />
      <BitField start="18" size="1" name="ADTOCHG" description="A-device timeout change" />
      <BitField start="19" size="1" name="DBCDNE" description="Debounce done" />
      <BitField start="20" size="1" name="IDCHNG" description="ID input pin changed" />
    </Register>
    <Register start="+0x8" size="4" name="OTG_HS_GAHBCFG" access="Read/Write" description="OTG_HS AHB configuration&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GINT" description="Global interrupt mask" />
      <BitField start="1" size="4" name="HBSTLEN" description="Burst length/type" />
      <BitField start="5" size="1" name="DMAEN" description="DMA enable" />
      <BitField start="7" size="1" name="TXFELVL" description="TxFIFO empty level" />
      <BitField start="8" size="1" name="PTXFELVL" description="Periodic TxFIFO empty&#xa;              level" />
    </Register>
    <Register start="+0xC" size="4" name="OTG_HS_GUSBCFG" access="Read/Write" description="OTG_HS USB configuration&#xa;          register" reset_value="0x00000A00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TOCAL" description="FS timeout calibration" />
      <BitField start="6" size="1" name="PHYSEL" description="USB 2.0 high-speed ULPI PHY or USB 1.1&#xa;              full-speed serial transceiver select" />
      <BitField start="8" size="1" name="SRPCAP" description="SRP-capable" />
      <BitField start="9" size="1" name="HNPCAP" description="HNP-capable" />
      <BitField start="10" size="4" name="TRDT" description="USB turnaround time" />
      <BitField start="15" size="1" name="PHYLPCS" description="PHY Low-power clock select" />
      <BitField start="17" size="1" name="ULPIFSLS" description="ULPI FS/LS select" />
      <BitField start="18" size="1" name="ULPIAR" description="ULPI Auto-resume" />
      <BitField start="19" size="1" name="ULPICSM" description="ULPI Clock SuspendM" />
      <BitField start="20" size="1" name="ULPIEVBUSD" description="ULPI External VBUS Drive" />
      <BitField start="21" size="1" name="ULPIEVBUSI" description="ULPI external VBUS&#xa;              indicator" />
      <BitField start="22" size="1" name="TSDPS" description="TermSel DLine pulsing&#xa;              selection" />
      <BitField start="23" size="1" name="PCCI" description="Indicator complement" />
      <BitField start="24" size="1" name="PTCI" description="Indicator pass through" />
      <BitField start="25" size="1" name="ULPIIPD" description="ULPI interface protect&#xa;              disable" />
      <BitField start="29" size="1" name="FHMOD" description="Forced host mode" />
      <BitField start="30" size="1" name="FDMOD" description="Forced peripheral mode" />
    </Register>
    <Register start="+0x10" size="4" name="OTG_HS_GRSTCTL" access="Read/Write" description="OTG_HS reset register" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CSRST" description="Core soft reset" />
      <BitField start="1" size="1" name="HSRST" description="HCLK soft reset" />
      <BitField start="2" size="1" name="FCRST" description="Host frame counter reset" />
      <BitField start="4" size="1" name="RXFFLSH" description="RxFIFO flush" />
      <BitField start="5" size="1" name="TXFFLSH" description="TxFIFO flush" />
      <BitField start="6" size="5" name="TXFNUM" description="TxFIFO number" />
      <BitField start="31" size="1" name="AHBIDL" description="AHB master idle" />
      <BitField start="30" size="1" name="DMAREQ" description="DMA request signal enabled for USB OTG&#xa;              HS" />
    </Register>
    <Register start="+0x14" size="4" name="OTG_HS_GINTSTS" access="Read/Write" description="OTG_HS core interrupt register" reset_value="0x04000020" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CMOD" description="Current mode of operation" />
      <BitField start="1" size="1" name="MMIS" description="Mode mismatch interrupt" />
      <BitField start="2" size="1" name="OTGINT" description="OTG interrupt" />
      <BitField start="3" size="1" name="SOF" description="Start of frame" />
      <BitField start="4" size="1" name="RXFLVL" description="RxFIFO nonempty" />
      <BitField start="5" size="1" name="NPTXFE" description="Nonperiodic TxFIFO empty" />
      <BitField start="6" size="1" name="GINAKEFF" description="Global IN nonperiodic NAK&#xa;              effective" />
      <BitField start="7" size="1" name="BOUTNAKEFF" description="Global OUT NAK effective" />
      <BitField start="10" size="1" name="ESUSP" description="Early suspend" />
      <BitField start="11" size="1" name="USBSUSP" description="USB suspend" />
      <BitField start="12" size="1" name="USBRST" description="USB reset" />
      <BitField start="13" size="1" name="ENUMDNE" description="Enumeration done" />
      <BitField start="14" size="1" name="ISOODRP" description="Isochronous OUT packet dropped&#xa;              interrupt" />
      <BitField start="15" size="1" name="EOPF" description="End of periodic frame&#xa;              interrupt" />
      <BitField start="18" size="1" name="IEPINT" description="IN endpoint interrupt" />
      <BitField start="19" size="1" name="OEPINT" description="OUT endpoint interrupt" />
      <BitField start="20" size="1" name="IISOIXFR" description="Incomplete isochronous IN&#xa;              transfer" />
      <BitField start="21" size="1" name="PXFR_INCOMPISOOUT" description="Incomplete periodic&#xa;              transfer" />
      <BitField start="22" size="1" name="DATAFSUSP" description="Data fetch suspended" />
      <BitField start="24" size="1" name="HPRTINT" description="Host port interrupt" />
      <BitField start="25" size="1" name="HCINT" description="Host channels interrupt" />
      <BitField start="26" size="1" name="PTXFE" description="Periodic TxFIFO empty" />
      <BitField start="28" size="1" name="CIDSCHG" description="Connector ID status change" />
      <BitField start="29" size="1" name="DISCINT" description="Disconnect detected&#xa;              interrupt" />
      <BitField start="30" size="1" name="SRQINT" description="Session request/new session detected&#xa;              interrupt" />
      <BitField start="31" size="1" name="WKUINT" description="Resume/remote wakeup detected&#xa;              interrupt" />
    </Register>
    <Register start="+0x18" size="4" name="OTG_HS_GINTMSK" access="Read/Write" description="OTG_HS interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="MMISM" description="Mode mismatch interrupt&#xa;              mask" />
      <BitField start="2" size="1" name="OTGINT" description="OTG interrupt mask" />
      <BitField start="3" size="1" name="SOFM" description="Start of frame mask" />
      <BitField start="4" size="1" name="RXFLVLM" description="Receive FIFO nonempty mask" />
      <BitField start="5" size="1" name="NPTXFEM" description="Nonperiodic TxFIFO empty&#xa;              mask" />
      <BitField start="6" size="1" name="GINAKEFFM" description="Global nonperiodic IN NAK effective&#xa;              mask" />
      <BitField start="7" size="1" name="GONAKEFFM" description="Global OUT NAK effective&#xa;              mask" />
      <BitField start="10" size="1" name="ESUSPM" description="Early suspend mask" />
      <BitField start="11" size="1" name="USBSUSPM" description="USB suspend mask" />
      <BitField start="12" size="1" name="USBRST" description="USB reset mask" />
      <BitField start="13" size="1" name="ENUMDNEM" description="Enumeration done mask" />
      <BitField start="14" size="1" name="ISOODRPM" description="Isochronous OUT packet dropped interrupt&#xa;              mask" />
      <BitField start="15" size="1" name="EOPFM" description="End of periodic frame interrupt&#xa;              mask" />
      <BitField start="18" size="1" name="IEPINT" description="IN endpoints interrupt&#xa;              mask" />
      <BitField start="19" size="1" name="OEPINT" description="OUT endpoints interrupt&#xa;              mask" />
      <BitField start="20" size="1" name="IISOIXFRM" description="Incomplete isochronous IN transfer&#xa;              mask" />
      <BitField start="21" size="1" name="PXFRM_IISOOXFRM" description="Incomplete periodic transfer&#xa;              mask" />
      <BitField start="22" size="1" name="FSUSPM" description="Data fetch suspended mask" />
      <BitField start="24" size="1" name="PRTIM" description="Host port interrupt mask" />
      <BitField start="25" size="1" name="HCIM" description="Host channels interrupt&#xa;              mask" />
      <BitField start="26" size="1" name="PTXFEM" description="Periodic TxFIFO empty mask" />
      <BitField start="28" size="1" name="CIDSCHGM" description="Connector ID status change&#xa;              mask" />
      <BitField start="29" size="1" name="DISCINT" description="Disconnect detected interrupt&#xa;              mask" />
      <BitField start="30" size="1" name="SRQIM" description="Session request/new session detected&#xa;              interrupt mask" />
      <BitField start="31" size="1" name="WUIM" description="Resume/remote wakeup detected interrupt&#xa;              mask" />
      <BitField start="23" size="1" name="RSTDE" description="Reset detected interrupt&#xa;              mask" />
      <BitField start="27" size="1" name="LPMINTM" description="LPM interrupt mask" />
    </Register>
    <Register start="+0x1C" size="4" name="OTG_HS_GRXSTSR_Host" access="ReadOnly" description="OTG_HS Receive status debug read register&#xa;          (host mode)" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CHNUM" description="Channel number" />
      <BitField start="4" size="11" name="BCNT" description="Byte count" />
      <BitField start="15" size="2" name="DPID" description="Data PID" />
      <BitField start="17" size="4" name="PKTSTS" description="Packet status" />
    </Register>
    <Register start="+0x20" size="4" name="OTG_HS_GRXSTSP_Host" access="ReadOnly" description="OTG_HS status read and pop register (host&#xa;          mode)" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CHNUM" description="Channel number" />
      <BitField start="4" size="11" name="BCNT" description="Byte count" />
      <BitField start="15" size="2" name="DPID" description="Data PID" />
      <BitField start="17" size="4" name="PKTSTS" description="Packet status" />
    </Register>
    <Register start="+0x24" size="4" name="OTG_HS_GRXFSIZ" access="Read/Write" description="OTG_HS Receive FIFO size&#xa;          register" reset_value="0x00000200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="RXFD" description="RxFIFO depth" />
    </Register>
    <Register start="+0x28" size="4" name="OTG_HS_HNPTXFSIZ_Host" access="Read/Write" description="OTG_HS nonperiodic transmit FIFO size&#xa;          register (host mode)" reset_value="0x00000200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NPTXFSA" description="Nonperiodic transmit RAM start&#xa;              address" />
      <BitField start="16" size="16" name="NPTXFD" description="Nonperiodic TxFIFO depth" />
    </Register>
    <Register start="+0x28" size="4" name="OTG_HS_DIEPTXF0_Device" access="Read/Write" description="Endpoint 0 transmit FIFO size (peripheral&#xa;          mode)" reset_value="0x00000200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TX0FSA" description="Endpoint 0 transmit RAM start&#xa;              address" />
      <BitField start="16" size="16" name="TX0FD" description="Endpoint 0 TxFIFO depth" />
    </Register>
    <Register start="+0x2C" size="4" name="OTG_HS_GNPTXSTS" access="ReadOnly" description="OTG_HS nonperiodic transmit FIFO/queue&#xa;          status register" reset_value="0x00080200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NPTXFSAV" description="Nonperiodic TxFIFO space&#xa;              available" />
      <BitField start="16" size="8" name="NPTQXSAV" description="Nonperiodic transmit request queue space&#xa;              available" />
      <BitField start="24" size="7" name="NPTXQTOP" description="Top of the nonperiodic transmit request&#xa;              queue" />
    </Register>
    <Register start="+0x38" size="4" name="OTG_HS_GCCFG" access="Read/Write" description="OTG_HS general core configuration&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="PWRDWN" description="Power down" />
      <BitField start="17" size="1" name="BCDEN" description="Battery charging detector (BCD)&#xa;              enable" />
      <BitField start="18" size="1" name="DCDEN" description="Data contact detection (DCD) mode&#xa;              enable" />
      <BitField start="19" size="1" name="PDEN" description="Primary detection (PD) mode&#xa;              enable" />
      <BitField start="20" size="1" name="SDEN" description="Secondary detection (SD) mode&#xa;              enable" />
      <BitField start="21" size="1" name="VBDEN" description="USB VBUS detection enable" />
      <BitField start="0" size="1" name="DCDET" description="Data contact detection (DCD)&#xa;              status" />
      <BitField start="1" size="1" name="PDET" description="Primary detection (PD)&#xa;              status" />
      <BitField start="2" size="1" name="SDET" description="Secondary detection (SD)&#xa;              status" />
      <BitField start="3" size="1" name="PS2DET" description="DM pull-up detection&#xa;              status" />
    </Register>
    <Register start="+0x3C" size="4" name="OTG_HS_CID" access="Read/Write" description="OTG_HS core ID register" reset_value="0x00001200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PRODUCT_ID" description="Product ID field" />
    </Register>
    <Register start="+0x100" size="4" name="OTG_HS_HPTXFSIZ" access="Read/Write" description="OTG_HS Host periodic transmit FIFO size&#xa;          register" reset_value="0x02000600" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PTXSA" description="Host periodic TxFIFO start&#xa;              address" />
      <BitField start="16" size="16" name="PTXFD" description="Host periodic TxFIFO depth" />
    </Register>
    <Register start="+0x104" size="4" name="OTG_HS_DIEPTXF1" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size&#xa;          register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start&#xa;              address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x108" size="4" name="OTG_HS_DIEPTXF2" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size&#xa;          register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start&#xa;              address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x11C" size="4" name="OTG_HS_DIEPTXF3" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size&#xa;          register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start&#xa;              address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x120" size="4" name="OTG_HS_DIEPTXF4" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size&#xa;          register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start&#xa;              address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x124" size="4" name="OTG_HS_DIEPTXF5" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size&#xa;          register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start&#xa;              address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x128" size="4" name="OTG_HS_DIEPTXF6" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size&#xa;          register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start&#xa;              address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x12C" size="4" name="OTG_HS_DIEPTXF7" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO size&#xa;          register" reset_value="0x02000400" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXSA" description="IN endpoint FIFOx transmit RAM start&#xa;              address" />
      <BitField start="16" size="16" name="INEPTXFD" description="IN endpoint TxFIFO depth" />
    </Register>
    <Register start="+0x1C" size="4" name="OTG_HS_GRXSTSR_Device" access="ReadOnly" description="OTG_HS Receive status debug read register&#xa;          (peripheral mode mode)" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="4" size="11" name="BCNT" description="Byte count" />
      <BitField start="15" size="2" name="DPID" description="Data PID" />
      <BitField start="17" size="4" name="PKTSTS" description="Packet status" />
      <BitField start="21" size="4" name="FRMNUM" description="Frame number" />
    </Register>
    <Register start="+0x20" size="4" name="OTG_HS_GRXSTSP_Device" access="ReadOnly" description="OTG_HS status read and pop register&#xa;          (peripheral mode)" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="4" size="11" name="BCNT" description="Byte count" />
      <BitField start="15" size="2" name="DPID" description="Data PID" />
      <BitField start="17" size="4" name="PKTSTS" description="Packet status" />
      <BitField start="21" size="4" name="FRMNUM" description="Frame number" />
    </Register>
    <Register start="+0x54" size="4" name="OTG_HS_GLPMCFG" access="Read/Write" description="OTG core LPM configuration&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPMEN" description="LPM support enable" />
      <BitField start="1" size="1" name="LPMACK" description="LPM token acknowledge&#xa;              enable" />
      <BitField start="2" size="4" name="BESL" description="Best effort service&#xa;              latency" />
      <BitField start="6" size="1" name="REMWAKE" description="bRemoteWake value" />
      <BitField start="7" size="1" name="L1SSEN" description="L1 Shallow Sleep enable" />
      <BitField start="8" size="4" name="BESLTHRS" description="BESL threshold" />
      <BitField start="12" size="1" name="L1DSEN" description="L1 deep sleep enable" />
      <BitField start="13" size="2" name="LPMRST" description="LPM response" />
      <BitField start="15" size="1" name="SLPSTS" description="Port sleep status" />
      <BitField start="16" size="1" name="L1RSMOK" description="Sleep State Resume OK" />
      <BitField start="17" size="4" name="LPMCHIDX" description="LPM Channel Index" />
      <BitField start="21" size="3" name="LPMRCNT" description="LPM retry count" />
      <BitField start="24" size="1" name="SNDLPM" description="Send LPM transaction" />
      <BitField start="25" size="3" name="LPMRCNTSTS" description="LPM retry count status" />
      <BitField start="28" size="1" name="ENBESL" description="Enable best effort service&#xa;              latency" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTG1_HS_HOST" start="0x40040400" description="USB 1 on the go high speed">
    <Register start="+0x0" size="4" name="OTG_HS_HCFG" access="Read/Write" description="OTG_HS host configuration&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FSLSPCS" description="FS/LS PHY clock select" />
      <BitField start="2" size="1" name="FSLSS" description="FS- and LS-only support" />
    </Register>
    <Register start="+0x4" size="4" name="OTG_HS_HFIR" access="Read/Write" description="OTG_HS Host frame interval&#xa;          register" reset_value="0x0000EA60" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FRIVL" description="Frame interval" />
    </Register>
    <Register start="+0x8" size="4" name="OTG_HS_HFNUM" access="ReadOnly" description="OTG_HS host frame number/frame time&#xa;          remaining register" reset_value="0x00003FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FRNUM" description="Frame number" />
      <BitField start="16" size="16" name="FTREM" description="Frame time remaining" />
    </Register>
    <Register start="+0x10" size="4" name="OTG_HS_HPTXSTS" access="Read/Write" description="OTG_HS_Host periodic transmit FIFO/queue&#xa;          status register" reset_value="0x00080100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PTXFSAVL" description="Periodic transmit data FIFO space&#xa;              available" />
      <BitField start="16" size="8" name="PTXQSAV" description="Periodic transmit request queue space&#xa;              available" />
      <BitField start="24" size="8" name="PTXQTOP" description="Top of the periodic transmit request&#xa;              queue" />
    </Register>
    <Register start="+0x14" size="4" name="OTG_HS_HAINT" access="ReadOnly" description="OTG_HS Host all channels interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="HAINT" description="Channel interrupts" />
    </Register>
    <Register start="+0x18" size="4" name="OTG_HS_HAINTMSK" access="Read/Write" description="OTG_HS host all channels interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="HAINTM" description="Channel interrupt mask" />
    </Register>
    <Register start="+0x40" size="4" name="OTG_HS_HPRT" access="Read/Write" description="OTG_HS host port control and status&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PCSTS" description="Port connect status" />
      <BitField start="1" size="1" name="PCDET" description="Port connect detected" />
      <BitField start="2" size="1" name="PENA" description="Port enable" />
      <BitField start="3" size="1" name="PENCHNG" description="Port enable/disable change" />
      <BitField start="4" size="1" name="POCA" description="Port overcurrent active" />
      <BitField start="5" size="1" name="POCCHNG" description="Port overcurrent change" />
      <BitField start="6" size="1" name="PRES" description="Port resume" />
      <BitField start="7" size="1" name="PSUSP" description="Port suspend" />
      <BitField start="8" size="1" name="PRST" description="Port reset" />
      <BitField start="10" size="2" name="PLSTS" description="Port line status" />
      <BitField start="12" size="1" name="PPWR" description="Port power" />
      <BitField start="13" size="4" name="PTCTL" description="Port test control" />
      <BitField start="17" size="2" name="PSPD" description="Port speed" />
    </Register>
    <Register start="+0x100" size="4" name="OTG_HS_HCCHAR0" access="Read/Write" description="OTG_HS host channel-0 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x120" size="4" name="OTG_HS_HCCHAR1" access="Read/Write" description="OTG_HS host channel-1 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x140" size="4" name="OTG_HS_HCCHAR2" access="Read/Write" description="OTG_HS host channel-2 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x160" size="4" name="OTG_HS_HCCHAR3" access="Read/Write" description="OTG_HS host channel-3 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x180" size="4" name="OTG_HS_HCCHAR4" access="Read/Write" description="OTG_HS host channel-4 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x1A0" size="4" name="OTG_HS_HCCHAR5" access="Read/Write" description="OTG_HS host channel-5 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x1C0" size="4" name="OTG_HS_HCCHAR6" access="Read/Write" description="OTG_HS host channel-6 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x1E0" size="4" name="OTG_HS_HCCHAR7" access="Read/Write" description="OTG_HS host channel-7 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x200" size="4" name="OTG_HS_HCCHAR8" access="Read/Write" description="OTG_HS host channel-8 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x220" size="4" name="OTG_HS_HCCHAR9" access="Read/Write" description="OTG_HS host channel-9 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x240" size="4" name="OTG_HS_HCCHAR10" access="Read/Write" description="OTG_HS host channel-10 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x260" size="4" name="OTG_HS_HCCHAR11" access="Read/Write" description="OTG_HS host channel-11 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x104" size="4" name="OTG_HS_HCSPLT0" access="Read/Write" description="OTG_HS host channel-0 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x124" size="4" name="OTG_HS_HCSPLT1" access="Read/Write" description="OTG_HS host channel-1 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x144" size="4" name="OTG_HS_HCSPLT2" access="Read/Write" description="OTG_HS host channel-2 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x164" size="4" name="OTG_HS_HCSPLT3" access="Read/Write" description="OTG_HS host channel-3 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x184" size="4" name="OTG_HS_HCSPLT4" access="Read/Write" description="OTG_HS host channel-4 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x1A4" size="4" name="OTG_HS_HCSPLT5" access="Read/Write" description="OTG_HS host channel-5 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x1C4" size="4" name="OTG_HS_HCSPLT6" access="Read/Write" description="OTG_HS host channel-6 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x1E4" size="4" name="OTG_HS_HCSPLT7" access="Read/Write" description="OTG_HS host channel-7 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x204" size="4" name="OTG_HS_HCSPLT8" access="Read/Write" description="OTG_HS host channel-8 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x224" size="4" name="OTG_HS_HCSPLT9" access="Read/Write" description="OTG_HS host channel-9 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x244" size="4" name="OTG_HS_HCSPLT10" access="Read/Write" description="OTG_HS host channel-10 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x264" size="4" name="OTG_HS_HCSPLT11" access="Read/Write" description="OTG_HS host channel-11 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x108" size="4" name="OTG_HS_HCINT0" access="Read/Write" description="OTG_HS host channel-11 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x128" size="4" name="OTG_HS_HCINT1" access="Read/Write" description="OTG_HS host channel-1 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x148" size="4" name="OTG_HS_HCINT2" access="Read/Write" description="OTG_HS host channel-2 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x168" size="4" name="OTG_HS_HCINT3" access="Read/Write" description="OTG_HS host channel-3 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x188" size="4" name="OTG_HS_HCINT4" access="Read/Write" description="OTG_HS host channel-4 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x1A8" size="4" name="OTG_HS_HCINT5" access="Read/Write" description="OTG_HS host channel-5 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x1C8" size="4" name="OTG_HS_HCINT6" access="Read/Write" description="OTG_HS host channel-6 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x1E8" size="4" name="OTG_HS_HCINT7" access="Read/Write" description="OTG_HS host channel-7 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x208" size="4" name="OTG_HS_HCINT8" access="Read/Write" description="OTG_HS host channel-8 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x228" size="4" name="OTG_HS_HCINT9" access="Read/Write" description="OTG_HS host channel-9 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x248" size="4" name="OTG_HS_HCINT10" access="Read/Write" description="OTG_HS host channel-10 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x268" size="4" name="OTG_HS_HCINT11" access="Read/Write" description="OTG_HS host channel-11 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x10C" size="4" name="OTG_HS_HCINTMSK0" access="Read/Write" description="OTG_HS host channel-11 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x12C" size="4" name="OTG_HS_HCINTMSK1" access="Read/Write" description="OTG_HS host channel-1 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x14C" size="4" name="OTG_HS_HCINTMSK2" access="Read/Write" description="OTG_HS host channel-2 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x16C" size="4" name="OTG_HS_HCINTMSK3" access="Read/Write" description="OTG_HS host channel-3 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x18C" size="4" name="OTG_HS_HCINTMSK4" access="Read/Write" description="OTG_HS host channel-4 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x1AC" size="4" name="OTG_HS_HCINTMSK5" access="Read/Write" description="OTG_HS host channel-5 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x1CC" size="4" name="OTG_HS_HCINTMSK6" access="Read/Write" description="OTG_HS host channel-6 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x1EC" size="4" name="OTG_HS_HCINTMSK7" access="Read/Write" description="OTG_HS host channel-7 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x20C" size="4" name="OTG_HS_HCINTMSK8" access="Read/Write" description="OTG_HS host channel-8 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x22C" size="4" name="OTG_HS_HCINTMSK9" access="Read/Write" description="OTG_HS host channel-9 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x24C" size="4" name="OTG_HS_HCINTMSK10" access="Read/Write" description="OTG_HS host channel-10 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x26C" size="4" name="OTG_HS_HCINTMSK11" access="Read/Write" description="OTG_HS host channel-11 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x110" size="4" name="OTG_HS_HCTSIZ0" access="Read/Write" description="OTG_HS host channel-11 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x130" size="4" name="OTG_HS_HCTSIZ1" access="Read/Write" description="OTG_HS host channel-1 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x150" size="4" name="OTG_HS_HCTSIZ2" access="Read/Write" description="OTG_HS host channel-2 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x170" size="4" name="OTG_HS_HCTSIZ3" access="Read/Write" description="OTG_HS host channel-3 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x190" size="4" name="OTG_HS_HCTSIZ4" access="Read/Write" description="OTG_HS host channel-4 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x1B0" size="4" name="OTG_HS_HCTSIZ5" access="Read/Write" description="OTG_HS host channel-5 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x1D0" size="4" name="OTG_HS_HCTSIZ6" access="Read/Write" description="OTG_HS host channel-6 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x1F0" size="4" name="OTG_HS_HCTSIZ7" access="Read/Write" description="OTG_HS host channel-7 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x210" size="4" name="OTG_HS_HCTSIZ8" access="Read/Write" description="OTG_HS host channel-8 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x230" size="4" name="OTG_HS_HCTSIZ9" access="Read/Write" description="OTG_HS host channel-9 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x250" size="4" name="OTG_HS_HCTSIZ10" access="Read/Write" description="OTG_HS host channel-10 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x270" size="4" name="OTG_HS_HCTSIZ11" access="Read/Write" description="OTG_HS host channel-11 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x114" size="4" name="OTG_HS_HCDMA0" access="Read/Write" description="OTG_HS host channel-0 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x134" size="4" name="OTG_HS_HCDMA1" access="Read/Write" description="OTG_HS host channel-1 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x154" size="4" name="OTG_HS_HCDMA2" access="Read/Write" description="OTG_HS host channel-2 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x174" size="4" name="OTG_HS_HCDMA3" access="Read/Write" description="OTG_HS host channel-3 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x194" size="4" name="OTG_HS_HCDMA4" access="Read/Write" description="OTG_HS host channel-4 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x1B4" size="4" name="OTG_HS_HCDMA5" access="Read/Write" description="OTG_HS host channel-5 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x1D4" size="4" name="OTG_HS_HCDMA6" access="Read/Write" description="OTG_HS host channel-6 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x1F4" size="4" name="OTG_HS_HCDMA7" access="Read/Write" description="OTG_HS host channel-7 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x214" size="4" name="OTG_HS_HCDMA8" access="Read/Write" description="OTG_HS host channel-8 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x234" size="4" name="OTG_HS_HCDMA9" access="Read/Write" description="OTG_HS host channel-9 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x254" size="4" name="OTG_HS_HCDMA10" access="Read/Write" description="OTG_HS host channel-10 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x274" size="4" name="OTG_HS_HCDMA11" access="Read/Write" description="OTG_HS host channel-11 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x278" size="4" name="OTG_HS_HCCHAR12" access="Read/Write" description="OTG_HS host channel-12 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x27C" size="4" name="OTG_HS_HCSPLT12" access="Read/Write" description="OTG_HS host channel-12 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x280" size="4" name="OTG_HS_HCINT12" access="Read/Write" description="OTG_HS host channel-12 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x284" size="4" name="OTG_HS_HCINTMSK12" access="Read/Write" description="OTG_HS host channel-12 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x288" size="4" name="OTG_HS_HCTSIZ12" access="Read/Write" description="OTG_HS host channel-12 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x28C" size="4" name="OTG_HS_HCDMA12" access="Read/Write" description="OTG_HS host channel-12 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x290" size="4" name="OTG_HS_HCCHAR13" access="Read/Write" description="OTG_HS host channel-13 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x294" size="4" name="OTG_HS_HCSPLT13" access="Read/Write" description="OTG_HS host channel-13 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x298" size="4" name="OTG_HS_HCINT13" access="Read/Write" description="OTG_HS host channel-13 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x29C" size="4" name="OTG_HS_HCINTMSK13" access="Read/Write" description="OTG_HS host channel-13 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALLM response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x2A0" size="4" name="OTG_HS_HCTSIZ13" access="Read/Write" description="OTG_HS host channel-13 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x2A4" size="4" name="OTG_HS_HCDMA13" access="Read/Write" description="OTG_HS host channel-13 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x2A8" size="4" name="OTG_HS_HCCHAR14" access="Read/Write" description="OTG_HS host channel-14 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x2AC" size="4" name="OTG_HS_HCSPLT14" access="Read/Write" description="OTG_HS host channel-14 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x2B0" size="4" name="OTG_HS_HCINT14" access="Read/Write" description="OTG_HS host channel-14 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x2B4" size="4" name="OTG_HS_HCINTMSK14" access="Read/Write" description="OTG_HS host channel-14 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAKM response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACKM response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x2B8" size="4" name="OTG_HS_HCTSIZ14" access="Read/Write" description="OTG_HS host channel-14 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x2BC" size="4" name="OTG_HS_HCDMA14" access="Read/Write" description="OTG_HS host channel-14 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x2C0" size="4" name="OTG_HS_HCCHAR15" access="Read/Write" description="OTG_HS host channel-15 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x2C4" size="4" name="OTG_HS_HCSPLT15" access="Read/Write" description="OTG_HS host channel-15 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x2C8" size="4" name="OTG_HS_HCINT15" access="Read/Write" description="OTG_HS host channel-15 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x2CC" size="4" name="OTG_HS_HCINTMSK15" access="Read/Write" description="OTG_HS host channel-15 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x2D0" size="4" name="OTG_HS_HCTSIZ15" access="Read/Write" description="OTG_HS host channel-15 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x2D4" size="4" name="OTG_HS_HCDMA15" access="Read/Write" description="OTG_HS host channel-15 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTG2_HS_HOST" start="0x40080400" description="USB 1 on the go high speed">
    <Register start="+0x0" size="4" name="OTG_HS_HCFG" access="Read/Write" description="OTG_HS host configuration&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="FSLSPCS" description="FS/LS PHY clock select" />
      <BitField start="2" size="1" name="FSLSS" description="FS- and LS-only support" />
    </Register>
    <Register start="+0x4" size="4" name="OTG_HS_HFIR" access="Read/Write" description="OTG_HS Host frame interval&#xa;          register" reset_value="0x0000EA60" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FRIVL" description="Frame interval" />
    </Register>
    <Register start="+0x8" size="4" name="OTG_HS_HFNUM" access="ReadOnly" description="OTG_HS host frame number/frame time&#xa;          remaining register" reset_value="0x00003FFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="FRNUM" description="Frame number" />
      <BitField start="16" size="16" name="FTREM" description="Frame time remaining" />
    </Register>
    <Register start="+0x10" size="4" name="OTG_HS_HPTXSTS" access="Read/Write" description="OTG_HS_Host periodic transmit FIFO/queue&#xa;          status register" reset_value="0x00080100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PTXFSAVL" description="Periodic transmit data FIFO space&#xa;              available" />
      <BitField start="16" size="8" name="PTXQSAV" description="Periodic transmit request queue space&#xa;              available" />
      <BitField start="24" size="8" name="PTXQTOP" description="Top of the periodic transmit request&#xa;              queue" />
    </Register>
    <Register start="+0x14" size="4" name="OTG_HS_HAINT" access="ReadOnly" description="OTG_HS Host all channels interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="HAINT" description="Channel interrupts" />
    </Register>
    <Register start="+0x18" size="4" name="OTG_HS_HAINTMSK" access="Read/Write" description="OTG_HS host all channels interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="HAINTM" description="Channel interrupt mask" />
    </Register>
    <Register start="+0x40" size="4" name="OTG_HS_HPRT" access="Read/Write" description="OTG_HS host port control and status&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PCSTS" description="Port connect status" />
      <BitField start="1" size="1" name="PCDET" description="Port connect detected" />
      <BitField start="2" size="1" name="PENA" description="Port enable" />
      <BitField start="3" size="1" name="PENCHNG" description="Port enable/disable change" />
      <BitField start="4" size="1" name="POCA" description="Port overcurrent active" />
      <BitField start="5" size="1" name="POCCHNG" description="Port overcurrent change" />
      <BitField start="6" size="1" name="PRES" description="Port resume" />
      <BitField start="7" size="1" name="PSUSP" description="Port suspend" />
      <BitField start="8" size="1" name="PRST" description="Port reset" />
      <BitField start="10" size="2" name="PLSTS" description="Port line status" />
      <BitField start="12" size="1" name="PPWR" description="Port power" />
      <BitField start="13" size="4" name="PTCTL" description="Port test control" />
      <BitField start="17" size="2" name="PSPD" description="Port speed" />
    </Register>
    <Register start="+0x100" size="4" name="OTG_HS_HCCHAR0" access="Read/Write" description="OTG_HS host channel-0 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x120" size="4" name="OTG_HS_HCCHAR1" access="Read/Write" description="OTG_HS host channel-1 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x140" size="4" name="OTG_HS_HCCHAR2" access="Read/Write" description="OTG_HS host channel-2 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x160" size="4" name="OTG_HS_HCCHAR3" access="Read/Write" description="OTG_HS host channel-3 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x180" size="4" name="OTG_HS_HCCHAR4" access="Read/Write" description="OTG_HS host channel-4 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x1A0" size="4" name="OTG_HS_HCCHAR5" access="Read/Write" description="OTG_HS host channel-5 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x1C0" size="4" name="OTG_HS_HCCHAR6" access="Read/Write" description="OTG_HS host channel-6 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x1E0" size="4" name="OTG_HS_HCCHAR7" access="Read/Write" description="OTG_HS host channel-7 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x200" size="4" name="OTG_HS_HCCHAR8" access="Read/Write" description="OTG_HS host channel-8 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x220" size="4" name="OTG_HS_HCCHAR9" access="Read/Write" description="OTG_HS host channel-9 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x240" size="4" name="OTG_HS_HCCHAR10" access="Read/Write" description="OTG_HS host channel-10 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x260" size="4" name="OTG_HS_HCCHAR11" access="Read/Write" description="OTG_HS host channel-11 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x104" size="4" name="OTG_HS_HCSPLT0" access="Read/Write" description="OTG_HS host channel-0 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x124" size="4" name="OTG_HS_HCSPLT1" access="Read/Write" description="OTG_HS host channel-1 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x144" size="4" name="OTG_HS_HCSPLT2" access="Read/Write" description="OTG_HS host channel-2 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x164" size="4" name="OTG_HS_HCSPLT3" access="Read/Write" description="OTG_HS host channel-3 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x184" size="4" name="OTG_HS_HCSPLT4" access="Read/Write" description="OTG_HS host channel-4 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x1A4" size="4" name="OTG_HS_HCSPLT5" access="Read/Write" description="OTG_HS host channel-5 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x1C4" size="4" name="OTG_HS_HCSPLT6" access="Read/Write" description="OTG_HS host channel-6 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x1E4" size="4" name="OTG_HS_HCSPLT7" access="Read/Write" description="OTG_HS host channel-7 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x204" size="4" name="OTG_HS_HCSPLT8" access="Read/Write" description="OTG_HS host channel-8 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x224" size="4" name="OTG_HS_HCSPLT9" access="Read/Write" description="OTG_HS host channel-9 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x244" size="4" name="OTG_HS_HCSPLT10" access="Read/Write" description="OTG_HS host channel-10 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x264" size="4" name="OTG_HS_HCSPLT11" access="Read/Write" description="OTG_HS host channel-11 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x108" size="4" name="OTG_HS_HCINT0" access="Read/Write" description="OTG_HS host channel-11 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x128" size="4" name="OTG_HS_HCINT1" access="Read/Write" description="OTG_HS host channel-1 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x148" size="4" name="OTG_HS_HCINT2" access="Read/Write" description="OTG_HS host channel-2 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x168" size="4" name="OTG_HS_HCINT3" access="Read/Write" description="OTG_HS host channel-3 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x188" size="4" name="OTG_HS_HCINT4" access="Read/Write" description="OTG_HS host channel-4 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x1A8" size="4" name="OTG_HS_HCINT5" access="Read/Write" description="OTG_HS host channel-5 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x1C8" size="4" name="OTG_HS_HCINT6" access="Read/Write" description="OTG_HS host channel-6 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x1E8" size="4" name="OTG_HS_HCINT7" access="Read/Write" description="OTG_HS host channel-7 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x208" size="4" name="OTG_HS_HCINT8" access="Read/Write" description="OTG_HS host channel-8 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x228" size="4" name="OTG_HS_HCINT9" access="Read/Write" description="OTG_HS host channel-9 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x248" size="4" name="OTG_HS_HCINT10" access="Read/Write" description="OTG_HS host channel-10 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x268" size="4" name="OTG_HS_HCINT11" access="Read/Write" description="OTG_HS host channel-11 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x10C" size="4" name="OTG_HS_HCINTMSK0" access="Read/Write" description="OTG_HS host channel-11 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x12C" size="4" name="OTG_HS_HCINTMSK1" access="Read/Write" description="OTG_HS host channel-1 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x14C" size="4" name="OTG_HS_HCINTMSK2" access="Read/Write" description="OTG_HS host channel-2 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x16C" size="4" name="OTG_HS_HCINTMSK3" access="Read/Write" description="OTG_HS host channel-3 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x18C" size="4" name="OTG_HS_HCINTMSK4" access="Read/Write" description="OTG_HS host channel-4 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x1AC" size="4" name="OTG_HS_HCINTMSK5" access="Read/Write" description="OTG_HS host channel-5 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x1CC" size="4" name="OTG_HS_HCINTMSK6" access="Read/Write" description="OTG_HS host channel-6 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x1EC" size="4" name="OTG_HS_HCINTMSK7" access="Read/Write" description="OTG_HS host channel-7 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x20C" size="4" name="OTG_HS_HCINTMSK8" access="Read/Write" description="OTG_HS host channel-8 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x22C" size="4" name="OTG_HS_HCINTMSK9" access="Read/Write" description="OTG_HS host channel-9 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x24C" size="4" name="OTG_HS_HCINTMSK10" access="Read/Write" description="OTG_HS host channel-10 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x26C" size="4" name="OTG_HS_HCINTMSK11" access="Read/Write" description="OTG_HS host channel-11 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="response received interrupt&#xa;              mask" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error mask" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error mask" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x110" size="4" name="OTG_HS_HCTSIZ0" access="Read/Write" description="OTG_HS host channel-11 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x130" size="4" name="OTG_HS_HCTSIZ1" access="Read/Write" description="OTG_HS host channel-1 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x150" size="4" name="OTG_HS_HCTSIZ2" access="Read/Write" description="OTG_HS host channel-2 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x170" size="4" name="OTG_HS_HCTSIZ3" access="Read/Write" description="OTG_HS host channel-3 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x190" size="4" name="OTG_HS_HCTSIZ4" access="Read/Write" description="OTG_HS host channel-4 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x1B0" size="4" name="OTG_HS_HCTSIZ5" access="Read/Write" description="OTG_HS host channel-5 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x1D0" size="4" name="OTG_HS_HCTSIZ6" access="Read/Write" description="OTG_HS host channel-6 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x1F0" size="4" name="OTG_HS_HCTSIZ7" access="Read/Write" description="OTG_HS host channel-7 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x210" size="4" name="OTG_HS_HCTSIZ8" access="Read/Write" description="OTG_HS host channel-8 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x230" size="4" name="OTG_HS_HCTSIZ9" access="Read/Write" description="OTG_HS host channel-9 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x250" size="4" name="OTG_HS_HCTSIZ10" access="Read/Write" description="OTG_HS host channel-10 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x270" size="4" name="OTG_HS_HCTSIZ11" access="Read/Write" description="OTG_HS host channel-11 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x114" size="4" name="OTG_HS_HCDMA0" access="Read/Write" description="OTG_HS host channel-0 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x134" size="4" name="OTG_HS_HCDMA1" access="Read/Write" description="OTG_HS host channel-1 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x154" size="4" name="OTG_HS_HCDMA2" access="Read/Write" description="OTG_HS host channel-2 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x174" size="4" name="OTG_HS_HCDMA3" access="Read/Write" description="OTG_HS host channel-3 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x194" size="4" name="OTG_HS_HCDMA4" access="Read/Write" description="OTG_HS host channel-4 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x1B4" size="4" name="OTG_HS_HCDMA5" access="Read/Write" description="OTG_HS host channel-5 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x1D4" size="4" name="OTG_HS_HCDMA6" access="Read/Write" description="OTG_HS host channel-6 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x1F4" size="4" name="OTG_HS_HCDMA7" access="Read/Write" description="OTG_HS host channel-7 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x214" size="4" name="OTG_HS_HCDMA8" access="Read/Write" description="OTG_HS host channel-8 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x234" size="4" name="OTG_HS_HCDMA9" access="Read/Write" description="OTG_HS host channel-9 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x254" size="4" name="OTG_HS_HCDMA10" access="Read/Write" description="OTG_HS host channel-10 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x274" size="4" name="OTG_HS_HCDMA11" access="Read/Write" description="OTG_HS host channel-11 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x278" size="4" name="OTG_HS_HCCHAR12" access="Read/Write" description="OTG_HS host channel-12 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x27C" size="4" name="OTG_HS_HCSPLT12" access="Read/Write" description="OTG_HS host channel-12 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x280" size="4" name="OTG_HS_HCINT12" access="Read/Write" description="OTG_HS host channel-12 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x284" size="4" name="OTG_HS_HCINTMSK12" access="Read/Write" description="OTG_HS host channel-12 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x288" size="4" name="OTG_HS_HCTSIZ12" access="Read/Write" description="OTG_HS host channel-12 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x28C" size="4" name="OTG_HS_HCDMA12" access="Read/Write" description="OTG_HS host channel-12 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x290" size="4" name="OTG_HS_HCCHAR13" access="Read/Write" description="OTG_HS host channel-13 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x294" size="4" name="OTG_HS_HCSPLT13" access="Read/Write" description="OTG_HS host channel-13 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x298" size="4" name="OTG_HS_HCINT13" access="Read/Write" description="OTG_HS host channel-13 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x29C" size="4" name="OTG_HS_HCINTMSK13" access="Read/Write" description="OTG_HS host channel-13 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALLM response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x2A0" size="4" name="OTG_HS_HCTSIZ13" access="Read/Write" description="OTG_HS host channel-13 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x2A4" size="4" name="OTG_HS_HCDMA13" access="Read/Write" description="OTG_HS host channel-13 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x2A8" size="4" name="OTG_HS_HCCHAR14" access="Read/Write" description="OTG_HS host channel-14 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x2AC" size="4" name="OTG_HS_HCSPLT14" access="Read/Write" description="OTG_HS host channel-14 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x2B0" size="4" name="OTG_HS_HCINT14" access="Read/Write" description="OTG_HS host channel-14 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x2B4" size="4" name="OTG_HS_HCINTMSK14" access="Read/Write" description="OTG_HS host channel-14 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALLM" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAKM response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACKM response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x2B8" size="4" name="OTG_HS_HCTSIZ14" access="Read/Write" description="OTG_HS host channel-14 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x2BC" size="4" name="OTG_HS_HCDMA14" access="Read/Write" description="OTG_HS host channel-14 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x2C0" size="4" name="OTG_HS_HCCHAR15" access="Read/Write" description="OTG_HS host channel-15 characteristics&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="11" size="4" name="EPNUM" description="Endpoint number" />
      <BitField start="15" size="1" name="EPDIR" description="Endpoint direction" />
      <BitField start="17" size="1" name="LSDEV" description="Low-speed device" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="2" name="MC" description="Multi Count (MC) / Error Count&#xa;              (EC)" />
      <BitField start="22" size="7" name="DAD" description="Device address" />
      <BitField start="29" size="1" name="ODDFRM" description="Odd frame" />
      <BitField start="30" size="1" name="CHDIS" description="Channel disable" />
      <BitField start="31" size="1" name="CHENA" description="Channel enable" />
    </Register>
    <Register start="+0x2C4" size="4" name="OTG_HS_HCSPLT15" access="Read/Write" description="OTG_HS host channel-15 split control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="PRTADDR" description="Port address" />
      <BitField start="7" size="7" name="HUBADDR" description="Hub address" />
      <BitField start="14" size="2" name="XACTPOS" description="XACTPOS" />
      <BitField start="16" size="1" name="COMPLSPLT" description="Do complete split" />
      <BitField start="31" size="1" name="SPLITEN" description="Split enable" />
    </Register>
    <Register start="+0x2C8" size="4" name="OTG_HS_HCINT15" access="Read/Write" description="OTG_HS host channel-15 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed" />
      <BitField start="1" size="1" name="CHH" description="Channel halted" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received&#xa;              interrupt" />
      <BitField start="4" size="1" name="NAK" description="NAK response received&#xa;              interrupt" />
      <BitField start="5" size="1" name="ACK" description="ACK response received/transmitted&#xa;              interrupt" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERR" description="Transaction error" />
      <BitField start="8" size="1" name="BBERR" description="Babble error" />
      <BitField start="9" size="1" name="FRMOR" description="Frame overrun" />
      <BitField start="10" size="1" name="DTERR" description="Data toggle error" />
    </Register>
    <Register start="+0x2CC" size="4" name="OTG_HS_HCINTMSK15" access="Read/Write" description="OTG_HS host channel-15 interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed mask" />
      <BitField start="1" size="1" name="CHHM" description="Channel halted mask" />
      <BitField start="2" size="1" name="AHBERR" description="AHB error" />
      <BitField start="3" size="1" name="STALL" description="STALL response received interrupt&#xa;              mask" />
      <BitField start="4" size="1" name="NAKM" description="NAK response received interrupt&#xa;              mask" />
      <BitField start="5" size="1" name="ACKM" description="ACK response received/transmitted&#xa;              interrupt mask" />
      <BitField start="6" size="1" name="NYET" description="Response received&#xa;              interrupt" />
      <BitField start="7" size="1" name="TXERRM" description="Transaction error" />
      <BitField start="8" size="1" name="BBERRM" description="Babble error" />
      <BitField start="9" size="1" name="FRMORM" description="Frame overrun mask" />
      <BitField start="10" size="1" name="DTERRM" description="Data toggle error mask" />
    </Register>
    <Register start="+0x2D0" size="4" name="OTG_HS_HCTSIZ15" access="Read/Write" description="OTG_HS host channel-15 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="DPID" description="Data PID" />
    </Register>
    <Register start="+0x2D4" size="4" name="OTG_HS_HCDMA15" access="Read/Write" description="OTG_HS host channel-15 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTG1_HS_DEVICE" start="0x40040800" description="USB 1 on the go high speed">
    <Register start="+0x0" size="4" name="OTG_HS_DCFG" access="Read/Write" description="OTG_HS device configuration&#xa;          register" reset_value="0x02200000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DSPD" description="Device speed" />
      <BitField start="2" size="1" name="NZLSOHSK" description="Nonzero-length status OUT&#xa;              handshake" />
      <BitField start="4" size="7" name="DAD" description="Device address" />
      <BitField start="11" size="2" name="PFIVL" description="Periodic (micro)frame&#xa;              interval" />
      <BitField start="24" size="2" name="PERSCHIVL" description="Periodic scheduling&#xa;              interval" />
    </Register>
    <Register start="+0x4" size="4" name="OTG_HS_DCTL" access="Read/Write" description="OTG_HS device control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RWUSIG" description="Remote wakeup signaling" />
      <BitField start="1" size="1" name="SDIS" description="Soft disconnect" />
      <BitField start="2" size="1" name="GINSTS" description="Global IN NAK status" />
      <BitField start="3" size="1" name="GONSTS" description="Global OUT NAK status" />
      <BitField start="4" size="3" name="TCTL" description="Test control" />
      <BitField start="7" size="1" name="SGINAK" description="Set global IN NAK" />
      <BitField start="8" size="1" name="CGINAK" description="Clear global IN NAK" />
      <BitField start="9" size="1" name="SGONAK" description="Set global OUT NAK" />
      <BitField start="10" size="1" name="CGONAK" description="Clear global OUT NAK" />
      <BitField start="11" size="1" name="POPRGDNE" description="Power-on programming done" />
    </Register>
    <Register start="+0x8" size="4" name="OTG_HS_DSTS" access="ReadOnly" description="OTG_HS device status register" reset_value="0x00000010" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUSPSTS" description="Suspend status" />
      <BitField start="1" size="2" name="ENUMSPD" description="Enumerated speed" />
      <BitField start="3" size="1" name="EERR" description="Erratic error" />
      <BitField start="8" size="14" name="FNSOF" description="Frame number of the received&#xa;              SOF" />
    </Register>
    <Register start="+0x10" size="4" name="OTG_HS_DIEPMSK" access="Read/Write" description="OTG_HS device IN endpoint common interrupt&#xa;          mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed interrupt&#xa;              mask" />
      <BitField start="1" size="1" name="EPDM" description="Endpoint disabled interrupt&#xa;              mask" />
      <BitField start="3" size="1" name="TOM" description="Timeout condition mask (nonisochronous&#xa;              endpoints)" />
      <BitField start="4" size="1" name="ITTXFEMSK" description="IN token received when TxFIFO empty&#xa;              mask" />
      <BitField start="5" size="1" name="INEPNMM" description="IN token received with EP mismatch&#xa;              mask" />
      <BitField start="6" size="1" name="INEPNEM" description="IN endpoint NAK effective&#xa;              mask" />
      <BitField start="8" size="1" name="TXFURM" description="FIFO underrun mask" />
      <BitField start="9" size="1" name="BIM" description="BNA interrupt mask" />
    </Register>
    <Register start="+0x14" size="4" name="OTG_HS_DOEPMSK" access="Read/Write" description="OTG_HS device OUT endpoint common interrupt&#xa;          mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed interrupt&#xa;              mask" />
      <BitField start="1" size="1" name="EPDM" description="Endpoint disabled interrupt&#xa;              mask" />
      <BitField start="3" size="1" name="STUPM" description="SETUP phase done mask" />
      <BitField start="4" size="1" name="OTEPDM" description="OUT token received when endpoint&#xa;              disabled mask" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received&#xa;              mask" />
      <BitField start="8" size="1" name="OPEM" description="OUT packet error mask" />
      <BitField start="9" size="1" name="BOIM" description="BNA interrupt mask" />
    </Register>
    <Register start="+0x18" size="4" name="OTG_HS_DAINT" access="ReadOnly" description="OTG_HS device all endpoints interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="IEPINT" description="IN endpoint interrupt bits" />
      <BitField start="16" size="16" name="OEPINT" description="OUT endpoint interrupt&#xa;              bits" />
    </Register>
    <Register start="+0x1C" size="4" name="OTG_HS_DAINTMSK" access="Read/Write" description="OTG_HS all endpoints interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="IEPM" description="IN EP interrupt mask bits" />
      <BitField start="16" size="16" name="OEPM" description="OUT EP interrupt mask bits" />
    </Register>
    <Register start="+0x28" size="4" name="OTG_HS_DVBUSDIS" access="Read/Write" description="OTG_HS device VBUS discharge time&#xa;          register" reset_value="0x000017D7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VBUSDT" description="Device VBUS discharge time" />
    </Register>
    <Register start="+0x2C" size="4" name="OTG_HS_DVBUSPULSE" access="Read/Write" description="OTG_HS device VBUS pulsing time&#xa;          register" reset_value="0x000005B8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DVBUSP" description="Device VBUS pulsing time" />
    </Register>
    <Register start="+0x30" size="4" name="OTG_HS_DTHRCTL" access="Read/Write" description="OTG_HS Device threshold control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="NONISOTHREN" description="Nonisochronous IN endpoints threshold&#xa;              enable" />
      <BitField start="1" size="1" name="ISOTHREN" description="ISO IN endpoint threshold&#xa;              enable" />
      <BitField start="2" size="9" name="TXTHRLEN" description="Transmit threshold length" />
      <BitField start="16" size="1" name="RXTHREN" description="Receive threshold enable" />
      <BitField start="17" size="9" name="RXTHRLEN" description="Receive threshold length" />
      <BitField start="27" size="1" name="ARPEN" description="Arbiter parking enable" />
    </Register>
    <Register start="+0x34" size="4" name="OTG_HS_DIEPEMPMSK" access="Read/Write" description="OTG_HS device IN endpoint FIFO empty&#xa;          interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXFEM" description="IN EP Tx FIFO empty interrupt mask&#xa;              bits" />
    </Register>
    <Register start="+0x38" size="4" name="OTG_HS_DEACHINT" access="Read/Write" description="OTG_HS device each endpoint interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="IEP1INT" description="IN endpoint 1interrupt bit" />
      <BitField start="17" size="1" name="OEP1INT" description="OUT endpoint 1 interrupt&#xa;              bit" />
    </Register>
    <Register start="+0x3C" size="4" name="OTG_HS_DEACHINTMSK" access="Read/Write" description="OTG_HS device each endpoint interrupt&#xa;          register mask" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="IEP1INTM" description="IN Endpoint 1 interrupt mask&#xa;              bit" />
      <BitField start="17" size="1" name="OEP1INTM" description="OUT Endpoint 1 interrupt mask&#xa;              bit" />
    </Register>
    <Register start="+0x100" size="4" name="OTG_HS_DIEPCTL0" access="Read/Write" description="OTG device endpoint-0 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x120" size="4" name="OTG_HS_DIEPCTL1" access="Read/Write" description="OTG device endpoint-1 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x140" size="4" name="OTG_HS_DIEPCTL2" access="Read/Write" description="OTG device endpoint-2 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x160" size="4" name="OTG_HS_DIEPCTL3" access="Read/Write" description="OTG device endpoint-3 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x180" size="4" name="OTG_HS_DIEPCTL4" access="Read/Write" description="OTG device endpoint-4 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x1A0" size="4" name="OTG_HS_DIEPCTL5" access="Read/Write" description="OTG device endpoint-5 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x1C0" size="4" name="OTG_HS_DIEPCTL6" access="Read/Write" description="OTG device endpoint-6 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x1E0" size="4" name="OTG_HS_DIEPCTL7" access="Read/Write" description="OTG device endpoint-7 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x108" size="4" name="OTG_HS_DIEPINT0" access="Read/Write" description="OTG device endpoint-0 interrupt&#xa;          register" reset_value="0x00000080" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is&#xa;              empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available&#xa;              interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x128" size="4" name="OTG_HS_DIEPINT1" access="Read/Write" description="OTG device endpoint-1 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is&#xa;              empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available&#xa;              interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x148" size="4" name="OTG_HS_DIEPINT2" access="Read/Write" description="OTG device endpoint-2 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is&#xa;              empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available&#xa;              interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x168" size="4" name="OTG_HS_DIEPINT3" access="Read/Write" description="OTG device endpoint-3 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is&#xa;              empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available&#xa;              interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x188" size="4" name="OTG_HS_DIEPINT4" access="Read/Write" description="OTG device endpoint-4 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is&#xa;              empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available&#xa;              interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x1A8" size="4" name="OTG_HS_DIEPINT5" access="Read/Write" description="OTG device endpoint-5 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is&#xa;              empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available&#xa;              interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x1C8" size="4" name="OTG_HS_DIEPINT6" access="Read/Write" description="OTG device endpoint-6 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is&#xa;              empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available&#xa;              interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x1E8" size="4" name="OTG_HS_DIEPINT7" access="Read/Write" description="OTG device endpoint-7 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is&#xa;              empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available&#xa;              interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x110" size="4" name="OTG_HS_DIEPTSIZ0" access="Read/Write" description="OTG_HS device IN endpoint 0 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="2" name="PKTCNT" description="Packet count" />
    </Register>
    <Register start="+0x114" size="4" name="OTG_HS_DIEPDMA1" access="Read/Write" description="OTG_HS device endpoint-1 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x134" size="4" name="OTG_HS_DIEPDMA2" access="Read/Write" description="OTG_HS device endpoint-2 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x154" size="4" name="OTG_HS_DIEPDMA3" access="Read/Write" description="OTG_HS device endpoint-3 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x174" size="4" name="OTG_HS_DIEPDMA4" access="Read/Write" description="OTG_HS device endpoint-4 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x194" size="4" name="OTG_HS_DIEPDMA5" access="Read/Write" description="OTG_HS device endpoint-5 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x118" size="4" name="OTG_HS_DTXFSTS0" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO&#xa;          status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space&#xa;              avail" />
    </Register>
    <Register start="+0x138" size="4" name="OTG_HS_DTXFSTS1" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO&#xa;          status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space&#xa;              avail" />
    </Register>
    <Register start="+0x158" size="4" name="OTG_HS_DTXFSTS2" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO&#xa;          status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space&#xa;              avail" />
    </Register>
    <Register start="+0x178" size="4" name="OTG_HS_DTXFSTS3" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO&#xa;          status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space&#xa;              avail" />
    </Register>
    <Register start="+0x198" size="4" name="OTG_HS_DTXFSTS4" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO&#xa;          status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space&#xa;              avail" />
    </Register>
    <Register start="+0x1B8" size="4" name="OTG_HS_DTXFSTS5" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO&#xa;          status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space&#xa;              avail" />
    </Register>
    <Register start="+0x130" size="4" name="OTG_HS_DIEPTSIZ1" access="Read/Write" description="OTG_HS device endpoint transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x150" size="4" name="OTG_HS_DIEPTSIZ2" access="Read/Write" description="OTG_HS device endpoint transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x170" size="4" name="OTG_HS_DIEPTSIZ3" access="Read/Write" description="OTG_HS device endpoint transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x190" size="4" name="OTG_HS_DIEPTSIZ4" access="Read/Write" description="OTG_HS device endpoint transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x1B0" size="4" name="OTG_HS_DIEPTSIZ5" access="Read/Write" description="OTG_HS device endpoint transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x300" size="4" name="OTG_HS_DOEPCTL0" access="Read/Write" description="OTG_HS device control OUT endpoint 0 control&#xa;          register" reset_value="0x00008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x320" size="4" name="OTG_HS_DOEPCTL1" access="Read/Write" description="OTG device endpoint-1 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data&#xa;              PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even&#xa;              frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x340" size="4" name="OTG_HS_DOEPCTL2" access="Read/Write" description="OTG device endpoint-2 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data&#xa;              PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even&#xa;              frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x360" size="4" name="OTG_HS_DOEPCTL3" access="Read/Write" description="OTG device endpoint-3 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data&#xa;              PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even&#xa;              frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x308" size="4" name="OTG_HS_DOEPINT0" access="Read/Write" description="OTG_HS device endpoint-0 interrupt&#xa;          register" reset_value="0x00000080" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint&#xa;              disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets&#xa;              received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x328" size="4" name="OTG_HS_DOEPINT1" access="Read/Write" description="OTG_HS device endpoint-1 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint&#xa;              disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets&#xa;              received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x348" size="4" name="OTG_HS_DOEPINT2" access="Read/Write" description="OTG_HS device endpoint-2 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint&#xa;              disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets&#xa;              received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x368" size="4" name="OTG_HS_DOEPINT3" access="Read/Write" description="OTG_HS device endpoint-3 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint&#xa;              disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets&#xa;              received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x388" size="4" name="OTG_HS_DOEPINT4" access="Read/Write" description="OTG_HS device endpoint-4 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint&#xa;              disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets&#xa;              received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x3A8" size="4" name="OTG_HS_DOEPINT5" access="Read/Write" description="OTG_HS device endpoint-5 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint&#xa;              disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets&#xa;              received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x3C8" size="4" name="OTG_HS_DOEPINT6" access="Read/Write" description="OTG_HS device endpoint-6 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint&#xa;              disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets&#xa;              received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x3E8" size="4" name="OTG_HS_DOEPINT7" access="Read/Write" description="OTG_HS device endpoint-7 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint&#xa;              disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets&#xa;              received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x310" size="4" name="OTG_HS_DOEPTSIZ0" access="Read/Write" description="OTG_HS device endpoint-0 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="1" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="STUPCNT" description="SETUP packet count" />
    </Register>
    <Register start="+0x330" size="4" name="OTG_HS_DOEPTSIZ1" access="Read/Write" description="OTG_HS device endpoint-1 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet&#xa;              count" />
    </Register>
    <Register start="+0x350" size="4" name="OTG_HS_DOEPTSIZ2" access="Read/Write" description="OTG_HS device endpoint-2 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet&#xa;              count" />
    </Register>
    <Register start="+0x370" size="4" name="OTG_HS_DOEPTSIZ3" access="Read/Write" description="OTG_HS device endpoint-3 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet&#xa;              count" />
    </Register>
    <Register start="+0x390" size="4" name="OTG_HS_DOEPTSIZ4" access="Read/Write" description="OTG_HS device endpoint-4 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet&#xa;              count" />
    </Register>
    <Register start="+0x1A0" size="4" name="OTG_HS_DIEPTSIZ6" access="Read/Write" description="OTG_HS device endpoint transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x1A4" size="4" name="OTG_HS_DTXFSTS6" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO&#xa;          status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space&#xa;              avail" />
    </Register>
    <Register start="+0x1A8" size="4" name="OTG_HS_DIEPTSIZ7" access="Read/Write" description="OTG_HS device endpoint transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x1AC" size="4" name="OTG_HS_DTXFSTS7" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO&#xa;          status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space&#xa;              avail" />
    </Register>
    <Register start="+0x380" size="4" name="OTG_HS_DOEPCTL4" access="Read/Write" description="OTG device endpoint-4 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data&#xa;              PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even&#xa;              frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3A0" size="4" name="OTG_HS_DOEPCTL5" access="Read/Write" description="OTG device endpoint-5 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data&#xa;              PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even&#xa;              frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3C0" size="4" name="OTG_HS_DOEPCTL6" access="Read/Write" description="OTG device endpoint-6 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data&#xa;              PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even&#xa;              frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3E0" size="4" name="OTG_HS_DOEPCTL7" access="Read/Write" description="OTG device endpoint-7 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data&#xa;              PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even&#xa;              frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3B0" size="4" name="OTG_HS_DOEPTSIZ5" access="Read/Write" description="OTG_HS device endpoint-5 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet&#xa;              count" />
    </Register>
    <Register start="+0x3D0" size="4" name="OTG_HS_DOEPTSIZ6" access="Read/Write" description="OTG_HS device endpoint-6 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet&#xa;              count" />
    </Register>
    <Register start="+0x3F0" size="4" name="OTG_HS_DOEPTSIZ7" access="Read/Write" description="OTG_HS device endpoint-7 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet&#xa;              count" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTG2_HS_DEVICE" start="0x40080800" description="USB 1 on the go high speed">
    <Register start="+0x0" size="4" name="OTG_HS_DCFG" access="Read/Write" description="OTG_HS device configuration&#xa;          register" reset_value="0x02200000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DSPD" description="Device speed" />
      <BitField start="2" size="1" name="NZLSOHSK" description="Nonzero-length status OUT&#xa;              handshake" />
      <BitField start="4" size="7" name="DAD" description="Device address" />
      <BitField start="11" size="2" name="PFIVL" description="Periodic (micro)frame&#xa;              interval" />
      <BitField start="24" size="2" name="PERSCHIVL" description="Periodic scheduling&#xa;              interval" />
    </Register>
    <Register start="+0x4" size="4" name="OTG_HS_DCTL" access="Read/Write" description="OTG_HS device control register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RWUSIG" description="Remote wakeup signaling" />
      <BitField start="1" size="1" name="SDIS" description="Soft disconnect" />
      <BitField start="2" size="1" name="GINSTS" description="Global IN NAK status" />
      <BitField start="3" size="1" name="GONSTS" description="Global OUT NAK status" />
      <BitField start="4" size="3" name="TCTL" description="Test control" />
      <BitField start="7" size="1" name="SGINAK" description="Set global IN NAK" />
      <BitField start="8" size="1" name="CGINAK" description="Clear global IN NAK" />
      <BitField start="9" size="1" name="SGONAK" description="Set global OUT NAK" />
      <BitField start="10" size="1" name="CGONAK" description="Clear global OUT NAK" />
      <BitField start="11" size="1" name="POPRGDNE" description="Power-on programming done" />
    </Register>
    <Register start="+0x8" size="4" name="OTG_HS_DSTS" access="ReadOnly" description="OTG_HS device status register" reset_value="0x00000010" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SUSPSTS" description="Suspend status" />
      <BitField start="1" size="2" name="ENUMSPD" description="Enumerated speed" />
      <BitField start="3" size="1" name="EERR" description="Erratic error" />
      <BitField start="8" size="14" name="FNSOF" description="Frame number of the received&#xa;              SOF" />
    </Register>
    <Register start="+0x10" size="4" name="OTG_HS_DIEPMSK" access="Read/Write" description="OTG_HS device IN endpoint common interrupt&#xa;          mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed interrupt&#xa;              mask" />
      <BitField start="1" size="1" name="EPDM" description="Endpoint disabled interrupt&#xa;              mask" />
      <BitField start="3" size="1" name="TOM" description="Timeout condition mask (nonisochronous&#xa;              endpoints)" />
      <BitField start="4" size="1" name="ITTXFEMSK" description="IN token received when TxFIFO empty&#xa;              mask" />
      <BitField start="5" size="1" name="INEPNMM" description="IN token received with EP mismatch&#xa;              mask" />
      <BitField start="6" size="1" name="INEPNEM" description="IN endpoint NAK effective&#xa;              mask" />
      <BitField start="8" size="1" name="TXFURM" description="FIFO underrun mask" />
      <BitField start="9" size="1" name="BIM" description="BNA interrupt mask" />
    </Register>
    <Register start="+0x14" size="4" name="OTG_HS_DOEPMSK" access="Read/Write" description="OTG_HS device OUT endpoint common interrupt&#xa;          mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRCM" description="Transfer completed interrupt&#xa;              mask" />
      <BitField start="1" size="1" name="EPDM" description="Endpoint disabled interrupt&#xa;              mask" />
      <BitField start="3" size="1" name="STUPM" description="SETUP phase done mask" />
      <BitField start="4" size="1" name="OTEPDM" description="OUT token received when endpoint&#xa;              disabled mask" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets received&#xa;              mask" />
      <BitField start="8" size="1" name="OPEM" description="OUT packet error mask" />
      <BitField start="9" size="1" name="BOIM" description="BNA interrupt mask" />
    </Register>
    <Register start="+0x18" size="4" name="OTG_HS_DAINT" access="ReadOnly" description="OTG_HS device all endpoints interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="IEPINT" description="IN endpoint interrupt bits" />
      <BitField start="16" size="16" name="OEPINT" description="OUT endpoint interrupt&#xa;              bits" />
    </Register>
    <Register start="+0x1C" size="4" name="OTG_HS_DAINTMSK" access="Read/Write" description="OTG_HS all endpoints interrupt mask&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="IEPM" description="IN EP interrupt mask bits" />
      <BitField start="16" size="16" name="OEPM" description="OUT EP interrupt mask bits" />
    </Register>
    <Register start="+0x28" size="4" name="OTG_HS_DVBUSDIS" access="Read/Write" description="OTG_HS device VBUS discharge time&#xa;          register" reset_value="0x000017D7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VBUSDT" description="Device VBUS discharge time" />
    </Register>
    <Register start="+0x2C" size="4" name="OTG_HS_DVBUSPULSE" access="Read/Write" description="OTG_HS device VBUS pulsing time&#xa;          register" reset_value="0x000005B8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DVBUSP" description="Device VBUS pulsing time" />
    </Register>
    <Register start="+0x30" size="4" name="OTG_HS_DTHRCTL" access="Read/Write" description="OTG_HS Device threshold control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="NONISOTHREN" description="Nonisochronous IN endpoints threshold&#xa;              enable" />
      <BitField start="1" size="1" name="ISOTHREN" description="ISO IN endpoint threshold&#xa;              enable" />
      <BitField start="2" size="9" name="TXTHRLEN" description="Transmit threshold length" />
      <BitField start="16" size="1" name="RXTHREN" description="Receive threshold enable" />
      <BitField start="17" size="9" name="RXTHRLEN" description="Receive threshold length" />
      <BitField start="27" size="1" name="ARPEN" description="Arbiter parking enable" />
    </Register>
    <Register start="+0x34" size="4" name="OTG_HS_DIEPEMPMSK" access="Read/Write" description="OTG_HS device IN endpoint FIFO empty&#xa;          interrupt mask register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTXFEM" description="IN EP Tx FIFO empty interrupt mask&#xa;              bits" />
    </Register>
    <Register start="+0x38" size="4" name="OTG_HS_DEACHINT" access="Read/Write" description="OTG_HS device each endpoint interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="IEP1INT" description="IN endpoint 1interrupt bit" />
      <BitField start="17" size="1" name="OEP1INT" description="OUT endpoint 1 interrupt&#xa;              bit" />
    </Register>
    <Register start="+0x3C" size="4" name="OTG_HS_DEACHINTMSK" access="Read/Write" description="OTG_HS device each endpoint interrupt&#xa;          register mask" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="IEP1INTM" description="IN Endpoint 1 interrupt mask&#xa;              bit" />
      <BitField start="17" size="1" name="OEP1INTM" description="OUT Endpoint 1 interrupt mask&#xa;              bit" />
    </Register>
    <Register start="+0x100" size="4" name="OTG_HS_DIEPCTL0" access="Read/Write" description="OTG device endpoint-0 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x120" size="4" name="OTG_HS_DIEPCTL1" access="Read/Write" description="OTG device endpoint-1 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x140" size="4" name="OTG_HS_DIEPCTL2" access="Read/Write" description="OTG device endpoint-2 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x160" size="4" name="OTG_HS_DIEPCTL3" access="Read/Write" description="OTG device endpoint-3 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x180" size="4" name="OTG_HS_DIEPCTL4" access="Read/Write" description="OTG device endpoint-4 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x1A0" size="4" name="OTG_HS_DIEPCTL5" access="Read/Write" description="OTG device endpoint-5 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x1C0" size="4" name="OTG_HS_DIEPCTL6" access="Read/Write" description="OTG device endpoint-6 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x1E0" size="4" name="OTG_HS_DIEPCTL7" access="Read/Write" description="OTG device endpoint-7 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even/odd frame" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="22" size="4" name="TXFNUM" description="TxFIFO number" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x108" size="4" name="OTG_HS_DIEPINT0" access="Read/Write" description="OTG device endpoint-0 interrupt&#xa;          register" reset_value="0x00000080" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is&#xa;              empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available&#xa;              interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x128" size="4" name="OTG_HS_DIEPINT1" access="Read/Write" description="OTG device endpoint-1 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is&#xa;              empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available&#xa;              interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x148" size="4" name="OTG_HS_DIEPINT2" access="Read/Write" description="OTG device endpoint-2 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is&#xa;              empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available&#xa;              interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x168" size="4" name="OTG_HS_DIEPINT3" access="Read/Write" description="OTG device endpoint-3 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is&#xa;              empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available&#xa;              interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x188" size="4" name="OTG_HS_DIEPINT4" access="Read/Write" description="OTG device endpoint-4 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is&#xa;              empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available&#xa;              interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x1A8" size="4" name="OTG_HS_DIEPINT5" access="Read/Write" description="OTG device endpoint-5 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is&#xa;              empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available&#xa;              interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x1C8" size="4" name="OTG_HS_DIEPINT6" access="Read/Write" description="OTG device endpoint-6 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is&#xa;              empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available&#xa;              interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x1E8" size="4" name="OTG_HS_DIEPINT7" access="Read/Write" description="OTG device endpoint-7 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="TOC" description="Timeout condition" />
      <BitField start="4" size="1" name="ITTXFE" description="IN token received when TxFIFO is&#xa;              empty" />
      <BitField start="6" size="1" name="INEPNE" description="IN endpoint NAK effective" />
      <BitField start="7" size="1" name="TXFE" description="Transmit FIFO empty" />
      <BitField start="8" size="1" name="TXFIFOUDRN" description="Transmit Fifo Underrun" />
      <BitField start="9" size="1" name="BNA" description="Buffer not available&#xa;              interrupt" />
      <BitField start="11" size="1" name="PKTDRPSTS" description="Packet dropped status" />
      <BitField start="12" size="1" name="BERR" description="Babble error interrupt" />
      <BitField start="13" size="1" name="NAK" description="NAK interrupt" />
    </Register>
    <Register start="+0x110" size="4" name="OTG_HS_DIEPTSIZ0" access="Read/Write" description="OTG_HS device IN endpoint 0 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="2" name="PKTCNT" description="Packet count" />
    </Register>
    <Register start="+0x114" size="4" name="OTG_HS_DIEPDMA1" access="Read/Write" description="OTG_HS device endpoint-1 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x134" size="4" name="OTG_HS_DIEPDMA2" access="Read/Write" description="OTG_HS device endpoint-2 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x154" size="4" name="OTG_HS_DIEPDMA3" access="Read/Write" description="OTG_HS device endpoint-3 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x174" size="4" name="OTG_HS_DIEPDMA4" access="Read/Write" description="OTG_HS device endpoint-4 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x194" size="4" name="OTG_HS_DIEPDMA5" access="Read/Write" description="OTG_HS device endpoint-5 DMA address&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DMAADDR" description="DMA address" />
    </Register>
    <Register start="+0x118" size="4" name="OTG_HS_DTXFSTS0" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO&#xa;          status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space&#xa;              avail" />
    </Register>
    <Register start="+0x138" size="4" name="OTG_HS_DTXFSTS1" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO&#xa;          status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space&#xa;              avail" />
    </Register>
    <Register start="+0x158" size="4" name="OTG_HS_DTXFSTS2" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO&#xa;          status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space&#xa;              avail" />
    </Register>
    <Register start="+0x178" size="4" name="OTG_HS_DTXFSTS3" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO&#xa;          status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space&#xa;              avail" />
    </Register>
    <Register start="+0x198" size="4" name="OTG_HS_DTXFSTS4" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO&#xa;          status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space&#xa;              avail" />
    </Register>
    <Register start="+0x1B8" size="4" name="OTG_HS_DTXFSTS5" access="ReadOnly" description="OTG_HS device IN endpoint transmit FIFO&#xa;          status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space&#xa;              avail" />
    </Register>
    <Register start="+0x130" size="4" name="OTG_HS_DIEPTSIZ1" access="Read/Write" description="OTG_HS device endpoint transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x150" size="4" name="OTG_HS_DIEPTSIZ2" access="Read/Write" description="OTG_HS device endpoint transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x170" size="4" name="OTG_HS_DIEPTSIZ3" access="Read/Write" description="OTG_HS device endpoint transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x190" size="4" name="OTG_HS_DIEPTSIZ4" access="Read/Write" description="OTG_HS device endpoint transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x1B0" size="4" name="OTG_HS_DIEPTSIZ5" access="Read/Write" description="OTG_HS device endpoint transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x300" size="4" name="OTG_HS_DOEPCTL0" access="Read/Write" description="OTG_HS device control OUT endpoint 0 control&#xa;          register" reset_value="0x00008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x320" size="4" name="OTG_HS_DOEPCTL1" access="Read/Write" description="OTG device endpoint-1 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data&#xa;              PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even&#xa;              frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x340" size="4" name="OTG_HS_DOEPCTL2" access="Read/Write" description="OTG device endpoint-2 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data&#xa;              PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even&#xa;              frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x360" size="4" name="OTG_HS_DOEPCTL3" access="Read/Write" description="OTG device endpoint-3 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data&#xa;              PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even&#xa;              frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x308" size="4" name="OTG_HS_DOEPINT0" access="Read/Write" description="OTG_HS device endpoint-0 interrupt&#xa;          register" reset_value="0x00000080" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint&#xa;              disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets&#xa;              received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x328" size="4" name="OTG_HS_DOEPINT1" access="Read/Write" description="OTG_HS device endpoint-1 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint&#xa;              disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets&#xa;              received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x348" size="4" name="OTG_HS_DOEPINT2" access="Read/Write" description="OTG_HS device endpoint-2 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint&#xa;              disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets&#xa;              received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x368" size="4" name="OTG_HS_DOEPINT3" access="Read/Write" description="OTG_HS device endpoint-3 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint&#xa;              disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets&#xa;              received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x388" size="4" name="OTG_HS_DOEPINT4" access="Read/Write" description="OTG_HS device endpoint-4 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint&#xa;              disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets&#xa;              received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x3A8" size="4" name="OTG_HS_DOEPINT5" access="Read/Write" description="OTG_HS device endpoint-5 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint&#xa;              disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets&#xa;              received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x3C8" size="4" name="OTG_HS_DOEPINT6" access="Read/Write" description="OTG_HS device endpoint-6 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint&#xa;              disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets&#xa;              received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x3E8" size="4" name="OTG_HS_DOEPINT7" access="Read/Write" description="OTG_HS device endpoint-7 interrupt&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="XFRC" description="Transfer completed&#xa;              interrupt" />
      <BitField start="1" size="1" name="EPDISD" description="Endpoint disabled&#xa;              interrupt" />
      <BitField start="3" size="1" name="STUP" description="SETUP phase done" />
      <BitField start="4" size="1" name="OTEPDIS" description="OUT token received when endpoint&#xa;              disabled" />
      <BitField start="6" size="1" name="B2BSTUP" description="Back-to-back SETUP packets&#xa;              received" />
      <BitField start="14" size="1" name="NYET" description="NYET interrupt" />
    </Register>
    <Register start="+0x310" size="4" name="OTG_HS_DOEPTSIZ0" access="Read/Write" description="OTG_HS device endpoint-0 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="1" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="STUPCNT" description="SETUP packet count" />
    </Register>
    <Register start="+0x330" size="4" name="OTG_HS_DOEPTSIZ1" access="Read/Write" description="OTG_HS device endpoint-1 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet&#xa;              count" />
    </Register>
    <Register start="+0x350" size="4" name="OTG_HS_DOEPTSIZ2" access="Read/Write" description="OTG_HS device endpoint-2 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet&#xa;              count" />
    </Register>
    <Register start="+0x370" size="4" name="OTG_HS_DOEPTSIZ3" access="Read/Write" description="OTG_HS device endpoint-3 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet&#xa;              count" />
    </Register>
    <Register start="+0x390" size="4" name="OTG_HS_DOEPTSIZ4" access="Read/Write" description="OTG_HS device endpoint-4 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet&#xa;              count" />
    </Register>
    <Register start="+0x1A0" size="4" name="OTG_HS_DIEPTSIZ6" access="Read/Write" description="OTG_HS device endpoint transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x1A4" size="4" name="OTG_HS_DTXFSTS6" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO&#xa;          status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space&#xa;              avail" />
    </Register>
    <Register start="+0x1A8" size="4" name="OTG_HS_DIEPTSIZ7" access="Read/Write" description="OTG_HS device endpoint transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="MCNT" description="Multi count" />
    </Register>
    <Register start="+0x1AC" size="4" name="OTG_HS_DTXFSTS7" access="Read/Write" description="OTG_HS device IN endpoint transmit FIFO&#xa;          status register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INEPTFSAV" description="IN endpoint TxFIFO space&#xa;              avail" />
    </Register>
    <Register start="+0x380" size="4" name="OTG_HS_DOEPCTL4" access="Read/Write" description="OTG device endpoint-4 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data&#xa;              PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even&#xa;              frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3A0" size="4" name="OTG_HS_DOEPCTL5" access="Read/Write" description="OTG device endpoint-5 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data&#xa;              PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even&#xa;              frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3C0" size="4" name="OTG_HS_DOEPCTL6" access="Read/Write" description="OTG device endpoint-6 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data&#xa;              PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even&#xa;              frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3E0" size="4" name="OTG_HS_DOEPCTL7" access="Read/Write" description="OTG device endpoint-7 control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MPSIZ" description="Maximum packet size" />
      <BitField start="15" size="1" name="USBAEP" description="USB active endpoint" />
      <BitField start="16" size="1" name="EONUM_DPID" description="Even odd frame/Endpoint data&#xa;              PID" />
      <BitField start="17" size="1" name="NAKSTS" description="NAK status" />
      <BitField start="18" size="2" name="EPTYP" description="Endpoint type" />
      <BitField start="20" size="1" name="SNPM" description="Snoop mode" />
      <BitField start="21" size="1" name="Stall" description="STALL handshake" />
      <BitField start="26" size="1" name="CNAK" description="Clear NAK" />
      <BitField start="27" size="1" name="SNAK" description="Set NAK" />
      <BitField start="28" size="1" name="SD0PID_SEVNFRM" description="Set DATA0 PID/Set even&#xa;              frame" />
      <BitField start="29" size="1" name="SODDFRM" description="Set odd frame" />
      <BitField start="30" size="1" name="EPDIS" description="Endpoint disable" />
      <BitField start="31" size="1" name="EPENA" description="Endpoint enable" />
    </Register>
    <Register start="+0x3B0" size="4" name="OTG_HS_DOEPTSIZ5" access="Read/Write" description="OTG_HS device endpoint-5 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet&#xa;              count" />
    </Register>
    <Register start="+0x3D0" size="4" name="OTG_HS_DOEPTSIZ6" access="Read/Write" description="OTG_HS device endpoint-6 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet&#xa;              count" />
    </Register>
    <Register start="+0x3F0" size="4" name="OTG_HS_DOEPTSIZ7" access="Read/Write" description="OTG_HS device endpoint-7 transfer size&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="19" name="XFRSIZ" description="Transfer size" />
      <BitField start="19" size="10" name="PKTCNT" description="Packet count" />
      <BitField start="29" size="2" name="RXDPID_STUPCNT" description="Received data PID/SETUP packet&#xa;              count" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTG1_HS_PWRCLK" start="0x40040E00" description="USB 1 on the go high speed">
    <Register start="+0x0" size="4" name="OTG_HS_PCGCR" access="Read/Write" description="Power and clock gating control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="STPPCLK" description="Stop PHY clock" />
      <BitField start="1" size="1" name="GATEHCLK" description="Gate HCLK" />
      <BitField start="4" size="1" name="PHYSUSP" description="PHY suspended" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OTG2_HS_PWRCLK" start="0x40080E00" description="USB 1 on the go high speed">
    <Register start="+0x0" size="4" name="OTG_HS_PCGCR" access="Read/Write" description="Power and clock gating control&#xa;          register" reset_value="0x0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="STPPCLK" description="Stop PHY clock" />
      <BitField start="1" size="1" name="GATEHCLK" description="Gate HCLK" />
      <BitField start="4" size="1" name="PHYSUSP" description="PHY suspended" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="Ethernet_MAC" start="0x40028000" description="Ethernet: media access control&#xa;      (MAC)">
    <Register start="+0x0" size="0" name="DMAMR" access="Read/Write" description="DMA mode register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWR" description="Software Reset" />
      <BitField start="1" size="1" name="DA" description="DMA Tx or Rx Arbitration&#xa;              Scheme" />
      <BitField start="11" size="1" name="TXPR" description="Transmit priority" />
      <BitField start="12" size="3" name="PR" description="Priority ratio" />
      <BitField start="16" size="1" name="INTM" description="Interrupt Mode" />
    </Register>
    <Register start="+0x4" size="0" name="DMASBMR" access="Read/Write" description="System bus mode register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FB" description="Fixed Burst Length" />
      <BitField start="12" size="1" name="AAL" description="Address-Aligned Beats" />
      <BitField start="14" size="1" name="MB" description="Mixed Burst" />
      <BitField start="15" size="1" name="RB" description="Rebuild INCRx Burst" />
    </Register>
    <Register start="+0x8" size="0" name="DMAISR" access="Read/Write" description="Interrupt status register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DC0IS" description="DMA Channel Interrupt&#xa;              Status" />
      <BitField start="16" size="1" name="MTLIS" description="MTL Interrupt Status" />
      <BitField start="17" size="1" name="MACIS" description="MAC Interrupt Status" />
    </Register>
    <Register start="+0xC" size="0" name="DMADSR" access="Read/Write" description="Debug status register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="AXWHSTS" description="AHB Master Write Channel" />
      <BitField start="8" size="4" name="RPS0" description="DMA Channel Receive Process&#xa;              State" />
      <BitField start="12" size="4" name="TPS0" description="DMA Channel Transmit Process&#xa;              State" />
    </Register>
    <Register start="+0x100" size="0" name="DMACCR" access="Read/Write" description="Channel control register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="MSS" description="Maximum Segment Size" />
      <BitField start="16" size="1" name="PBLX8" description="8xPBL mode" />
      <BitField start="18" size="3" name="DSL" description="Descriptor Skip Length" />
    </Register>
    <Register start="+0x104" size="0" name="DMACTxCR" access="Read/Write" description="Channel transmit control&#xa;          register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ST" description="Start or Stop Transmission&#xa;              Command" />
      <BitField start="4" size="1" name="OSF" description="Operate on Second Packet" />
      <BitField start="12" size="1" name="TSE" description="TCP Segmentation Enabled" />
      <BitField start="16" size="6" name="TXPBL" description="Transmit Programmable Burst&#xa;              Length" />
    </Register>
    <Register start="+0x108" size="0" name="DMACRxCR" access="Read/Write" description="Channel receive control&#xa;          register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SR" description="Start or Stop Receive&#xa;              Command" />
      <BitField start="1" size="14" name="RBSZ" description="Receive Buffer size" />
      <BitField start="16" size="6" name="RXPBL" description="RXPBL" />
      <BitField start="31" size="1" name="RPF" description="DMA Rx Channel Packet&#xa;              Flush" />
    </Register>
    <Register start="+0x114" size="0" name="DMACTxDLAR" access="Read/Write" description="Channel Tx descriptor list address&#xa;          register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="30" name="TDESLA" description="Start of Transmit List" />
    </Register>
    <Register start="+0x11C" size="0" name="DMACRxDLAR" access="Read/Write" description="Channel Rx descriptor list address&#xa;          register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="30" name="RDESLA" description="Start of Receive List" />
    </Register>
    <Register start="+0x120" size="0" name="DMACTxDTPR" access="Read/Write" description="Channel Tx descriptor tail pointer&#xa;          register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="30" name="TDT" description="Transmit Descriptor Tail&#xa;              Pointer" />
    </Register>
    <Register start="+0x128" size="0" name="DMACRxDTPR" access="Read/Write" description="Channel Rx descriptor tail pointer&#xa;          register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="30" name="RDT" description="Receive Descriptor Tail&#xa;              Pointer" />
    </Register>
    <Register start="+0x12C" size="0" name="DMACTxRLR" access="Read/Write" description="Channel Tx descriptor ring length&#xa;          register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="TDRL" description="Transmit Descriptor Ring&#xa;              Length" />
    </Register>
    <Register start="+0x130" size="0" name="DMACRxRLR" access="Read/Write" description="Channel Rx descriptor ring length&#xa;          register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="RDRL" description="Receive Descriptor Ring&#xa;              Length" />
    </Register>
    <Register start="+0x134" size="0" name="DMACIER" access="Read/Write" description="Channel interrupt enable&#xa;          register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIE" description="Transmit Interrupt Enable" />
      <BitField start="1" size="1" name="TXSE" description="Transmit Stopped Enable" />
      <BitField start="2" size="1" name="TBUE" description="Transmit Buffer Unavailable&#xa;              Enable" />
      <BitField start="6" size="1" name="RIE" description="Receive Interrupt Enable" />
      <BitField start="7" size="1" name="RBUE" description="Receive Buffer Unavailable&#xa;              Enable" />
      <BitField start="8" size="1" name="RSE" description="Receive Stopped Enable" />
      <BitField start="9" size="1" name="RWTE" description="Receive Watchdog Timeout&#xa;              Enable" />
      <BitField start="10" size="1" name="ETIE" description="Early Transmit Interrupt&#xa;              Enable" />
      <BitField start="11" size="1" name="ERIE" description="Early Receive Interrupt&#xa;              Enable" />
      <BitField start="12" size="1" name="FBEE" description="Fatal Bus Error Enable" />
      <BitField start="13" size="1" name="CDEE" description="Context Descriptor Error&#xa;              Enable" />
      <BitField start="14" size="1" name="AIE" description="Abnormal Interrupt Summary&#xa;              Enable" />
      <BitField start="15" size="1" name="NIE" description="Normal Interrupt Summary&#xa;              Enable" />
    </Register>
    <Register start="+0x138" size="0" name="DMACRxIWTR" access="Read/Write" description="Channel Rx interrupt watchdog timer&#xa;          register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RWT" description="Receive Interrupt Watchdog Timer&#xa;              Count" />
    </Register>
    <Register start="+0x144" size="0" name="DMACCATxDR" access="Read/Write" description="Channel current application transmit&#xa;          descriptor register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CURTDESAPTR" description="Application Transmit Descriptor Address&#xa;              Pointer" />
    </Register>
    <Register start="+0x14C" size="0" name="DMACCARxDR" access="Read/Write" description="Channel current application receive&#xa;          descriptor register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CURRDESAPTR" description="Application Receive Descriptor Address&#xa;              Pointer" />
    </Register>
    <Register start="+0x154" size="0" name="DMACCATxBR" access="Read/Write" description="Channel current application transmit buffer&#xa;          register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CURTBUFAPTR" description="Application Transmit Buffer Address&#xa;              Pointer" />
    </Register>
    <Register start="+0x15C" size="0" name="DMACCARxBR" access="Read/Write" description="Channel current application receive buffer&#xa;          register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CURRBUFAPTR" description="Application Receive Buffer Address&#xa;              Pointer" />
    </Register>
    <Register start="+0x160" size="0" name="DMACSR" access="Read/Write" description="Channel status register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TI" description="Transmit Interrupt" />
      <BitField start="1" size="1" name="TPS" description="Transmit Process Stopped" />
      <BitField start="2" size="1" name="TBU" description="Transmit Buffer&#xa;              Unavailable" />
      <BitField start="6" size="1" name="RI" description="Receive Interrupt" />
      <BitField start="7" size="1" name="RBU" description="Receive Buffer Unavailable" />
      <BitField start="8" size="1" name="RPS" description="Receive Process Stopped" />
      <BitField start="9" size="1" name="RWT" description="Receive Watchdog Timeout" />
      <BitField start="10" size="1" name="ET" description="Early Transmit Interrupt" />
      <BitField start="11" size="1" name="ER" description="Early Receive Interrupt" />
      <BitField start="12" size="1" name="FBE" description="Fatal Bus Error" />
      <BitField start="13" size="1" name="CDE" description="Context Descriptor Error" />
      <BitField start="14" size="1" name="AIS" description="Abnormal Interrupt Summary" />
      <BitField start="15" size="1" name="NIS" description="Normal Interrupt Summary" />
      <BitField start="16" size="3" name="TEB" description="Tx DMA Error Bits" />
      <BitField start="19" size="3" name="REB" description="Rx DMA Error Bits" />
    </Register>
    <Register start="+0x16C" size="0" name="DMACMFCR" access="ReadOnly" description="Channel missed frame count&#xa;          register" reset_value="0x0008000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="MFC" description="Dropped Packet Counters" />
      <BitField start="15" size="1" name="MFCO" description="Overflow status of the MFC&#xa;              Counter" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA1" start="0x40020000" description="DMA controller">
    <Register start="+0x0" size="0" name="LISR" access="ReadOnly" description="low interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="TCIF3" description="Stream x transfer complete interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="26" size="1" name="HTIF3" description="Stream x half transfer interrupt flag&#xa;              (x=3..0)" />
      <BitField start="25" size="1" name="TEIF3" description="Stream x transfer error interrupt flag&#xa;              (x=3..0)" />
      <BitField start="24" size="1" name="DMEIF3" description="Stream x direct mode error interrupt&#xa;              flag (x=3..0)" />
      <BitField start="22" size="1" name="FEIF3" description="Stream x FIFO error interrupt flag&#xa;              (x=3..0)" />
      <BitField start="21" size="1" name="TCIF2" description="Stream x transfer complete interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="20" size="1" name="HTIF2" description="Stream x half transfer interrupt flag&#xa;              (x=3..0)" />
      <BitField start="19" size="1" name="TEIF2" description="Stream x transfer error interrupt flag&#xa;              (x=3..0)" />
      <BitField start="18" size="1" name="DMEIF2" description="Stream x direct mode error interrupt&#xa;              flag (x=3..0)" />
      <BitField start="16" size="1" name="FEIF2" description="Stream x FIFO error interrupt flag&#xa;              (x=3..0)" />
      <BitField start="11" size="1" name="TCIF1" description="Stream x transfer complete interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="10" size="1" name="HTIF1" description="Stream x half transfer interrupt flag&#xa;              (x=3..0)" />
      <BitField start="9" size="1" name="TEIF1" description="Stream x transfer error interrupt flag&#xa;              (x=3..0)" />
      <BitField start="8" size="1" name="DMEIF1" description="Stream x direct mode error interrupt&#xa;              flag (x=3..0)" />
      <BitField start="6" size="1" name="FEIF1" description="Stream x FIFO error interrupt flag&#xa;              (x=3..0)" />
      <BitField start="5" size="1" name="TCIF0" description="Stream x transfer complete interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="4" size="1" name="HTIF0" description="Stream x half transfer interrupt flag&#xa;              (x=3..0)" />
      <BitField start="3" size="1" name="TEIF0" description="Stream x transfer error interrupt flag&#xa;              (x=3..0)" />
      <BitField start="2" size="1" name="DMEIF0" description="Stream x direct mode error interrupt&#xa;              flag (x=3..0)" />
      <BitField start="0" size="1" name="FEIF0" description="Stream x FIFO error interrupt flag&#xa;              (x=3..0)" />
    </Register>
    <Register start="+0x4" size="0" name="HISR" access="ReadOnly" description="high interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="TCIF7" description="Stream x transfer complete interrupt&#xa;              flag (x=7..4)" />
      <BitField start="26" size="1" name="HTIF7" description="Stream x half transfer interrupt flag&#xa;              (x=7..4)" />
      <BitField start="25" size="1" name="TEIF7" description="Stream x transfer error interrupt flag&#xa;              (x=7..4)" />
      <BitField start="24" size="1" name="DMEIF7" description="Stream x direct mode error interrupt&#xa;              flag (x=7..4)" />
      <BitField start="22" size="1" name="FEIF7" description="Stream x FIFO error interrupt flag&#xa;              (x=7..4)" />
      <BitField start="21" size="1" name="TCIF6" description="Stream x transfer complete interrupt&#xa;              flag (x=7..4)" />
      <BitField start="20" size="1" name="HTIF6" description="Stream x half transfer interrupt flag&#xa;              (x=7..4)" />
      <BitField start="19" size="1" name="TEIF6" description="Stream x transfer error interrupt flag&#xa;              (x=7..4)" />
      <BitField start="18" size="1" name="DMEIF6" description="Stream x direct mode error interrupt&#xa;              flag (x=7..4)" />
      <BitField start="16" size="1" name="FEIF6" description="Stream x FIFO error interrupt flag&#xa;              (x=7..4)" />
      <BitField start="11" size="1" name="TCIF5" description="Stream x transfer complete interrupt&#xa;              flag (x=7..4)" />
      <BitField start="10" size="1" name="HTIF5" description="Stream x half transfer interrupt flag&#xa;              (x=7..4)" />
      <BitField start="9" size="1" name="TEIF5" description="Stream x transfer error interrupt flag&#xa;              (x=7..4)" />
      <BitField start="8" size="1" name="DMEIF5" description="Stream x direct mode error interrupt&#xa;              flag (x=7..4)" />
      <BitField start="6" size="1" name="FEIF5" description="Stream x FIFO error interrupt flag&#xa;              (x=7..4)" />
      <BitField start="5" size="1" name="TCIF4" description="Stream x transfer complete interrupt&#xa;              flag (x=7..4)" />
      <BitField start="4" size="1" name="HTIF4" description="Stream x half transfer interrupt flag&#xa;              (x=7..4)" />
      <BitField start="3" size="1" name="TEIF4" description="Stream x transfer error interrupt flag&#xa;              (x=7..4)" />
      <BitField start="2" size="1" name="DMEIF4" description="Stream x direct mode error interrupt&#xa;              flag (x=7..4)" />
      <BitField start="0" size="1" name="FEIF4" description="Stream x FIFO error interrupt flag&#xa;              (x=7..4)" />
    </Register>
    <Register start="+0x8" size="0" name="LIFCR" access="Read/Write" description="low interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="CTCIF3" description="Stream x clear transfer complete&#xa;              interrupt flag (x = 3..0)" />
      <BitField start="26" size="1" name="CHTIF3" description="Stream x clear half transfer interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="25" size="1" name="CTEIF3" description="Stream x clear transfer error interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="24" size="1" name="CDMEIF3" description="Stream x clear direct mode error&#xa;              interrupt flag (x = 3..0)" />
      <BitField start="22" size="1" name="CFEIF3" description="Stream x clear FIFO error interrupt flag&#xa;              (x = 3..0)" />
      <BitField start="21" size="1" name="CTCIF2" description="Stream x clear transfer complete&#xa;              interrupt flag (x = 3..0)" />
      <BitField start="20" size="1" name="CHTIF2" description="Stream x clear half transfer interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="19" size="1" name="CTEIF2" description="Stream x clear transfer error interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="18" size="1" name="CDMEIF2" description="Stream x clear direct mode error&#xa;              interrupt flag (x = 3..0)" />
      <BitField start="16" size="1" name="CFEIF2" description="Stream x clear FIFO error interrupt flag&#xa;              (x = 3..0)" />
      <BitField start="11" size="1" name="CTCIF1" description="Stream x clear transfer complete&#xa;              interrupt flag (x = 3..0)" />
      <BitField start="10" size="1" name="CHTIF1" description="Stream x clear half transfer interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="9" size="1" name="CTEIF1" description="Stream x clear transfer error interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="8" size="1" name="CDMEIF1" description="Stream x clear direct mode error&#xa;              interrupt flag (x = 3..0)" />
      <BitField start="6" size="1" name="CFEIF1" description="Stream x clear FIFO error interrupt flag&#xa;              (x = 3..0)" />
      <BitField start="5" size="1" name="CTCIF0" description="Stream x clear transfer complete&#xa;              interrupt flag (x = 3..0)" />
      <BitField start="4" size="1" name="CHTIF0" description="Stream x clear half transfer interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="3" size="1" name="CTEIF0" description="Stream x clear transfer error interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="2" size="1" name="CDMEIF0" description="Stream x clear direct mode error&#xa;              interrupt flag (x = 3..0)" />
      <BitField start="0" size="1" name="CFEIF0" description="Stream x clear FIFO error interrupt flag&#xa;              (x = 3..0)" />
    </Register>
    <Register start="+0xC" size="0" name="HIFCR" access="Read/Write" description="high interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="CTCIF7" description="Stream x clear transfer complete&#xa;              interrupt flag (x = 7..4)" />
      <BitField start="26" size="1" name="CHTIF7" description="Stream x clear half transfer interrupt&#xa;              flag (x = 7..4)" />
      <BitField start="25" size="1" name="CTEIF7" description="Stream x clear transfer error interrupt&#xa;              flag (x = 7..4)" />
      <BitField start="24" size="1" name="CDMEIF7" description="Stream x clear direct mode error&#xa;              interrupt flag (x = 7..4)" />
      <BitField start="22" size="1" name="CFEIF7" description="Stream x clear FIFO error interrupt flag&#xa;              (x = 7..4)" />
      <BitField start="21" size="1" name="CTCIF6" description="Stream x clear transfer complete&#xa;              interrupt flag (x = 7..4)" />
      <BitField start="20" size="1" name="CHTIF6" description="Stream x clear half transfer interrupt&#xa;              flag (x = 7..4)" />
      <BitField start="19" size="1" name="CTEIF6" description="Stream x clear transfer error interrupt&#xa;              flag (x = 7..4)" />
      <BitField start="18" size="1" name="CDMEIF6" description="Stream x clear direct mode error&#xa;              interrupt flag (x = 7..4)" />
      <BitField start="16" size="1" name="CFEIF6" description="Stream x clear FIFO error interrupt flag&#xa;              (x = 7..4)" />
      <BitField start="11" size="1" name="CTCIF5" description="Stream x clear transfer complete&#xa;              interrupt flag (x = 7..4)" />
      <BitField start="10" size="1" name="CHTIF5" description="Stream x clear half transfer interrupt&#xa;              flag (x = 7..4)" />
      <BitField start="9" size="1" name="CTEIF5" description="Stream x clear transfer error interrupt&#xa;              flag (x = 7..4)" />
      <BitField start="8" size="1" name="CDMEIF5" description="Stream x clear direct mode error&#xa;              interrupt flag (x = 7..4)" />
      <BitField start="6" size="1" name="CFEIF5" description="Stream x clear FIFO error interrupt flag&#xa;              (x = 7..4)" />
      <BitField start="5" size="1" name="CTCIF4" description="Stream x clear transfer complete&#xa;              interrupt flag (x = 7..4)" />
      <BitField start="4" size="1" name="CHTIF4" description="Stream x clear half transfer interrupt&#xa;              flag (x = 7..4)" />
      <BitField start="3" size="1" name="CTEIF4" description="Stream x clear transfer error interrupt&#xa;              flag (x = 7..4)" />
      <BitField start="2" size="1" name="CDMEIF4" description="Stream x clear direct mode error&#xa;              interrupt flag (x = 7..4)" />
      <BitField start="0" size="1" name="CFEIF4" description="Stream x clear FIFO error interrupt flag&#xa;              (x = 7..4)" />
    </Register>
    <Register start="+0x10" size="0" name="S0CR" access="Read/Write" description="stream x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer&#xa;              configuration" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer&#xa;              configuration" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer&#xa;              mode)" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset&#xa;              size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when&#xa;              read low" />
    </Register>
    <Register start="+0x14" size="0" name="S0NDTR" access="Read/Write" description="stream x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to&#xa;              transfer" />
    </Register>
    <Register start="+0x18" size="0" name="S0PAR" access="Read/Write" description="stream x peripheral address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x1C" size="0" name="S0M0AR" access="Read/Write" description="stream x memory 0 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x20" size="0" name="S0M1AR" access="Read/Write" description="stream x memory 1 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double&#xa;              buffer mode)" />
    </Register>
    <Register start="+0x24" size="0" name="S0FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt&#xa;              enable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
    </Register>
    <Register start="+0x28" size="0" name="S1CR" access="Read/Write" description="stream x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer&#xa;              configuration" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer&#xa;              configuration" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer&#xa;              mode)" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset&#xa;              size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when&#xa;              read low" />
    </Register>
    <Register start="+0x2C" size="0" name="S1NDTR" access="Read/Write" description="stream x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to&#xa;              transfer" />
    </Register>
    <Register start="+0x30" size="0" name="S1PAR" access="Read/Write" description="stream x peripheral address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x34" size="0" name="S1M0AR" access="Read/Write" description="stream x memory 0 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x38" size="0" name="S1M1AR" access="Read/Write" description="stream x memory 1 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double&#xa;              buffer mode)" />
    </Register>
    <Register start="+0x3C" size="0" name="S1FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt&#xa;              enable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
    </Register>
    <Register start="+0x40" size="0" name="S2CR" access="Read/Write" description="stream x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer&#xa;              configuration" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer&#xa;              configuration" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer&#xa;              mode)" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset&#xa;              size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when&#xa;              read low" />
    </Register>
    <Register start="+0x44" size="0" name="S2NDTR" access="Read/Write" description="stream x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to&#xa;              transfer" />
    </Register>
    <Register start="+0x48" size="0" name="S2PAR" access="Read/Write" description="stream x peripheral address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x4C" size="0" name="S2M0AR" access="Read/Write" description="stream x memory 0 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x50" size="0" name="S2M1AR" access="Read/Write" description="stream x memory 1 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double&#xa;              buffer mode)" />
    </Register>
    <Register start="+0x54" size="0" name="S2FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt&#xa;              enable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
    </Register>
    <Register start="+0x58" size="0" name="S3CR" access="Read/Write" description="stream x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer&#xa;              configuration" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer&#xa;              configuration" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer&#xa;              mode)" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset&#xa;              size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when&#xa;              read low" />
    </Register>
    <Register start="+0x5C" size="0" name="S3NDTR" access="Read/Write" description="stream x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to&#xa;              transfer" />
    </Register>
    <Register start="+0x60" size="0" name="S3PAR" access="Read/Write" description="stream x peripheral address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x64" size="0" name="S3M0AR" access="Read/Write" description="stream x memory 0 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x68" size="0" name="S3M1AR" access="Read/Write" description="stream x memory 1 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double&#xa;              buffer mode)" />
    </Register>
    <Register start="+0x6C" size="0" name="S3FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt&#xa;              enable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
    </Register>
    <Register start="+0x70" size="0" name="S4CR" access="Read/Write" description="stream x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer&#xa;              configuration" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer&#xa;              configuration" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer&#xa;              mode)" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset&#xa;              size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when&#xa;              read low" />
    </Register>
    <Register start="+0x74" size="0" name="S4NDTR" access="Read/Write" description="stream x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to&#xa;              transfer" />
    </Register>
    <Register start="+0x78" size="0" name="S4PAR" access="Read/Write" description="stream x peripheral address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x7C" size="0" name="S4M0AR" access="Read/Write" description="stream x memory 0 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x80" size="0" name="S4M1AR" access="Read/Write" description="stream x memory 1 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double&#xa;              buffer mode)" />
    </Register>
    <Register start="+0x84" size="0" name="S4FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt&#xa;              enable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
    </Register>
    <Register start="+0x88" size="0" name="S5CR" access="Read/Write" description="stream x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer&#xa;              configuration" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer&#xa;              configuration" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer&#xa;              mode)" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset&#xa;              size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when&#xa;              read low" />
    </Register>
    <Register start="+0x8C" size="0" name="S5NDTR" access="Read/Write" description="stream x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to&#xa;              transfer" />
    </Register>
    <Register start="+0x90" size="0" name="S5PAR" access="Read/Write" description="stream x peripheral address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x94" size="0" name="S5M0AR" access="Read/Write" description="stream x memory 0 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x98" size="0" name="S5M1AR" access="Read/Write" description="stream x memory 1 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double&#xa;              buffer mode)" />
    </Register>
    <Register start="+0x9C" size="0" name="S5FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt&#xa;              enable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
    </Register>
    <Register start="+0xA0" size="0" name="S6CR" access="Read/Write" description="stream x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer&#xa;              configuration" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer&#xa;              configuration" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer&#xa;              mode)" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset&#xa;              size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when&#xa;              read low" />
    </Register>
    <Register start="+0xA4" size="0" name="S6NDTR" access="Read/Write" description="stream x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to&#xa;              transfer" />
    </Register>
    <Register start="+0xA8" size="0" name="S6PAR" access="Read/Write" description="stream x peripheral address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0xAC" size="0" name="S6M0AR" access="Read/Write" description="stream x memory 0 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0xB0" size="0" name="S6M1AR" access="Read/Write" description="stream x memory 1 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double&#xa;              buffer mode)" />
    </Register>
    <Register start="+0xB4" size="0" name="S6FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt&#xa;              enable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
    </Register>
    <Register start="+0xB8" size="0" name="S7CR" access="Read/Write" description="stream x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer&#xa;              configuration" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer&#xa;              configuration" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer&#xa;              mode)" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset&#xa;              size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when&#xa;              read low" />
    </Register>
    <Register start="+0xBC" size="0" name="S7NDTR" access="Read/Write" description="stream x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to&#xa;              transfer" />
    </Register>
    <Register start="+0xC0" size="0" name="S7PAR" access="Read/Write" description="stream x peripheral address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0xC4" size="0" name="S7M0AR" access="Read/Write" description="stream x memory 0 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0xC8" size="0" name="S7M1AR" access="Read/Write" description="stream x memory 1 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double&#xa;              buffer mode)" />
    </Register>
    <Register start="+0xCC" size="0" name="S7FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt&#xa;              enable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA2" start="0x40020400" description="DMA controller">
    <Register start="+0x0" size="0" name="LISR" access="ReadOnly" description="low interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="TCIF3" description="Stream x transfer complete interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="26" size="1" name="HTIF3" description="Stream x half transfer interrupt flag&#xa;              (x=3..0)" />
      <BitField start="25" size="1" name="TEIF3" description="Stream x transfer error interrupt flag&#xa;              (x=3..0)" />
      <BitField start="24" size="1" name="DMEIF3" description="Stream x direct mode error interrupt&#xa;              flag (x=3..0)" />
      <BitField start="22" size="1" name="FEIF3" description="Stream x FIFO error interrupt flag&#xa;              (x=3..0)" />
      <BitField start="21" size="1" name="TCIF2" description="Stream x transfer complete interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="20" size="1" name="HTIF2" description="Stream x half transfer interrupt flag&#xa;              (x=3..0)" />
      <BitField start="19" size="1" name="TEIF2" description="Stream x transfer error interrupt flag&#xa;              (x=3..0)" />
      <BitField start="18" size="1" name="DMEIF2" description="Stream x direct mode error interrupt&#xa;              flag (x=3..0)" />
      <BitField start="16" size="1" name="FEIF2" description="Stream x FIFO error interrupt flag&#xa;              (x=3..0)" />
      <BitField start="11" size="1" name="TCIF1" description="Stream x transfer complete interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="10" size="1" name="HTIF1" description="Stream x half transfer interrupt flag&#xa;              (x=3..0)" />
      <BitField start="9" size="1" name="TEIF1" description="Stream x transfer error interrupt flag&#xa;              (x=3..0)" />
      <BitField start="8" size="1" name="DMEIF1" description="Stream x direct mode error interrupt&#xa;              flag (x=3..0)" />
      <BitField start="6" size="1" name="FEIF1" description="Stream x FIFO error interrupt flag&#xa;              (x=3..0)" />
      <BitField start="5" size="1" name="TCIF0" description="Stream x transfer complete interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="4" size="1" name="HTIF0" description="Stream x half transfer interrupt flag&#xa;              (x=3..0)" />
      <BitField start="3" size="1" name="TEIF0" description="Stream x transfer error interrupt flag&#xa;              (x=3..0)" />
      <BitField start="2" size="1" name="DMEIF0" description="Stream x direct mode error interrupt&#xa;              flag (x=3..0)" />
      <BitField start="0" size="1" name="FEIF0" description="Stream x FIFO error interrupt flag&#xa;              (x=3..0)" />
    </Register>
    <Register start="+0x4" size="0" name="HISR" access="ReadOnly" description="high interrupt status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="TCIF7" description="Stream x transfer complete interrupt&#xa;              flag (x=7..4)" />
      <BitField start="26" size="1" name="HTIF7" description="Stream x half transfer interrupt flag&#xa;              (x=7..4)" />
      <BitField start="25" size="1" name="TEIF7" description="Stream x transfer error interrupt flag&#xa;              (x=7..4)" />
      <BitField start="24" size="1" name="DMEIF7" description="Stream x direct mode error interrupt&#xa;              flag (x=7..4)" />
      <BitField start="22" size="1" name="FEIF7" description="Stream x FIFO error interrupt flag&#xa;              (x=7..4)" />
      <BitField start="21" size="1" name="TCIF6" description="Stream x transfer complete interrupt&#xa;              flag (x=7..4)" />
      <BitField start="20" size="1" name="HTIF6" description="Stream x half transfer interrupt flag&#xa;              (x=7..4)" />
      <BitField start="19" size="1" name="TEIF6" description="Stream x transfer error interrupt flag&#xa;              (x=7..4)" />
      <BitField start="18" size="1" name="DMEIF6" description="Stream x direct mode error interrupt&#xa;              flag (x=7..4)" />
      <BitField start="16" size="1" name="FEIF6" description="Stream x FIFO error interrupt flag&#xa;              (x=7..4)" />
      <BitField start="11" size="1" name="TCIF5" description="Stream x transfer complete interrupt&#xa;              flag (x=7..4)" />
      <BitField start="10" size="1" name="HTIF5" description="Stream x half transfer interrupt flag&#xa;              (x=7..4)" />
      <BitField start="9" size="1" name="TEIF5" description="Stream x transfer error interrupt flag&#xa;              (x=7..4)" />
      <BitField start="8" size="1" name="DMEIF5" description="Stream x direct mode error interrupt&#xa;              flag (x=7..4)" />
      <BitField start="6" size="1" name="FEIF5" description="Stream x FIFO error interrupt flag&#xa;              (x=7..4)" />
      <BitField start="5" size="1" name="TCIF4" description="Stream x transfer complete interrupt&#xa;              flag (x=7..4)" />
      <BitField start="4" size="1" name="HTIF4" description="Stream x half transfer interrupt flag&#xa;              (x=7..4)" />
      <BitField start="3" size="1" name="TEIF4" description="Stream x transfer error interrupt flag&#xa;              (x=7..4)" />
      <BitField start="2" size="1" name="DMEIF4" description="Stream x direct mode error interrupt&#xa;              flag (x=7..4)" />
      <BitField start="0" size="1" name="FEIF4" description="Stream x FIFO error interrupt flag&#xa;              (x=7..4)" />
    </Register>
    <Register start="+0x8" size="0" name="LIFCR" access="Read/Write" description="low interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="CTCIF3" description="Stream x clear transfer complete&#xa;              interrupt flag (x = 3..0)" />
      <BitField start="26" size="1" name="CHTIF3" description="Stream x clear half transfer interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="25" size="1" name="CTEIF3" description="Stream x clear transfer error interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="24" size="1" name="CDMEIF3" description="Stream x clear direct mode error&#xa;              interrupt flag (x = 3..0)" />
      <BitField start="22" size="1" name="CFEIF3" description="Stream x clear FIFO error interrupt flag&#xa;              (x = 3..0)" />
      <BitField start="21" size="1" name="CTCIF2" description="Stream x clear transfer complete&#xa;              interrupt flag (x = 3..0)" />
      <BitField start="20" size="1" name="CHTIF2" description="Stream x clear half transfer interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="19" size="1" name="CTEIF2" description="Stream x clear transfer error interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="18" size="1" name="CDMEIF2" description="Stream x clear direct mode error&#xa;              interrupt flag (x = 3..0)" />
      <BitField start="16" size="1" name="CFEIF2" description="Stream x clear FIFO error interrupt flag&#xa;              (x = 3..0)" />
      <BitField start="11" size="1" name="CTCIF1" description="Stream x clear transfer complete&#xa;              interrupt flag (x = 3..0)" />
      <BitField start="10" size="1" name="CHTIF1" description="Stream x clear half transfer interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="9" size="1" name="CTEIF1" description="Stream x clear transfer error interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="8" size="1" name="CDMEIF1" description="Stream x clear direct mode error&#xa;              interrupt flag (x = 3..0)" />
      <BitField start="6" size="1" name="CFEIF1" description="Stream x clear FIFO error interrupt flag&#xa;              (x = 3..0)" />
      <BitField start="5" size="1" name="CTCIF0" description="Stream x clear transfer complete&#xa;              interrupt flag (x = 3..0)" />
      <BitField start="4" size="1" name="CHTIF0" description="Stream x clear half transfer interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="3" size="1" name="CTEIF0" description="Stream x clear transfer error interrupt&#xa;              flag (x = 3..0)" />
      <BitField start="2" size="1" name="CDMEIF0" description="Stream x clear direct mode error&#xa;              interrupt flag (x = 3..0)" />
      <BitField start="0" size="1" name="CFEIF0" description="Stream x clear FIFO error interrupt flag&#xa;              (x = 3..0)" />
    </Register>
    <Register start="+0xC" size="0" name="HIFCR" access="Read/Write" description="high interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="CTCIF7" description="Stream x clear transfer complete&#xa;              interrupt flag (x = 7..4)" />
      <BitField start="26" size="1" name="CHTIF7" description="Stream x clear half transfer interrupt&#xa;              flag (x = 7..4)" />
      <BitField start="25" size="1" name="CTEIF7" description="Stream x clear transfer error interrupt&#xa;              flag (x = 7..4)" />
      <BitField start="24" size="1" name="CDMEIF7" description="Stream x clear direct mode error&#xa;              interrupt flag (x = 7..4)" />
      <BitField start="22" size="1" name="CFEIF7" description="Stream x clear FIFO error interrupt flag&#xa;              (x = 7..4)" />
      <BitField start="21" size="1" name="CTCIF6" description="Stream x clear transfer complete&#xa;              interrupt flag (x = 7..4)" />
      <BitField start="20" size="1" name="CHTIF6" description="Stream x clear half transfer interrupt&#xa;              flag (x = 7..4)" />
      <BitField start="19" size="1" name="CTEIF6" description="Stream x clear transfer error interrupt&#xa;              flag (x = 7..4)" />
      <BitField start="18" size="1" name="CDMEIF6" description="Stream x clear direct mode error&#xa;              interrupt flag (x = 7..4)" />
      <BitField start="16" size="1" name="CFEIF6" description="Stream x clear FIFO error interrupt flag&#xa;              (x = 7..4)" />
      <BitField start="11" size="1" name="CTCIF5" description="Stream x clear transfer complete&#xa;              interrupt flag (x = 7..4)" />
      <BitField start="10" size="1" name="CHTIF5" description="Stream x clear half transfer interrupt&#xa;              flag (x = 7..4)" />
      <BitField start="9" size="1" name="CTEIF5" description="Stream x clear transfer error interrupt&#xa;              flag (x = 7..4)" />
      <BitField start="8" size="1" name="CDMEIF5" description="Stream x clear direct mode error&#xa;              interrupt flag (x = 7..4)" />
      <BitField start="6" size="1" name="CFEIF5" description="Stream x clear FIFO error interrupt flag&#xa;              (x = 7..4)" />
      <BitField start="5" size="1" name="CTCIF4" description="Stream x clear transfer complete&#xa;              interrupt flag (x = 7..4)" />
      <BitField start="4" size="1" name="CHTIF4" description="Stream x clear half transfer interrupt&#xa;              flag (x = 7..4)" />
      <BitField start="3" size="1" name="CTEIF4" description="Stream x clear transfer error interrupt&#xa;              flag (x = 7..4)" />
      <BitField start="2" size="1" name="CDMEIF4" description="Stream x clear direct mode error&#xa;              interrupt flag (x = 7..4)" />
      <BitField start="0" size="1" name="CFEIF4" description="Stream x clear FIFO error interrupt flag&#xa;              (x = 7..4)" />
    </Register>
    <Register start="+0x10" size="0" name="S0CR" access="Read/Write" description="stream x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer&#xa;              configuration" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer&#xa;              configuration" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer&#xa;              mode)" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset&#xa;              size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when&#xa;              read low" />
    </Register>
    <Register start="+0x14" size="0" name="S0NDTR" access="Read/Write" description="stream x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to&#xa;              transfer" />
    </Register>
    <Register start="+0x18" size="0" name="S0PAR" access="Read/Write" description="stream x peripheral address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x1C" size="0" name="S0M0AR" access="Read/Write" description="stream x memory 0 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x20" size="0" name="S0M1AR" access="Read/Write" description="stream x memory 1 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double&#xa;              buffer mode)" />
    </Register>
    <Register start="+0x24" size="0" name="S0FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt&#xa;              enable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
    </Register>
    <Register start="+0x28" size="0" name="S1CR" access="Read/Write" description="stream x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer&#xa;              configuration" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer&#xa;              configuration" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer&#xa;              mode)" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset&#xa;              size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when&#xa;              read low" />
    </Register>
    <Register start="+0x2C" size="0" name="S1NDTR" access="Read/Write" description="stream x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to&#xa;              transfer" />
    </Register>
    <Register start="+0x30" size="0" name="S1PAR" access="Read/Write" description="stream x peripheral address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x34" size="0" name="S1M0AR" access="Read/Write" description="stream x memory 0 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x38" size="0" name="S1M1AR" access="Read/Write" description="stream x memory 1 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double&#xa;              buffer mode)" />
    </Register>
    <Register start="+0x3C" size="0" name="S1FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt&#xa;              enable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
    </Register>
    <Register start="+0x40" size="0" name="S2CR" access="Read/Write" description="stream x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer&#xa;              configuration" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer&#xa;              configuration" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer&#xa;              mode)" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset&#xa;              size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when&#xa;              read low" />
    </Register>
    <Register start="+0x44" size="0" name="S2NDTR" access="Read/Write" description="stream x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to&#xa;              transfer" />
    </Register>
    <Register start="+0x48" size="0" name="S2PAR" access="Read/Write" description="stream x peripheral address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x4C" size="0" name="S2M0AR" access="Read/Write" description="stream x memory 0 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x50" size="0" name="S2M1AR" access="Read/Write" description="stream x memory 1 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double&#xa;              buffer mode)" />
    </Register>
    <Register start="+0x54" size="0" name="S2FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt&#xa;              enable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
    </Register>
    <Register start="+0x58" size="0" name="S3CR" access="Read/Write" description="stream x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer&#xa;              configuration" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer&#xa;              configuration" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer&#xa;              mode)" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset&#xa;              size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when&#xa;              read low" />
    </Register>
    <Register start="+0x5C" size="0" name="S3NDTR" access="Read/Write" description="stream x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to&#xa;              transfer" />
    </Register>
    <Register start="+0x60" size="0" name="S3PAR" access="Read/Write" description="stream x peripheral address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x64" size="0" name="S3M0AR" access="Read/Write" description="stream x memory 0 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x68" size="0" name="S3M1AR" access="Read/Write" description="stream x memory 1 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double&#xa;              buffer mode)" />
    </Register>
    <Register start="+0x6C" size="0" name="S3FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt&#xa;              enable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
    </Register>
    <Register start="+0x70" size="0" name="S4CR" access="Read/Write" description="stream x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer&#xa;              configuration" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer&#xa;              configuration" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer&#xa;              mode)" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset&#xa;              size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when&#xa;              read low" />
    </Register>
    <Register start="+0x74" size="0" name="S4NDTR" access="Read/Write" description="stream x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to&#xa;              transfer" />
    </Register>
    <Register start="+0x78" size="0" name="S4PAR" access="Read/Write" description="stream x peripheral address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x7C" size="0" name="S4M0AR" access="Read/Write" description="stream x memory 0 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x80" size="0" name="S4M1AR" access="Read/Write" description="stream x memory 1 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double&#xa;              buffer mode)" />
    </Register>
    <Register start="+0x84" size="0" name="S4FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt&#xa;              enable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
    </Register>
    <Register start="+0x88" size="0" name="S5CR" access="Read/Write" description="stream x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer&#xa;              configuration" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer&#xa;              configuration" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer&#xa;              mode)" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset&#xa;              size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when&#xa;              read low" />
    </Register>
    <Register start="+0x8C" size="0" name="S5NDTR" access="Read/Write" description="stream x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to&#xa;              transfer" />
    </Register>
    <Register start="+0x90" size="0" name="S5PAR" access="Read/Write" description="stream x peripheral address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0x94" size="0" name="S5M0AR" access="Read/Write" description="stream x memory 0 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0x98" size="0" name="S5M1AR" access="Read/Write" description="stream x memory 1 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double&#xa;              buffer mode)" />
    </Register>
    <Register start="+0x9C" size="0" name="S5FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt&#xa;              enable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
    </Register>
    <Register start="+0xA0" size="0" name="S6CR" access="Read/Write" description="stream x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer&#xa;              configuration" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer&#xa;              configuration" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer&#xa;              mode)" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset&#xa;              size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when&#xa;              read low" />
    </Register>
    <Register start="+0xA4" size="0" name="S6NDTR" access="Read/Write" description="stream x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to&#xa;              transfer" />
    </Register>
    <Register start="+0xA8" size="0" name="S6PAR" access="Read/Write" description="stream x peripheral address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0xAC" size="0" name="S6M0AR" access="Read/Write" description="stream x memory 0 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0xB0" size="0" name="S6M1AR" access="Read/Write" description="stream x memory 1 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double&#xa;              buffer mode)" />
    </Register>
    <Register start="+0xB4" size="0" name="S6FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt&#xa;              enable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
    </Register>
    <Register start="+0xB8" size="0" name="S7CR" access="Read/Write" description="stream x configuration&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="2" name="MBURST" description="Memory burst transfer&#xa;              configuration" />
      <BitField start="21" size="2" name="PBURST" description="Peripheral burst transfer&#xa;              configuration" />
      <BitField start="20" size="1" name="ACK" description="ACK" />
      <BitField start="19" size="1" name="CT" description="Current target (only in double buffer&#xa;              mode)" />
      <BitField start="18" size="1" name="DBM" description="Double buffer mode" />
      <BitField start="16" size="2" name="PL" description="Priority level" />
      <BitField start="15" size="1" name="PINCOS" description="Peripheral increment offset&#xa;              size" />
      <BitField start="13" size="2" name="MSIZE" description="Memory data size" />
      <BitField start="11" size="2" name="PSIZE" description="Peripheral data size" />
      <BitField start="10" size="1" name="MINC" description="Memory increment mode" />
      <BitField start="9" size="1" name="PINC" description="Peripheral increment mode" />
      <BitField start="8" size="1" name="CIRC" description="Circular mode" />
      <BitField start="6" size="2" name="DIR" description="Data transfer direction" />
      <BitField start="5" size="1" name="PFCTRL" description="Peripheral flow controller" />
      <BitField start="4" size="1" name="TCIE" description="Transfer complete interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="HTIE" description="Half transfer interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="TEIE" description="Transfer error interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="DMEIE" description="Direct mode error interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="EN" description="Stream enable / flag stream ready when&#xa;              read low" />
    </Register>
    <Register start="+0xBC" size="0" name="S7NDTR" access="Read/Write" description="stream x number of data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NDT" description="Number of data items to&#xa;              transfer" />
    </Register>
    <Register start="+0xC0" size="0" name="S7PAR" access="Read/Write" description="stream x peripheral address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PA" description="Peripheral address" />
    </Register>
    <Register start="+0xC4" size="0" name="S7M0AR" access="Read/Write" description="stream x memory 0 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M0A" description="Memory 0 address" />
    </Register>
    <Register start="+0xC8" size="0" name="S7M1AR" access="Read/Write" description="stream x memory 1 address&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="M1A" description="Memory 1 address (used in case of Double&#xa;              buffer mode)" />
    </Register>
    <Register start="+0xCC" size="0" name="S7FCR" access="Read/Write" description="stream x FIFO control register" reset_value="0x00000021" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="FEIE" description="FIFO error interrupt&#xa;              enable" />
      <BitField start="3" size="3" name="FS" description="FIFO status" />
      <BitField start="2" size="1" name="DMDIS" description="Direct mode disable" />
      <BitField start="0" size="2" name="FTH" description="FIFO threshold selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="HRTIM_Master" start="0x40017400" description="High Resolution Timer: Master&#xa;      Timers">
    <Register start="+0x0" size="0" name="MCR" access="Read/Write" description="Master Timer Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="2" name="BRSTDMA" description="Burst DMA Update" />
      <BitField start="29" size="1" name="MREPU" description="Master Timer Repetition&#xa;              update" />
      <BitField start="27" size="1" name="PREEN" description="Preload enable" />
      <BitField start="25" size="2" name="DACSYNC" description="AC Synchronization" />
      <BitField start="21" size="1" name="TECEN" description="Timer E counter enable" />
      <BitField start="20" size="1" name="TDCEN" description="Timer D counter enable" />
      <BitField start="19" size="1" name="TCCEN" description="Timer C counter enable" />
      <BitField start="18" size="1" name="TBCEN" description="Timer B counter enable" />
      <BitField start="17" size="1" name="TACEN" description="Timer A counter enable" />
      <BitField start="16" size="1" name="MCEN" description="Master Counter enable" />
      <BitField start="14" size="2" name="SYNC_SRC" description="Synchronization source" />
      <BitField start="12" size="2" name="SYNC_OUT" description="Synchronization output" />
      <BitField start="11" size="1" name="SYNCSTRTM" description="Synchronization Starts&#xa;              Master" />
      <BitField start="10" size="1" name="SYNCRSTM" description="Synchronization Resets&#xa;              Master" />
      <BitField start="8" size="2" name="SYNC_IN" description="ynchronization input" />
      <BitField start="5" size="1" name="HALF" description="Half mode enable" />
      <BitField start="4" size="1" name="RETRIG" description="Master Re-triggerable mode" />
      <BitField start="3" size="1" name="CONT" description="Master Continuous mode" />
      <BitField start="0" size="3" name="CK_PSC" description="HRTIM Master Clock&#xa;              prescaler" />
    </Register>
    <Register start="+0x4" size="0" name="MISR" access="ReadOnly" description="Master Timer Interrupt Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="MUPD" description="Master Update Interrupt&#xa;              Flag" />
      <BitField start="5" size="1" name="SYNC" description="Sync Input Interrupt Flag" />
      <BitField start="4" size="1" name="MREP" description="Master Repetition Interrupt&#xa;              Flag" />
      <BitField start="3" size="1" name="MCMP4" description="Master Compare 4 Interrupt&#xa;              Flag" />
      <BitField start="2" size="1" name="MCMP3" description="Master Compare 3 Interrupt&#xa;              Flag" />
      <BitField start="1" size="1" name="MCMP2" description="Master Compare 2 Interrupt&#xa;              Flag" />
      <BitField start="0" size="1" name="MCMP1" description="Master Compare 1 Interrupt&#xa;              Flag" />
    </Register>
    <Register start="+0x8" size="0" name="MICR" access="WriteOnly" description="Master Timer Interrupt Clear&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="MUPDC" description="Master update Interrupt flag&#xa;              clear" />
      <BitField start="5" size="1" name="SYNCC" description="Sync Input Interrupt flag&#xa;              clear" />
      <BitField start="4" size="1" name="MREPC" description="Repetition Interrupt flag&#xa;              clear" />
      <BitField start="3" size="1" name="MCMP4C" description="Master Compare 4 Interrupt flag&#xa;              clear" />
      <BitField start="2" size="1" name="MCMP3C" description="Master Compare 3 Interrupt flag&#xa;              clear" />
      <BitField start="1" size="1" name="MCMP2C" description="Master Compare 2 Interrupt flag&#xa;              clear" />
      <BitField start="0" size="1" name="MCMP1C" description="Master Compare 1 Interrupt flag&#xa;              clear" />
    </Register>
    <Register start="+0xC" size="0" name="MDIER4" access="Read/Write" description="MDIER4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="22" size="1" name="MUPDDE" description="MUPDDE" />
      <BitField start="21" size="1" name="SYNCDE" description="SYNCDE" />
      <BitField start="20" size="1" name="MREPDE" description="MREPDE" />
      <BitField start="19" size="1" name="MCMP4DE" description="MCMP4DE" />
      <BitField start="18" size="1" name="MCMP3DE" description="MCMP3DE" />
      <BitField start="17" size="1" name="MCMP2DE" description="MCMP2DE" />
      <BitField start="16" size="1" name="MCMP1DE" description="MCMP1DE" />
      <BitField start="6" size="1" name="MUPDIE" description="MUPDIE" />
      <BitField start="5" size="1" name="SYNCIE" description="SYNCIE" />
      <BitField start="4" size="1" name="MREPIE" description="MREPIE" />
      <BitField start="3" size="1" name="MCMP4IE" description="MCMP4IE" />
      <BitField start="2" size="1" name="MCMP3IE" description="MCMP3IE" />
      <BitField start="1" size="1" name="MCMP2IE" description="MCMP2IE" />
      <BitField start="0" size="1" name="MCMP1IE" description="MCMP1IE" />
    </Register>
    <Register start="+0x10" size="0" name="MCNTR" access="Read/Write" description="Master Timer Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MCNT" description="Counter value" />
    </Register>
    <Register start="+0x14" size="0" name="MPER" access="Read/Write" description="Master Timer Period Register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MPER" description="Master Timer Period value" />
    </Register>
    <Register start="+0x18" size="0" name="MREP" access="Read/Write" description="Master Timer Repetition&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="MREP" description="Master Timer Repetition counter&#xa;              value" />
    </Register>
    <Register start="+0x1C" size="0" name="MCMP1R" access="Read/Write" description="Master Timer Compare 1&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MCMP1" description="Master Timer Compare 1&#xa;              value" />
    </Register>
    <Register start="+0x24" size="0" name="MCMP2R" access="Read/Write" description="Master Timer Compare 2&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MCMP2" description="Master Timer Compare 2&#xa;              value" />
    </Register>
    <Register start="+0x28" size="0" name="MCMP3R" access="Read/Write" description="Master Timer Compare 3&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MCMP3" description="Master Timer Compare 3&#xa;              value" />
    </Register>
    <Register start="+0x2C" size="0" name="MCMP4R" access="Read/Write" description="Master Timer Compare 4&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MCMP4" description="Master Timer Compare 4&#xa;              value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="HRTIM_TIMA" start="0x40017480" description="High Resolution Timer: TIMA">
    <Register start="+0x0" size="0" name="TIMACR" access="Read/Write" description="Timerx Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="4" name="UPDGAT" description="Update Gating" />
      <BitField start="27" size="1" name="PREEN" description="Preload enable" />
      <BitField start="25" size="2" name="DACSYNC" description="AC Synchronization" />
      <BitField start="24" size="1" name="MSTU" description="Master Timer update" />
      <BitField start="23" size="1" name="TEU" description="TEU" />
      <BitField start="22" size="1" name="TDU" description="TDU" />
      <BitField start="21" size="1" name="TCU" description="TCU" />
      <BitField start="20" size="1" name="TBU" description="TBU" />
      <BitField start="18" size="1" name="TxRSTU" description="Timerx reset update" />
      <BitField start="17" size="1" name="TxREPU" description="Timer x Repetition update" />
      <BitField start="14" size="2" name="DELCMP4" description="Delayed CMP4 mode" />
      <BitField start="12" size="2" name="DELCMP2" description="Delayed CMP2 mode" />
      <BitField start="11" size="1" name="SYNCSTRTx" description="Synchronization Starts Timer&#xa;              x" />
      <BitField start="10" size="1" name="SYNCRSTx" description="Synchronization Resets Timer&#xa;              x" />
      <BitField start="6" size="1" name="PSHPLL" description="Push-Pull mode enable" />
      <BitField start="5" size="1" name="HALF" description="Half mode enable" />
      <BitField start="4" size="1" name="RETRIG" description="Re-triggerable mode" />
      <BitField start="3" size="1" name="CONT" description="Continuous mode" />
      <BitField start="0" size="3" name="CK_PSCx" description="HRTIM Timer x Clock&#xa;              prescaler" />
    </Register>
    <Register start="+0x4" size="0" name="TIMAISR" access="ReadOnly" description="Timerx Interrupt Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="19" size="1" name="O2STAT" description="Output 2 State" />
      <BitField start="18" size="1" name="O1STAT" description="Output 1 State" />
      <BitField start="17" size="1" name="IPPSTAT" description="Idle Push Pull Status" />
      <BitField start="16" size="1" name="CPPSTAT" description="Current Push Pull Status" />
      <BitField start="14" size="1" name="DLYPRT" description="Delayed Protection Flag" />
      <BitField start="13" size="1" name="RST" description="Reset Interrupt Flag" />
      <BitField start="12" size="1" name="RSTx2" description="Output 2 Reset Interrupt&#xa;              Flag" />
      <BitField start="11" size="1" name="SETx2" description="Output 2 Set Interrupt&#xa;              Flag" />
      <BitField start="10" size="1" name="RSTx1" description="Output 1 Reset Interrupt&#xa;              Flag" />
      <BitField start="9" size="1" name="SETx1" description="Output 1 Set Interrupt&#xa;              Flag" />
      <BitField start="8" size="1" name="CPT2" description="Capture2 Interrupt Flag" />
      <BitField start="7" size="1" name="CPT1" description="Capture1 Interrupt Flag" />
      <BitField start="6" size="1" name="UPD" description="Update Interrupt Flag" />
      <BitField start="4" size="1" name="REP" description="Repetition Interrupt Flag" />
      <BitField start="3" size="1" name="CMP4" description="Compare 4 Interrupt Flag" />
      <BitField start="2" size="1" name="CMP3" description="Compare 3 Interrupt Flag" />
      <BitField start="1" size="1" name="CMP2" description="Compare 2 Interrupt Flag" />
      <BitField start="0" size="1" name="CMP1" description="Compare 1 Interrupt Flag" />
    </Register>
    <Register start="+0x8" size="0" name="TIMAICR" access="WriteOnly" description="Timerx Interrupt Clear&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="DLYPRTC" description="Delayed Protection Flag&#xa;              Clear" />
      <BitField start="13" size="1" name="RSTC" description="Reset Interrupt flag Clear" />
      <BitField start="12" size="1" name="RSTx2C" description="Output 2 Reset flag Clear" />
      <BitField start="11" size="1" name="SET2xC" description="Output 2 Set flag Clear" />
      <BitField start="10" size="1" name="RSTx1C" description="Output 1 Reset flag Clear" />
      <BitField start="9" size="1" name="SET1xC" description="Output 1 Set flag Clear" />
      <BitField start="8" size="1" name="CPT2C" description="Capture2 Interrupt flag&#xa;              Clear" />
      <BitField start="7" size="1" name="CPT1C" description="Capture1 Interrupt flag&#xa;              Clear" />
      <BitField start="6" size="1" name="UPDC" description="Update Interrupt flag&#xa;              Clear" />
      <BitField start="4" size="1" name="REPC" description="Repetition Interrupt flag&#xa;              Clear" />
      <BitField start="3" size="1" name="CMP4C" description="Compare 4 Interrupt flag&#xa;              Clear" />
      <BitField start="2" size="1" name="CMP3C" description="Compare 3 Interrupt flag&#xa;              Clear" />
      <BitField start="1" size="1" name="CMP2C" description="Compare 2 Interrupt flag&#xa;              Clear" />
      <BitField start="0" size="1" name="CMP1C" description="Compare 1 Interrupt flag&#xa;              Clear" />
    </Register>
    <Register start="+0xC" size="0" name="TIMADIER5" access="Read/Write" description="TIMxDIER5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="1" name="DLYPRTDE" description="DLYPRTDE" />
      <BitField start="29" size="1" name="RSTDE" description="RSTDE" />
      <BitField start="28" size="1" name="RSTx2DE" description="RSTx2DE" />
      <BitField start="27" size="1" name="SETx2DE" description="SETx2DE" />
      <BitField start="26" size="1" name="RSTx1DE" description="RSTx1DE" />
      <BitField start="25" size="1" name="SET1xDE" description="SET1xDE" />
      <BitField start="24" size="1" name="CPT2DE" description="CPT2DE" />
      <BitField start="23" size="1" name="CPT1DE" description="CPT1DE" />
      <BitField start="22" size="1" name="UPDDE" description="UPDDE" />
      <BitField start="20" size="1" name="REPDE" description="REPDE" />
      <BitField start="19" size="1" name="CMP4DE" description="CMP4DE" />
      <BitField start="18" size="1" name="CMP3DE" description="CMP3DE" />
      <BitField start="17" size="1" name="CMP2DE" description="CMP2DE" />
      <BitField start="16" size="1" name="CMP1DE" description="CMP1DE" />
      <BitField start="14" size="1" name="DLYPRTIE" description="DLYPRTIE" />
      <BitField start="13" size="1" name="RSTIE" description="RSTIE" />
      <BitField start="12" size="1" name="RSTx2IE" description="RSTx2IE" />
      <BitField start="11" size="1" name="SETx2IE" description="SETx2IE" />
      <BitField start="10" size="1" name="RSTx1IE" description="RSTx1IE" />
      <BitField start="9" size="1" name="SET1xIE" description="SET1xIE" />
      <BitField start="8" size="1" name="CPT2IE" description="CPT2IE" />
      <BitField start="7" size="1" name="CPT1IE" description="CPT1IE" />
      <BitField start="6" size="1" name="UPDIE" description="UPDIE" />
      <BitField start="4" size="1" name="REPIE" description="REPIE" />
      <BitField start="3" size="1" name="CMP4IE" description="CMP4IE" />
      <BitField start="2" size="1" name="CMP3IE" description="CMP3IE" />
      <BitField start="1" size="1" name="CMP2IE" description="CMP2IE" />
      <BitField start="0" size="1" name="CMP1IE" description="CMP1IE" />
    </Register>
    <Register start="+0x10" size="0" name="CNTAR" access="Read/Write" description="Timerx Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNTx" description="Timerx Counter value" />
    </Register>
    <Register start="+0x14" size="0" name="PERAR" access="Read/Write" description="Timerx Period Register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PERx" description="Timerx Period value" />
    </Register>
    <Register start="+0x18" size="0" name="REPAR" access="Read/Write" description="Timerx Repetition Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REPx" description="Timerx Repetition counter&#xa;              value" />
    </Register>
    <Register start="+0x1C" size="0" name="CMP1AR" access="Read/Write" description="Timerx Compare 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
    </Register>
    <Register start="+0x20" size="0" name="CMP1CAR" access="Read/Write" description="Timerx Compare 1 Compound&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="REPx" description="Timerx Repetition value (aliased from&#xa;              HRTIM_REPx register)" />
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
    </Register>
    <Register start="+0x24" size="0" name="CMP2AR" access="Read/Write" description="Timerx Compare 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP2x" description="Timerx Compare 2 value" />
    </Register>
    <Register start="+0x28" size="0" name="CMP3AR" access="Read/Write" description="Timerx Compare 3 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP3x" description="Timerx Compare 3 value" />
    </Register>
    <Register start="+0x2C" size="0" name="CMP4AR" access="Read/Write" description="Timerx Compare 4 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP4x" description="Timerx Compare 4 value" />
    </Register>
    <Register start="+0x30" size="0" name="CPT1AR" access="ReadOnly" description="Timerx Capture 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT1x" description="Timerx Capture 1 value" />
    </Register>
    <Register start="+0x34" size="0" name="CPT2AR" access="ReadOnly" description="Timerx Capture 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT2x" description="Timerx Capture 2 value" />
    </Register>
    <Register start="+0x38" size="0" name="DTAR" access="Read/Write" description="Timerx Deadtime Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="DTFLKx" description="Deadtime Falling Lock" />
      <BitField start="30" size="1" name="DTFSLKx" description="Deadtime Falling Sign Lock" />
      <BitField start="25" size="1" name="SDTFx" description="Sign Deadtime Falling&#xa;              value" />
      <BitField start="16" size="9" name="DTFx" description="Deadtime Falling value" />
      <BitField start="15" size="1" name="DTRLKx" description="Deadtime Rising Lock" />
      <BitField start="14" size="1" name="DTRSLKx" description="Deadtime Rising Sign Lock" />
      <BitField start="10" size="3" name="DTPRSC" description="Deadtime Prescaler" />
      <BitField start="9" size="1" name="SDTRx" description="Sign Deadtime Rising value" />
      <BitField start="0" size="9" name="DTRx" description="Deadtime Rising value" />
    </Register>
    <Register start="+0x3C" size="0" name="SETA1R" access="Read/Write" description="Timerx Output1 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="Registers update (transfer preload to&#xa;              active)" />
      <BitField start="30" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="Timer Event 9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="Timer Event 8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="Timer Event 7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="Timer Event 6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="Timer Event 5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="Timer Event 4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="Timer Event 3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="Timer Event 2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="Timer Event 1" />
      <BitField start="11" size="1" name="MSTCMP4" description="Master Compare 4" />
      <BitField start="10" size="1" name="MSTCMP3" description="Master Compare 3" />
      <BitField start="9" size="1" name="MSTCMP2" description="Master Compare 2" />
      <BitField start="8" size="1" name="MSTCMP1" description="Master Compare 1" />
      <BitField start="7" size="1" name="MSTPER" description="Master Period" />
      <BitField start="6" size="1" name="CMP4" description="Timer A compare 4" />
      <BitField start="5" size="1" name="CMP3" description="Timer A compare 3" />
      <BitField start="4" size="1" name="CMP2" description="Timer A compare 2" />
      <BitField start="3" size="1" name="CMP1" description="Timer A compare 1" />
      <BitField start="2" size="1" name="PER" description="Timer A Period" />
      <BitField start="1" size="1" name="RESYNC" description="Timer A resynchronizaton" />
      <BitField start="0" size="1" name="SST" description="Software Set trigger" />
    </Register>
    <Register start="+0x40" size="0" name="RSTA1R" access="Read/Write" description="Timerx Output1 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="0" size="1" name="SRT" description="SRT" />
    </Register>
    <Register start="+0x44" size="0" name="SETA2R" access="Read/Write" description="Timerx Output2 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="0" size="1" name="SST" description="SST" />
    </Register>
    <Register start="+0x48" size="0" name="RSTA2R" access="Read/Write" description="Timerx Output2 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="0" size="1" name="SRT" description="SRT" />
    </Register>
    <Register start="+0x4C" size="0" name="EEFAR1" access="Read/Write" description="Timerx External Event Filtering Register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="4" name="EE5FLTR" description="External Event 5 filter" />
      <BitField start="24" size="1" name="EE5LTCH" description="External Event 5 latch" />
      <BitField start="19" size="4" name="EE4FLTR" description="External Event 4 filter" />
      <BitField start="18" size="1" name="EE4LTCH" description="External Event 4 latch" />
      <BitField start="13" size="4" name="EE3FLTR" description="External Event 3 filter" />
      <BitField start="12" size="1" name="EE3LTCH" description="External Event 3 latch" />
      <BitField start="7" size="4" name="EE2FLTR" description="External Event 2 filter" />
      <BitField start="6" size="1" name="EE2LTCH" description="External Event 2 latch" />
      <BitField start="1" size="4" name="EE1FLTR" description="External Event 1 filter" />
      <BitField start="0" size="1" name="EE1LTCH" description="External Event 1 latch" />
    </Register>
    <Register start="+0x50" size="0" name="EEFAR2" access="Read/Write" description="Timerx External Event Filtering Register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="4" name="EE10FLTR" description="External Event 10 filter" />
      <BitField start="24" size="1" name="EE10LTCH" description="External Event 10 latch" />
      <BitField start="19" size="4" name="EE9FLTR" description="External Event 9 filter" />
      <BitField start="18" size="1" name="EE9LTCH" description="External Event 9 latch" />
      <BitField start="13" size="4" name="EE8FLTR" description="External Event 8 filter" />
      <BitField start="12" size="1" name="EE8LTCH" description="External Event 8 latch" />
      <BitField start="7" size="4" name="EE7FLTR" description="External Event 7 filter" />
      <BitField start="6" size="1" name="EE7LTCH" description="External Event 7 latch" />
      <BitField start="1" size="4" name="EE6FLTR" description="External Event 6 filter" />
      <BitField start="0" size="1" name="EE6LTCH" description="External Event 6 latch" />
    </Register>
    <Register start="+0x54" size="0" name="RSTAR" access="Read/Write" description="TimerA Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="1" name="TIMECMP4" description="Timer E Compare 4" />
      <BitField start="29" size="1" name="TIMECMP2" description="Timer E Compare 2" />
      <BitField start="28" size="1" name="TIMECMP1" description="Timer E Compare 1" />
      <BitField start="27" size="1" name="TIMDCMP4" description="Timer D Compare 4" />
      <BitField start="26" size="1" name="TIMDCMP2" description="Timer D Compare 2" />
      <BitField start="25" size="1" name="TIMDCMP1" description="Timer D Compare 1" />
      <BitField start="24" size="1" name="TIMCCMP4" description="Timer C Compare 4" />
      <BitField start="23" size="1" name="TIMCCMP2" description="Timer C Compare 2" />
      <BitField start="22" size="1" name="TIMCCMP1" description="Timer C Compare 1" />
      <BitField start="21" size="1" name="TIMBCMP4" description="Timer B Compare 4" />
      <BitField start="20" size="1" name="TIMBCMP2" description="Timer B Compare 2" />
      <BitField start="19" size="1" name="TIMBCMP1" description="Timer B Compare 1" />
      <BitField start="18" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="17" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="16" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="15" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="14" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="13" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="12" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="11" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="10" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="9" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="8" size="1" name="MSTCMP4" description="Master compare 4" />
      <BitField start="7" size="1" name="MSTCMP3" description="Master compare 3" />
      <BitField start="6" size="1" name="MSTCMP2" description="Master compare 2" />
      <BitField start="5" size="1" name="MSTCMP1" description="Master compare 1" />
      <BitField start="4" size="1" name="MSTPER" description="Master timer Period" />
      <BitField start="3" size="1" name="CMP4" description="Timer A compare 4 reset" />
      <BitField start="2" size="1" name="CMP2" description="Timer A compare 2 reset" />
      <BitField start="1" size="1" name="UPDT" description="Timer A Update reset" />
    </Register>
    <Register start="+0x58" size="0" name="CHPAR" access="Read/Write" description="Timerx Chopper Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="4" name="STRTPW" description="STRTPW" />
      <BitField start="4" size="3" name="CHPDTY" description="Timerx chopper duty cycle&#xa;              value" />
      <BitField start="0" size="4" name="CHPFRQ" description="Timerx carrier frequency&#xa;              value" />
    </Register>
    <Register start="+0x5C" size="0" name="CPT1ACR" access="Read/Write" description="Timerx Capture 2 Control&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="TECMP2" description="Timer E Compare 2" />
      <BitField start="30" size="1" name="TECMP1" description="Timer E Compare 1" />
      <BitField start="29" size="1" name="TE1RST" description="Timer E output 1 Reset" />
      <BitField start="28" size="1" name="TE1SET" description="Timer E output 1 Set" />
      <BitField start="27" size="1" name="TDCMP2" description="Timer D Compare 2" />
      <BitField start="26" size="1" name="TDCMP1" description="Timer D Compare 1" />
      <BitField start="25" size="1" name="TD1RST" description="Timer D output 1 Reset" />
      <BitField start="24" size="1" name="TD1SET" description="Timer D output 1 Set" />
      <BitField start="23" size="1" name="TCCMP2" description="Timer C Compare 2" />
      <BitField start="22" size="1" name="TCCMP1" description="Timer C Compare 1" />
      <BitField start="21" size="1" name="TC1RST" description="Timer C output 1 Reset" />
      <BitField start="20" size="1" name="TC1SET" description="Timer C output 1 Set" />
      <BitField start="19" size="1" name="TBCMP2" description="Timer B Compare 2" />
      <BitField start="18" size="1" name="TBCMP1" description="Timer B Compare 1" />
      <BitField start="17" size="1" name="TB1RST" description="Timer B output 1 Reset" />
      <BitField start="16" size="1" name="TB1SET" description="Timer B output 1 Set" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
    </Register>
    <Register start="+0x60" size="0" name="CPT2ACR" access="Read/Write" description="CPT2xCR" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="TECMP2" description="Timer E Compare 2" />
      <BitField start="30" size="1" name="TECMP1" description="Timer E Compare 1" />
      <BitField start="29" size="1" name="TE1RST" description="Timer E output 1 Reset" />
      <BitField start="28" size="1" name="TE1SET" description="Timer E output 1 Set" />
      <BitField start="27" size="1" name="TDCMP2" description="Timer D Compare 2" />
      <BitField start="26" size="1" name="TDCMP1" description="Timer D Compare 1" />
      <BitField start="25" size="1" name="TD1RST" description="Timer D output 1 Reset" />
      <BitField start="24" size="1" name="TD1SET" description="Timer D output 1 Set" />
      <BitField start="23" size="1" name="TCCMP2" description="Timer C Compare 2" />
      <BitField start="22" size="1" name="TCCMP1" description="Timer C Compare 1" />
      <BitField start="21" size="1" name="TC1RST" description="Timer C output 1 Reset" />
      <BitField start="20" size="1" name="TC1SET" description="Timer C output 1 Set" />
      <BitField start="19" size="1" name="TBCMP2" description="Timer B Compare 2" />
      <BitField start="18" size="1" name="TBCMP1" description="Timer B Compare 1" />
      <BitField start="17" size="1" name="TB1RST" description="Timer B output 1 Reset" />
      <BitField start="16" size="1" name="TB1SET" description="Timer B output 1 Set" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
    </Register>
    <Register start="+0x64" size="0" name="OUTAR" access="Read/Write" description="Timerx Output Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="1" name="DIDL2" description="Output 2 Deadtime upon burst mode Idle&#xa;              entry" />
      <BitField start="22" size="1" name="CHP2" description="Output 2 Chopper enable" />
      <BitField start="20" size="2" name="FAULT2" description="Output 2 Fault state" />
      <BitField start="19" size="1" name="IDLES2" description="Output 2 Idle State" />
      <BitField start="18" size="1" name="IDLEM2" description="Output 2 Idle mode" />
      <BitField start="17" size="1" name="POL2" description="Output 2 polarity" />
      <BitField start="10" size="3" name="DLYPRT" description="Delayed Protection" />
      <BitField start="9" size="1" name="DLYPRTEN" description="Delayed Protection Enable" />
      <BitField start="8" size="1" name="DTEN" description="Deadtime enable" />
      <BitField start="7" size="1" name="DIDL1" description="Output 1 Deadtime upon burst mode Idle&#xa;              entry" />
      <BitField start="6" size="1" name="CHP1" description="Output 1 Chopper enable" />
      <BitField start="4" size="2" name="FAULT1" description="Output 1 Fault state" />
      <BitField start="3" size="1" name="IDLES1" description="Output 1 Idle State" />
      <BitField start="2" size="1" name="IDLEM1" description="Output 1 Idle mode" />
      <BitField start="1" size="1" name="POL1" description="Output 1 polarity" />
    </Register>
    <Register start="+0x68" size="0" name="FLTAR" access="Read/Write" description="Timerx Fault Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="FLTLCK" description="Fault sources Lock" />
      <BitField start="4" size="1" name="FLT5EN" description="Fault 5 enable" />
      <BitField start="3" size="1" name="FLT4EN" description="Fault 4 enable" />
      <BitField start="2" size="1" name="FLT3EN" description="Fault 3 enable" />
      <BitField start="1" size="1" name="FLT2EN" description="Fault 2 enable" />
      <BitField start="0" size="1" name="FLT1EN" description="Fault 1 enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="HRTIM_TIMB" start="0x40017500" description="High Resolution Timer: TIMB">
    <Register start="+0x0" size="0" name="TIMBCR" access="Read/Write" description="Timerx Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="4" name="UPDGAT" description="Update Gating" />
      <BitField start="27" size="1" name="PREEN" description="Preload enable" />
      <BitField start="25" size="2" name="DACSYNC" description="AC Synchronization" />
      <BitField start="24" size="1" name="MSTU" description="Master Timer update" />
      <BitField start="23" size="1" name="TEU" description="TEU" />
      <BitField start="22" size="1" name="TDU" description="TDU" />
      <BitField start="21" size="1" name="TCU" description="TCU" />
      <BitField start="20" size="1" name="TBU" description="TBU" />
      <BitField start="18" size="1" name="TxRSTU" description="Timerx reset update" />
      <BitField start="17" size="1" name="TxREPU" description="Timer x Repetition update" />
      <BitField start="14" size="2" name="DELCMP4" description="Delayed CMP4 mode" />
      <BitField start="12" size="2" name="DELCMP2" description="Delayed CMP2 mode" />
      <BitField start="11" size="1" name="SYNCSTRTx" description="Synchronization Starts Timer&#xa;              x" />
      <BitField start="10" size="1" name="SYNCRSTx" description="Synchronization Resets Timer&#xa;              x" />
      <BitField start="6" size="1" name="PSHPLL" description="Push-Pull mode enable" />
      <BitField start="5" size="1" name="HALF" description="Half mode enable" />
      <BitField start="4" size="1" name="RETRIG" description="Re-triggerable mode" />
      <BitField start="3" size="1" name="CONT" description="Continuous mode" />
      <BitField start="0" size="3" name="CK_PSCx" description="HRTIM Timer x Clock&#xa;              prescaler" />
    </Register>
    <Register start="+0x4" size="0" name="TIMBISR" access="ReadOnly" description="Timerx Interrupt Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="19" size="1" name="O2STAT" description="Output 2 State" />
      <BitField start="18" size="1" name="O1STAT" description="Output 1 State" />
      <BitField start="17" size="1" name="IPPSTAT" description="Idle Push Pull Status" />
      <BitField start="16" size="1" name="CPPSTAT" description="Current Push Pull Status" />
      <BitField start="14" size="1" name="DLYPRT" description="Delayed Protection Flag" />
      <BitField start="13" size="1" name="RST" description="Reset Interrupt Flag" />
      <BitField start="12" size="1" name="RSTx2" description="Output 2 Reset Interrupt&#xa;              Flag" />
      <BitField start="11" size="1" name="SETx2" description="Output 2 Set Interrupt&#xa;              Flag" />
      <BitField start="10" size="1" name="RSTx1" description="Output 1 Reset Interrupt&#xa;              Flag" />
      <BitField start="9" size="1" name="SETx1" description="Output 1 Set Interrupt&#xa;              Flag" />
      <BitField start="8" size="1" name="CPT2" description="Capture2 Interrupt Flag" />
      <BitField start="7" size="1" name="CPT1" description="Capture1 Interrupt Flag" />
      <BitField start="6" size="1" name="UPD" description="Update Interrupt Flag" />
      <BitField start="4" size="1" name="REP" description="Repetition Interrupt Flag" />
      <BitField start="3" size="1" name="CMP4" description="Compare 4 Interrupt Flag" />
      <BitField start="2" size="1" name="CMP3" description="Compare 3 Interrupt Flag" />
      <BitField start="1" size="1" name="CMP2" description="Compare 2 Interrupt Flag" />
      <BitField start="0" size="1" name="CMP1" description="Compare 1 Interrupt Flag" />
    </Register>
    <Register start="+0x8" size="0" name="TIMBICR" access="WriteOnly" description="Timerx Interrupt Clear&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="DLYPRTC" description="Delayed Protection Flag&#xa;              Clear" />
      <BitField start="13" size="1" name="RSTC" description="Reset Interrupt flag Clear" />
      <BitField start="12" size="1" name="RSTx2C" description="Output 2 Reset flag Clear" />
      <BitField start="11" size="1" name="SET2xC" description="Output 2 Set flag Clear" />
      <BitField start="10" size="1" name="RSTx1C" description="Output 1 Reset flag Clear" />
      <BitField start="9" size="1" name="SET1xC" description="Output 1 Set flag Clear" />
      <BitField start="8" size="1" name="CPT2C" description="Capture2 Interrupt flag&#xa;              Clear" />
      <BitField start="7" size="1" name="CPT1C" description="Capture1 Interrupt flag&#xa;              Clear" />
      <BitField start="6" size="1" name="UPDC" description="Update Interrupt flag&#xa;              Clear" />
      <BitField start="4" size="1" name="REPC" description="Repetition Interrupt flag&#xa;              Clear" />
      <BitField start="3" size="1" name="CMP4C" description="Compare 4 Interrupt flag&#xa;              Clear" />
      <BitField start="2" size="1" name="CMP3C" description="Compare 3 Interrupt flag&#xa;              Clear" />
      <BitField start="1" size="1" name="CMP2C" description="Compare 2 Interrupt flag&#xa;              Clear" />
      <BitField start="0" size="1" name="CMP1C" description="Compare 1 Interrupt flag&#xa;              Clear" />
    </Register>
    <Register start="+0xC" size="0" name="TIMBDIER5" access="Read/Write" description="TIMxDIER5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="1" name="DLYPRTDE" description="DLYPRTDE" />
      <BitField start="29" size="1" name="RSTDE" description="RSTDE" />
      <BitField start="28" size="1" name="RSTx2DE" description="RSTx2DE" />
      <BitField start="27" size="1" name="SETx2DE" description="SETx2DE" />
      <BitField start="26" size="1" name="RSTx1DE" description="RSTx1DE" />
      <BitField start="25" size="1" name="SET1xDE" description="SET1xDE" />
      <BitField start="24" size="1" name="CPT2DE" description="CPT2DE" />
      <BitField start="23" size="1" name="CPT1DE" description="CPT1DE" />
      <BitField start="22" size="1" name="UPDDE" description="UPDDE" />
      <BitField start="20" size="1" name="REPDE" description="REPDE" />
      <BitField start="19" size="1" name="CMP4DE" description="CMP4DE" />
      <BitField start="18" size="1" name="CMP3DE" description="CMP3DE" />
      <BitField start="17" size="1" name="CMP2DE" description="CMP2DE" />
      <BitField start="16" size="1" name="CMP1DE" description="CMP1DE" />
      <BitField start="14" size="1" name="DLYPRTIE" description="DLYPRTIE" />
      <BitField start="13" size="1" name="RSTIE" description="RSTIE" />
      <BitField start="12" size="1" name="RSTx2IE" description="RSTx2IE" />
      <BitField start="11" size="1" name="SETx2IE" description="SETx2IE" />
      <BitField start="10" size="1" name="RSTx1IE" description="RSTx1IE" />
      <BitField start="9" size="1" name="SET1xIE" description="SET1xIE" />
      <BitField start="8" size="1" name="CPT2IE" description="CPT2IE" />
      <BitField start="7" size="1" name="CPT1IE" description="CPT1IE" />
      <BitField start="6" size="1" name="UPDIE" description="UPDIE" />
      <BitField start="4" size="1" name="REPIE" description="REPIE" />
      <BitField start="3" size="1" name="CMP4IE" description="CMP4IE" />
      <BitField start="2" size="1" name="CMP3IE" description="CMP3IE" />
      <BitField start="1" size="1" name="CMP2IE" description="CMP2IE" />
      <BitField start="0" size="1" name="CMP1IE" description="CMP1IE" />
    </Register>
    <Register start="+0x10" size="0" name="CNTR" access="Read/Write" description="Timerx Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNTx" description="Timerx Counter value" />
    </Register>
    <Register start="+0x14" size="0" name="PERBR" access="Read/Write" description="Timerx Period Register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PERx" description="Timerx Period value" />
    </Register>
    <Register start="+0x18" size="0" name="REPBR" access="Read/Write" description="Timerx Repetition Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REPx" description="Timerx Repetition counter&#xa;              value" />
    </Register>
    <Register start="+0x1C" size="0" name="CMP1BR" access="Read/Write" description="Timerx Compare 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
    </Register>
    <Register start="+0x20" size="0" name="CMP1CBR" access="Read/Write" description="Timerx Compare 1 Compound&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="REPx" description="Timerx Repetition value (aliased from&#xa;              HRTIM_REPx register)" />
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
    </Register>
    <Register start="+0x24" size="0" name="CMP2BR" access="Read/Write" description="Timerx Compare 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP2x" description="Timerx Compare 2 value" />
    </Register>
    <Register start="+0x28" size="0" name="CMP3BR" access="Read/Write" description="Timerx Compare 3 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP3x" description="Timerx Compare 3 value" />
    </Register>
    <Register start="+0x2C" size="0" name="CMP4BR" access="Read/Write" description="Timerx Compare 4 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP4x" description="Timerx Compare 4 value" />
    </Register>
    <Register start="+0x30" size="0" name="CPT1BR" access="ReadOnly" description="Timerx Capture 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT1x" description="Timerx Capture 1 value" />
    </Register>
    <Register start="+0x34" size="0" name="CPT2BR" access="ReadOnly" description="Timerx Capture 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT2x" description="Timerx Capture 2 value" />
    </Register>
    <Register start="+0x38" size="0" name="DTBR" access="Read/Write" description="Timerx Deadtime Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="DTFLKx" description="Deadtime Falling Lock" />
      <BitField start="30" size="1" name="DTFSLKx" description="Deadtime Falling Sign Lock" />
      <BitField start="25" size="1" name="SDTFx" description="Sign Deadtime Falling&#xa;              value" />
      <BitField start="16" size="9" name="DTFx" description="Deadtime Falling value" />
      <BitField start="15" size="1" name="DTRLKx" description="Deadtime Rising Lock" />
      <BitField start="14" size="1" name="DTRSLKx" description="Deadtime Rising Sign Lock" />
      <BitField start="10" size="3" name="DTPRSC" description="Deadtime Prescaler" />
      <BitField start="9" size="1" name="SDTRx" description="Sign Deadtime Rising value" />
      <BitField start="0" size="9" name="DTRx" description="Deadtime Rising value" />
    </Register>
    <Register start="+0x3C" size="0" name="SETB1R" access="Read/Write" description="Timerx Output1 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="Registers update (transfer preload to&#xa;              active)" />
      <BitField start="30" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="Timer Event 9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="Timer Event 8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="Timer Event 7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="Timer Event 6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="Timer Event 5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="Timer Event 4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="Timer Event 3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="Timer Event 2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="Timer Event 1" />
      <BitField start="11" size="1" name="MSTCMP4" description="Master Compare 4" />
      <BitField start="10" size="1" name="MSTCMP3" description="Master Compare 3" />
      <BitField start="9" size="1" name="MSTCMP2" description="Master Compare 2" />
      <BitField start="8" size="1" name="MSTCMP1" description="Master Compare 1" />
      <BitField start="7" size="1" name="MSTPER" description="Master Period" />
      <BitField start="6" size="1" name="CMP4" description="Timer A compare 4" />
      <BitField start="5" size="1" name="CMP3" description="Timer A compare 3" />
      <BitField start="4" size="1" name="CMP2" description="Timer A compare 2" />
      <BitField start="3" size="1" name="CMP1" description="Timer A compare 1" />
      <BitField start="2" size="1" name="PER" description="Timer A Period" />
      <BitField start="1" size="1" name="RESYNC" description="Timer A resynchronizaton" />
      <BitField start="0" size="1" name="SST" description="Software Set trigger" />
    </Register>
    <Register start="+0x40" size="0" name="RSTB1R" access="Read/Write" description="Timerx Output1 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="0" size="1" name="SRT" description="SRT" />
    </Register>
    <Register start="+0x44" size="0" name="SETB2R" access="Read/Write" description="Timerx Output2 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="0" size="1" name="SST" description="SST" />
    </Register>
    <Register start="+0x48" size="0" name="RSTB2R" access="Read/Write" description="Timerx Output2 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="0" size="1" name="SRT" description="SRT" />
    </Register>
    <Register start="+0x4C" size="0" name="EEFBR1" access="Read/Write" description="Timerx External Event Filtering Register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="4" name="EE5FLTR" description="External Event 5 filter" />
      <BitField start="24" size="1" name="EE5LTCH" description="External Event 5 latch" />
      <BitField start="19" size="4" name="EE4FLTR" description="External Event 4 filter" />
      <BitField start="18" size="1" name="EE4LTCH" description="External Event 4 latch" />
      <BitField start="13" size="4" name="EE3FLTR" description="External Event 3 filter" />
      <BitField start="12" size="1" name="EE3LTCH" description="External Event 3 latch" />
      <BitField start="7" size="4" name="EE2FLTR" description="External Event 2 filter" />
      <BitField start="6" size="1" name="EE2LTCH" description="External Event 2 latch" />
      <BitField start="1" size="4" name="EE1FLTR" description="External Event 1 filter" />
      <BitField start="0" size="1" name="EE1LTCH" description="External Event 1 latch" />
    </Register>
    <Register start="+0x50" size="0" name="EEFBR2" access="Read/Write" description="Timerx External Event Filtering Register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="4" name="EE10FLTR" description="External Event 10 filter" />
      <BitField start="24" size="1" name="EE10LTCH" description="External Event 10 latch" />
      <BitField start="19" size="4" name="EE9FLTR" description="External Event 9 filter" />
      <BitField start="18" size="1" name="EE9LTCH" description="External Event 9 latch" />
      <BitField start="13" size="4" name="EE8FLTR" description="External Event 8 filter" />
      <BitField start="12" size="1" name="EE8LTCH" description="External Event 8 latch" />
      <BitField start="7" size="4" name="EE7FLTR" description="External Event 7 filter" />
      <BitField start="6" size="1" name="EE7LTCH" description="External Event 7 latch" />
      <BitField start="1" size="4" name="EE6FLTR" description="External Event 6 filter" />
      <BitField start="0" size="1" name="EE6LTCH" description="External Event 6 latch" />
    </Register>
    <Register start="+0x54" size="0" name="RSTBR" access="Read/Write" description="TimerA Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="1" name="TIMECMP4" description="Timer E Compare 4" />
      <BitField start="29" size="1" name="TIMECMP2" description="Timer E Compare 2" />
      <BitField start="28" size="1" name="TIMECMP1" description="Timer E Compare 1" />
      <BitField start="27" size="1" name="TIMDCMP4" description="Timer D Compare 4" />
      <BitField start="26" size="1" name="TIMDCMP2" description="Timer D Compare 2" />
      <BitField start="25" size="1" name="TIMDCMP1" description="Timer D Compare 1" />
      <BitField start="24" size="1" name="TIMCCMP4" description="Timer C Compare 4" />
      <BitField start="23" size="1" name="TIMCCMP2" description="Timer C Compare 2" />
      <BitField start="22" size="1" name="TIMCCMP1" description="Timer C Compare 1" />
      <BitField start="21" size="1" name="TIMACMP4" description="Timer A Compare 4" />
      <BitField start="20" size="1" name="TIMACMP2" description="Timer A Compare 2" />
      <BitField start="19" size="1" name="TIMACMP1" description="Timer A Compare 1" />
      <BitField start="18" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="17" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="16" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="15" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="14" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="13" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="12" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="11" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="10" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="9" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="8" size="1" name="MSTCMP4" description="Master compare 4" />
      <BitField start="7" size="1" name="MSTCMP3" description="Master compare 3" />
      <BitField start="6" size="1" name="MSTCMP2" description="Master compare 2" />
      <BitField start="5" size="1" name="MSTCMP1" description="Master compare 1" />
      <BitField start="4" size="1" name="MSTPER" description="Master timer Period" />
      <BitField start="3" size="1" name="CMP4" description="Timer A compare 4 reset" />
      <BitField start="2" size="1" name="CMP2" description="Timer A compare 2 reset" />
      <BitField start="1" size="1" name="UPDT" description="Timer A Update reset" />
    </Register>
    <Register start="+0x58" size="0" name="CHPBR" access="Read/Write" description="Timerx Chopper Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="4" name="STRTPW" description="STRTPW" />
      <BitField start="4" size="3" name="CHPDTY" description="Timerx chopper duty cycle&#xa;              value" />
      <BitField start="0" size="4" name="CHPFRQ" description="Timerx carrier frequency&#xa;              value" />
    </Register>
    <Register start="+0x5C" size="0" name="CPT1BCR" access="Read/Write" description="Timerx Capture 2 Control&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="TECMP2" description="Timer E Compare 2" />
      <BitField start="30" size="1" name="TECMP1" description="Timer E Compare 1" />
      <BitField start="29" size="1" name="TE1RST" description="Timer E output 1 Reset" />
      <BitField start="28" size="1" name="TE1SET" description="Timer E output 1 Set" />
      <BitField start="27" size="1" name="TDCMP2" description="Timer D Compare 2" />
      <BitField start="26" size="1" name="TDCMP1" description="Timer D Compare 1" />
      <BitField start="25" size="1" name="TD1RST" description="Timer D output 1 Reset" />
      <BitField start="24" size="1" name="TD1SET" description="Timer D output 1 Set" />
      <BitField start="23" size="1" name="TCCMP2" description="Timer C Compare 2" />
      <BitField start="22" size="1" name="TCCMP1" description="Timer C Compare 1" />
      <BitField start="21" size="1" name="TC1RST" description="Timer C output 1 Reset" />
      <BitField start="20" size="1" name="TC1SET" description="Timer C output 1 Set" />
      <BitField start="15" size="1" name="TACMP2" description="Timer A Compare 2" />
      <BitField start="14" size="1" name="TACMP1" description="Timer A Compare 1" />
      <BitField start="13" size="1" name="TA1RST" description="Timer A output 1 Reset" />
      <BitField start="12" size="1" name="TA1SET" description="Timer A output 1 Set" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
    </Register>
    <Register start="+0x60" size="0" name="CPT2BCR" access="Read/Write" description="CPT2xCR" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="TECMP2" description="Timer E Compare 2" />
      <BitField start="30" size="1" name="TECMP1" description="Timer E Compare 1" />
      <BitField start="29" size="1" name="TE1RST" description="Timer E output 1 Reset" />
      <BitField start="28" size="1" name="TE1SET" description="Timer E output 1 Set" />
      <BitField start="27" size="1" name="TDCMP2" description="Timer D Compare 2" />
      <BitField start="26" size="1" name="TDCMP1" description="Timer D Compare 1" />
      <BitField start="25" size="1" name="TD1RST" description="Timer D output 1 Reset" />
      <BitField start="24" size="1" name="TD1SET" description="Timer D output 1 Set" />
      <BitField start="23" size="1" name="TCCMP2" description="Timer C Compare 2" />
      <BitField start="22" size="1" name="TCCMP1" description="Timer C Compare 1" />
      <BitField start="21" size="1" name="TC1RST" description="Timer C output 1 Reset" />
      <BitField start="20" size="1" name="TC1SET" description="Timer C output 1 Set" />
      <BitField start="15" size="1" name="TACMP2" description="Timer A Compare 2" />
      <BitField start="14" size="1" name="TACMP1" description="Timer A Compare 1" />
      <BitField start="13" size="1" name="TA1RST" description="Timer A output 1 Reset" />
      <BitField start="12" size="1" name="TA1SET" description="Timer A output 1 Set" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
    </Register>
    <Register start="+0x64" size="0" name="OUTBR" access="Read/Write" description="Timerx Output Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="1" name="DIDL2" description="Output 2 Deadtime upon burst mode Idle&#xa;              entry" />
      <BitField start="22" size="1" name="CHP2" description="Output 2 Chopper enable" />
      <BitField start="20" size="2" name="FAULT2" description="Output 2 Fault state" />
      <BitField start="19" size="1" name="IDLES2" description="Output 2 Idle State" />
      <BitField start="18" size="1" name="IDLEM2" description="Output 2 Idle mode" />
      <BitField start="17" size="1" name="POL2" description="Output 2 polarity" />
      <BitField start="10" size="3" name="DLYPRT" description="Delayed Protection" />
      <BitField start="9" size="1" name="DLYPRTEN" description="Delayed Protection Enable" />
      <BitField start="8" size="1" name="DTEN" description="Deadtime enable" />
      <BitField start="7" size="1" name="DIDL1" description="Output 1 Deadtime upon burst mode Idle&#xa;              entry" />
      <BitField start="6" size="1" name="CHP1" description="Output 1 Chopper enable" />
      <BitField start="4" size="2" name="FAULT1" description="Output 1 Fault state" />
      <BitField start="3" size="1" name="IDLES1" description="Output 1 Idle State" />
      <BitField start="2" size="1" name="IDLEM1" description="Output 1 Idle mode" />
      <BitField start="1" size="1" name="POL1" description="Output 1 polarity" />
    </Register>
    <Register start="+0x68" size="0" name="FLTBR" access="Read/Write" description="Timerx Fault Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="FLTLCK" description="Fault sources Lock" />
      <BitField start="4" size="1" name="FLT5EN" description="Fault 5 enable" />
      <BitField start="3" size="1" name="FLT4EN" description="Fault 4 enable" />
      <BitField start="2" size="1" name="FLT3EN" description="Fault 3 enable" />
      <BitField start="1" size="1" name="FLT2EN" description="Fault 2 enable" />
      <BitField start="0" size="1" name="FLT1EN" description="Fault 1 enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="HRTIM_TIMC" start="0x40017580" description="High Resolution Timer: TIMC">
    <Register start="+0x0" size="0" name="TIMCCR" access="Read/Write" description="Timerx Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="4" name="UPDGAT" description="Update Gating" />
      <BitField start="27" size="1" name="PREEN" description="Preload enable" />
      <BitField start="25" size="2" name="DACSYNC" description="AC Synchronization" />
      <BitField start="24" size="1" name="MSTU" description="Master Timer update" />
      <BitField start="23" size="1" name="TEU" description="TEU" />
      <BitField start="22" size="1" name="TDU" description="TDU" />
      <BitField start="21" size="1" name="TCU" description="TCU" />
      <BitField start="20" size="1" name="TBU" description="TBU" />
      <BitField start="18" size="1" name="TxRSTU" description="Timerx reset update" />
      <BitField start="17" size="1" name="TxREPU" description="Timer x Repetition update" />
      <BitField start="14" size="2" name="DELCMP4" description="Delayed CMP4 mode" />
      <BitField start="12" size="2" name="DELCMP2" description="Delayed CMP2 mode" />
      <BitField start="11" size="1" name="SYNCSTRTx" description="Synchronization Starts Timer&#xa;              x" />
      <BitField start="10" size="1" name="SYNCRSTx" description="Synchronization Resets Timer&#xa;              x" />
      <BitField start="6" size="1" name="PSHPLL" description="Push-Pull mode enable" />
      <BitField start="5" size="1" name="HALF" description="Half mode enable" />
      <BitField start="4" size="1" name="RETRIG" description="Re-triggerable mode" />
      <BitField start="3" size="1" name="CONT" description="Continuous mode" />
      <BitField start="0" size="3" name="CK_PSCx" description="HRTIM Timer x Clock&#xa;              prescaler" />
    </Register>
    <Register start="+0x4" size="0" name="TIMCISR" access="ReadOnly" description="Timerx Interrupt Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="19" size="1" name="O2STAT" description="Output 2 State" />
      <BitField start="18" size="1" name="O1STAT" description="Output 1 State" />
      <BitField start="17" size="1" name="IPPSTAT" description="Idle Push Pull Status" />
      <BitField start="16" size="1" name="CPPSTAT" description="Current Push Pull Status" />
      <BitField start="14" size="1" name="DLYPRT" description="Delayed Protection Flag" />
      <BitField start="13" size="1" name="RST" description="Reset Interrupt Flag" />
      <BitField start="12" size="1" name="RSTx2" description="Output 2 Reset Interrupt&#xa;              Flag" />
      <BitField start="11" size="1" name="SETx2" description="Output 2 Set Interrupt&#xa;              Flag" />
      <BitField start="10" size="1" name="RSTx1" description="Output 1 Reset Interrupt&#xa;              Flag" />
      <BitField start="9" size="1" name="SETx1" description="Output 1 Set Interrupt&#xa;              Flag" />
      <BitField start="8" size="1" name="CPT2" description="Capture2 Interrupt Flag" />
      <BitField start="7" size="1" name="CPT1" description="Capture1 Interrupt Flag" />
      <BitField start="6" size="1" name="UPD" description="Update Interrupt Flag" />
      <BitField start="4" size="1" name="REP" description="Repetition Interrupt Flag" />
      <BitField start="3" size="1" name="CMP4" description="Compare 4 Interrupt Flag" />
      <BitField start="2" size="1" name="CMP3" description="Compare 3 Interrupt Flag" />
      <BitField start="1" size="1" name="CMP2" description="Compare 2 Interrupt Flag" />
      <BitField start="0" size="1" name="CMP1" description="Compare 1 Interrupt Flag" />
    </Register>
    <Register start="+0x8" size="0" name="TIMCICR" access="WriteOnly" description="Timerx Interrupt Clear&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="DLYPRTC" description="Delayed Protection Flag&#xa;              Clear" />
      <BitField start="13" size="1" name="RSTC" description="Reset Interrupt flag Clear" />
      <BitField start="12" size="1" name="RSTx2C" description="Output 2 Reset flag Clear" />
      <BitField start="11" size="1" name="SET2xC" description="Output 2 Set flag Clear" />
      <BitField start="10" size="1" name="RSTx1C" description="Output 1 Reset flag Clear" />
      <BitField start="9" size="1" name="SET1xC" description="Output 1 Set flag Clear" />
      <BitField start="8" size="1" name="CPT2C" description="Capture2 Interrupt flag&#xa;              Clear" />
      <BitField start="7" size="1" name="CPT1C" description="Capture1 Interrupt flag&#xa;              Clear" />
      <BitField start="6" size="1" name="UPDC" description="Update Interrupt flag&#xa;              Clear" />
      <BitField start="4" size="1" name="REPC" description="Repetition Interrupt flag&#xa;              Clear" />
      <BitField start="3" size="1" name="CMP4C" description="Compare 4 Interrupt flag&#xa;              Clear" />
      <BitField start="2" size="1" name="CMP3C" description="Compare 3 Interrupt flag&#xa;              Clear" />
      <BitField start="1" size="1" name="CMP2C" description="Compare 2 Interrupt flag&#xa;              Clear" />
      <BitField start="0" size="1" name="CMP1C" description="Compare 1 Interrupt flag&#xa;              Clear" />
    </Register>
    <Register start="+0xC" size="0" name="TIMCDIER5" access="Read/Write" description="TIMxDIER5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="1" name="DLYPRTDE" description="DLYPRTDE" />
      <BitField start="29" size="1" name="RSTDE" description="RSTDE" />
      <BitField start="28" size="1" name="RSTx2DE" description="RSTx2DE" />
      <BitField start="27" size="1" name="SETx2DE" description="SETx2DE" />
      <BitField start="26" size="1" name="RSTx1DE" description="RSTx1DE" />
      <BitField start="25" size="1" name="SET1xDE" description="SET1xDE" />
      <BitField start="24" size="1" name="CPT2DE" description="CPT2DE" />
      <BitField start="23" size="1" name="CPT1DE" description="CPT1DE" />
      <BitField start="22" size="1" name="UPDDE" description="UPDDE" />
      <BitField start="20" size="1" name="REPDE" description="REPDE" />
      <BitField start="19" size="1" name="CMP4DE" description="CMP4DE" />
      <BitField start="18" size="1" name="CMP3DE" description="CMP3DE" />
      <BitField start="17" size="1" name="CMP2DE" description="CMP2DE" />
      <BitField start="16" size="1" name="CMP1DE" description="CMP1DE" />
      <BitField start="14" size="1" name="DLYPRTIE" description="DLYPRTIE" />
      <BitField start="13" size="1" name="RSTIE" description="RSTIE" />
      <BitField start="12" size="1" name="RSTx2IE" description="RSTx2IE" />
      <BitField start="11" size="1" name="SETx2IE" description="SETx2IE" />
      <BitField start="10" size="1" name="RSTx1IE" description="RSTx1IE" />
      <BitField start="9" size="1" name="SET1xIE" description="SET1xIE" />
      <BitField start="8" size="1" name="CPT2IE" description="CPT2IE" />
      <BitField start="7" size="1" name="CPT1IE" description="CPT1IE" />
      <BitField start="6" size="1" name="UPDIE" description="UPDIE" />
      <BitField start="4" size="1" name="REPIE" description="REPIE" />
      <BitField start="3" size="1" name="CMP4IE" description="CMP4IE" />
      <BitField start="2" size="1" name="CMP3IE" description="CMP3IE" />
      <BitField start="1" size="1" name="CMP2IE" description="CMP2IE" />
      <BitField start="0" size="1" name="CMP1IE" description="CMP1IE" />
    </Register>
    <Register start="+0x10" size="0" name="CNTCR" access="Read/Write" description="Timerx Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNTx" description="Timerx Counter value" />
    </Register>
    <Register start="+0x14" size="0" name="PERCR" access="Read/Write" description="Timerx Period Register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PERx" description="Timerx Period value" />
    </Register>
    <Register start="+0x18" size="0" name="REPCR" access="Read/Write" description="Timerx Repetition Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REPx" description="Timerx Repetition counter&#xa;              value" />
    </Register>
    <Register start="+0x1C" size="0" name="CMP1CR" access="Read/Write" description="Timerx Compare 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
    </Register>
    <Register start="+0x20" size="0" name="CMP1CCR" access="Read/Write" description="Timerx Compare 1 Compound&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="REPx" description="Timerx Repetition value (aliased from&#xa;              HRTIM_REPx register)" />
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
    </Register>
    <Register start="+0x24" size="0" name="CMP2CR" access="Read/Write" description="Timerx Compare 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP2x" description="Timerx Compare 2 value" />
    </Register>
    <Register start="+0x28" size="0" name="CMP3CR" access="Read/Write" description="Timerx Compare 3 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP3x" description="Timerx Compare 3 value" />
    </Register>
    <Register start="+0x2C" size="0" name="CMP4CR" access="Read/Write" description="Timerx Compare 4 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP4x" description="Timerx Compare 4 value" />
    </Register>
    <Register start="+0x30" size="0" name="CPT1CR" access="ReadOnly" description="Timerx Capture 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT1x" description="Timerx Capture 1 value" />
    </Register>
    <Register start="+0x34" size="0" name="CPT2CR" access="ReadOnly" description="Timerx Capture 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT2x" description="Timerx Capture 2 value" />
    </Register>
    <Register start="+0x38" size="0" name="DTCR" access="Read/Write" description="Timerx Deadtime Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="DTFLKx" description="Deadtime Falling Lock" />
      <BitField start="30" size="1" name="DTFSLKx" description="Deadtime Falling Sign Lock" />
      <BitField start="25" size="1" name="SDTFx" description="Sign Deadtime Falling&#xa;              value" />
      <BitField start="16" size="9" name="DTFx" description="Deadtime Falling value" />
      <BitField start="15" size="1" name="DTRLKx" description="Deadtime Rising Lock" />
      <BitField start="14" size="1" name="DTRSLKx" description="Deadtime Rising Sign Lock" />
      <BitField start="10" size="3" name="DTPRSC" description="Deadtime Prescaler" />
      <BitField start="9" size="1" name="SDTRx" description="Sign Deadtime Rising value" />
      <BitField start="0" size="9" name="DTRx" description="Deadtime Rising value" />
    </Register>
    <Register start="+0x3C" size="0" name="SETC1R" access="Read/Write" description="Timerx Output1 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="Registers update (transfer preload to&#xa;              active)" />
      <BitField start="30" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="Timer Event 9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="Timer Event 8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="Timer Event 7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="Timer Event 6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="Timer Event 5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="Timer Event 4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="Timer Event 3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="Timer Event 2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="Timer Event 1" />
      <BitField start="11" size="1" name="MSTCMP4" description="Master Compare 4" />
      <BitField start="10" size="1" name="MSTCMP3" description="Master Compare 3" />
      <BitField start="9" size="1" name="MSTCMP2" description="Master Compare 2" />
      <BitField start="8" size="1" name="MSTCMP1" description="Master Compare 1" />
      <BitField start="7" size="1" name="MSTPER" description="Master Period" />
      <BitField start="6" size="1" name="CMP4" description="Timer A compare 4" />
      <BitField start="5" size="1" name="CMP3" description="Timer A compare 3" />
      <BitField start="4" size="1" name="CMP2" description="Timer A compare 2" />
      <BitField start="3" size="1" name="CMP1" description="Timer A compare 1" />
      <BitField start="2" size="1" name="PER" description="Timer A Period" />
      <BitField start="1" size="1" name="RESYNC" description="Timer A resynchronizaton" />
      <BitField start="0" size="1" name="SST" description="Software Set trigger" />
    </Register>
    <Register start="+0x40" size="0" name="RSTC1R" access="Read/Write" description="Timerx Output1 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="0" size="1" name="SRT" description="SRT" />
    </Register>
    <Register start="+0x44" size="0" name="SETC2R" access="Read/Write" description="Timerx Output2 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="0" size="1" name="SST" description="SST" />
    </Register>
    <Register start="+0x48" size="0" name="RSTC2R" access="Read/Write" description="Timerx Output2 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="0" size="1" name="SRT" description="SRT" />
    </Register>
    <Register start="+0x4C" size="0" name="EEFCR1" access="Read/Write" description="Timerx External Event Filtering Register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="4" name="EE5FLTR" description="External Event 5 filter" />
      <BitField start="24" size="1" name="EE5LTCH" description="External Event 5 latch" />
      <BitField start="19" size="4" name="EE4FLTR" description="External Event 4 filter" />
      <BitField start="18" size="1" name="EE4LTCH" description="External Event 4 latch" />
      <BitField start="13" size="4" name="EE3FLTR" description="External Event 3 filter" />
      <BitField start="12" size="1" name="EE3LTCH" description="External Event 3 latch" />
      <BitField start="7" size="4" name="EE2FLTR" description="External Event 2 filter" />
      <BitField start="6" size="1" name="EE2LTCH" description="External Event 2 latch" />
      <BitField start="1" size="4" name="EE1FLTR" description="External Event 1 filter" />
      <BitField start="0" size="1" name="EE1LTCH" description="External Event 1 latch" />
    </Register>
    <Register start="+0x50" size="0" name="EEFCR2" access="Read/Write" description="Timerx External Event Filtering Register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="4" name="EE10FLTR" description="External Event 10 filter" />
      <BitField start="24" size="1" name="EE10LTCH" description="External Event 10 latch" />
      <BitField start="19" size="4" name="EE9FLTR" description="External Event 9 filter" />
      <BitField start="18" size="1" name="EE9LTCH" description="External Event 9 latch" />
      <BitField start="13" size="4" name="EE8FLTR" description="External Event 8 filter" />
      <BitField start="12" size="1" name="EE8LTCH" description="External Event 8 latch" />
      <BitField start="7" size="4" name="EE7FLTR" description="External Event 7 filter" />
      <BitField start="6" size="1" name="EE7LTCH" description="External Event 7 latch" />
      <BitField start="1" size="4" name="EE6FLTR" description="External Event 6 filter" />
      <BitField start="0" size="1" name="EE6LTCH" description="External Event 6 latch" />
    </Register>
    <Register start="+0x54" size="0" name="RSTCR" access="Read/Write" description="TimerA Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="1" name="TIMECMP4" description="Timer E Compare 4" />
      <BitField start="29" size="1" name="TIMECMP2" description="Timer E Compare 2" />
      <BitField start="28" size="1" name="TIMECMP1" description="Timer E Compare 1" />
      <BitField start="27" size="1" name="TIMDCMP4" description="Timer D Compare 4" />
      <BitField start="26" size="1" name="TIMDCMP2" description="Timer D Compare 2" />
      <BitField start="25" size="1" name="TIMDCMP1" description="Timer D Compare 1" />
      <BitField start="24" size="1" name="TIMBCMP4" description="Timer B Compare 4" />
      <BitField start="23" size="1" name="TIMBCMP2" description="Timer B Compare 2" />
      <BitField start="22" size="1" name="TIMBCMP1" description="Timer B Compare 1" />
      <BitField start="21" size="1" name="TIMACMP4" description="Timer A Compare 4" />
      <BitField start="20" size="1" name="TIMACMP2" description="Timer A Compare 2" />
      <BitField start="19" size="1" name="TIMACMP1" description="Timer A Compare 1" />
      <BitField start="18" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="17" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="16" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="15" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="14" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="13" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="12" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="11" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="10" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="9" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="8" size="1" name="MSTCMP4" description="Master compare 4" />
      <BitField start="7" size="1" name="MSTCMP3" description="Master compare 3" />
      <BitField start="6" size="1" name="MSTCMP2" description="Master compare 2" />
      <BitField start="5" size="1" name="MSTCMP1" description="Master compare 1" />
      <BitField start="4" size="1" name="MSTPER" description="Master timer Period" />
      <BitField start="3" size="1" name="CMP4" description="Timer A compare 4 reset" />
      <BitField start="2" size="1" name="CMP2" description="Timer A compare 2 reset" />
      <BitField start="1" size="1" name="UPDT" description="Timer A Update reset" />
    </Register>
    <Register start="+0x58" size="0" name="CHPCR" access="Read/Write" description="Timerx Chopper Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="4" name="STRTPW" description="STRTPW" />
      <BitField start="4" size="3" name="CHPDTY" description="Timerx chopper duty cycle&#xa;              value" />
      <BitField start="0" size="4" name="CHPFRQ" description="Timerx carrier frequency&#xa;              value" />
    </Register>
    <Register start="+0x5C" size="0" name="CPT1CCR" access="Read/Write" description="Timerx Capture 2 Control&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="TECMP2" description="Timer E Compare 2" />
      <BitField start="30" size="1" name="TECMP1" description="Timer E Compare 1" />
      <BitField start="29" size="1" name="TE1RST" description="Timer E output 1 Reset" />
      <BitField start="28" size="1" name="TE1SET" description="Timer E output 1 Set" />
      <BitField start="27" size="1" name="TDCMP2" description="Timer D Compare 2" />
      <BitField start="26" size="1" name="TDCMP1" description="Timer D Compare 1" />
      <BitField start="25" size="1" name="TD1RST" description="Timer D output 1 Reset" />
      <BitField start="24" size="1" name="TD1SET" description="Timer D output 1 Set" />
      <BitField start="19" size="1" name="TBCMP2" description="Timer B Compare 2" />
      <BitField start="18" size="1" name="TBCMP1" description="Timer B Compare 1" />
      <BitField start="17" size="1" name="TB1RST" description="Timer B output 1 Reset" />
      <BitField start="16" size="1" name="TB1SET" description="Timer B output 1 Set" />
      <BitField start="15" size="1" name="TACMP2" description="Timer A Compare 2" />
      <BitField start="14" size="1" name="TACMP1" description="Timer A Compare 1" />
      <BitField start="13" size="1" name="TA1RST" description="Timer A output 1 Reset" />
      <BitField start="12" size="1" name="TA1SET" description="Timer A output 1 Set" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
    </Register>
    <Register start="+0x60" size="0" name="CPT2CCR" access="Read/Write" description="CPT2xCR" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="TECMP2" description="Timer E Compare 2" />
      <BitField start="30" size="1" name="TECMP1" description="Timer E Compare 1" />
      <BitField start="29" size="1" name="TE1RST" description="Timer E output 1 Reset" />
      <BitField start="28" size="1" name="TE1SET" description="Timer E output 1 Set" />
      <BitField start="27" size="1" name="TDCMP2" description="Timer D Compare 2" />
      <BitField start="26" size="1" name="TDCMP1" description="Timer D Compare 1" />
      <BitField start="25" size="1" name="TD1RST" description="Timer D output 1 Reset" />
      <BitField start="24" size="1" name="TD1SET" description="Timer D output 1 Set" />
      <BitField start="19" size="1" name="TBCMP2" description="Timer B Compare 2" />
      <BitField start="18" size="1" name="TBCMP1" description="Timer B Compare 1" />
      <BitField start="17" size="1" name="TB1RST" description="Timer B output 1 Reset" />
      <BitField start="16" size="1" name="TB1SET" description="Timer B output 1 Set" />
      <BitField start="15" size="1" name="TACMP2" description="Timer A Compare 2" />
      <BitField start="14" size="1" name="TACMP1" description="Timer A Compare 1" />
      <BitField start="13" size="1" name="TA1RST" description="Timer A output 1 Reset" />
      <BitField start="12" size="1" name="TA1SET" description="Timer A output 1 Set" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
    </Register>
    <Register start="+0x64" size="0" name="OUTCR" access="Read/Write" description="Timerx Output Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="1" name="DIDL2" description="Output 2 Deadtime upon burst mode Idle&#xa;              entry" />
      <BitField start="22" size="1" name="CHP2" description="Output 2 Chopper enable" />
      <BitField start="20" size="2" name="FAULT2" description="Output 2 Fault state" />
      <BitField start="19" size="1" name="IDLES2" description="Output 2 Idle State" />
      <BitField start="18" size="1" name="IDLEM2" description="Output 2 Idle mode" />
      <BitField start="17" size="1" name="POL2" description="Output 2 polarity" />
      <BitField start="10" size="3" name="DLYPRT" description="Delayed Protection" />
      <BitField start="9" size="1" name="DLYPRTEN" description="Delayed Protection Enable" />
      <BitField start="8" size="1" name="DTEN" description="Deadtime enable" />
      <BitField start="7" size="1" name="DIDL1" description="Output 1 Deadtime upon burst mode Idle&#xa;              entry" />
      <BitField start="6" size="1" name="CHP1" description="Output 1 Chopper enable" />
      <BitField start="4" size="2" name="FAULT1" description="Output 1 Fault state" />
      <BitField start="3" size="1" name="IDLES1" description="Output 1 Idle State" />
      <BitField start="2" size="1" name="IDLEM1" description="Output 1 Idle mode" />
      <BitField start="1" size="1" name="POL1" description="Output 1 polarity" />
    </Register>
    <Register start="+0x68" size="0" name="FLTCR" access="Read/Write" description="Timerx Fault Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="FLTLCK" description="Fault sources Lock" />
      <BitField start="4" size="1" name="FLT5EN" description="Fault 5 enable" />
      <BitField start="3" size="1" name="FLT4EN" description="Fault 4 enable" />
      <BitField start="2" size="1" name="FLT3EN" description="Fault 3 enable" />
      <BitField start="1" size="1" name="FLT2EN" description="Fault 2 enable" />
      <BitField start="0" size="1" name="FLT1EN" description="Fault 1 enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="HRTIM_TIMD" start="0x40017600" description="High Resolution Timer: TIMD">
    <Register start="+0x0" size="0" name="TIMDCR" access="Read/Write" description="Timerx Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="4" name="UPDGAT" description="Update Gating" />
      <BitField start="27" size="1" name="PREEN" description="Preload enable" />
      <BitField start="25" size="2" name="DACSYNC" description="AC Synchronization" />
      <BitField start="24" size="1" name="MSTU" description="Master Timer update" />
      <BitField start="23" size="1" name="TEU" description="TEU" />
      <BitField start="22" size="1" name="TDU" description="TDU" />
      <BitField start="21" size="1" name="TCU" description="TCU" />
      <BitField start="20" size="1" name="TBU" description="TBU" />
      <BitField start="18" size="1" name="TxRSTU" description="Timerx reset update" />
      <BitField start="17" size="1" name="TxREPU" description="Timer x Repetition update" />
      <BitField start="14" size="2" name="DELCMP4" description="Delayed CMP4 mode" />
      <BitField start="12" size="2" name="DELCMP2" description="Delayed CMP2 mode" />
      <BitField start="11" size="1" name="SYNCSTRTx" description="Synchronization Starts Timer&#xa;              x" />
      <BitField start="10" size="1" name="SYNCRSTx" description="Synchronization Resets Timer&#xa;              x" />
      <BitField start="6" size="1" name="PSHPLL" description="Push-Pull mode enable" />
      <BitField start="5" size="1" name="HALF" description="Half mode enable" />
      <BitField start="4" size="1" name="RETRIG" description="Re-triggerable mode" />
      <BitField start="3" size="1" name="CONT" description="Continuous mode" />
      <BitField start="0" size="3" name="CK_PSCx" description="HRTIM Timer x Clock&#xa;              prescaler" />
    </Register>
    <Register start="+0x4" size="0" name="TIMDISR" access="ReadOnly" description="Timerx Interrupt Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="19" size="1" name="O2STAT" description="Output 2 State" />
      <BitField start="18" size="1" name="O1STAT" description="Output 1 State" />
      <BitField start="17" size="1" name="IPPSTAT" description="Idle Push Pull Status" />
      <BitField start="16" size="1" name="CPPSTAT" description="Current Push Pull Status" />
      <BitField start="14" size="1" name="DLYPRT" description="Delayed Protection Flag" />
      <BitField start="13" size="1" name="RST" description="Reset Interrupt Flag" />
      <BitField start="12" size="1" name="RSTx2" description="Output 2 Reset Interrupt&#xa;              Flag" />
      <BitField start="11" size="1" name="SETx2" description="Output 2 Set Interrupt&#xa;              Flag" />
      <BitField start="10" size="1" name="RSTx1" description="Output 1 Reset Interrupt&#xa;              Flag" />
      <BitField start="9" size="1" name="SETx1" description="Output 1 Set Interrupt&#xa;              Flag" />
      <BitField start="8" size="1" name="CPT2" description="Capture2 Interrupt Flag" />
      <BitField start="7" size="1" name="CPT1" description="Capture1 Interrupt Flag" />
      <BitField start="6" size="1" name="UPD" description="Update Interrupt Flag" />
      <BitField start="4" size="1" name="REP" description="Repetition Interrupt Flag" />
      <BitField start="3" size="1" name="CMP4" description="Compare 4 Interrupt Flag" />
      <BitField start="2" size="1" name="CMP3" description="Compare 3 Interrupt Flag" />
      <BitField start="1" size="1" name="CMP2" description="Compare 2 Interrupt Flag" />
      <BitField start="0" size="1" name="CMP1" description="Compare 1 Interrupt Flag" />
    </Register>
    <Register start="+0x8" size="0" name="TIMDICR" access="WriteOnly" description="Timerx Interrupt Clear&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="DLYPRTC" description="Delayed Protection Flag&#xa;              Clear" />
      <BitField start="13" size="1" name="RSTC" description="Reset Interrupt flag Clear" />
      <BitField start="12" size="1" name="RSTx2C" description="Output 2 Reset flag Clear" />
      <BitField start="11" size="1" name="SET2xC" description="Output 2 Set flag Clear" />
      <BitField start="10" size="1" name="RSTx1C" description="Output 1 Reset flag Clear" />
      <BitField start="9" size="1" name="SET1xC" description="Output 1 Set flag Clear" />
      <BitField start="8" size="1" name="CPT2C" description="Capture2 Interrupt flag&#xa;              Clear" />
      <BitField start="7" size="1" name="CPT1C" description="Capture1 Interrupt flag&#xa;              Clear" />
      <BitField start="6" size="1" name="UPDC" description="Update Interrupt flag&#xa;              Clear" />
      <BitField start="4" size="1" name="REPC" description="Repetition Interrupt flag&#xa;              Clear" />
      <BitField start="3" size="1" name="CMP4C" description="Compare 4 Interrupt flag&#xa;              Clear" />
      <BitField start="2" size="1" name="CMP3C" description="Compare 3 Interrupt flag&#xa;              Clear" />
      <BitField start="1" size="1" name="CMP2C" description="Compare 2 Interrupt flag&#xa;              Clear" />
      <BitField start="0" size="1" name="CMP1C" description="Compare 1 Interrupt flag&#xa;              Clear" />
    </Register>
    <Register start="+0xC" size="0" name="TIMDDIER5" access="Read/Write" description="TIMxDIER5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="1" name="DLYPRTDE" description="DLYPRTDE" />
      <BitField start="29" size="1" name="RSTDE" description="RSTDE" />
      <BitField start="28" size="1" name="RSTx2DE" description="RSTx2DE" />
      <BitField start="27" size="1" name="SETx2DE" description="SETx2DE" />
      <BitField start="26" size="1" name="RSTx1DE" description="RSTx1DE" />
      <BitField start="25" size="1" name="SET1xDE" description="SET1xDE" />
      <BitField start="24" size="1" name="CPT2DE" description="CPT2DE" />
      <BitField start="23" size="1" name="CPT1DE" description="CPT1DE" />
      <BitField start="22" size="1" name="UPDDE" description="UPDDE" />
      <BitField start="20" size="1" name="REPDE" description="REPDE" />
      <BitField start="19" size="1" name="CMP4DE" description="CMP4DE" />
      <BitField start="18" size="1" name="CMP3DE" description="CMP3DE" />
      <BitField start="17" size="1" name="CMP2DE" description="CMP2DE" />
      <BitField start="16" size="1" name="CMP1DE" description="CMP1DE" />
      <BitField start="14" size="1" name="DLYPRTIE" description="DLYPRTIE" />
      <BitField start="13" size="1" name="RSTIE" description="RSTIE" />
      <BitField start="12" size="1" name="RSTx2IE" description="RSTx2IE" />
      <BitField start="11" size="1" name="SETx2IE" description="SETx2IE" />
      <BitField start="10" size="1" name="RSTx1IE" description="RSTx1IE" />
      <BitField start="9" size="1" name="SET1xIE" description="SET1xIE" />
      <BitField start="8" size="1" name="CPT2IE" description="CPT2IE" />
      <BitField start="7" size="1" name="CPT1IE" description="CPT1IE" />
      <BitField start="6" size="1" name="UPDIE" description="UPDIE" />
      <BitField start="4" size="1" name="REPIE" description="REPIE" />
      <BitField start="3" size="1" name="CMP4IE" description="CMP4IE" />
      <BitField start="2" size="1" name="CMP3IE" description="CMP3IE" />
      <BitField start="1" size="1" name="CMP2IE" description="CMP2IE" />
      <BitField start="0" size="1" name="CMP1IE" description="CMP1IE" />
    </Register>
    <Register start="+0x10" size="0" name="CNTDR" access="Read/Write" description="Timerx Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNTx" description="Timerx Counter value" />
    </Register>
    <Register start="+0x14" size="0" name="PERDR" access="Read/Write" description="Timerx Period Register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PERx" description="Timerx Period value" />
    </Register>
    <Register start="+0x18" size="0" name="REPDR" access="Read/Write" description="Timerx Repetition Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REPx" description="Timerx Repetition counter&#xa;              value" />
    </Register>
    <Register start="+0x1C" size="0" name="CMP1DR" access="Read/Write" description="Timerx Compare 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
    </Register>
    <Register start="+0x20" size="0" name="CMP1CDR" access="Read/Write" description="Timerx Compare 1 Compound&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="REPx" description="Timerx Repetition value (aliased from&#xa;              HRTIM_REPx register)" />
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
    </Register>
    <Register start="+0x24" size="0" name="CMP2DR" access="Read/Write" description="Timerx Compare 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP2x" description="Timerx Compare 2 value" />
    </Register>
    <Register start="+0x28" size="0" name="CMP3DR" access="Read/Write" description="Timerx Compare 3 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP3x" description="Timerx Compare 3 value" />
    </Register>
    <Register start="+0x2C" size="0" name="CMP4DR" access="Read/Write" description="Timerx Compare 4 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP4x" description="Timerx Compare 4 value" />
    </Register>
    <Register start="+0x30" size="0" name="CPT1DR" access="ReadOnly" description="Timerx Capture 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT1x" description="Timerx Capture 1 value" />
    </Register>
    <Register start="+0x34" size="0" name="CPT2DR" access="ReadOnly" description="Timerx Capture 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT2x" description="Timerx Capture 2 value" />
    </Register>
    <Register start="+0x38" size="0" name="DTDR" access="Read/Write" description="Timerx Deadtime Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="DTFLKx" description="Deadtime Falling Lock" />
      <BitField start="30" size="1" name="DTFSLKx" description="Deadtime Falling Sign Lock" />
      <BitField start="25" size="1" name="SDTFx" description="Sign Deadtime Falling&#xa;              value" />
      <BitField start="16" size="9" name="DTFx" description="Deadtime Falling value" />
      <BitField start="15" size="1" name="DTRLKx" description="Deadtime Rising Lock" />
      <BitField start="14" size="1" name="DTRSLKx" description="Deadtime Rising Sign Lock" />
      <BitField start="10" size="3" name="DTPRSC" description="Deadtime Prescaler" />
      <BitField start="9" size="1" name="SDTRx" description="Sign Deadtime Rising value" />
      <BitField start="0" size="9" name="DTRx" description="Deadtime Rising value" />
    </Register>
    <Register start="+0x3C" size="0" name="SETD1R" access="Read/Write" description="Timerx Output1 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="Registers update (transfer preload to&#xa;              active)" />
      <BitField start="30" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="Timer Event 9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="Timer Event 8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="Timer Event 7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="Timer Event 6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="Timer Event 5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="Timer Event 4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="Timer Event 3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="Timer Event 2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="Timer Event 1" />
      <BitField start="11" size="1" name="MSTCMP4" description="Master Compare 4" />
      <BitField start="10" size="1" name="MSTCMP3" description="Master Compare 3" />
      <BitField start="9" size="1" name="MSTCMP2" description="Master Compare 2" />
      <BitField start="8" size="1" name="MSTCMP1" description="Master Compare 1" />
      <BitField start="7" size="1" name="MSTPER" description="Master Period" />
      <BitField start="6" size="1" name="CMP4" description="Timer A compare 4" />
      <BitField start="5" size="1" name="CMP3" description="Timer A compare 3" />
      <BitField start="4" size="1" name="CMP2" description="Timer A compare 2" />
      <BitField start="3" size="1" name="CMP1" description="Timer A compare 1" />
      <BitField start="2" size="1" name="PER" description="Timer A Period" />
      <BitField start="1" size="1" name="RESYNC" description="Timer A resynchronizaton" />
      <BitField start="0" size="1" name="SST" description="Software Set trigger" />
    </Register>
    <Register start="+0x40" size="0" name="RSTD1R" access="Read/Write" description="Timerx Output1 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="0" size="1" name="SRT" description="SRT" />
    </Register>
    <Register start="+0x44" size="0" name="SETD2R" access="Read/Write" description="Timerx Output2 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="0" size="1" name="SST" description="SST" />
    </Register>
    <Register start="+0x48" size="0" name="RSTD2R" access="Read/Write" description="Timerx Output2 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="0" size="1" name="SRT" description="SRT" />
    </Register>
    <Register start="+0x4C" size="0" name="EEFDR1" access="Read/Write" description="Timerx External Event Filtering Register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="4" name="EE5FLTR" description="External Event 5 filter" />
      <BitField start="24" size="1" name="EE5LTCH" description="External Event 5 latch" />
      <BitField start="19" size="4" name="EE4FLTR" description="External Event 4 filter" />
      <BitField start="18" size="1" name="EE4LTCH" description="External Event 4 latch" />
      <BitField start="13" size="4" name="EE3FLTR" description="External Event 3 filter" />
      <BitField start="12" size="1" name="EE3LTCH" description="External Event 3 latch" />
      <BitField start="7" size="4" name="EE2FLTR" description="External Event 2 filter" />
      <BitField start="6" size="1" name="EE2LTCH" description="External Event 2 latch" />
      <BitField start="1" size="4" name="EE1FLTR" description="External Event 1 filter" />
      <BitField start="0" size="1" name="EE1LTCH" description="External Event 1 latch" />
    </Register>
    <Register start="+0x50" size="0" name="EEFDR2" access="Read/Write" description="Timerx External Event Filtering Register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="4" name="EE10FLTR" description="External Event 10 filter" />
      <BitField start="24" size="1" name="EE10LTCH" description="External Event 10 latch" />
      <BitField start="19" size="4" name="EE9FLTR" description="External Event 9 filter" />
      <BitField start="18" size="1" name="EE9LTCH" description="External Event 9 latch" />
      <BitField start="13" size="4" name="EE8FLTR" description="External Event 8 filter" />
      <BitField start="12" size="1" name="EE8LTCH" description="External Event 8 latch" />
      <BitField start="7" size="4" name="EE7FLTR" description="External Event 7 filter" />
      <BitField start="6" size="1" name="EE7LTCH" description="External Event 7 latch" />
      <BitField start="1" size="4" name="EE6FLTR" description="External Event 6 filter" />
      <BitField start="0" size="1" name="EE6LTCH" description="External Event 6 latch" />
    </Register>
    <Register start="+0x54" size="0" name="RSTDR" access="Read/Write" description="TimerA Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="1" name="TIMECMP4" description="Timer E Compare 4" />
      <BitField start="29" size="1" name="TIMECMP2" description="Timer E Compare 2" />
      <BitField start="28" size="1" name="TIMECMP1" description="Timer E Compare 1" />
      <BitField start="27" size="1" name="TIMCCMP4" description="Timer C Compare 4" />
      <BitField start="26" size="1" name="TIMCCMP2" description="Timer C Compare 2" />
      <BitField start="25" size="1" name="TIMCCMP1" description="Timer C Compare 1" />
      <BitField start="24" size="1" name="TIMBCMP4" description="Timer B Compare 4" />
      <BitField start="23" size="1" name="TIMBCMP2" description="Timer B Compare 2" />
      <BitField start="22" size="1" name="TIMBCMP1" description="Timer B Compare 1" />
      <BitField start="21" size="1" name="TIMACMP4" description="Timer A Compare 4" />
      <BitField start="20" size="1" name="TIMACMP2" description="Timer A Compare 2" />
      <BitField start="19" size="1" name="TIMACMP1" description="Timer A Compare 1" />
      <BitField start="18" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="17" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="16" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="15" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="14" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="13" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="12" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="11" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="10" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="9" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="8" size="1" name="MSTCMP4" description="Master compare 4" />
      <BitField start="7" size="1" name="MSTCMP3" description="Master compare 3" />
      <BitField start="6" size="1" name="MSTCMP2" description="Master compare 2" />
      <BitField start="5" size="1" name="MSTCMP1" description="Master compare 1" />
      <BitField start="4" size="1" name="MSTPER" description="Master timer Period" />
      <BitField start="3" size="1" name="CMP4" description="Timer A compare 4 reset" />
      <BitField start="2" size="1" name="CMP2" description="Timer A compare 2 reset" />
      <BitField start="1" size="1" name="UPDT" description="Timer A Update reset" />
    </Register>
    <Register start="+0x58" size="0" name="CHPDR" access="Read/Write" description="Timerx Chopper Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="4" name="STRTPW" description="STRTPW" />
      <BitField start="4" size="3" name="CHPDTY" description="Timerx chopper duty cycle&#xa;              value" />
      <BitField start="0" size="4" name="CHPFRQ" description="Timerx carrier frequency&#xa;              value" />
    </Register>
    <Register start="+0x5C" size="0" name="CPT1DCR" access="Read/Write" description="Timerx Capture 2 Control&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="TECMP2" description="Timer E Compare 2" />
      <BitField start="30" size="1" name="TECMP1" description="Timer E Compare 1" />
      <BitField start="29" size="1" name="TE1RST" description="Timer E output 1 Reset" />
      <BitField start="28" size="1" name="TE1SET" description="Timer E output 1 Set" />
      <BitField start="23" size="1" name="TCCMP2" description="Timer C Compare 2" />
      <BitField start="22" size="1" name="TCCMP1" description="Timer C Compare 1" />
      <BitField start="21" size="1" name="TC1RST" description="Timer C output 1 Reset" />
      <BitField start="20" size="1" name="TC1SET" description="Timer C output 1 Set" />
      <BitField start="19" size="1" name="TBCMP2" description="Timer B Compare 2" />
      <BitField start="18" size="1" name="TBCMP1" description="Timer B Compare 1" />
      <BitField start="17" size="1" name="TB1RST" description="Timer B output 1 Reset" />
      <BitField start="16" size="1" name="TB1SET" description="Timer B output 1 Set" />
      <BitField start="15" size="1" name="TACMP2" description="Timer A Compare 2" />
      <BitField start="14" size="1" name="TACMP1" description="Timer A Compare 1" />
      <BitField start="13" size="1" name="TA1RST" description="Timer A output 1 Reset" />
      <BitField start="12" size="1" name="TA1SET" description="Timer A output 1 Set" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
    </Register>
    <Register start="+0x60" size="0" name="CPT2DCR" access="Read/Write" description="CPT2xCR" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="TECMP2" description="Timer E Compare 2" />
      <BitField start="30" size="1" name="TECMP1" description="Timer E Compare 1" />
      <BitField start="29" size="1" name="TE1RST" description="Timer E output 1 Reset" />
      <BitField start="28" size="1" name="TE1SET" description="Timer E output 1 Set" />
      <BitField start="23" size="1" name="TCCMP2" description="Timer C Compare 2" />
      <BitField start="22" size="1" name="TCCMP1" description="Timer C Compare 1" />
      <BitField start="21" size="1" name="TC1RST" description="Timer C output 1 Reset" />
      <BitField start="20" size="1" name="TC1SET" description="Timer C output 1 Set" />
      <BitField start="19" size="1" name="TBCMP2" description="Timer B Compare 2" />
      <BitField start="18" size="1" name="TBCMP1" description="Timer B Compare 1" />
      <BitField start="17" size="1" name="TB1RST" description="Timer B output 1 Reset" />
      <BitField start="16" size="1" name="TB1SET" description="Timer B output 1 Set" />
      <BitField start="15" size="1" name="TACMP2" description="Timer A Compare 2" />
      <BitField start="14" size="1" name="TACMP1" description="Timer A Compare 1" />
      <BitField start="13" size="1" name="TA1RST" description="Timer A output 1 Reset" />
      <BitField start="12" size="1" name="TA1SET" description="Timer A output 1 Set" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
    </Register>
    <Register start="+0x64" size="0" name="OUTDR" access="Read/Write" description="Timerx Output Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="1" name="DIDL2" description="Output 2 Deadtime upon burst mode Idle&#xa;              entry" />
      <BitField start="22" size="1" name="CHP2" description="Output 2 Chopper enable" />
      <BitField start="20" size="2" name="FAULT2" description="Output 2 Fault state" />
      <BitField start="19" size="1" name="IDLES2" description="Output 2 Idle State" />
      <BitField start="18" size="1" name="IDLEM2" description="Output 2 Idle mode" />
      <BitField start="17" size="1" name="POL2" description="Output 2 polarity" />
      <BitField start="10" size="3" name="DLYPRT" description="Delayed Protection" />
      <BitField start="9" size="1" name="DLYPRTEN" description="Delayed Protection Enable" />
      <BitField start="8" size="1" name="DTEN" description="Deadtime enable" />
      <BitField start="7" size="1" name="DIDL1" description="Output 1 Deadtime upon burst mode Idle&#xa;              entry" />
      <BitField start="6" size="1" name="CHP1" description="Output 1 Chopper enable" />
      <BitField start="4" size="2" name="FAULT1" description="Output 1 Fault state" />
      <BitField start="3" size="1" name="IDLES1" description="Output 1 Idle State" />
      <BitField start="2" size="1" name="IDLEM1" description="Output 1 Idle mode" />
      <BitField start="1" size="1" name="POL1" description="Output 1 polarity" />
    </Register>
    <Register start="+0x68" size="0" name="FLTDR" access="Read/Write" description="Timerx Fault Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="FLTLCK" description="Fault sources Lock" />
      <BitField start="4" size="1" name="FLT5EN" description="Fault 5 enable" />
      <BitField start="3" size="1" name="FLT4EN" description="Fault 4 enable" />
      <BitField start="2" size="1" name="FLT3EN" description="Fault 3 enable" />
      <BitField start="1" size="1" name="FLT2EN" description="Fault 2 enable" />
      <BitField start="0" size="1" name="FLT1EN" description="Fault 1 enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="HRTIM_TIME" start="0x40017680" description="High Resolution Timer: TIME">
    <Register start="+0x0" size="0" name="TIMECR" access="Read/Write" description="Timerx Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="4" name="UPDGAT" description="Update Gating" />
      <BitField start="27" size="1" name="PREEN" description="Preload enable" />
      <BitField start="25" size="2" name="DACSYNC" description="AC Synchronization" />
      <BitField start="24" size="1" name="MSTU" description="Master Timer update" />
      <BitField start="23" size="1" name="TEU" description="TEU" />
      <BitField start="22" size="1" name="TDU" description="TDU" />
      <BitField start="21" size="1" name="TCU" description="TCU" />
      <BitField start="20" size="1" name="TBU" description="TBU" />
      <BitField start="18" size="1" name="TxRSTU" description="Timerx reset update" />
      <BitField start="17" size="1" name="TxREPU" description="Timer x Repetition update" />
      <BitField start="14" size="2" name="DELCMP4" description="Delayed CMP4 mode" />
      <BitField start="12" size="2" name="DELCMP2" description="Delayed CMP2 mode" />
      <BitField start="11" size="1" name="SYNCSTRTx" description="Synchronization Starts Timer&#xa;              x" />
      <BitField start="10" size="1" name="SYNCRSTx" description="Synchronization Resets Timer&#xa;              x" />
      <BitField start="6" size="1" name="PSHPLL" description="Push-Pull mode enable" />
      <BitField start="5" size="1" name="HALF" description="Half mode enable" />
      <BitField start="4" size="1" name="RETRIG" description="Re-triggerable mode" />
      <BitField start="3" size="1" name="CONT" description="Continuous mode" />
      <BitField start="0" size="3" name="CK_PSCx" description="HRTIM Timer x Clock&#xa;              prescaler" />
    </Register>
    <Register start="+0x4" size="0" name="TIMEISR" access="ReadOnly" description="Timerx Interrupt Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="19" size="1" name="O2STAT" description="Output 2 State" />
      <BitField start="18" size="1" name="O1STAT" description="Output 1 State" />
      <BitField start="17" size="1" name="IPPSTAT" description="Idle Push Pull Status" />
      <BitField start="16" size="1" name="CPPSTAT" description="Current Push Pull Status" />
      <BitField start="14" size="1" name="DLYPRT" description="Delayed Protection Flag" />
      <BitField start="13" size="1" name="RST" description="Reset Interrupt Flag" />
      <BitField start="12" size="1" name="RSTx2" description="Output 2 Reset Interrupt&#xa;              Flag" />
      <BitField start="11" size="1" name="SETx2" description="Output 2 Set Interrupt&#xa;              Flag" />
      <BitField start="10" size="1" name="RSTx1" description="Output 1 Reset Interrupt&#xa;              Flag" />
      <BitField start="9" size="1" name="SETx1" description="Output 1 Set Interrupt&#xa;              Flag" />
      <BitField start="8" size="1" name="CPT2" description="Capture2 Interrupt Flag" />
      <BitField start="7" size="1" name="CPT1" description="Capture1 Interrupt Flag" />
      <BitField start="6" size="1" name="UPD" description="Update Interrupt Flag" />
      <BitField start="4" size="1" name="REP" description="Repetition Interrupt Flag" />
      <BitField start="3" size="1" name="CMP4" description="Compare 4 Interrupt Flag" />
      <BitField start="2" size="1" name="CMP3" description="Compare 3 Interrupt Flag" />
      <BitField start="1" size="1" name="CMP2" description="Compare 2 Interrupt Flag" />
      <BitField start="0" size="1" name="CMP1" description="Compare 1 Interrupt Flag" />
    </Register>
    <Register start="+0x8" size="0" name="TIMEICR" access="WriteOnly" description="Timerx Interrupt Clear&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="DLYPRTC" description="Delayed Protection Flag&#xa;              Clear" />
      <BitField start="13" size="1" name="RSTC" description="Reset Interrupt flag Clear" />
      <BitField start="12" size="1" name="RSTx2C" description="Output 2 Reset flag Clear" />
      <BitField start="11" size="1" name="SET2xC" description="Output 2 Set flag Clear" />
      <BitField start="10" size="1" name="RSTx1C" description="Output 1 Reset flag Clear" />
      <BitField start="9" size="1" name="SET1xC" description="Output 1 Set flag Clear" />
      <BitField start="8" size="1" name="CPT2C" description="Capture2 Interrupt flag&#xa;              Clear" />
      <BitField start="7" size="1" name="CPT1C" description="Capture1 Interrupt flag&#xa;              Clear" />
      <BitField start="6" size="1" name="UPDC" description="Update Interrupt flag&#xa;              Clear" />
      <BitField start="4" size="1" name="REPC" description="Repetition Interrupt flag&#xa;              Clear" />
      <BitField start="3" size="1" name="CMP4C" description="Compare 4 Interrupt flag&#xa;              Clear" />
      <BitField start="2" size="1" name="CMP3C" description="Compare 3 Interrupt flag&#xa;              Clear" />
      <BitField start="1" size="1" name="CMP2C" description="Compare 2 Interrupt flag&#xa;              Clear" />
      <BitField start="0" size="1" name="CMP1C" description="Compare 1 Interrupt flag&#xa;              Clear" />
    </Register>
    <Register start="+0xC" size="0" name="TIMEDIER5" access="Read/Write" description="TIMxDIER5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="1" name="DLYPRTDE" description="DLYPRTDE" />
      <BitField start="29" size="1" name="RSTDE" description="RSTDE" />
      <BitField start="28" size="1" name="RSTx2DE" description="RSTx2DE" />
      <BitField start="27" size="1" name="SETx2DE" description="SETx2DE" />
      <BitField start="26" size="1" name="RSTx1DE" description="RSTx1DE" />
      <BitField start="25" size="1" name="SET1xDE" description="SET1xDE" />
      <BitField start="24" size="1" name="CPT2DE" description="CPT2DE" />
      <BitField start="23" size="1" name="CPT1DE" description="CPT1DE" />
      <BitField start="22" size="1" name="UPDDE" description="UPDDE" />
      <BitField start="20" size="1" name="REPDE" description="REPDE" />
      <BitField start="19" size="1" name="CMP4DE" description="CMP4DE" />
      <BitField start="18" size="1" name="CMP3DE" description="CMP3DE" />
      <BitField start="17" size="1" name="CMP2DE" description="CMP2DE" />
      <BitField start="16" size="1" name="CMP1DE" description="CMP1DE" />
      <BitField start="14" size="1" name="DLYPRTIE" description="DLYPRTIE" />
      <BitField start="13" size="1" name="RSTIE" description="RSTIE" />
      <BitField start="12" size="1" name="RSTx2IE" description="RSTx2IE" />
      <BitField start="11" size="1" name="SETx2IE" description="SETx2IE" />
      <BitField start="10" size="1" name="RSTx1IE" description="RSTx1IE" />
      <BitField start="9" size="1" name="SET1xIE" description="SET1xIE" />
      <BitField start="8" size="1" name="CPT2IE" description="CPT2IE" />
      <BitField start="7" size="1" name="CPT1IE" description="CPT1IE" />
      <BitField start="6" size="1" name="UPDIE" description="UPDIE" />
      <BitField start="4" size="1" name="REPIE" description="REPIE" />
      <BitField start="3" size="1" name="CMP4IE" description="CMP4IE" />
      <BitField start="2" size="1" name="CMP3IE" description="CMP3IE" />
      <BitField start="1" size="1" name="CMP2IE" description="CMP2IE" />
      <BitField start="0" size="1" name="CMP1IE" description="CMP1IE" />
    </Register>
    <Register start="+0x10" size="0" name="CNTER" access="Read/Write" description="Timerx Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNTx" description="Timerx Counter value" />
    </Register>
    <Register start="+0x14" size="0" name="PERER" access="Read/Write" description="Timerx Period Register" reset_value="0x0000FFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PERx" description="Timerx Period value" />
    </Register>
    <Register start="+0x18" size="0" name="REPER" access="Read/Write" description="Timerx Repetition Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REPx" description="Timerx Repetition counter&#xa;              value" />
    </Register>
    <Register start="+0x1C" size="0" name="CMP1ER" access="Read/Write" description="Timerx Compare 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
    </Register>
    <Register start="+0x20" size="0" name="CMP1CER" access="Read/Write" description="Timerx Compare 1 Compound&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="REPx" description="Timerx Repetition value (aliased from&#xa;              HRTIM_REPx register)" />
      <BitField start="0" size="16" name="CMP1x" description="Timerx Compare 1 value" />
    </Register>
    <Register start="+0x24" size="0" name="CMP2ER" access="Read/Write" description="Timerx Compare 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP2x" description="Timerx Compare 2 value" />
    </Register>
    <Register start="+0x28" size="0" name="CMP3ER" access="Read/Write" description="Timerx Compare 3 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP3x" description="Timerx Compare 3 value" />
    </Register>
    <Register start="+0x2C" size="0" name="CMP4ER" access="Read/Write" description="Timerx Compare 4 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CMP4x" description="Timerx Compare 4 value" />
    </Register>
    <Register start="+0x30" size="0" name="CPT1ER" access="ReadOnly" description="Timerx Capture 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT1x" description="Timerx Capture 1 value" />
    </Register>
    <Register start="+0x34" size="0" name="CPT2ER" access="ReadOnly" description="Timerx Capture 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CPT2x" description="Timerx Capture 2 value" />
    </Register>
    <Register start="+0x38" size="0" name="DTER" access="Read/Write" description="Timerx Deadtime Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="DTFLKx" description="Deadtime Falling Lock" />
      <BitField start="30" size="1" name="DTFSLKx" description="Deadtime Falling Sign Lock" />
      <BitField start="25" size="1" name="SDTFx" description="Sign Deadtime Falling&#xa;              value" />
      <BitField start="16" size="9" name="DTFx" description="Deadtime Falling value" />
      <BitField start="15" size="1" name="DTRLKx" description="Deadtime Rising Lock" />
      <BitField start="14" size="1" name="DTRSLKx" description="Deadtime Rising Sign Lock" />
      <BitField start="10" size="3" name="DTPRSC" description="Deadtime Prescaler" />
      <BitField start="9" size="1" name="SDTRx" description="Sign Deadtime Rising value" />
      <BitField start="0" size="9" name="DTRx" description="Deadtime Rising value" />
    </Register>
    <Register start="+0x3C" size="0" name="SETE1R" access="Read/Write" description="Timerx Output1 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="Registers update (transfer preload to&#xa;              active)" />
      <BitField start="30" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="Timer Event 9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="Timer Event 8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="Timer Event 7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="Timer Event 6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="Timer Event 5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="Timer Event 4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="Timer Event 3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="Timer Event 2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="Timer Event 1" />
      <BitField start="11" size="1" name="MSTCMP4" description="Master Compare 4" />
      <BitField start="10" size="1" name="MSTCMP3" description="Master Compare 3" />
      <BitField start="9" size="1" name="MSTCMP2" description="Master Compare 2" />
      <BitField start="8" size="1" name="MSTCMP1" description="Master Compare 1" />
      <BitField start="7" size="1" name="MSTPER" description="Master Period" />
      <BitField start="6" size="1" name="CMP4" description="Timer A compare 4" />
      <BitField start="5" size="1" name="CMP3" description="Timer A compare 3" />
      <BitField start="4" size="1" name="CMP2" description="Timer A compare 2" />
      <BitField start="3" size="1" name="CMP1" description="Timer A compare 1" />
      <BitField start="2" size="1" name="PER" description="Timer A Period" />
      <BitField start="1" size="1" name="RESYNC" description="Timer A resynchronizaton" />
      <BitField start="0" size="1" name="SST" description="Software Set trigger" />
    </Register>
    <Register start="+0x40" size="0" name="RSTE1R" access="Read/Write" description="Timerx Output1 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="0" size="1" name="SRT" description="SRT" />
    </Register>
    <Register start="+0x44" size="0" name="SETE2R" access="Read/Write" description="Timerx Output2 Set Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="0" size="1" name="SST" description="SST" />
    </Register>
    <Register start="+0x48" size="0" name="RSTE2R" access="Read/Write" description="Timerx Output2 Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="UPDATE" description="UPDATE" />
      <BitField start="30" size="1" name="EXTEVNT10" description="EXTEVNT10" />
      <BitField start="29" size="1" name="EXTEVNT9" description="EXTEVNT9" />
      <BitField start="28" size="1" name="EXTEVNT8" description="EXTEVNT8" />
      <BitField start="27" size="1" name="EXTEVNT7" description="EXTEVNT7" />
      <BitField start="26" size="1" name="EXTEVNT6" description="EXTEVNT6" />
      <BitField start="25" size="1" name="EXTEVNT5" description="EXTEVNT5" />
      <BitField start="24" size="1" name="EXTEVNT4" description="EXTEVNT4" />
      <BitField start="23" size="1" name="EXTEVNT3" description="EXTEVNT3" />
      <BitField start="22" size="1" name="EXTEVNT2" description="EXTEVNT2" />
      <BitField start="21" size="1" name="EXTEVNT1" description="EXTEVNT1" />
      <BitField start="20" size="1" name="TIMEVNT9" description="TIMEVNT9" />
      <BitField start="19" size="1" name="TIMEVNT8" description="TIMEVNT8" />
      <BitField start="18" size="1" name="TIMEVNT7" description="TIMEVNT7" />
      <BitField start="17" size="1" name="TIMEVNT6" description="TIMEVNT6" />
      <BitField start="16" size="1" name="TIMEVNT5" description="TIMEVNT5" />
      <BitField start="15" size="1" name="TIMEVNT4" description="TIMEVNT4" />
      <BitField start="14" size="1" name="TIMEVNT3" description="TIMEVNT3" />
      <BitField start="13" size="1" name="TIMEVNT2" description="TIMEVNT2" />
      <BitField start="12" size="1" name="TIMEVNT1" description="TIMEVNT1" />
      <BitField start="11" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="10" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="9" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="8" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="7" size="1" name="MSTPER" description="MSTPER" />
      <BitField start="6" size="1" name="CMP4" description="CMP4" />
      <BitField start="5" size="1" name="CMP3" description="CMP3" />
      <BitField start="4" size="1" name="CMP2" description="CMP2" />
      <BitField start="3" size="1" name="CMP1" description="CMP1" />
      <BitField start="2" size="1" name="PER" description="PER" />
      <BitField start="1" size="1" name="RESYNC" description="RESYNC" />
      <BitField start="0" size="1" name="SRT" description="SRT" />
    </Register>
    <Register start="+0x4C" size="0" name="EEFER1" access="Read/Write" description="Timerx External Event Filtering Register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="4" name="EE5FLTR" description="External Event 5 filter" />
      <BitField start="24" size="1" name="EE5LTCH" description="External Event 5 latch" />
      <BitField start="19" size="4" name="EE4FLTR" description="External Event 4 filter" />
      <BitField start="18" size="1" name="EE4LTCH" description="External Event 4 latch" />
      <BitField start="13" size="4" name="EE3FLTR" description="External Event 3 filter" />
      <BitField start="12" size="1" name="EE3LTCH" description="External Event 3 latch" />
      <BitField start="7" size="4" name="EE2FLTR" description="External Event 2 filter" />
      <BitField start="6" size="1" name="EE2LTCH" description="External Event 2 latch" />
      <BitField start="1" size="4" name="EE1FLTR" description="External Event 1 filter" />
      <BitField start="0" size="1" name="EE1LTCH" description="External Event 1 latch" />
    </Register>
    <Register start="+0x50" size="0" name="EEFER2" access="Read/Write" description="Timerx External Event Filtering Register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="4" name="EE10FLTR" description="External Event 10 filter" />
      <BitField start="24" size="1" name="EE10LTCH" description="External Event 10 latch" />
      <BitField start="19" size="4" name="EE9FLTR" description="External Event 9 filter" />
      <BitField start="18" size="1" name="EE9LTCH" description="External Event 9 latch" />
      <BitField start="13" size="4" name="EE8FLTR" description="External Event 8 filter" />
      <BitField start="12" size="1" name="EE8LTCH" description="External Event 8 latch" />
      <BitField start="7" size="4" name="EE7FLTR" description="External Event 7 filter" />
      <BitField start="6" size="1" name="EE7LTCH" description="External Event 7 latch" />
      <BitField start="1" size="4" name="EE6FLTR" description="External Event 6 filter" />
      <BitField start="0" size="1" name="EE6LTCH" description="External Event 6 latch" />
    </Register>
    <Register start="+0x54" size="0" name="RSTER" access="Read/Write" description="TimerA Reset Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="30" size="1" name="TIMDCMP4" description="Timer D Compare 4" />
      <BitField start="29" size="1" name="TIMDCMP2" description="Timer D Compare 2" />
      <BitField start="28" size="1" name="TIMDCMP1" description="Timer D Compare 1" />
      <BitField start="27" size="1" name="TIMCCMP4" description="Timer C Compare 4" />
      <BitField start="26" size="1" name="TIMCCMP2" description="Timer C Compare 2" />
      <BitField start="25" size="1" name="TIMCCMP1" description="Timer C Compare 1" />
      <BitField start="24" size="1" name="TIMBCMP4" description="Timer B Compare 4" />
      <BitField start="23" size="1" name="TIMBCMP2" description="Timer B Compare 2" />
      <BitField start="22" size="1" name="TIMBCMP1" description="Timer B Compare 1" />
      <BitField start="21" size="1" name="TIMACMP4" description="Timer A Compare 4" />
      <BitField start="20" size="1" name="TIMACMP2" description="Timer A Compare 2" />
      <BitField start="19" size="1" name="TIMACMP1" description="Timer A Compare 1" />
      <BitField start="18" size="1" name="EXTEVNT10" description="External Event 10" />
      <BitField start="17" size="1" name="EXTEVNT9" description="External Event 9" />
      <BitField start="16" size="1" name="EXTEVNT8" description="External Event 8" />
      <BitField start="15" size="1" name="EXTEVNT7" description="External Event 7" />
      <BitField start="14" size="1" name="EXTEVNT6" description="External Event 6" />
      <BitField start="13" size="1" name="EXTEVNT5" description="External Event 5" />
      <BitField start="12" size="1" name="EXTEVNT4" description="External Event 4" />
      <BitField start="11" size="1" name="EXTEVNT3" description="External Event 3" />
      <BitField start="10" size="1" name="EXTEVNT2" description="External Event 2" />
      <BitField start="9" size="1" name="EXTEVNT1" description="External Event 1" />
      <BitField start="8" size="1" name="MSTCMP4" description="Master compare 4" />
      <BitField start="7" size="1" name="MSTCMP3" description="Master compare 3" />
      <BitField start="6" size="1" name="MSTCMP2" description="Master compare 2" />
      <BitField start="5" size="1" name="MSTCMP1" description="Master compare 1" />
      <BitField start="4" size="1" name="MSTPER" description="Master timer Period" />
      <BitField start="3" size="1" name="CMP4" description="Timer A compare 4 reset" />
      <BitField start="2" size="1" name="CMP2" description="Timer A compare 2 reset" />
      <BitField start="1" size="1" name="UPDT" description="Timer A Update reset" />
    </Register>
    <Register start="+0x58" size="0" name="CHPER" access="Read/Write" description="Timerx Chopper Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="4" name="STRTPW" description="STRTPW" />
      <BitField start="4" size="3" name="CHPDTY" description="Timerx chopper duty cycle&#xa;              value" />
      <BitField start="0" size="4" name="CHPFRQ" description="Timerx carrier frequency&#xa;              value" />
    </Register>
    <Register start="+0x5C" size="0" name="CPT1ECR" access="Read/Write" description="Timerx Capture 2 Control&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="TDCMP2" description="Timer D Compare 2" />
      <BitField start="26" size="1" name="TDCMP1" description="Timer D Compare 1" />
      <BitField start="25" size="1" name="TD1RST" description="Timer D output 1 Reset" />
      <BitField start="24" size="1" name="TD1SET" description="Timer D output 1 Set" />
      <BitField start="23" size="1" name="TCCMP2" description="Timer C Compare 2" />
      <BitField start="22" size="1" name="TCCMP1" description="Timer C Compare 1" />
      <BitField start="21" size="1" name="TC1RST" description="Timer C output 1 Reset" />
      <BitField start="20" size="1" name="TC1SET" description="Timer C output 1 Set" />
      <BitField start="19" size="1" name="TBCMP2" description="Timer B Compare 2" />
      <BitField start="18" size="1" name="TBCMP1" description="Timer B Compare 1" />
      <BitField start="17" size="1" name="TB1RST" description="Timer B output 1 Reset" />
      <BitField start="16" size="1" name="TB1SET" description="Timer B output 1 Set" />
      <BitField start="15" size="1" name="TACMP2" description="Timer A Compare 2" />
      <BitField start="14" size="1" name="TACMP1" description="Timer A Compare 1" />
      <BitField start="13" size="1" name="TA1RST" description="Timer A output 1 Reset" />
      <BitField start="12" size="1" name="TA1SET" description="Timer A output 1 Set" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
    </Register>
    <Register start="+0x60" size="0" name="CPT2ECR" access="Read/Write" description="CPT2xCR" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="TDCMP2" description="Timer D Compare 2" />
      <BitField start="26" size="1" name="TDCMP1" description="Timer D Compare 1" />
      <BitField start="25" size="1" name="TD1RST" description="Timer D output 1 Reset" />
      <BitField start="24" size="1" name="TD1SET" description="Timer D output 1 Set" />
      <BitField start="23" size="1" name="TCCMP2" description="Timer C Compare 2" />
      <BitField start="22" size="1" name="TCCMP1" description="Timer C Compare 1" />
      <BitField start="21" size="1" name="TC1RST" description="Timer C output 1 Reset" />
      <BitField start="20" size="1" name="TC1SET" description="Timer C output 1 Set" />
      <BitField start="19" size="1" name="TBCMP2" description="Timer B Compare 2" />
      <BitField start="18" size="1" name="TBCMP1" description="Timer B Compare 1" />
      <BitField start="17" size="1" name="TB1RST" description="Timer B output 1 Reset" />
      <BitField start="16" size="1" name="TB1SET" description="Timer B output 1 Set" />
      <BitField start="15" size="1" name="TACMP2" description="Timer A Compare 2" />
      <BitField start="14" size="1" name="TACMP1" description="Timer A Compare 1" />
      <BitField start="13" size="1" name="TA1RST" description="Timer A output 1 Reset" />
      <BitField start="12" size="1" name="TA1SET" description="Timer A output 1 Set" />
      <BitField start="11" size="1" name="EXEV10CPT" description="External Event 10 Capture" />
      <BitField start="10" size="1" name="EXEV9CPT" description="External Event 9 Capture" />
      <BitField start="9" size="1" name="EXEV8CPT" description="External Event 8 Capture" />
      <BitField start="8" size="1" name="EXEV7CPT" description="External Event 7 Capture" />
      <BitField start="7" size="1" name="EXEV6CPT" description="External Event 6 Capture" />
      <BitField start="6" size="1" name="EXEV5CPT" description="External Event 5 Capture" />
      <BitField start="5" size="1" name="EXEV4CPT" description="External Event 4 Capture" />
      <BitField start="4" size="1" name="EXEV3CPT" description="External Event 3 Capture" />
      <BitField start="3" size="1" name="EXEV2CPT" description="External Event 2 Capture" />
      <BitField start="2" size="1" name="EXEV1CPT" description="External Event 1 Capture" />
      <BitField start="1" size="1" name="UDPCPT" description="Update Capture" />
      <BitField start="0" size="1" name="SWCPT" description="Software Capture" />
    </Register>
    <Register start="+0x64" size="0" name="OUTER" access="Read/Write" description="Timerx Output Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="23" size="1" name="DIDL2" description="Output 2 Deadtime upon burst mode Idle&#xa;              entry" />
      <BitField start="22" size="1" name="CHP2" description="Output 2 Chopper enable" />
      <BitField start="20" size="2" name="FAULT2" description="Output 2 Fault state" />
      <BitField start="19" size="1" name="IDLES2" description="Output 2 Idle State" />
      <BitField start="18" size="1" name="IDLEM2" description="Output 2 Idle mode" />
      <BitField start="17" size="1" name="POL2" description="Output 2 polarity" />
      <BitField start="10" size="3" name="DLYPRT" description="Delayed Protection" />
      <BitField start="9" size="1" name="DLYPRTEN" description="Delayed Protection Enable" />
      <BitField start="8" size="1" name="DTEN" description="Deadtime enable" />
      <BitField start="7" size="1" name="DIDL1" description="Output 1 Deadtime upon burst mode Idle&#xa;              entry" />
      <BitField start="6" size="1" name="CHP1" description="Output 1 Chopper enable" />
      <BitField start="4" size="2" name="FAULT1" description="Output 1 Fault state" />
      <BitField start="3" size="1" name="IDLES1" description="Output 1 Idle State" />
      <BitField start="2" size="1" name="IDLEM1" description="Output 1 Idle mode" />
      <BitField start="1" size="1" name="POL1" description="Output 1 polarity" />
    </Register>
    <Register start="+0x68" size="0" name="FLTER" access="Read/Write" description="Timerx Fault Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="FLTLCK" description="Fault sources Lock" />
      <BitField start="4" size="1" name="FLT5EN" description="Fault 5 enable" />
      <BitField start="3" size="1" name="FLT4EN" description="Fault 4 enable" />
      <BitField start="2" size="1" name="FLT3EN" description="Fault 3 enable" />
      <BitField start="1" size="1" name="FLT2EN" description="Fault 2 enable" />
      <BitField start="0" size="1" name="FLT1EN" description="Fault 1 enable" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="HRTIM_Common" start="0x40017780" description="High Resolution Timer: Common&#xa;      functions">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control Register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="3" name="AD4USRC" description="ADC Trigger 4 Update&#xa;              Source" />
      <BitField start="22" size="3" name="AD3USRC" description="ADC Trigger 3 Update&#xa;              Source" />
      <BitField start="19" size="3" name="AD2USRC" description="ADC Trigger 2 Update&#xa;              Source" />
      <BitField start="16" size="3" name="AD1USRC" description="ADC Trigger 1 Update&#xa;              Source" />
      <BitField start="5" size="1" name="TEUDIS" description="Timer E Update Disable" />
      <BitField start="4" size="1" name="TDUDIS" description="Timer D Update Disable" />
      <BitField start="3" size="1" name="TCUDIS" description="Timer C Update Disable" />
      <BitField start="2" size="1" name="TBUDIS" description="Timer B Update Disable" />
      <BitField start="1" size="1" name="TAUDIS" description="Timer A Update Disable" />
      <BitField start="0" size="1" name="MUDIS" description="Master Update Disable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control Register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="13" size="1" name="TERST" description="Timer E counter software&#xa;              reset" />
      <BitField start="12" size="1" name="TDRST" description="Timer D counter software&#xa;              reset" />
      <BitField start="11" size="1" name="TCRST" description="Timer C counter software&#xa;              reset" />
      <BitField start="10" size="1" name="TBRST" description="Timer B counter software&#xa;              reset" />
      <BitField start="9" size="1" name="TARST" description="Timer A counter software&#xa;              reset" />
      <BitField start="8" size="1" name="MRST" description="Master Counter software&#xa;              reset" />
      <BitField start="5" size="1" name="TESWU" description="Timer E Software Update" />
      <BitField start="4" size="1" name="TDSWU" description="Timer D Software Update" />
      <BitField start="3" size="1" name="TCSWU" description="Timer C Software Update" />
      <BitField start="2" size="1" name="TBSWU" description="Timer B Software Update" />
      <BitField start="1" size="1" name="TASWU" description="Timer A Software update" />
      <BitField start="0" size="1" name="MSWU" description="Master Timer Software&#xa;              update" />
    </Register>
    <Register start="+0x8" size="0" name="ISR" access="Read/Write" description="Interrupt Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="17" size="1" name="BMPER" description="Burst mode Period Interrupt&#xa;              Flag" />
      <BitField start="16" size="1" name="DLLRDY" description="DLL Ready Interrupt Flag" />
      <BitField start="5" size="1" name="SYSFLT" description="System Fault Interrupt&#xa;              Flag" />
      <BitField start="4" size="1" name="FLT5" description="Fault 5 Interrupt Flag" />
      <BitField start="3" size="1" name="FLT4" description="Fault 4 Interrupt Flag" />
      <BitField start="2" size="1" name="FLT3" description="Fault 3 Interrupt Flag" />
      <BitField start="1" size="1" name="FLT2" description="Fault 2 Interrupt Flag" />
      <BitField start="0" size="1" name="FLT1" description="Fault 1 Interrupt Flag" />
    </Register>
    <Register start="+0xC" size="0" name="ICR" access="Read/Write" description="Interrupt Clear Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="17" size="1" name="BMPERC" description="Burst mode period flag&#xa;              Clear" />
      <BitField start="16" size="1" name="DLLRDYC" description="DLL Ready Interrupt flag&#xa;              Clear" />
      <BitField start="5" size="1" name="SYSFLTC" description="System Fault Interrupt Flag&#xa;              Clear" />
      <BitField start="4" size="1" name="FLT5C" description="Fault 5 Interrupt Flag&#xa;              Clear" />
      <BitField start="3" size="1" name="FLT4C" description="Fault 4 Interrupt Flag&#xa;              Clear" />
      <BitField start="2" size="1" name="FLT3C" description="Fault 3 Interrupt Flag&#xa;              Clear" />
      <BitField start="1" size="1" name="FLT2C" description="Fault 2 Interrupt Flag&#xa;              Clear" />
      <BitField start="0" size="1" name="FLT1C" description="Fault 1 Interrupt Flag&#xa;              Clear" />
    </Register>
    <Register start="+0x10" size="0" name="IER" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="17" size="1" name="BMPERIE" description="Burst mode period Interrupt&#xa;              Enable" />
      <BitField start="16" size="1" name="DLLRDYIE" description="DLL Ready Interrupt Enable" />
      <BitField start="5" size="1" name="SYSFLTE" description="System Fault Interrupt&#xa;              Enable" />
      <BitField start="4" size="1" name="FLT5IE" description="Fault 5 Interrupt Enable" />
      <BitField start="3" size="1" name="FLT4IE" description="Fault 4 Interrupt Enable" />
      <BitField start="2" size="1" name="FLT3IE" description="Fault 3 Interrupt Enable" />
      <BitField start="1" size="1" name="FLT2IE" description="Fault 2 Interrupt Enable" />
      <BitField start="0" size="1" name="FLT1IE" description="Fault 1 Interrupt Enable" />
    </Register>
    <Register start="+0x14" size="0" name="OENR" access="WriteOnly" description="Output Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="TE2OEN" description="Timer E Output 2 Enable" />
      <BitField start="8" size="1" name="TE1OEN" description="Timer E Output 1 Enable" />
      <BitField start="7" size="1" name="TD2OEN" description="Timer D Output 2 Enable" />
      <BitField start="6" size="1" name="TD1OEN" description="Timer D Output 1 Enable" />
      <BitField start="5" size="1" name="TC2OEN" description="Timer C Output 2 Enable" />
      <BitField start="4" size="1" name="TC1OEN" description="Timer C Output 1 Enable" />
      <BitField start="3" size="1" name="TB2OEN" description="Timer B Output 2 Enable" />
      <BitField start="2" size="1" name="TB1OEN" description="Timer B Output 1 Enable" />
      <BitField start="1" size="1" name="TA2OEN" description="Timer A Output 2 Enable" />
      <BitField start="0" size="1" name="TA1OEN" description="Timer A Output 1 Enable" />
    </Register>
    <Register start="+0x18" size="0" name="DISR" access="Read/Write" description="DISR" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="TE2ODIS" description="TE2ODIS" />
      <BitField start="8" size="1" name="TE1ODIS" description="TE1ODIS" />
      <BitField start="7" size="1" name="TD2ODIS" description="TD2ODIS" />
      <BitField start="6" size="1" name="TD1ODIS" description="TD1ODIS" />
      <BitField start="5" size="1" name="TC2ODIS" description="TC2ODIS" />
      <BitField start="4" size="1" name="TC1ODIS" description="TC1ODIS" />
      <BitField start="3" size="1" name="TB2ODIS" description="TB2ODIS" />
      <BitField start="2" size="1" name="TB1ODIS" description="TB1ODIS" />
      <BitField start="1" size="1" name="TA2ODIS" description="TA2ODIS" />
      <BitField start="0" size="1" name="TA1ODIS" description="TA1ODIS" />
    </Register>
    <Register start="+0x1C" size="0" name="ODSR" access="ReadOnly" description="Output Disable Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="TE2ODS" description="Timer E Output 2 disable&#xa;              status" />
      <BitField start="8" size="1" name="TE1ODS" description="Timer E Output 1 disable&#xa;              status" />
      <BitField start="7" size="1" name="TD2ODS" description="Timer D Output 2 disable&#xa;              status" />
      <BitField start="6" size="1" name="TD1ODS" description="Timer D Output 1 disable&#xa;              status" />
      <BitField start="5" size="1" name="TC2ODS" description="Timer C Output 2 disable&#xa;              status" />
      <BitField start="4" size="1" name="TC1ODS" description="Timer C Output 1 disable&#xa;              status" />
      <BitField start="3" size="1" name="TB2ODS" description="Timer B Output 2 disable&#xa;              status" />
      <BitField start="2" size="1" name="TB1ODS" description="Timer B Output 1 disable&#xa;              status" />
      <BitField start="1" size="1" name="TA2ODS" description="Timer A Output 2 disable&#xa;              status" />
      <BitField start="0" size="1" name="TA1ODS" description="Timer A Output 1 disable&#xa;              status" />
    </Register>
    <Register start="+0x20" size="0" name="BMCR" access="Read/Write" description="Burst Mode Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="BMSTAT" description="Burst Mode Status" />
      <BitField start="21" size="1" name="TEBM" description="Timer E Burst Mode" />
      <BitField start="20" size="1" name="TDBM" description="Timer D Burst Mode" />
      <BitField start="19" size="1" name="TCBM" description="Timer C Burst Mode" />
      <BitField start="18" size="1" name="TBBM" description="Timer B Burst Mode" />
      <BitField start="17" size="1" name="TABM" description="Timer A Burst Mode" />
      <BitField start="16" size="1" name="MTBM" description="Master Timer Burst Mode" />
      <BitField start="10" size="1" name="BMPREN" description="Burst Mode Preload Enable" />
      <BitField start="6" size="4" name="BMPRSC" description="Burst Mode Prescaler" />
      <BitField start="2" size="4" name="BMCLK" description="Burst Mode Clock source" />
      <BitField start="1" size="1" name="BMOM" description="Burst Mode operating mode" />
      <BitField start="0" size="1" name="BME" description="Burst Mode enable" />
    </Register>
    <Register start="+0x24" size="0" name="BMTRG" access="Read/Write" description="BMTRG" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="OCHPEV" description="OCHPEV" />
      <BitField start="26" size="1" name="TECMP2" description="TECMP2" />
      <BitField start="25" size="1" name="TECMP1" description="TECMP1" />
      <BitField start="24" size="1" name="TEREP" description="TEREP" />
      <BitField start="23" size="1" name="TERST" description="TERST" />
      <BitField start="22" size="1" name="TDCMP2" description="TDCMP2" />
      <BitField start="21" size="1" name="TDCMP1" description="TDCMP1" />
      <BitField start="20" size="1" name="TDREP" description="TDREP" />
      <BitField start="19" size="1" name="TDRST" description="TDRST" />
      <BitField start="18" size="1" name="TCCMP2" description="TCCMP2" />
      <BitField start="17" size="1" name="TCCMP1" description="TCCMP1" />
      <BitField start="16" size="1" name="TCREP" description="TCREP" />
      <BitField start="15" size="1" name="TCRST" description="TCRST" />
      <BitField start="14" size="1" name="TBCMP2" description="TBCMP2" />
      <BitField start="13" size="1" name="TBCMP1" description="TBCMP1" />
      <BitField start="12" size="1" name="TBREP" description="TBREP" />
      <BitField start="11" size="1" name="TBRST" description="TBRST" />
      <BitField start="10" size="1" name="TACMP2" description="TACMP2" />
      <BitField start="9" size="1" name="TACMP1" description="TACMP1" />
      <BitField start="8" size="1" name="TAREP" description="TAREP" />
      <BitField start="7" size="1" name="TARST" description="TARST" />
      <BitField start="6" size="1" name="MSTCMP4" description="MSTCMP4" />
      <BitField start="5" size="1" name="MSTCMP3" description="MSTCMP3" />
      <BitField start="4" size="1" name="MSTCMP2" description="MSTCMP2" />
      <BitField start="3" size="1" name="MSTCMP1" description="MSTCMP1" />
      <BitField start="2" size="1" name="MSTREP" description="MSTREP" />
      <BitField start="1" size="1" name="MSTRST" description="MSTRST" />
      <BitField start="0" size="1" name="SW" description="SW" />
    </Register>
    <Register start="+0x28" size="0" name="BMCMPR6" access="Read/Write" description="BMCMPR6" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="BMCMP" description="BMCMP" />
    </Register>
    <Register start="+0x2C" size="0" name="BMPER" access="Read/Write" description="Burst Mode Period Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="BMPER" description="Burst mode Period" />
    </Register>
    <Register start="+0x30" size="0" name="EECR1" access="Read/Write" description="Timer External Event Control Register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="EE5FAST" description="External Event 5 Fast mode" />
      <BitField start="27" size="2" name="EE5SNS" description="External Event 5&#xa;              Sensitivity" />
      <BitField start="26" size="1" name="EE5POL" description="External Event 5 Polarity" />
      <BitField start="24" size="2" name="EE5SRC" description="External Event 5 Source" />
      <BitField start="23" size="1" name="EE4FAST" description="External Event 4 Fast mode" />
      <BitField start="21" size="2" name="EE4SNS" description="External Event 4&#xa;              Sensitivity" />
      <BitField start="20" size="1" name="EE4POL" description="External Event 4 Polarity" />
      <BitField start="18" size="2" name="EE4SRC" description="External Event 4 Source" />
      <BitField start="17" size="1" name="EE3FAST" description="External Event 3 Fast mode" />
      <BitField start="15" size="2" name="EE3SNS" description="External Event 3&#xa;              Sensitivity" />
      <BitField start="14" size="1" name="EE3POL" description="External Event 3 Polarity" />
      <BitField start="12" size="2" name="EE3SRC" description="External Event 3 Source" />
      <BitField start="11" size="1" name="EE2FAST" description="External Event 2 Fast mode" />
      <BitField start="9" size="2" name="EE2SNS" description="External Event 2&#xa;              Sensitivity" />
      <BitField start="8" size="1" name="EE2POL" description="External Event 2 Polarity" />
      <BitField start="6" size="2" name="EE2SRC" description="External Event 2 Source" />
      <BitField start="5" size="1" name="EE1FAST" description="External Event 1 Fast mode" />
      <BitField start="3" size="2" name="EE1SNS" description="External Event 1&#xa;              Sensitivity" />
      <BitField start="2" size="1" name="EE1POL" description="External Event 1 Polarity" />
      <BitField start="0" size="2" name="EE1SRC" description="External Event 1 Source" />
    </Register>
    <Register start="+0x34" size="0" name="EECR2" access="Read/Write" description="Timer External Event Control Register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="2" name="EE10SNS" description="External Event 10&#xa;              Sensitivity" />
      <BitField start="26" size="1" name="EE10POL" description="External Event 10 Polarity" />
      <BitField start="24" size="2" name="EE10SRC" description="External Event 10 Source" />
      <BitField start="21" size="2" name="EE9SNS" description="External Event 9&#xa;              Sensitivity" />
      <BitField start="20" size="1" name="EE9POL" description="External Event 9 Polarity" />
      <BitField start="18" size="2" name="EE9SRC" description="External Event 9 Source" />
      <BitField start="15" size="2" name="EE8SNS" description="External Event 8&#xa;              Sensitivity" />
      <BitField start="14" size="1" name="EE8POL" description="External Event 8 Polarity" />
      <BitField start="12" size="2" name="EE8SRC" description="External Event 8 Source" />
      <BitField start="9" size="2" name="EE7SNS" description="External Event 7&#xa;              Sensitivity" />
      <BitField start="8" size="1" name="EE7POL" description="External Event 7 Polarity" />
      <BitField start="6" size="2" name="EE7SRC" description="External Event 7 Source" />
      <BitField start="3" size="2" name="EE6SNS" description="External Event 6&#xa;              Sensitivity" />
      <BitField start="2" size="1" name="EE6POL" description="External Event 6 Polarity" />
      <BitField start="0" size="2" name="EE6SRC" description="External Event 6 Source" />
    </Register>
    <Register start="+0x38" size="0" name="EECR3" access="Read/Write" description="Timer External Event Control Register&#xa;          3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="2" name="EE10SNS" description="EE10SNS" />
      <BitField start="26" size="1" name="EE10POL" description="EE10POL" />
      <BitField start="24" size="2" name="EE10SRC" description="EE10SRC" />
      <BitField start="21" size="2" name="EE9SNS" description="EE9SNS" />
      <BitField start="20" size="1" name="EE9POL" description="EE9POL" />
      <BitField start="18" size="2" name="EE9SRC" description="EE9SRC" />
      <BitField start="15" size="2" name="EE8SNS" description="EE8SNS" />
      <BitField start="14" size="1" name="EE8POL" description="EE8POL" />
      <BitField start="12" size="2" name="EE8SRC" description="EE8SRC" />
      <BitField start="9" size="2" name="EE7SNS" description="EE7SNS" />
      <BitField start="8" size="1" name="EE7POL" description="EE7POL" />
      <BitField start="6" size="2" name="EE7SRC" description="EE7SRC" />
      <BitField start="3" size="2" name="EE6SNS" description="EE6SNS" />
      <BitField start="2" size="1" name="EE6POL" description="EE6POL" />
      <BitField start="0" size="2" name="EE6SRC" description="EE6SRC" />
    </Register>
    <Register start="+0x3C" size="0" name="ADC1R" access="Read/Write" description="ADC Trigger 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="AD1TEPER" description="ADC trigger 1 on Timer E&#xa;              Period" />
      <BitField start="30" size="1" name="AD1TEC4" description="ADC trigger 1 on Timer E compare&#xa;              4" />
      <BitField start="29" size="1" name="AD1TEC3" description="ADC trigger 1 on Timer E compare&#xa;              3" />
      <BitField start="28" size="1" name="AD1TEC2" description="ADC trigger 1 on Timer E compare&#xa;              2" />
      <BitField start="27" size="1" name="AD1TDPER" description="ADC trigger 1 on Timer D&#xa;              Period" />
      <BitField start="26" size="1" name="AD1TDC4" description="ADC trigger 1 on Timer D compare&#xa;              4" />
      <BitField start="25" size="1" name="AD1TDC3" description="ADC trigger 1 on Timer D compare&#xa;              3" />
      <BitField start="24" size="1" name="AD1TDC2" description="ADC trigger 1 on Timer D compare&#xa;              2" />
      <BitField start="23" size="1" name="AD1TCPER" description="ADC trigger 1 on Timer C&#xa;              Period" />
      <BitField start="22" size="1" name="AD1TCC4" description="ADC trigger 1 on Timer C compare&#xa;              4" />
      <BitField start="21" size="1" name="AD1TCC3" description="ADC trigger 1 on Timer C compare&#xa;              3" />
      <BitField start="20" size="1" name="AD1TCC2" description="ADC trigger 1 on Timer C compare&#xa;              2" />
      <BitField start="19" size="1" name="AD1TBRST" description="ADC trigger 1 on Timer B&#xa;              Reset" />
      <BitField start="18" size="1" name="AD1TBPER" description="ADC trigger 1 on Timer B&#xa;              Period" />
      <BitField start="17" size="1" name="AD1TBC4" description="ADC trigger 1 on Timer B compare&#xa;              4" />
      <BitField start="16" size="1" name="AD1TBC3" description="ADC trigger 1 on Timer B compare&#xa;              3" />
      <BitField start="15" size="1" name="AD1TBC2" description="ADC trigger 1 on Timer B compare&#xa;              2" />
      <BitField start="14" size="1" name="AD1TARST" description="ADC trigger 1 on Timer A&#xa;              Reset" />
      <BitField start="13" size="1" name="AD1TAPER" description="ADC trigger 1 on Timer A&#xa;              Period" />
      <BitField start="12" size="1" name="AD1TAC4" description="ADC trigger 1 on Timer A compare&#xa;              4" />
      <BitField start="11" size="1" name="AD1TAC3" description="ADC trigger 1 on Timer A compare&#xa;              3" />
      <BitField start="10" size="1" name="AD1TAC2" description="ADC trigger 1 on Timer A compare&#xa;              2" />
      <BitField start="9" size="1" name="AD1EEV5" description="ADC trigger 1 on External Event&#xa;              5" />
      <BitField start="8" size="1" name="AD1EEV4" description="ADC trigger 1 on External Event&#xa;              4" />
      <BitField start="7" size="1" name="AD1EEV3" description="ADC trigger 1 on External Event&#xa;              3" />
      <BitField start="6" size="1" name="AD1EEV2" description="ADC trigger 1 on External Event&#xa;              2" />
      <BitField start="5" size="1" name="AD1EEV1" description="ADC trigger 1 on External Event&#xa;              1" />
      <BitField start="4" size="1" name="AD1MPER" description="ADC trigger 1 on Master&#xa;              Period" />
      <BitField start="3" size="1" name="AD1MC4" description="ADC trigger 1 on Master Compare&#xa;              4" />
      <BitField start="2" size="1" name="AD1MC3" description="ADC trigger 1 on Master Compare&#xa;              3" />
      <BitField start="1" size="1" name="AD1MC2" description="ADC trigger 1 on Master Compare&#xa;              2" />
      <BitField start="0" size="1" name="AD1MC1" description="ADC trigger 1 on Master Compare&#xa;              1" />
    </Register>
    <Register start="+0x40" size="0" name="ADC2R" access="Read/Write" description="ADC Trigger 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="AD2TERST" description="ADC trigger 2 on Timer E&#xa;              Reset" />
      <BitField start="30" size="1" name="AD2TEC4" description="ADC trigger 2 on Timer E compare&#xa;              4" />
      <BitField start="29" size="1" name="AD2TEC3" description="ADC trigger 2 on Timer E compare&#xa;              3" />
      <BitField start="28" size="1" name="AD2TEC2" description="ADC trigger 2 on Timer E compare&#xa;              2" />
      <BitField start="27" size="1" name="AD2TDRST" description="ADC trigger 2 on Timer D&#xa;              Reset" />
      <BitField start="26" size="1" name="AD2TDPER" description="ADC trigger 2 on Timer D&#xa;              Period" />
      <BitField start="25" size="1" name="AD2TDC4" description="ADC trigger 2 on Timer D compare&#xa;              4" />
      <BitField start="24" size="1" name="AD2TDC3" description="ADC trigger 2 on Timer D compare&#xa;              3" />
      <BitField start="23" size="1" name="AD2TDC2" description="ADC trigger 2 on Timer D compare&#xa;              2" />
      <BitField start="22" size="1" name="AD2TCRST" description="ADC trigger 2 on Timer C&#xa;              Reset" />
      <BitField start="21" size="1" name="AD2TCPER" description="ADC trigger 2 on Timer C&#xa;              Period" />
      <BitField start="20" size="1" name="AD2TCC4" description="ADC trigger 2 on Timer C compare&#xa;              4" />
      <BitField start="19" size="1" name="AD2TCC3" description="ADC trigger 2 on Timer C compare&#xa;              3" />
      <BitField start="18" size="1" name="AD2TCC2" description="ADC trigger 2 on Timer C compare&#xa;              2" />
      <BitField start="17" size="1" name="AD2TBPER" description="ADC trigger 2 on Timer B&#xa;              Period" />
      <BitField start="16" size="1" name="AD2TBC4" description="ADC trigger 2 on Timer B compare&#xa;              4" />
      <BitField start="15" size="1" name="AD2TBC3" description="ADC trigger 2 on Timer B compare&#xa;              3" />
      <BitField start="14" size="1" name="AD2TBC2" description="ADC trigger 2 on Timer B compare&#xa;              2" />
      <BitField start="13" size="1" name="AD2TAPER" description="ADC trigger 2 on Timer A&#xa;              Period" />
      <BitField start="12" size="1" name="AD2TAC4" description="ADC trigger 2 on Timer A compare&#xa;              4" />
      <BitField start="11" size="1" name="AD2TAC3" description="ADC trigger 2 on Timer A compare&#xa;              3" />
      <BitField start="10" size="1" name="AD2TAC2" description="ADC trigger 2 on Timer A compare&#xa;              2" />
      <BitField start="9" size="1" name="AD2EEV10" description="ADC trigger 2 on External Event&#xa;              10" />
      <BitField start="8" size="1" name="AD2EEV9" description="ADC trigger 2 on External Event&#xa;              9" />
      <BitField start="7" size="1" name="AD2EEV8" description="ADC trigger 2 on External Event&#xa;              8" />
      <BitField start="6" size="1" name="AD2EEV7" description="ADC trigger 2 on External Event&#xa;              7" />
      <BitField start="5" size="1" name="AD2EEV6" description="ADC trigger 2 on External Event&#xa;              6" />
      <BitField start="4" size="1" name="AD2MPER" description="ADC trigger 2 on Master&#xa;              Period" />
      <BitField start="3" size="1" name="AD2MC4" description="ADC trigger 2 on Master Compare&#xa;              4" />
      <BitField start="2" size="1" name="AD2MC3" description="ADC trigger 2 on Master Compare&#xa;              3" />
      <BitField start="1" size="1" name="AD2MC2" description="ADC trigger 2 on Master Compare&#xa;              2" />
      <BitField start="0" size="1" name="AD2MC1" description="ADC trigger 2 on Master Compare&#xa;              1" />
    </Register>
    <Register start="+0x44" size="0" name="ADC3R" access="Read/Write" description="ADC Trigger 3 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="AD1TEPER" description="AD1TEPER" />
      <BitField start="30" size="1" name="AD1TEC4" description="AD1TEC4" />
      <BitField start="29" size="1" name="AD1TEC3" description="AD1TEC3" />
      <BitField start="28" size="1" name="AD1TEC2" description="AD1TEC2" />
      <BitField start="27" size="1" name="AD1TDPER" description="AD1TDPER" />
      <BitField start="26" size="1" name="AD1TDC4" description="AD1TDC4" />
      <BitField start="25" size="1" name="AD1TDC3" description="AD1TDC3" />
      <BitField start="24" size="1" name="AD1TDC2" description="AD1TDC2" />
      <BitField start="23" size="1" name="AD1TCPER" description="AD1TCPER" />
      <BitField start="22" size="1" name="AD1TCC4" description="AD1TCC4" />
      <BitField start="21" size="1" name="AD1TCC3" description="AD1TCC3" />
      <BitField start="20" size="1" name="AD1TCC2" description="AD1TCC2" />
      <BitField start="19" size="1" name="AD1TBRST" description="AD1TBRST" />
      <BitField start="18" size="1" name="AD1TBPER" description="AD1TBPER" />
      <BitField start="17" size="1" name="AD1TBC4" description="AD1TBC4" />
      <BitField start="16" size="1" name="AD1TBC3" description="AD1TBC3" />
      <BitField start="15" size="1" name="AD1TBC2" description="AD1TBC2" />
      <BitField start="14" size="1" name="AD1TARST" description="AD1TARST" />
      <BitField start="13" size="1" name="AD1TAPER" description="AD1TAPER" />
      <BitField start="12" size="1" name="AD1TAC4" description="AD1TAC4" />
      <BitField start="11" size="1" name="AD1TAC3" description="AD1TAC3" />
      <BitField start="10" size="1" name="AD1TAC2" description="AD1TAC2" />
      <BitField start="9" size="1" name="AD1EEV5" description="AD1EEV5" />
      <BitField start="8" size="1" name="AD1EEV4" description="AD1EEV4" />
      <BitField start="7" size="1" name="AD1EEV3" description="AD1EEV3" />
      <BitField start="6" size="1" name="AD1EEV2" description="AD1EEV2" />
      <BitField start="5" size="1" name="AD1EEV1" description="AD1EEV1" />
      <BitField start="4" size="1" name="AD1MPER" description="AD1MPER" />
      <BitField start="3" size="1" name="AD1MC4" description="AD1MC4" />
      <BitField start="2" size="1" name="AD1MC3" description="AD1MC3" />
      <BitField start="1" size="1" name="AD1MC2" description="AD1MC2" />
      <BitField start="0" size="1" name="AD1MC1" description="AD1MC1" />
    </Register>
    <Register start="+0x48" size="0" name="ADC4R" access="Read/Write" description="ADC Trigger 4 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="AD2TERST" description="AD2TERST" />
      <BitField start="30" size="1" name="AD2TEC4" description="AD2TEC4" />
      <BitField start="29" size="1" name="AD2TEC3" description="AD2TEC3" />
      <BitField start="28" size="1" name="AD2TEC2" description="AD2TEC2" />
      <BitField start="27" size="1" name="AD2TDRST" description="AD2TDRST" />
      <BitField start="26" size="1" name="AD2TDPER" description="AD2TDPER" />
      <BitField start="25" size="1" name="AD2TDC4" description="AD2TDC4" />
      <BitField start="24" size="1" name="AD2TDC3" description="AD2TDC3" />
      <BitField start="23" size="1" name="AD2TDC2" description="AD2TDC2" />
      <BitField start="22" size="1" name="AD2TCRST" description="AD2TCRST" />
      <BitField start="21" size="1" name="AD2TCPER" description="AD2TCPER" />
      <BitField start="20" size="1" name="AD2TCC4" description="AD2TCC4" />
      <BitField start="19" size="1" name="AD2TCC3" description="AD2TCC3" />
      <BitField start="18" size="1" name="AD2TCC2" description="AD2TCC2" />
      <BitField start="17" size="1" name="AD2TBPER" description="AD2TBPER" />
      <BitField start="16" size="1" name="AD2TBC4" description="AD2TBC4" />
      <BitField start="15" size="1" name="AD2TBC3" description="AD2TBC3" />
      <BitField start="14" size="1" name="AD2TBC2" description="AD2TBC2" />
      <BitField start="13" size="1" name="AD2TAPER" description="AD2TAPER" />
      <BitField start="12" size="1" name="AD2TAC4" description="AD2TAC4" />
      <BitField start="11" size="1" name="AD2TAC3" description="AD2TAC3" />
      <BitField start="10" size="1" name="AD2TAC2" description="AD2TAC2" />
      <BitField start="9" size="1" name="AD2EEV10" description="AD2EEV10" />
      <BitField start="8" size="1" name="AD2EEV9" description="AD2EEV9" />
      <BitField start="7" size="1" name="AD2EEV8" description="AD2EEV8" />
      <BitField start="6" size="1" name="AD2EEV7" description="AD2EEV7" />
      <BitField start="5" size="1" name="AD2EEV6" description="AD2EEV6" />
      <BitField start="4" size="1" name="AD2MPER" description="AD2MPER" />
      <BitField start="3" size="1" name="AD2MC4" description="AD2MC4" />
      <BitField start="2" size="1" name="AD2MC3" description="AD2MC3" />
      <BitField start="1" size="1" name="AD2MC2" description="AD2MC2" />
      <BitField start="0" size="1" name="AD2MC1" description="AD2MC1" />
    </Register>
    <Register start="+0x4C" size="0" name="DLLCR" access="Read/Write" description="DLL Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="2" name="CALRTE" description="DLL Calibration rate" />
      <BitField start="1" size="1" name="CALEN" description="DLL Calibration Enable" />
      <BitField start="0" size="1" name="CAL" description="DLL Calibration Start" />
    </Register>
    <Register start="+0x50" size="0" name="FLTINR1" access="Read/Write" description="HRTIM Fault Input Register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="FLT4LCK" description="FLT4LCK" />
      <BitField start="27" size="4" name="FLT4F" description="FLT4F" />
      <BitField start="26" size="1" name="FLT4SRC" description="FLT4SRC" />
      <BitField start="25" size="1" name="FLT4P" description="FLT4P" />
      <BitField start="24" size="1" name="FLT4E" description="FLT4E" />
      <BitField start="23" size="1" name="FLT3LCK" description="FLT3LCK" />
      <BitField start="19" size="4" name="FLT3F" description="FLT3F" />
      <BitField start="18" size="1" name="FLT3SRC" description="FLT3SRC" />
      <BitField start="17" size="1" name="FLT3P" description="FLT3P" />
      <BitField start="16" size="1" name="FLT3E" description="FLT3E" />
      <BitField start="15" size="1" name="FLT2LCK" description="FLT2LCK" />
      <BitField start="11" size="4" name="FLT2F" description="FLT2F" />
      <BitField start="10" size="1" name="FLT2SRC" description="FLT2SRC" />
      <BitField start="9" size="1" name="FLT2P" description="FLT2P" />
      <BitField start="8" size="1" name="FLT2E" description="FLT2E" />
      <BitField start="7" size="1" name="FLT1LCK" description="FLT1LCK" />
      <BitField start="3" size="4" name="FLT1F" description="FLT1F" />
      <BitField start="2" size="1" name="FLT1SRC" description="FLT1SRC" />
      <BitField start="1" size="1" name="FLT1P" description="FLT1P" />
      <BitField start="0" size="1" name="FLT1E" description="FLT1E" />
    </Register>
    <Register start="+0x54" size="0" name="FLTINR2" access="Read/Write" description="HRTIM Fault Input Register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="FLTSD" description="FLTSD" />
      <BitField start="7" size="1" name="FLT5LCK" description="FLT5LCK" />
      <BitField start="3" size="4" name="FLT5F" description="FLT5F" />
      <BitField start="2" size="1" name="FLT5SRC" description="FLT5SRC" />
      <BitField start="1" size="1" name="FLT5P" description="FLT5P" />
      <BitField start="0" size="1" name="FLT5E" description="FLT5E" />
    </Register>
    <Register start="+0x58" size="0" name="BDMUPDR" access="Read/Write" description="BDMUPDR" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="MCMP4" description="MCMP4" />
      <BitField start="8" size="1" name="MCMP3" description="MCMP3" />
      <BitField start="7" size="1" name="MCMP2" description="MCMP2" />
      <BitField start="6" size="1" name="MCMP1" description="MCMP1" />
      <BitField start="5" size="1" name="MREP" description="MREP" />
      <BitField start="4" size="1" name="MPER" description="MPER" />
      <BitField start="3" size="1" name="MCNT" description="MCNT" />
      <BitField start="2" size="1" name="MDIER" description="MDIER" />
      <BitField start="1" size="1" name="MICR" description="MICR" />
      <BitField start="0" size="1" name="MCR" description="MCR" />
    </Register>
    <Register start="+0x5C" size="0" name="BDTxUPR" access="Read/Write" description="Burst DMA Timerx update&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="1" name="TIMxFLTR" description="HRTIM_FLTxR register update&#xa;              enable" />
      <BitField start="19" size="1" name="TIMxOUTR" description="HRTIM_OUTxR register update&#xa;              enable" />
      <BitField start="18" size="1" name="TIMxCHPR" description="HRTIM_CHPxR register update&#xa;              enable" />
      <BitField start="17" size="1" name="TIMxRSTR" description="HRTIM_RSTxR register update&#xa;              enable" />
      <BitField start="16" size="1" name="TIMxEEFR2" description="HRTIM_EEFxR2 register update&#xa;              enable" />
      <BitField start="15" size="1" name="TIMxEEFR1" description="HRTIM_EEFxR1 register update&#xa;              enable" />
      <BitField start="14" size="1" name="TIMxRST2R" description="HRTIM_RST2xR register update&#xa;              enable" />
      <BitField start="13" size="1" name="TIMxSET2R" description="HRTIM_SET2xR register update&#xa;              enable" />
      <BitField start="12" size="1" name="TIMxRST1R" description="HRTIM_RST1xR register update&#xa;              enable" />
      <BitField start="11" size="1" name="TIMxSET1R" description="HRTIM_SET1xR register update&#xa;              enable" />
      <BitField start="10" size="1" name="TIMx_DTxR" description="HRTIM_DTxR register update&#xa;              enable" />
      <BitField start="9" size="1" name="TIMxCMP4" description="HRTIM_CMP4xR register update&#xa;              enable" />
      <BitField start="8" size="1" name="TIMxCMP3" description="HRTIM_CMP3xR register update&#xa;              enable" />
      <BitField start="7" size="1" name="TIMxCMP2" description="HRTIM_CMP2xR register update&#xa;              enable" />
      <BitField start="6" size="1" name="TIMxCMP1" description="HRTIM_CMP1xR register update&#xa;              enable" />
      <BitField start="5" size="1" name="TIMxREP" description="HRTIM_REPxR register update&#xa;              enable" />
      <BitField start="4" size="1" name="TIMxPER" description="HRTIM_PERxR register update&#xa;              enable" />
      <BitField start="3" size="1" name="TIMxCNT" description="HRTIM_CNTxR register update&#xa;              enable" />
      <BitField start="2" size="1" name="TIMxDIER" description="HRTIM_TIMxDIER register update&#xa;              enable" />
      <BitField start="1" size="1" name="TIMxICR" description="HRTIM_TIMxICR register update&#xa;              enable" />
      <BitField start="0" size="1" name="TIMxCR" description="HRTIM_TIMxCR register update&#xa;              enable" />
    </Register>
    <Register start="+0x60" size="0" name="BDMADR" access="Read/Write" description="Burst DMA Data Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BDMADR" description="Burst DMA Data register" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DFSDM" start="0x40017000" description="Digital filter for sigma delta&#xa;      modulators">
    <Register start="+0x0" size="0" name="DFSDM_CHCFG0R1" access="Read/Write" description="DFSDM channel configuration 0 register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel&#xa;              0" />
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel&#xa;              0" />
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel&#xa;              0" />
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel&#xa;              0" />
      <BitField start="7" size="1" name="CHEN" description="Channel 0 enable" />
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection" />
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel&#xa;              0" />
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHDATINyR&#xa;              register" />
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock&#xa;              divider" />
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source&#xa;              selection" />
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM&#xa;              interface" />
    </Register>
    <Register start="+0x4" size="0" name="DFSDM_CHCFG1R1" access="Read/Write" description="DFSDM channel configuration 1 register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel&#xa;              1" />
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel&#xa;              1" />
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel&#xa;              1" />
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel&#xa;              1" />
      <BitField start="7" size="1" name="CHEN" description="Channel 1 enable" />
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection" />
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel&#xa;              1" />
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHDATINyR&#xa;              register" />
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock&#xa;              divider" />
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source&#xa;              selection" />
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM&#xa;              interface" />
    </Register>
    <Register start="+0x8" size="0" name="DFSDM_CHCFG2R1" access="Read/Write" description="DFSDM channel configuration 2 register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel&#xa;              2" />
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel&#xa;              2" />
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel&#xa;              2" />
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel&#xa;              2" />
      <BitField start="7" size="1" name="CHEN" description="Channel 2 enable" />
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection" />
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel&#xa;              2" />
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHDATINyR&#xa;              register" />
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock&#xa;              divider" />
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source&#xa;              selection" />
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM&#xa;              interface" />
    </Register>
    <Register start="+0xC" size="0" name="DFSDM_CHCFG3R1" access="Read/Write" description="DFSDM channel configuration 3 register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel&#xa;              3" />
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel&#xa;              3" />
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel&#xa;              3" />
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel&#xa;              3" />
      <BitField start="7" size="1" name="CHEN" description="Channel 3 enable" />
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection" />
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel&#xa;              3" />
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHDATINyR&#xa;              register" />
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock&#xa;              divider" />
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source&#xa;              selection" />
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM&#xa;              interface" />
    </Register>
    <Register start="+0x10" size="0" name="DFSDM_CHCFG4R1" access="Read/Write" description="DFSDM channel configuration 4 register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel&#xa;              4" />
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel&#xa;              4" />
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel&#xa;              4" />
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel&#xa;              4" />
      <BitField start="7" size="1" name="CHEN" description="Channel 4 enable" />
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection" />
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel&#xa;              4" />
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHDATINyR&#xa;              register" />
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock&#xa;              divider" />
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source&#xa;              selection" />
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM&#xa;              interface" />
    </Register>
    <Register start="+0x14" size="0" name="DFSDM_CHCFG5R1" access="Read/Write" description="DFSDM channel configuration 5 register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel&#xa;              5" />
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel&#xa;              5" />
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel&#xa;              5" />
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel&#xa;              5" />
      <BitField start="7" size="1" name="CHEN" description="Channel 5 enable" />
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection" />
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel&#xa;              5" />
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHDATINyR&#xa;              register" />
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock&#xa;              divider" />
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source&#xa;              selection" />
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM&#xa;              interface" />
    </Register>
    <Register start="+0x18" size="0" name="DFSDM_CHCFG6R1" access="Read/Write" description="DFSDM channel configuration 6 register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel&#xa;              6" />
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel&#xa;              6" />
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel&#xa;              6" />
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel&#xa;              6" />
      <BitField start="7" size="1" name="CHEN" description="Channel 6 enable" />
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection" />
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel&#xa;              6" />
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHDATINyR&#xa;              register" />
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock&#xa;              divider" />
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source&#xa;              selection" />
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM&#xa;              interface" />
    </Register>
    <Register start="+0x1C" size="0" name="DFSDM_CHCFG7R1" access="Read/Write" description="DFSDM channel configuration 7 register&#xa;          1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SITP" description="Serial interface type for channel&#xa;              7" />
      <BitField start="2" size="2" name="SPICKSEL" description="SPI clock select for channel&#xa;              7" />
      <BitField start="5" size="1" name="SCDEN" description="Short-circuit detector enable on channel&#xa;              7" />
      <BitField start="6" size="1" name="CKABEN" description="Clock absence detector enable on channel&#xa;              7" />
      <BitField start="7" size="1" name="CHEN" description="Channel 7 enable" />
      <BitField start="8" size="1" name="CHINSEL" description="Channel inputs selection" />
      <BitField start="12" size="2" name="DATMPX" description="Input data multiplexer for channel&#xa;              7" />
      <BitField start="14" size="2" name="DATPACK" description="Data packing mode in DFSDM_CHDATINyR&#xa;              register" />
      <BitField start="16" size="8" name="CKOUTDIV" description="Output serial clock&#xa;              divider" />
      <BitField start="30" size="1" name="CKOUTSRC" description="Output serial clock source&#xa;              selection" />
      <BitField start="31" size="1" name="DFSDMEN" description="Global enable for DFSDM&#xa;              interface" />
    </Register>
    <Register start="+0x20" size="0" name="DFSDM_CHCFG0R2" access="Read/Write" description="DFSDM channel configuration 0 register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel&#xa;              0" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel&#xa;              0" />
    </Register>
    <Register start="+0x24" size="0" name="DFSDM_CHCFG1R2" access="Read/Write" description="DFSDM channel configuration 1 register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel&#xa;              1" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel&#xa;              1" />
    </Register>
    <Register start="+0x28" size="0" name="DFSDM_CHCFG2R2" access="Read/Write" description="DFSDM channel configuration 2 register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel&#xa;              2" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel&#xa;              2" />
    </Register>
    <Register start="+0x2C" size="0" name="DFSDM_CHCFG3R2" access="Read/Write" description="DFSDM channel configuration 3 register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel&#xa;              3" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel&#xa;              3" />
    </Register>
    <Register start="+0x30" size="0" name="DFSDM_CHCFG4R2" access="Read/Write" description="DFSDM channel configuration 4 register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel&#xa;              4" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel&#xa;              4" />
    </Register>
    <Register start="+0x34" size="0" name="DFSDM_CHCFG5R2" access="Read/Write" description="DFSDM channel configuration 5 register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel&#xa;              5" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel&#xa;              5" />
    </Register>
    <Register start="+0x38" size="0" name="DFSDM_CHCFG6R2" access="Read/Write" description="DFSDM channel configuration 6 register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel&#xa;              6" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel&#xa;              6" />
    </Register>
    <Register start="+0x3C" size="0" name="DFSDM_CHCFG7R2" access="Read/Write" description="DFSDM channel configuration 7 register&#xa;          2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="5" name="DTRBS" description="Data right bit-shift for channel&#xa;              7" />
      <BitField start="8" size="24" name="OFFSET" description="24-bit calibration offset for channel&#xa;              7" />
    </Register>
    <Register start="+0x40" size="0" name="DFSDM_AWSCD0R" access="Read/Write" description="DFSDM analog watchdog and short-circuit&#xa;          detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for&#xa;              channel 0" />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for&#xa;              short-circuit detector on channel 0" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling&#xa;              ratio (decimation rate) on channel 0" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on&#xa;              channel 0" />
    </Register>
    <Register start="+0x44" size="0" name="DFSDM_AWSCD1R" access="Read/Write" description="DFSDM analog watchdog and short-circuit&#xa;          detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for&#xa;              channel 1" />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for&#xa;              short-circuit detector on channel 1" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling&#xa;              ratio (decimation rate) on channel 1" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on&#xa;              channel 1" />
    </Register>
    <Register start="+0x48" size="0" name="DFSDM_AWSCD2R" access="Read/Write" description="DFSDM analog watchdog and short-circuit&#xa;          detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for&#xa;              channel 2" />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for&#xa;              short-circuit detector on channel 2" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling&#xa;              ratio (decimation rate) on channel 2" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on&#xa;              channel 2" />
    </Register>
    <Register start="+0x4C" size="0" name="DFSDM_AWSCD3R" access="Read/Write" description="DFSDM analog watchdog and short-circuit&#xa;          detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for&#xa;              channel 3" />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for&#xa;              short-circuit detector on channel 3" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling&#xa;              ratio (decimation rate) on channel 3" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on&#xa;              channel 3" />
    </Register>
    <Register start="+0x50" size="0" name="DFSDM_AWSCD4R" access="Read/Write" description="DFSDM analog watchdog and short-circuit&#xa;          detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for&#xa;              channel 4" />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for&#xa;              short-circuit detector on channel 4" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling&#xa;              ratio (decimation rate) on channel 4" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on&#xa;              channel 4" />
    </Register>
    <Register start="+0x54" size="0" name="DFSDM_AWSCD5R" access="Read/Write" description="DFSDM analog watchdog and short-circuit&#xa;          detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for&#xa;              channel 5" />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for&#xa;              short-circuit detector on channel 5" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling&#xa;              ratio (decimation rate) on channel 5" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on&#xa;              channel 5" />
    </Register>
    <Register start="+0x58" size="0" name="DFSDM_AWSCD6R" access="Read/Write" description="DFSDM analog watchdog and short-circuit&#xa;          detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for&#xa;              channel 6" />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for&#xa;              short-circuit detector on channel 6" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling&#xa;              ratio (decimation rate) on channel 6" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on&#xa;              channel 6" />
    </Register>
    <Register start="+0x5C" size="0" name="DFSDM_AWSCD7R" access="Read/Write" description="DFSDM analog watchdog and short-circuit&#xa;          detector register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SCDT" description="short-circuit detector threshold for&#xa;              channel 7" />
      <BitField start="12" size="4" name="BKSCD" description="Break signal assignment for&#xa;              short-circuit detector on channel 7" />
      <BitField start="16" size="5" name="AWFOSR" description="Analog watchdog filter oversampling&#xa;              ratio (decimation rate) on channel 7" />
      <BitField start="22" size="2" name="AWFORD" description="Analog watchdog Sinc filter order on&#xa;              channel 7" />
    </Register>
    <Register start="+0x60" size="0" name="DFSDM_CHWDAT0R" access="ReadOnly" description="DFSDM channel watchdog filter data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog&#xa;              data" />
    </Register>
    <Register start="+0x64" size="0" name="DFSDM_CHWDAT1R" access="ReadOnly" description="DFSDM channel watchdog filter data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog&#xa;              data" />
    </Register>
    <Register start="+0x68" size="0" name="DFSDM_CHWDAT2R" access="ReadOnly" description="DFSDM channel watchdog filter data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog&#xa;              data" />
    </Register>
    <Register start="+0x6C" size="0" name="DFSDM_CHWDAT3R" access="ReadOnly" description="DFSDM channel watchdog filter data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog&#xa;              data" />
    </Register>
    <Register start="+0x70" size="0" name="DFSDM_CHWDAT4R" access="ReadOnly" description="DFSDM channel watchdog filter data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog&#xa;              data" />
    </Register>
    <Register start="+0x74" size="0" name="DFSDM_CHWDAT5R" access="ReadOnly" description="DFSDM channel watchdog filter data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog&#xa;              data" />
    </Register>
    <Register start="+0x78" size="0" name="DFSDM_CHWDAT6R" access="ReadOnly" description="DFSDM channel watchdog filter data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog&#xa;              data" />
    </Register>
    <Register start="+0x7C" size="0" name="DFSDM_CHWDAT7R" access="ReadOnly" description="DFSDM channel watchdog filter data&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WDATA" description="Input channel y watchdog&#xa;              data" />
    </Register>
    <Register start="+0x80" size="0" name="DFSDM_CHDATIN0R" access="Read/Write" description="DFSDM channel data input&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel 0" />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel 1" />
    </Register>
    <Register start="+0x84" size="0" name="DFSDM_CHDATIN1R" access="Read/Write" description="DFSDM channel data input&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel 1" />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel 2" />
    </Register>
    <Register start="+0x88" size="0" name="DFSDM_CHDATIN2R" access="Read/Write" description="DFSDM channel data input&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel 2" />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel 3" />
    </Register>
    <Register start="+0x8C" size="0" name="DFSDM_CHDATIN3R" access="Read/Write" description="DFSDM channel data input&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel 3" />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel 4" />
    </Register>
    <Register start="+0x90" size="0" name="DFSDM_CHDATIN4R" access="Read/Write" description="DFSDM channel data input&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel 4" />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel 5" />
    </Register>
    <Register start="+0x94" size="0" name="DFSDM_CHDATIN5R" access="Read/Write" description="DFSDM channel data input&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel 5" />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel 6" />
    </Register>
    <Register start="+0x98" size="0" name="DFSDM_CHDATIN6R" access="Read/Write" description="DFSDM channel data input&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel 6" />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel 7" />
    </Register>
    <Register start="+0x9C" size="0" name="DFSDM_CHDATIN7R" access="Read/Write" description="DFSDM channel data input&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INDAT0" description="Input data for channel 7" />
      <BitField start="16" size="16" name="INDAT1" description="Input data for channel 8" />
    </Register>
    <Register start="+0xA0" size="0" name="DFSDM0_CR1" access="Read/Write" description="DFSDM control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM enable" />
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group&#xa;              of channels" />
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion&#xa;              synchronously with the DFSDM0 JSWSTART&#xa;              trigger" />
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected&#xa;              conversions" />
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the&#xa;              injected channel group" />
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching&#xa;              injected conversions" />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge&#xa;              selection for injected conversions" />
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the&#xa;              regular channel" />
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular&#xa;              conversions" />
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously&#xa;              with DFSDM0" />
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the&#xa;              regular conversion" />
      <BitField start="24" size="3" name="RCH" description="Regular channel selection" />
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for&#xa;              regular conversions" />
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode&#xa;              select" />
    </Register>
    <Register start="+0xA4" size="0" name="DFSDM1_CR1" access="Read/Write" description="DFSDM control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM enable" />
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group&#xa;              of channels" />
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion&#xa;              synchronously with the DFSDM0 JSWSTART&#xa;              trigger" />
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected&#xa;              conversions" />
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the&#xa;              injected channel group" />
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching&#xa;              injected conversions" />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge&#xa;              selection for injected conversions" />
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the&#xa;              regular channel" />
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular&#xa;              conversions" />
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously&#xa;              with DFSDM0" />
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the&#xa;              regular conversion" />
      <BitField start="24" size="3" name="RCH" description="Regular channel selection" />
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for&#xa;              regular conversions" />
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode&#xa;              select" />
    </Register>
    <Register start="+0xA8" size="0" name="DFSDM2_CR1" access="Read/Write" description="DFSDM control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM enable" />
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group&#xa;              of channels" />
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion&#xa;              synchronously with the DFSDM0 JSWSTART&#xa;              trigger" />
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected&#xa;              conversions" />
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the&#xa;              injected channel group" />
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching&#xa;              injected conversions" />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge&#xa;              selection for injected conversions" />
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the&#xa;              regular channel" />
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular&#xa;              conversions" />
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously&#xa;              with DFSDM0" />
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the&#xa;              regular conversion" />
      <BitField start="24" size="3" name="RCH" description="Regular channel selection" />
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for&#xa;              regular conversions" />
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode&#xa;              select" />
    </Register>
    <Register start="+0xAC" size="0" name="DFSDM3_CR1" access="Read/Write" description="DFSDM control register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DFEN" description="DFSDM enable" />
      <BitField start="1" size="1" name="JSWSTART" description="Start a conversion of the injected group&#xa;              of channels" />
      <BitField start="3" size="1" name="JSYNC" description="Launch an injected conversion&#xa;              synchronously with the DFSDM0 JSWSTART&#xa;              trigger" />
      <BitField start="4" size="1" name="JSCAN" description="Scanning conversion mode for injected&#xa;              conversions" />
      <BitField start="5" size="1" name="JDMAEN" description="DMA channel enabled to read data for the&#xa;              injected channel group" />
      <BitField start="8" size="5" name="JEXTSEL" description="Trigger signal selection for launching&#xa;              injected conversions" />
      <BitField start="13" size="2" name="JEXTEN" description="Trigger enable and trigger edge&#xa;              selection for injected conversions" />
      <BitField start="17" size="1" name="RSWSTART" description="Software start of a conversion on the&#xa;              regular channel" />
      <BitField start="18" size="1" name="RCONT" description="Continuous mode selection for regular&#xa;              conversions" />
      <BitField start="19" size="1" name="RSYNC" description="Launch regular conversion synchronously&#xa;              with DFSDM0" />
      <BitField start="21" size="1" name="RDMAEN" description="DMA channel enabled to read data for the&#xa;              regular conversion" />
      <BitField start="24" size="3" name="RCH" description="Regular channel selection" />
      <BitField start="29" size="1" name="FAST" description="Fast conversion mode selection for&#xa;              regular conversions" />
      <BitField start="30" size="1" name="AWFSEL" description="Analog watchdog fast mode&#xa;              select" />
    </Register>
    <Register start="+0xB0" size="0" name="DFSDM0_CR2" access="Read/Write" description="DFSDM control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt&#xa;              enable" />
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt&#xa;              enable" />
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt&#xa;              enable" />
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel&#xa;              selection" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel&#xa;              selection" />
    </Register>
    <Register start="+0xB4" size="0" name="DFSDM1_CR2" access="Read/Write" description="DFSDM control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt&#xa;              enable" />
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt&#xa;              enable" />
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt&#xa;              enable" />
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel&#xa;              selection" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel&#xa;              selection" />
    </Register>
    <Register start="+0xB8" size="0" name="DFSDM2_CR2" access="Read/Write" description="DFSDM control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt&#xa;              enable" />
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt&#xa;              enable" />
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt&#xa;              enable" />
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel&#xa;              selection" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel&#xa;              selection" />
    </Register>
    <Register start="+0xBC" size="0" name="DFSDM3_CR2" access="Read/Write" description="DFSDM control register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCIE" description="Injected end of conversion interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="REOCIE" description="Regular end of conversion interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="JOVRIE" description="Injected data overrun interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="ROVRIE" description="Regular data overrun interrupt&#xa;              enable" />
      <BitField start="4" size="1" name="AWDIE" description="Analog watchdog interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="SCDIE" description="Short-circuit detector interrupt&#xa;              enable" />
      <BitField start="6" size="1" name="CKABIE" description="Clock absence interrupt&#xa;              enable" />
      <BitField start="8" size="8" name="EXCH" description="Extremes detector channel&#xa;              selection" />
      <BitField start="16" size="8" name="AWDCH" description="Analog watchdog channel&#xa;              selection" />
    </Register>
    <Register start="+0xC0" size="0" name="DFSDM0_ISR" access="ReadOnly" description="DFSDM interrupt and status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion&#xa;              flag" />
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion&#xa;              flag" />
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun&#xa;              flag" />
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun&#xa;              flag" />
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog" />
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress&#xa;              status" />
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress&#xa;              status" />
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector&#xa;              flag" />
    </Register>
    <Register start="+0xC4" size="0" name="DFSDM1_ISR" access="ReadOnly" description="DFSDM interrupt and status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion&#xa;              flag" />
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion&#xa;              flag" />
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun&#xa;              flag" />
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun&#xa;              flag" />
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog" />
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress&#xa;              status" />
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress&#xa;              status" />
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector&#xa;              flag" />
    </Register>
    <Register start="+0xC8" size="0" name="DFSDM2_ISR" access="ReadOnly" description="DFSDM interrupt and status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion&#xa;              flag" />
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion&#xa;              flag" />
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun&#xa;              flag" />
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun&#xa;              flag" />
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog" />
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress&#xa;              status" />
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress&#xa;              status" />
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector&#xa;              flag" />
    </Register>
    <Register start="+0xCC" size="0" name="DFSDM3_ISR" access="ReadOnly" description="DFSDM interrupt and status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="JEOCF" description="End of injected conversion&#xa;              flag" />
      <BitField start="1" size="1" name="REOCF" description="End of regular conversion&#xa;              flag" />
      <BitField start="2" size="1" name="JOVRF" description="Injected conversion overrun&#xa;              flag" />
      <BitField start="3" size="1" name="ROVRF" description="Regular conversion overrun&#xa;              flag" />
      <BitField start="4" size="1" name="AWDF" description="Analog watchdog" />
      <BitField start="13" size="1" name="JCIP" description="Injected conversion in progress&#xa;              status" />
      <BitField start="14" size="1" name="RCIP" description="Regular conversion in progress&#xa;              status" />
      <BitField start="16" size="8" name="CKABF" description="Clock absence flag" />
      <BitField start="24" size="8" name="SCDF" description="short-circuit detector&#xa;              flag" />
    </Register>
    <Register start="+0xD0" size="0" name="DFSDM0_ICR" access="Read/Write" description="DFSDM interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun&#xa;              flag" />
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun&#xa;              flag" />
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence&#xa;              flag" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector&#xa;              flag" />
    </Register>
    <Register start="+0xD4" size="0" name="DFSDM1_ICR" access="Read/Write" description="DFSDM interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun&#xa;              flag" />
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun&#xa;              flag" />
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence&#xa;              flag" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector&#xa;              flag" />
    </Register>
    <Register start="+0xD8" size="0" name="DFSDM2_ICR" access="Read/Write" description="DFSDM interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun&#xa;              flag" />
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun&#xa;              flag" />
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence&#xa;              flag" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector&#xa;              flag" />
    </Register>
    <Register start="+0xDC" size="0" name="DFSDM3_ICR" access="Read/Write" description="DFSDM interrupt flag clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="CLRJOVRF" description="Clear the injected conversion overrun&#xa;              flag" />
      <BitField start="3" size="1" name="CLRROVRF" description="Clear the regular conversion overrun&#xa;              flag" />
      <BitField start="16" size="8" name="CLRCKABF" description="Clear the clock absence&#xa;              flag" />
      <BitField start="24" size="8" name="CLRSCDF" description="Clear the short-circuit detector&#xa;              flag" />
    </Register>
    <Register start="+0xE0" size="0" name="DFSDM0_JCHGR" access="Read/Write" description="DFSDM injected channel group selection&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group&#xa;              selection" />
    </Register>
    <Register start="+0xE4" size="0" name="DFSDM1_JCHGR" access="Read/Write" description="DFSDM injected channel group selection&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group&#xa;              selection" />
    </Register>
    <Register start="+0xE8" size="0" name="DFSDM2_JCHGR" access="Read/Write" description="DFSDM injected channel group selection&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group&#xa;              selection" />
    </Register>
    <Register start="+0xEC" size="0" name="DFSDM3_JCHGR" access="Read/Write" description="DFSDM injected channel group selection&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="JCHG" description="Injected channel group&#xa;              selection" />
    </Register>
    <Register start="+0xF0" size="0" name="DFSDM0_FCR" access="Read/Write" description="DFSDM filter control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging&#xa;              length)" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio&#xa;              (decimation rate)" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order" />
    </Register>
    <Register start="+0xF4" size="0" name="DFSDM1_FCR" access="Read/Write" description="DFSDM filter control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging&#xa;              length)" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio&#xa;              (decimation rate)" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order" />
    </Register>
    <Register start="+0xF8" size="0" name="DFSDM2_FCR" access="Read/Write" description="DFSDM filter control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging&#xa;              length)" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio&#xa;              (decimation rate)" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order" />
    </Register>
    <Register start="+0xFC" size="0" name="DFSDM3_FCR" access="Read/Write" description="DFSDM filter control register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="IOSR" description="Integrator oversampling ratio (averaging&#xa;              length)" />
      <BitField start="16" size="10" name="FOSR" description="Sinc filter oversampling ratio&#xa;              (decimation rate)" />
      <BitField start="29" size="3" name="FORD" description="Sinc filter order" />
    </Register>
    <Register start="+0x100" size="0" name="DFSDM0_JDATAR" access="ReadOnly" description="DFSDM data register for injected&#xa;          group" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently&#xa;              converted" />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion&#xa;              data" />
    </Register>
    <Register start="+0x104" size="0" name="DFSDM1_JDATAR" access="ReadOnly" description="DFSDM data register for injected&#xa;          group" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently&#xa;              converted" />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion&#xa;              data" />
    </Register>
    <Register start="+0x108" size="0" name="DFSDM2_JDATAR" access="ReadOnly" description="DFSDM data register for injected&#xa;          group" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently&#xa;              converted" />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion&#xa;              data" />
    </Register>
    <Register start="+0x10C" size="0" name="DFSDM3_JDATAR" access="ReadOnly" description="DFSDM data register for injected&#xa;          group" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="JDATACH" description="Injected channel most recently&#xa;              converted" />
      <BitField start="8" size="24" name="JDATA" description="Injected group conversion&#xa;              data" />
    </Register>
    <Register start="+0x110" size="0" name="DFSDM0_RDATAR" access="ReadOnly" description="DFSDM data register for the regular&#xa;          channel" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently&#xa;              converted" />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending&#xa;              data" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion&#xa;              data" />
    </Register>
    <Register start="+0x114" size="0" name="DFSDM1_RDATAR" access="ReadOnly" description="DFSDM data register for the regular&#xa;          channel" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently&#xa;              converted" />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending&#xa;              data" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion&#xa;              data" />
    </Register>
    <Register start="+0x118" size="0" name="DFSDM2_RDATAR" access="ReadOnly" description="DFSDM data register for the regular&#xa;          channel" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently&#xa;              converted" />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending&#xa;              data" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion&#xa;              data" />
    </Register>
    <Register start="+0x11C" size="0" name="DFSDM3_RDATAR" access="ReadOnly" description="DFSDM data register for the regular&#xa;          channel" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RDATACH" description="Regular channel most recently&#xa;              converted" />
      <BitField start="4" size="1" name="RPEND" description="Regular channel pending&#xa;              data" />
      <BitField start="8" size="24" name="RDATA" description="Regular channel conversion&#xa;              data" />
    </Register>
    <Register start="+0x120" size="0" name="DFSDM0_AWHTR" access="Read/Write" description="DFSDM analog watchdog high threshold&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog&#xa;              watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high&#xa;              threshold" />
    </Register>
    <Register start="+0x124" size="0" name="DFSDM1_AWHTR" access="Read/Write" description="DFSDM analog watchdog high threshold&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog&#xa;              watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high&#xa;              threshold" />
    </Register>
    <Register start="+0x128" size="0" name="DFSDM2_AWHTR" access="Read/Write" description="DFSDM analog watchdog high threshold&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog&#xa;              watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high&#xa;              threshold" />
    </Register>
    <Register start="+0x12C" size="0" name="DFSDM3_AWHTR" access="Read/Write" description="DFSDM analog watchdog high threshold&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWH" description="Break signal assignment to analog&#xa;              watchdog high threshold event" />
      <BitField start="8" size="24" name="AWHT" description="Analog watchdog high&#xa;              threshold" />
    </Register>
    <Register start="+0x130" size="0" name="DFSDM0_AWLTR" access="Read/Write" description="DFSDM analog watchdog low threshold&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog&#xa;              watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low&#xa;              threshold" />
    </Register>
    <Register start="+0x134" size="0" name="DFSDM1_AWLTR" access="Read/Write" description="DFSDM analog watchdog low threshold&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog&#xa;              watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low&#xa;              threshold" />
    </Register>
    <Register start="+0x138" size="0" name="DFSDM2_AWLTR" access="Read/Write" description="DFSDM analog watchdog low threshold&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog&#xa;              watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low&#xa;              threshold" />
    </Register>
    <Register start="+0x13C" size="0" name="DFSDM3_AWLTR" access="Read/Write" description="DFSDM analog watchdog low threshold&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BKAWL" description="Break signal assignment to analog&#xa;              watchdog low threshold event" />
      <BitField start="8" size="24" name="AWLT" description="Analog watchdog low&#xa;              threshold" />
    </Register>
    <Register start="+0x140" size="0" name="DFSDM0_AWSR" access="ReadOnly" description="DFSDM analog watchdog status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold&#xa;              flag" />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold&#xa;              flag" />
    </Register>
    <Register start="+0x144" size="0" name="DFSDM1_AWSR" access="ReadOnly" description="DFSDM analog watchdog status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold&#xa;              flag" />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold&#xa;              flag" />
    </Register>
    <Register start="+0x148" size="0" name="DFSDM2_AWSR" access="ReadOnly" description="DFSDM analog watchdog status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold&#xa;              flag" />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold&#xa;              flag" />
    </Register>
    <Register start="+0x14C" size="0" name="DFSDM3_AWSR" access="ReadOnly" description="DFSDM analog watchdog status&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="AWLTF" description="Analog watchdog low threshold&#xa;              flag" />
      <BitField start="8" size="8" name="AWHTF" description="Analog watchdog high threshold&#xa;              flag" />
    </Register>
    <Register start="+0x150" size="0" name="DFSDM0_AWCFR" access="Read/Write" description="DFSDM analog watchdog clear flag&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold&#xa;              flag" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold&#xa;              flag" />
    </Register>
    <Register start="+0x154" size="0" name="DFSDM1_AWCFR" access="Read/Write" description="DFSDM analog watchdog clear flag&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold&#xa;              flag" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold&#xa;              flag" />
    </Register>
    <Register start="+0x158" size="0" name="DFSDM2_AWCFR" access="Read/Write" description="DFSDM analog watchdog clear flag&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold&#xa;              flag" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold&#xa;              flag" />
    </Register>
    <Register start="+0x15C" size="0" name="DFSDM3_AWCFR" access="Read/Write" description="DFSDM analog watchdog clear flag&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLRAWLTF" description="Clear the analog watchdog low threshold&#xa;              flag" />
      <BitField start="8" size="8" name="CLRAWHTF" description="Clear the analog watchdog high threshold&#xa;              flag" />
    </Register>
    <Register start="+0x160" size="0" name="DFSDM0_EXMAX" access="ReadOnly" description="DFSDM Extremes detector maximum&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data&#xa;              channel" />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum&#xa;              value" />
    </Register>
    <Register start="+0x164" size="0" name="DFSDM1_EXMAX" access="ReadOnly" description="DFSDM Extremes detector maximum&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data&#xa;              channel" />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum&#xa;              value" />
    </Register>
    <Register start="+0x168" size="0" name="DFSDM2_EXMAX" access="ReadOnly" description="DFSDM Extremes detector maximum&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data&#xa;              channel" />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum&#xa;              value" />
    </Register>
    <Register start="+0x16C" size="0" name="DFSDM3_EXMAX" access="ReadOnly" description="DFSDM Extremes detector maximum&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMAXCH" description="Extremes detector maximum data&#xa;              channel" />
      <BitField start="8" size="24" name="EXMAX" description="Extremes detector maximum&#xa;              value" />
    </Register>
    <Register start="+0x170" size="0" name="DFSDM0_EXMIN" access="ReadOnly" description="DFSDM Extremes detector minimum&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data&#xa;              channel" />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum&#xa;              value" />
    </Register>
    <Register start="+0x174" size="0" name="DFSDM1_EXMIN" access="ReadOnly" description="DFSDM Extremes detector minimum&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data&#xa;              channel" />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum&#xa;              value" />
    </Register>
    <Register start="+0x178" size="0" name="DFSDM2_EXMIN" access="ReadOnly" description="DFSDM Extremes detector minimum&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data&#xa;              channel" />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum&#xa;              value" />
    </Register>
    <Register start="+0x17C" size="0" name="DFSDM3_EXMIN" access="ReadOnly" description="DFSDM Extremes detector minimum&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="EXMINCH" description="Extremes detector minimum data&#xa;              channel" />
      <BitField start="8" size="24" name="EXMIN" description="Extremes detector minimum&#xa;              value" />
    </Register>
    <Register start="+0x180" size="0" name="DFSDM0_CNVTIMR" access="ReadOnly" description="DFSDM conversion timer&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion&#xa;              time" />
    </Register>
    <Register start="+0x184" size="0" name="DFSDM1_CNVTIMR" access="ReadOnly" description="DFSDM conversion timer&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion&#xa;              time" />
    </Register>
    <Register start="+0x188" size="0" name="DFSDM2_CNVTIMR" access="ReadOnly" description="DFSDM conversion timer&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion&#xa;              time" />
    </Register>
    <Register start="+0x18C" size="0" name="DFSDM3_CNVTIMR" access="ReadOnly" description="DFSDM conversion timer&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="28" name="CNVCNT" description="28-bit timer counting conversion&#xa;              time" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM16" start="0x40014400" description="General-purpose-timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA&#xa;              selection" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update&#xa;              selection" />
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded&#xa;              control" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request&#xa;              enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture&#xa;              flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt&#xa;              flag" />
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="BG" description="Break generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update&#xa;              generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1&#xa;              generation" />
      <BitField start="0" size="1" name="UG" description="Update generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1&#xa;              selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast&#xa;              enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload&#xa;              enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="2" size="2" name="IC1PSC" description="Input capture 1 prescaler" />
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1&#xa;              selection" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output&#xa;              enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output&#xa;              enable" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF Copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle&#xa;              mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run&#xa;              mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst&#xa;              accesses" />
    </Register>
    <Register start="+0x60" size="0" name="TIM16_AF1" access="Read/Write" description="TIM16 alternate function register&#xa;          1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="8" size="1" name="BKDFBK1E" description="BRK dfsdm1_break[1] enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarity" />
    </Register>
    <Register start="+0x68" size="0" name="TIM16_TISEL" access="Read/Write" description="TIM16 input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="selects TI1[0] to TI1[15]&#xa;              input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM17" start="0x40014800" description="General-purpose-timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA&#xa;              selection" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update&#xa;              selection" />
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded&#xa;              control" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request&#xa;              enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture&#xa;              flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt&#xa;              flag" />
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="BG" description="Break generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update&#xa;              generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1&#xa;              generation" />
      <BitField start="0" size="1" name="UG" description="Update generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1&#xa;              selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast&#xa;              enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload&#xa;              enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="2" size="2" name="IC1PSC" description="Input capture 1 prescaler" />
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1&#xa;              selection" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output&#xa;              enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output&#xa;              enable" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF Copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle&#xa;              mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run&#xa;              mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst&#xa;              accesses" />
    </Register>
    <Register start="+0x60" size="0" name="TIM17_AF1" access="Read/Write" description="TIM17 alternate function register&#xa;          1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="8" size="1" name="BKDFBK1E" description="BRK dfsdm1_break[1] enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarity" />
    </Register>
    <Register start="+0x68" size="0" name="TIM17_TISEL" access="Read/Write" description="TIM17 input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="selects TI1[0] to TI1[15]&#xa;              input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM15" start="0x40014000" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded&#xa;              control" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update&#xa;              selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA&#xa;              selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
      <BitField start="10" size="1" name="OIS2" description="Output Idle state 2" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS_2_0" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection bit 3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection - bit&#xa;              4:3" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request&#xa;              enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request&#xa;              enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture&#xa;              flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture&#xa;              flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt&#xa;              flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt&#xa;              flag" />
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="BG" description="Break generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update&#xa;              generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2&#xa;              generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1&#xa;              generation" />
      <BitField start="0" size="1" name="UG" description="Update generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1&#xa;              selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast&#xa;              enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload&#xa;              enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2&#xa;              selection" />
      <BitField start="10" size="1" name="OC2FE" description="Output Compare 2 fast&#xa;              enable" />
      <BitField start="11" size="1" name="OC2PE" description="Output Compare 2 preload&#xa;              enable" />
      <BitField start="12" size="3" name="OC2M" description="Output Compare 2 mode" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode bit&#xa;              3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode bit&#xa;              3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
      <BitField start="10" size="2" name="IC2PSC" description="Input capture 2 prescaler" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2&#xa;              selection" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="2" size="2" name="IC1PSC" description="Input capture 1 prescaler" />
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1&#xa;              selection" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output&#xa;              enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output&#xa;              enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output&#xa;              enable" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2" description="Capture/Compare 2 value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run&#xa;              mode" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle&#xa;              mode" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst&#xa;              accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM15 alternate fdfsdm1_breakon register&#xa;          1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="8" size="1" name="BKDF1BK0E" description="BRK dfsdm1_break[0] enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarity" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM15 input selection register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="selects TI1[0] to TI1[15]&#xa;              input" />
      <BitField start="8" size="4" name="TI2SEL" description="selects TI2[0] to TI2[15]&#xa;              input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USART1" start="0x40011000" description="Universal synchronous asynchronous receiver&#xa;      transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt&#xa;              enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt&#xa;              enable" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt&#xa;              enable" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt&#xa;              enable" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion&#xa;              time" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion&#xa;              time" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt&#xa;              enable" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="0" size="1" name="UE" description="USART enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level&#xa;              inversion" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level&#xa;              inversion" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address&#xa;              Detection" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin&#xa;              input is ignored" />
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode&#xa;              enable" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold&#xa;              configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt&#xa;              enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold&#xa;              configuration" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time,&#xa;              interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt&#xa;              enable" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt&#xa;              enable" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag&#xa;              selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity&#xa;              selection" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception&#xa;              Error" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method&#xa;              enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="8" name="GT" description="Guard time value" />
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush&#xa;              request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status&#xa;          register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time&#xa;              flag" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error&#xa;              flag" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="0" size="1" name="PE" description="PE" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear&#xa;              flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear&#xa;              flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear&#xa;              flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear&#xa;              flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time&#xa;              clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear&#xa;              flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear&#xa;              flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USART2" start="0x40004400" description="Universal synchronous asynchronous receiver&#xa;      transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt&#xa;              enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt&#xa;              enable" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt&#xa;              enable" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt&#xa;              enable" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion&#xa;              time" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion&#xa;              time" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt&#xa;              enable" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="0" size="1" name="UE" description="USART enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level&#xa;              inversion" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level&#xa;              inversion" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address&#xa;              Detection" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin&#xa;              input is ignored" />
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode&#xa;              enable" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold&#xa;              configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt&#xa;              enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold&#xa;              configuration" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time,&#xa;              interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt&#xa;              enable" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt&#xa;              enable" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag&#xa;              selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity&#xa;              selection" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception&#xa;              Error" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method&#xa;              enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="8" name="GT" description="Guard time value" />
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush&#xa;              request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status&#xa;          register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time&#xa;              flag" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error&#xa;              flag" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="0" size="1" name="PE" description="PE" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear&#xa;              flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear&#xa;              flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear&#xa;              flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear&#xa;              flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time&#xa;              clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear&#xa;              flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear&#xa;              flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USART3" start="0x40004800" description="Universal synchronous asynchronous receiver&#xa;      transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt&#xa;              enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt&#xa;              enable" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt&#xa;              enable" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt&#xa;              enable" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion&#xa;              time" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion&#xa;              time" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt&#xa;              enable" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="0" size="1" name="UE" description="USART enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level&#xa;              inversion" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level&#xa;              inversion" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address&#xa;              Detection" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin&#xa;              input is ignored" />
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode&#xa;              enable" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold&#xa;              configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt&#xa;              enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold&#xa;              configuration" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time,&#xa;              interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt&#xa;              enable" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt&#xa;              enable" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag&#xa;              selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity&#xa;              selection" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception&#xa;              Error" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method&#xa;              enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="8" name="GT" description="Guard time value" />
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush&#xa;              request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status&#xa;          register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time&#xa;              flag" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error&#xa;              flag" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="0" size="1" name="PE" description="PE" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear&#xa;              flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear&#xa;              flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear&#xa;              flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear&#xa;              flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time&#xa;              clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear&#xa;              flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear&#xa;              flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART4" start="0x40004C00" description="Universal synchronous asynchronous receiver&#xa;      transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt&#xa;              enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt&#xa;              enable" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt&#xa;              enable" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt&#xa;              enable" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion&#xa;              time" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion&#xa;              time" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt&#xa;              enable" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="0" size="1" name="UE" description="USART enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level&#xa;              inversion" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level&#xa;              inversion" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address&#xa;              Detection" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin&#xa;              input is ignored" />
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode&#xa;              enable" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold&#xa;              configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt&#xa;              enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold&#xa;              configuration" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time,&#xa;              interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt&#xa;              enable" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt&#xa;              enable" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag&#xa;              selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity&#xa;              selection" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception&#xa;              Error" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method&#xa;              enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="8" name="GT" description="Guard time value" />
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush&#xa;              request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status&#xa;          register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time&#xa;              flag" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error&#xa;              flag" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="0" size="1" name="PE" description="PE" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear&#xa;              flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear&#xa;              flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear&#xa;              flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear&#xa;              flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time&#xa;              clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear&#xa;              flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear&#xa;              flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART5" start="0x40005000" description="Universal synchronous asynchronous receiver&#xa;      transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt&#xa;              enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt&#xa;              enable" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt&#xa;              enable" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt&#xa;              enable" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion&#xa;              time" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion&#xa;              time" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt&#xa;              enable" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="0" size="1" name="UE" description="USART enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level&#xa;              inversion" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level&#xa;              inversion" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address&#xa;              Detection" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin&#xa;              input is ignored" />
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode&#xa;              enable" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold&#xa;              configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt&#xa;              enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold&#xa;              configuration" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time,&#xa;              interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt&#xa;              enable" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt&#xa;              enable" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag&#xa;              selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity&#xa;              selection" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception&#xa;              Error" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method&#xa;              enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="8" name="GT" description="Guard time value" />
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush&#xa;              request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status&#xa;          register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time&#xa;              flag" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error&#xa;              flag" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="0" size="1" name="PE" description="PE" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear&#xa;              flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear&#xa;              flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear&#xa;              flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear&#xa;              flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time&#xa;              clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear&#xa;              flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear&#xa;              flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USART6" start="0x40011400" description="Universal synchronous asynchronous receiver&#xa;      transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt&#xa;              enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt&#xa;              enable" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt&#xa;              enable" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt&#xa;              enable" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion&#xa;              time" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion&#xa;              time" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt&#xa;              enable" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="0" size="1" name="UE" description="USART enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level&#xa;              inversion" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level&#xa;              inversion" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address&#xa;              Detection" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin&#xa;              input is ignored" />
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode&#xa;              enable" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold&#xa;              configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt&#xa;              enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold&#xa;              configuration" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time,&#xa;              interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt&#xa;              enable" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt&#xa;              enable" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag&#xa;              selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity&#xa;              selection" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception&#xa;              Error" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method&#xa;              enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="8" name="GT" description="Guard time value" />
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush&#xa;              request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status&#xa;          register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time&#xa;              flag" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error&#xa;              flag" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="0" size="1" name="PE" description="PE" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear&#xa;              flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear&#xa;              flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear&#xa;              flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear&#xa;              flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time&#xa;              clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear&#xa;              flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear&#xa;              flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART7" start="0x40007800" description="Universal synchronous asynchronous receiver&#xa;      transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt&#xa;              enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt&#xa;              enable" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt&#xa;              enable" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt&#xa;              enable" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion&#xa;              time" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion&#xa;              time" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt&#xa;              enable" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="0" size="1" name="UE" description="USART enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level&#xa;              inversion" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level&#xa;              inversion" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address&#xa;              Detection" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin&#xa;              input is ignored" />
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode&#xa;              enable" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold&#xa;              configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt&#xa;              enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold&#xa;              configuration" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time,&#xa;              interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt&#xa;              enable" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt&#xa;              enable" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag&#xa;              selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity&#xa;              selection" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception&#xa;              Error" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method&#xa;              enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="8" name="GT" description="Guard time value" />
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush&#xa;              request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status&#xa;          register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time&#xa;              flag" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error&#xa;              flag" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="0" size="1" name="PE" description="PE" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear&#xa;              flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear&#xa;              flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear&#xa;              flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear&#xa;              flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time&#xa;              clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear&#xa;              flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear&#xa;              flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART8" start="0x40007C00" description="Universal synchronous asynchronous receiver&#xa;      transmitter">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="Control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="31" size="1" name="RXFFIE" description="RXFIFO Full interrupt&#xa;              enable" />
      <BitField start="30" size="1" name="TXFEIE" description="TXFIFO empty interrupt&#xa;              enable" />
      <BitField start="29" size="1" name="FIFOEN" description="FIFO mode enable" />
      <BitField start="28" size="1" name="M1" description="Word length" />
      <BitField start="27" size="1" name="EOBIE" description="End of Block interrupt&#xa;              enable" />
      <BitField start="26" size="1" name="RTOIE" description="Receiver timeout interrupt&#xa;              enable" />
      <BitField start="25" size="1" name="DEAT4" description="Driver Enable assertion&#xa;              time" />
      <BitField start="24" size="1" name="DEAT3" description="DEAT3" />
      <BitField start="23" size="1" name="DEAT2" description="DEAT2" />
      <BitField start="22" size="1" name="DEAT1" description="DEAT1" />
      <BitField start="21" size="1" name="DEAT0" description="DEAT0" />
      <BitField start="20" size="1" name="DEDT4" description="Driver Enable de-assertion&#xa;              time" />
      <BitField start="19" size="1" name="DEDT3" description="DEDT3" />
      <BitField start="18" size="1" name="DEDT2" description="DEDT2" />
      <BitField start="17" size="1" name="DEDT1" description="DEDT1" />
      <BitField start="16" size="1" name="DEDT0" description="DEDT0" />
      <BitField start="15" size="1" name="OVER8" description="Oversampling mode" />
      <BitField start="14" size="1" name="CMIE" description="Character match interrupt&#xa;              enable" />
      <BitField start="13" size="1" name="MME" description="Mute mode enable" />
      <BitField start="12" size="1" name="M0" description="Word length" />
      <BitField start="11" size="1" name="WAKE" description="Receiver wakeup method" />
      <BitField start="10" size="1" name="PCE" description="Parity control enable" />
      <BitField start="9" size="1" name="PS" description="Parity selection" />
      <BitField start="8" size="1" name="PEIE" description="PE interrupt enable" />
      <BitField start="7" size="1" name="TXEIE" description="interrupt enable" />
      <BitField start="6" size="1" name="TCIE" description="Transmission complete interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="RXNEIE" description="RXNE interrupt enable" />
      <BitField start="4" size="1" name="IDLEIE" description="IDLE interrupt enable" />
      <BitField start="3" size="1" name="TE" description="Transmitter enable" />
      <BitField start="2" size="1" name="RE" description="Receiver enable" />
      <BitField start="1" size="1" name="UESM" description="USART enable in Stop mode" />
      <BitField start="0" size="1" name="UE" description="USART enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="Control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="4" name="ADD4_7" description="Address of the USART node" />
      <BitField start="24" size="4" name="ADD0_3" description="Address of the USART node" />
      <BitField start="23" size="1" name="RTOEN" description="Receiver timeout enable" />
      <BitField start="22" size="1" name="ABRMOD1" description="Auto baud rate mode" />
      <BitField start="21" size="1" name="ABRMOD0" description="ABRMOD0" />
      <BitField start="20" size="1" name="ABREN" description="Auto baud rate enable" />
      <BitField start="19" size="1" name="MSBFIRST" description="Most significant bit first" />
      <BitField start="18" size="1" name="TAINV" description="Binary data inversion" />
      <BitField start="17" size="1" name="TXINV" description="TX pin active level&#xa;              inversion" />
      <BitField start="16" size="1" name="RXINV" description="RX pin active level&#xa;              inversion" />
      <BitField start="15" size="1" name="SWAP" description="Swap TX/RX pins" />
      <BitField start="14" size="1" name="LINEN" description="LIN mode enable" />
      <BitField start="12" size="2" name="STOP" description="STOP bits" />
      <BitField start="11" size="1" name="CLKEN" description="Clock enable" />
      <BitField start="10" size="1" name="CPOL" description="Clock polarity" />
      <BitField start="9" size="1" name="CPHA" description="Clock phase" />
      <BitField start="8" size="1" name="LBCL" description="Last bit clock pulse" />
      <BitField start="6" size="1" name="LBDIE" description="LIN break detection interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="LBDL" description="LIN break detection length" />
      <BitField start="4" size="1" name="ADDM7" description="7-bit Address Detection/4-bit Address&#xa;              Detection" />
      <BitField start="3" size="1" name="DIS_NSS" description="When the DSI_NSS bit is set, the NSS pin&#xa;              input is ignored" />
      <BitField start="0" size="1" name="SLVEN" description="Synchronous Slave mode&#xa;              enable" />
    </Register>
    <Register start="+0x8" size="0" name="CR3" access="Read/Write" description="Control register 3" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="3" name="TXFTCFG" description="TXFIFO threshold&#xa;              configuration" />
      <BitField start="28" size="1" name="RXFTIE" description="RXFIFO threshold interrupt&#xa;              enable" />
      <BitField start="25" size="3" name="RXFTCFG" description="Receive FIFO threshold&#xa;              configuration" />
      <BitField start="24" size="1" name="TCBGTIE" description="Transmission Complete before guard time,&#xa;              interrupt enable" />
      <BitField start="23" size="1" name="TXFTIE" description="TXFIFO threshold interrupt&#xa;              enable" />
      <BitField start="22" size="1" name="WUFIE" description="Wakeup from Stop mode interrupt&#xa;              enable" />
      <BitField start="20" size="2" name="WUS" description="Wakeup from Stop mode interrupt flag&#xa;              selection" />
      <BitField start="17" size="3" name="SCARCNT" description="Smartcard auto-retry count" />
      <BitField start="15" size="1" name="DEP" description="Driver enable polarity&#xa;              selection" />
      <BitField start="14" size="1" name="DEM" description="Driver enable mode" />
      <BitField start="13" size="1" name="DDRE" description="DMA Disable on Reception&#xa;              Error" />
      <BitField start="12" size="1" name="OVRDIS" description="Overrun Disable" />
      <BitField start="11" size="1" name="ONEBIT" description="One sample bit method&#xa;              enable" />
      <BitField start="10" size="1" name="CTSIE" description="CTS interrupt enable" />
      <BitField start="9" size="1" name="CTSE" description="CTS enable" />
      <BitField start="8" size="1" name="RTSE" description="RTS enable" />
      <BitField start="7" size="1" name="DMAT" description="DMA enable transmitter" />
      <BitField start="6" size="1" name="DMAR" description="DMA enable receiver" />
      <BitField start="5" size="1" name="SCEN" description="Smartcard mode enable" />
      <BitField start="4" size="1" name="NACK" description="Smartcard NACK enable" />
      <BitField start="3" size="1" name="HDSEL" description="Half-duplex selection" />
      <BitField start="2" size="1" name="IRLP" description="Ir low-power" />
      <BitField start="1" size="1" name="IREN" description="Ir mode enable" />
      <BitField start="0" size="1" name="EIE" description="Error interrupt enable" />
    </Register>
    <Register start="+0xC" size="0" name="BRR" access="Read/Write" description="Baud rate register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="12" name="BRR_4_15" description="DIV_Mantissa" />
      <BitField start="0" size="4" name="BRR_0_3" description="DIV_Fraction" />
    </Register>
    <Register start="+0x10" size="0" name="GTPR" access="Read/Write" description="Guard time and prescaler&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="8" name="GT" description="Guard time value" />
      <BitField start="0" size="8" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x14" size="0" name="RTOR" access="Read/Write" description="Receiver timeout register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="8" name="BLEN" description="Block Length" />
      <BitField start="0" size="24" name="RTO" description="Receiver timeout value" />
    </Register>
    <Register start="+0x18" size="0" name="RQR" access="WriteOnly" description="Request register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="TXFRQ" description="Transmit data flush&#xa;              request" />
      <BitField start="3" size="1" name="RXFRQ" description="Receive data flush request" />
      <BitField start="2" size="1" name="MMRQ" description="Mute mode request" />
      <BitField start="1" size="1" name="SBKRQ" description="Send break request" />
      <BitField start="0" size="1" name="ABRRQ" description="Auto baud rate request" />
    </Register>
    <Register start="+0x1C" size="0" name="ISR" access="ReadOnly" description="Interrupt &amp; status&#xa;          register" reset_value="0x00C0" reset_mask="0xFFFFFFFF">
      <BitField start="27" size="1" name="TXFT" description="TXFIFO threshold flag" />
      <BitField start="26" size="1" name="RXFT" description="RXFIFO threshold flag" />
      <BitField start="25" size="1" name="TCBGT" description="Transmission complete before guard time&#xa;              flag" />
      <BitField start="24" size="1" name="RXFF" description="RXFIFO Full" />
      <BitField start="23" size="1" name="TXFE" description="TXFIFO Empty" />
      <BitField start="22" size="1" name="REACK" description="REACK" />
      <BitField start="21" size="1" name="TEACK" description="TEACK" />
      <BitField start="20" size="1" name="WUF" description="WUF" />
      <BitField start="19" size="1" name="RWU" description="RWU" />
      <BitField start="18" size="1" name="SBKF" description="SBKF" />
      <BitField start="17" size="1" name="CMF" description="CMF" />
      <BitField start="16" size="1" name="BUSY" description="BUSY" />
      <BitField start="15" size="1" name="ABRF" description="ABRF" />
      <BitField start="14" size="1" name="ABRE" description="ABRE" />
      <BitField start="13" size="1" name="UDR" description="SPI slave underrun error&#xa;              flag" />
      <BitField start="12" size="1" name="EOBF" description="EOBF" />
      <BitField start="11" size="1" name="RTOF" description="RTOF" />
      <BitField start="10" size="1" name="CTS" description="CTS" />
      <BitField start="9" size="1" name="CTSIF" description="CTSIF" />
      <BitField start="8" size="1" name="LBDF" description="LBDF" />
      <BitField start="7" size="1" name="TXE" description="TXE" />
      <BitField start="6" size="1" name="TC" description="TC" />
      <BitField start="5" size="1" name="RXNE" description="RXNE" />
      <BitField start="4" size="1" name="IDLE" description="IDLE" />
      <BitField start="3" size="1" name="ORE" description="ORE" />
      <BitField start="2" size="1" name="NF" description="NF" />
      <BitField start="1" size="1" name="FE" description="FE" />
      <BitField start="0" size="1" name="PE" description="PE" />
    </Register>
    <Register start="+0x20" size="0" name="ICR" access="WriteOnly" description="Interrupt flag clear register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="1" name="WUCF" description="Wakeup from Stop mode clear&#xa;              flag" />
      <BitField start="17" size="1" name="CMCF" description="Character match clear flag" />
      <BitField start="13" size="1" name="UDRCF" description="SPI slave underrun clear&#xa;              flag" />
      <BitField start="12" size="1" name="EOBCF" description="End of block clear flag" />
      <BitField start="11" size="1" name="RTOCF" description="Receiver timeout clear&#xa;              flag" />
      <BitField start="9" size="1" name="CTSCF" description="CTS clear flag" />
      <BitField start="8" size="1" name="LBDCF" description="LIN break detection clear&#xa;              flag" />
      <BitField start="7" size="1" name="TCBGTC" description="Transmission complete before Guard time&#xa;              clear flag" />
      <BitField start="6" size="1" name="TCCF" description="Transmission complete clear&#xa;              flag" />
      <BitField start="5" size="1" name="TXFECF" description="TXFIFO empty clear flag" />
      <BitField start="4" size="1" name="IDLECF" description="Idle line detected clear&#xa;              flag" />
      <BitField start="3" size="1" name="ORECF" description="Overrun error clear flag" />
      <BitField start="2" size="1" name="NCF" description="Noise detected clear flag" />
      <BitField start="1" size="1" name="FECF" description="Framing error clear flag" />
      <BitField start="0" size="1" name="PECF" description="Parity error clear flag" />
    </Register>
    <Register start="+0x24" size="0" name="RDR" access="ReadOnly" description="Receive data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="RDR" description="Receive data value" />
    </Register>
    <Register start="+0x28" size="0" name="TDR" access="Read/Write" description="Transmit data register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="TDR" description="Transmit data value" />
    </Register>
    <Register start="+0x2C" size="0" name="PRESC" access="Read/Write" description="USART prescaler register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PRESCALER" description="Clock prescaler" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM1" start="0x40010000" description="Advanced-timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode&#xa;              selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="4" name="MMS2" description="Master mode selection 2" />
      <BitField start="18" size="1" name="OIS6" description="Output Idle state 6" />
      <BitField start="16" size="1" name="OIS5" description="Output Idle state 5" />
      <BitField start="14" size="1" name="OIS4" description="Output Idle state 4" />
      <BitField start="13" size="1" name="OIS3N" description="Output Idle state 3" />
      <BitField start="12" size="1" name="OIS3" description="Output Idle state 3" />
      <BitField start="11" size="1" name="OIS2N" description="Output Idle state 2" />
      <BitField start="10" size="1" name="OIS2" description="Output Idle state 2" />
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA&#xa;              selection" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update&#xa;              selection" />
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded&#xa;              control" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit&#xa;              3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection - bit&#xa;              4:3" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request&#xa;              enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request&#xa;              enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request&#xa;              enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request&#xa;              enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="17" size="1" name="CC6IF" description="Compare 6 interrupt flag" />
      <BitField start="16" size="1" name="CC5IF" description="Compare 5 interrupt flag" />
      <BitField start="13" size="1" name="SBIF" description="System Break interrupt&#xa;              flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture&#xa;              flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture&#xa;              flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture&#xa;              flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture&#xa;              flag" />
      <BitField start="8" size="1" name="B2IF" description="Break 2 interrupt flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt&#xa;              flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt&#xa;              flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt&#xa;              flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt&#xa;              flag" />
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1&#xa;              generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2&#xa;              generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3&#xa;              generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4&#xa;              generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update&#xa;              generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
      <BitField start="7" size="1" name="BG" description="Break generation" />
      <BitField start="8" size="1" name="B2G" description="Break 2 generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1&#xa;              selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast&#xa;              enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload&#xa;              enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="7" size="1" name="OC1CE" description="Output Compare 1 clear&#xa;              enable" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2&#xa;              selection" />
      <BitField start="10" size="1" name="OC2FE" description="Output Compare 2 fast&#xa;              enable" />
      <BitField start="11" size="1" name="OC2PE" description="Output Compare 2 preload&#xa;              enable" />
      <BitField start="12" size="3" name="OC2M" description="Output Compare 2 mode" />
      <BitField start="15" size="1" name="OC2CE" description="Output Compare 2 clear&#xa;              enable" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit&#xa;              3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit&#xa;              3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2&#xa;              selection" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1&#xa;              selection" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/Compare 3&#xa;              selection" />
      <BitField start="2" size="1" name="OC3FE" description="Output compare 3 fast&#xa;              enable" />
      <BitField start="3" size="1" name="OC3PE" description="Output compare 3 preload&#xa;              enable" />
      <BitField start="4" size="3" name="OC3M" description="Output compare 3 mode" />
      <BitField start="7" size="1" name="OC3CE" description="Output compare 3 clear&#xa;              enable" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4&#xa;              selection" />
      <BitField start="10" size="1" name="OC4FE" description="Output compare 4 fast&#xa;              enable" />
      <BitField start="11" size="1" name="OC4PE" description="Output compare 4 preload&#xa;              enable" />
      <BitField start="12" size="3" name="OC4M" description="Output compare 4 mode" />
      <BitField start="15" size="1" name="OC4CE" description="Output compare 4 clear&#xa;              enable" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 3 mode - bit&#xa;              3" />
      <BitField start="24" size="1" name="OC4M_4" description="Output Compare 4 mode - bit&#xa;              3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4&#xa;              selection" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3&#xa;              selection" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output&#xa;              enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output&#xa;              enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output&#xa;              enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="6" size="1" name="CC2NE" description="Capture/Compare 2 complementary output&#xa;              enable" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output&#xa;              enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="10" size="1" name="CC3NE" description="Capture/Compare 3 complementary output&#xa;              enable" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output&#xa;              enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 complementary output&#xa;              polarity" />
      <BitField start="16" size="1" name="CC5E" description="Capture/Compare 5 output&#xa;              enable" />
      <BitField start="17" size="1" name="CC5P" description="Capture/Compare 5 output&#xa;              polarity" />
      <BitField start="20" size="1" name="CC6E" description="Capture/Compare 6 output&#xa;              enable" />
      <BitField start="21" size="1" name="CC6P" description="Capture/Compare 6 output&#xa;              polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2" description="Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3" description="Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4" description="Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst&#xa;              accesses" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle&#xa;              mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run&#xa;              mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
      <BitField start="20" size="4" name="BK2F" description="Break 2 filter" />
      <BitField start="24" size="1" name="BK2E" description="Break 2 enable" />
      <BitField start="25" size="1" name="BK2P" description="Break 2 polarity" />
    </Register>
    <Register start="+0x54" size="0" name="CCMR3_Output" access="Read/Write" description="capture/compare mode register 3 (output&#xa;          mode)" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="OC5FE" description="Output compare 5 fast&#xa;              enable" />
      <BitField start="3" size="1" name="OC5PE" description="Output compare 5 preload&#xa;              enable" />
      <BitField start="4" size="3" name="OC5M" description="Output compare 5 mode" />
      <BitField start="7" size="1" name="OC5CE" description="Output compare 5 clear&#xa;              enable" />
      <BitField start="10" size="1" name="OC6FE" description="Output compare 6 fast&#xa;              enable" />
      <BitField start="11" size="1" name="OC6PE" description="Output compare 6 preload&#xa;              enable" />
      <BitField start="12" size="3" name="OC6M" description="Output compare 6 mode" />
      <BitField start="15" size="1" name="OC6CE" description="Output compare 6 clear&#xa;              enable" />
      <BitField start="16" size="1" name="OC5M3" description="Output Compare 5 mode" />
      <BitField start="24" size="1" name="OC6M3" description="Output Compare 6 mode" />
    </Register>
    <Register start="+0x58" size="0" name="CCR5" access="Read/Write" description="capture/compare register 5" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR5" description="Capture/Compare 5 value" />
      <BitField start="29" size="1" name="GC5C1" description="Group Channel 5 and Channel&#xa;              1" />
      <BitField start="30" size="1" name="GC5C2" description="Group Channel 5 and Channel&#xa;              2" />
      <BitField start="31" size="1" name="GC5C3" description="Group Channel 5 and Channel&#xa;              3" />
    </Register>
    <Register start="+0x5C" size="0" name="CRR6" access="Read/Write" description="capture/compare register 6" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR6" description="Capture/Compare 6 value" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM1 alternate function option register&#xa;          1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="8" size="1" name="BKDF1BK0E" description="BRK dfsdm1_break[0] enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarity" />
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x64" size="0" name="AF2" access="Read/Write" description="TIM1 Alternate function odfsdm1_breakster&#xa;          2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BK2INE" description="BRK2 BKIN input enable" />
      <BitField start="1" size="1" name="BK2CMP1E" description="BRK2 COMP1 enable" />
      <BitField start="2" size="1" name="BK2CMP2E" description="BRK2 COMP2 enable" />
      <BitField start="8" size="1" name="BK2DF1BK1E" description="BRK2 dfsdm1_break[1]&#xa;              enable" />
      <BitField start="9" size="1" name="BK2INP" description="BRK2 BKIN2 input polarity" />
      <BitField start="10" size="1" name="BK2CMP1P" description="BRK2 COMP1 input polarit" />
      <BitField start="11" size="1" name="BK2CMP2P" description="BRK2 COMP2 input polarity" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM1 timer input selection&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="selects TI1[0] to TI1[15]&#xa;              input" />
      <BitField start="8" size="4" name="TI2SEL" description="selects TI2[0] to TI2[15]&#xa;              input" />
      <BitField start="16" size="4" name="TI3SEL" description="selects TI3[0] to TI3[15]&#xa;              input" />
      <BitField start="24" size="4" name="TI4SEL" description="selects TI4[0] to TI4[15]&#xa;              input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM8" start="0x40010400" description="Advanced-timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode&#xa;              selection" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="4" name="MMS2" description="Master mode selection 2" />
      <BitField start="18" size="1" name="OIS6" description="Output Idle state 6" />
      <BitField start="16" size="1" name="OIS5" description="Output Idle state 5" />
      <BitField start="14" size="1" name="OIS4" description="Output Idle state 4" />
      <BitField start="13" size="1" name="OIS3N" description="Output Idle state 3" />
      <BitField start="12" size="1" name="OIS3" description="Output Idle state 3" />
      <BitField start="11" size="1" name="OIS2N" description="Output Idle state 2" />
      <BitField start="10" size="1" name="OIS2" description="Output Idle state 2" />
      <BitField start="9" size="1" name="OIS1N" description="Output Idle state 1" />
      <BitField start="8" size="1" name="OIS1" description="Output Idle state 1" />
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA&#xa;              selection" />
      <BitField start="2" size="1" name="CCUS" description="Capture/compare control update&#xa;              selection" />
      <BitField start="0" size="1" name="CCPC" description="Capture/compare preloaded&#xa;              control" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit&#xa;              3" />
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection - bit&#xa;              4:3" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
      <BitField start="13" size="1" name="COMDE" description="COM DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request&#xa;              enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request&#xa;              enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request&#xa;              enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request&#xa;              enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
      <BitField start="7" size="1" name="BIE" description="Break interrupt enable" />
      <BitField start="5" size="1" name="COMIE" description="COM interrupt enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="17" size="1" name="CC6IF" description="Compare 6 interrupt flag" />
      <BitField start="16" size="1" name="CC5IF" description="Compare 5 interrupt flag" />
      <BitField start="13" size="1" name="SBIF" description="System Break interrupt&#xa;              flag" />
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture&#xa;              flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture&#xa;              flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture&#xa;              flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture&#xa;              flag" />
      <BitField start="8" size="1" name="B2IF" description="Break 2 interrupt flag" />
      <BitField start="7" size="1" name="BIF" description="Break interrupt flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="5" size="1" name="COMIF" description="COM interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt&#xa;              flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt&#xa;              flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt&#xa;              flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt&#xa;              flag" />
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1&#xa;              generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2&#xa;              generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3&#xa;              generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4&#xa;              generation" />
      <BitField start="5" size="1" name="COMG" description="Capture/Compare control update&#xa;              generation" />
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
      <BitField start="7" size="1" name="BG" description="Break generation" />
      <BitField start="8" size="1" name="B2G" description="Break 2 generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1&#xa;              selection" />
      <BitField start="2" size="1" name="OC1FE" description="Output Compare 1 fast&#xa;              enable" />
      <BitField start="3" size="1" name="OC1PE" description="Output Compare 1 preload&#xa;              enable" />
      <BitField start="4" size="3" name="OC1M" description="Output Compare 1 mode" />
      <BitField start="7" size="1" name="OC1CE" description="Output Compare 1 clear&#xa;              enable" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2&#xa;              selection" />
      <BitField start="10" size="1" name="OC2FE" description="Output Compare 2 fast&#xa;              enable" />
      <BitField start="11" size="1" name="OC2PE" description="Output Compare 2 preload&#xa;              enable" />
      <BitField start="12" size="3" name="OC2M" description="Output Compare 2 mode" />
      <BitField start="15" size="1" name="OC2CE" description="Output Compare 2 clear&#xa;              enable" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit&#xa;              3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit&#xa;              3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2&#xa;              selection" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1&#xa;              selection" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC3S" description="Capture/Compare 3&#xa;              selection" />
      <BitField start="2" size="1" name="OC3FE" description="Output compare 3 fast&#xa;              enable" />
      <BitField start="3" size="1" name="OC3PE" description="Output compare 3 preload&#xa;              enable" />
      <BitField start="4" size="3" name="OC3M" description="Output compare 3 mode" />
      <BitField start="7" size="1" name="OC3CE" description="Output compare 3 clear&#xa;              enable" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4&#xa;              selection" />
      <BitField start="10" size="1" name="OC4FE" description="Output compare 4 fast&#xa;              enable" />
      <BitField start="11" size="1" name="OC4PE" description="Output compare 4 preload&#xa;              enable" />
      <BitField start="12" size="3" name="OC4M" description="Output compare 4 mode" />
      <BitField start="15" size="1" name="OC4CE" description="Output compare 4 clear&#xa;              enable" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 3 mode - bit&#xa;              3" />
      <BitField start="24" size="1" name="OC4M_4" description="Output Compare 4 mode - bit&#xa;              3" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4&#xa;              selection" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3&#xa;              selection" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output&#xa;              enable" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="2" size="1" name="CC1NE" description="Capture/Compare 1 complementary output&#xa;              enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output&#xa;              enable" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="6" size="1" name="CC2NE" description="Capture/Compare 2 complementary output&#xa;              enable" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output&#xa;              enable" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="10" size="1" name="CC3NE" description="Capture/Compare 3 complementary output&#xa;              enable" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output&#xa;              enable" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 complementary output&#xa;              polarity" />
      <BitField start="16" size="1" name="CC5E" description="Capture/Compare 5 output&#xa;              enable" />
      <BitField start="17" size="1" name="CC5P" description="Capture/Compare 5 output&#xa;              polarity" />
      <BitField start="20" size="1" name="CC6E" description="Capture/Compare 6 output&#xa;              enable" />
      <BitField start="21" size="1" name="CC6P" description="Capture/Compare 6 output&#xa;              polarity" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR1" description="Capture/Compare 1 value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR2" description="Capture/Compare 2 value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR3" description="Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR4" description="Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst&#xa;              accesses" />
    </Register>
    <Register start="+0x30" size="0" name="RCR" access="Read/Write" description="repetition counter register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="REP" description="Repetition counter value" />
    </Register>
    <Register start="+0x44" size="0" name="BDTR" access="Read/Write" description="break and dead-time register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DTG" description="Dead-time generator setup" />
      <BitField start="8" size="2" name="LOCK" description="Lock configuration" />
      <BitField start="10" size="1" name="OSSI" description="Off-state selection for Idle&#xa;              mode" />
      <BitField start="11" size="1" name="OSSR" description="Off-state selection for Run&#xa;              mode" />
      <BitField start="12" size="1" name="BKE" description="Break enable" />
      <BitField start="13" size="1" name="BKP" description="Break polarity" />
      <BitField start="14" size="1" name="AOE" description="Automatic output enable" />
      <BitField start="15" size="1" name="MOE" description="Main output enable" />
      <BitField start="16" size="4" name="BKF" description="Break filter" />
      <BitField start="20" size="4" name="BK2F" description="Break 2 filter" />
      <BitField start="24" size="1" name="BK2E" description="Break 2 enable" />
      <BitField start="25" size="1" name="BK2P" description="Break 2 polarity" />
    </Register>
    <Register start="+0x54" size="0" name="CCMR3_Output" access="Read/Write" description="capture/compare mode register 3 (output&#xa;          mode)" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="1" name="OC5FE" description="Output compare 5 fast&#xa;              enable" />
      <BitField start="3" size="1" name="OC5PE" description="Output compare 5 preload&#xa;              enable" />
      <BitField start="4" size="3" name="OC5M" description="Output compare 5 mode" />
      <BitField start="7" size="1" name="OC5CE" description="Output compare 5 clear&#xa;              enable" />
      <BitField start="10" size="1" name="OC6FE" description="Output compare 6 fast&#xa;              enable" />
      <BitField start="11" size="1" name="OC6PE" description="Output compare 6 preload&#xa;              enable" />
      <BitField start="12" size="3" name="OC6M" description="Output compare 6 mode" />
      <BitField start="15" size="1" name="OC6CE" description="Output compare 6 clear&#xa;              enable" />
      <BitField start="16" size="1" name="OC5M3" description="Output Compare 5 mode" />
      <BitField start="24" size="1" name="OC6M3" description="Output Compare 6 mode" />
    </Register>
    <Register start="+0x58" size="0" name="CCR5" access="Read/Write" description="capture/compare register 5" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR5" description="Capture/Compare 5 value" />
      <BitField start="29" size="1" name="GC5C1" description="Group Channel 5 and Channel&#xa;              1" />
      <BitField start="30" size="1" name="GC5C2" description="Group Channel 5 and Channel&#xa;              2" />
      <BitField start="31" size="1" name="GC5C3" description="Group Channel 5 and Channel&#xa;              3" />
    </Register>
    <Register start="+0x5C" size="0" name="CRR6" access="Read/Write" description="capture/compare register 6" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CCR6" description="Capture/Compare 6 value" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM1 alternate function option register&#xa;          1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BKINE" description="BRK BKIN input enable" />
      <BitField start="1" size="1" name="BKCMP1E" description="BRK COMP1 enable" />
      <BitField start="2" size="1" name="BKCMP2E" description="BRK COMP2 enable" />
      <BitField start="8" size="1" name="BKDF1BK0E" description="BRK dfsdm1_break[0] enable" />
      <BitField start="9" size="1" name="BKINP" description="BRK BKIN input polarity" />
      <BitField start="10" size="1" name="BKCMP1P" description="BRK COMP1 input polarity" />
      <BitField start="11" size="1" name="BKCMP2P" description="BRK COMP2 input polarity" />
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x64" size="0" name="AF2" access="Read/Write" description="TIM1 Alternate function odfsdm1_breakster&#xa;          2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BK2INE" description="BRK2 BKIN input enable" />
      <BitField start="1" size="1" name="BK2CMP1E" description="BRK2 COMP1 enable" />
      <BitField start="2" size="1" name="BK2CMP2E" description="BRK2 COMP2 enable" />
      <BitField start="8" size="1" name="BK2DF1BK1E" description="BRK2 dfsdm1_break[1]&#xa;              enable" />
      <BitField start="9" size="1" name="BK2INP" description="BRK2 BKIN2 input polarity" />
      <BitField start="10" size="1" name="BK2CMP1P" description="BRK2 COMP1 input polarit" />
      <BitField start="11" size="1" name="BK2CMP2P" description="BRK2 COMP2 input polarity" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM1 timer input selection&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="selects TI1[0] to TI1[15]&#xa;              input" />
      <BitField start="8" size="4" name="TI2SEL" description="selects TI2[0] to TI2[15]&#xa;              input" />
      <BitField start="16" size="4" name="TI3SEL" description="selects TI3[0] to TI3[15]&#xa;              input" />
      <BitField start="24" size="4" name="TI4SEL" description="selects TI4[0] to TI4[15]&#xa;              input" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FDCAN1" start="0x4000A000" description="FDCAN1">
    <Register start="+0x0" size="0" name="FDCAN_CREL" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="4" name="REL" description="Core release" />
      <BitField start="24" size="4" name="STEP" description="Step of Core release" />
      <BitField start="20" size="4" name="SUBSTEP" description="Sub-step of Core release" />
      <BitField start="16" size="4" name="YEAR" description="Timestamp Year" />
      <BitField start="8" size="8" name="MON" description="Timestamp Month" />
      <BitField start="0" size="8" name="DAY" description="Timestamp Day" />
    </Register>
    <Register start="+0x4" size="0" name="FDCAN_ENDN" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ETV" description="Endiannes Test Value" />
    </Register>
    <Register start="+0xC" size="0" name="FDCAN_DBTP" access="ReadOnly" description="FDCAN Data Bit Timing and Prescaler&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DSJW" description="Synchronization Jump Width" />
      <BitField start="4" size="4" name="DTSEG2" description="Data time segment after sample&#xa;              point" />
      <BitField start="8" size="5" name="DTSEG1" description="Data time segment after sample&#xa;              point" />
      <BitField start="16" size="5" name="DBRP" description="Data BIt Rate Prescaler" />
      <BitField start="23" size="1" name="TDC" description="Transceiver Delay&#xa;              Compensation" />
    </Register>
    <Register start="+0x10" size="0" name="FDCAN_TEST" access="ReadOnly" description="FDCAN Test Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="LBCK" description="Loop Back mode" />
      <BitField start="5" size="2" name="TX" description="Loop Back mode" />
      <BitField start="7" size="1" name="RX" description="Control of Transmit Pin" />
    </Register>
    <Register start="+0x14" size="0" name="FDCAN_RWD" access="ReadOnly" description="FDCAN RAM Watchdog Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="8" name="WDV" description="Watchdog value" />
      <BitField start="0" size="8" name="WDC" description="Watchdog configuration" />
    </Register>
    <Register start="+0x18" size="0" name="FDCAN_CCCR" access="Read/Write" description="FDCAN CC Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INIT" description="Initialization" />
      <BitField start="1" size="1" name="CCE" description="Configuration Change&#xa;              Enable" />
      <BitField start="2" size="1" name="ASM" description="ASM Restricted Operation&#xa;              Mode" />
      <BitField start="3" size="1" name="CSA" description="Clock Stop Acknowledge" />
      <BitField start="4" size="1" name="CSR" description="Clock Stop Request" />
      <BitField start="5" size="1" name="MON" description="Bus Monitoring Mode" />
      <BitField start="6" size="1" name="DAR" description="Disable Automatic&#xa;              Retransmission" />
      <BitField start="7" size="1" name="TEST" description="Test Mode Enable" />
      <BitField start="8" size="1" name="FDOE" description="FD Operation Enable" />
      <BitField start="9" size="1" name="BSE" description="FDCAN Bit Rate Switching" />
      <BitField start="12" size="1" name="PXHD" description="Protocol Exception Handling&#xa;              Disable" />
      <BitField start="13" size="1" name="EFBI" description="Edge Filtering during Bus&#xa;              Integration" />
      <BitField start="14" size="1" name="TXP" description="TXP" />
      <BitField start="15" size="1" name="NISO" description="Non ISO Operation" />
    </Register>
    <Register start="+0x1C" size="0" name="FDCAN_NBTP" access="Read/Write" description="FDCAN Nominal Bit Timing and Prescaler&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="7" name="NSJW" description="NSJW: Nominal (Re)Synchronization Jump&#xa;              Width" />
      <BitField start="16" size="9" name="NBRP" description="Bit Rate Prescaler" />
      <BitField start="8" size="8" name="NTSEG1" description="Nominal Time segment before sample&#xa;              point" />
      <BitField start="0" size="7" name="TSEG2" description="Nominal Time segment after sample&#xa;              point" />
    </Register>
    <Register start="+0x20" size="0" name="FDCAN_TSCC" access="Read/Write" description="FDCAN Timestamp Counter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="4" name="TCP" description="Timestamp Counter&#xa;              Prescaler" />
      <BitField start="0" size="2" name="TSS" description="Timestamp Select" />
    </Register>
    <Register start="+0x24" size="0" name="FDCAN_TSCV" access="Read/Write" description="FDCAN Timestamp Counter Value&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSC" description="Timestamp Counter" />
    </Register>
    <Register start="+0x28" size="0" name="FDCAN_TOCC" access="Read/Write" description="FDCAN Timeout Counter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ETOC" description="Enable Timeout Counter" />
      <BitField start="1" size="2" name="TOS" description="Timeout Select" />
      <BitField start="16" size="16" name="TOP" description="Timeout Period" />
    </Register>
    <Register start="+0x2C" size="0" name="FDCAN_TOCV" access="Read/Write" description="FDCAN Timeout Counter Value&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TOC" description="Timeout Counter" />
    </Register>
    <Register start="+0x40" size="0" name="FDCAN_ECR" access="Read/Write" description="FDCAN Error Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="CEL" description="AN Error Logging" />
      <BitField start="15" size="1" name="RP" description="Receive Error Passive" />
      <BitField start="8" size="7" name="TREC" description="Receive Error Counter" />
      <BitField start="0" size="8" name="TEC" description="Transmit Error Counter" />
    </Register>
    <Register start="+0x44" size="0" name="FDCAN_PSR" access="Read/Write" description="FDCAN Protocol Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LEC" description="Last Error Code" />
      <BitField start="3" size="2" name="ACT" description="Activity" />
      <BitField start="5" size="1" name="EP" description="Error Passive" />
      <BitField start="6" size="1" name="EW" description="Warning Status" />
      <BitField start="7" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="8" size="3" name="DLEC" description="Data Last Error Code" />
      <BitField start="11" size="1" name="RESI" description="ESI flag of last received FDCAN&#xa;              Message" />
      <BitField start="12" size="1" name="RBRS" description="BRS flag of last received FDCAN&#xa;              Message" />
      <BitField start="13" size="1" name="REDL" description="Received FDCAN Message" />
      <BitField start="14" size="1" name="PXE" description="Protocol Exception Event" />
      <BitField start="16" size="7" name="TDCV" description="Transmitter Delay Compensation&#xa;              Value" />
    </Register>
    <Register start="+0x48" size="0" name="FDCAN_TDCR" access="ReadOnly" description="FDCAN Transmitter Delay Compensation&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TDCF" description="Transmitter Delay Compensation Filter&#xa;              Window Length" />
      <BitField start="8" size="7" name="TDCO" description="Transmitter Delay Compensation&#xa;              Offset" />
    </Register>
    <Register start="+0x50" size="0" name="FDCAN_IR" access="ReadOnly" description="FDCAN Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0N" description="Rx FIFO 0 New Message" />
      <BitField start="1" size="1" name="RF0W" description="Rx FIFO 0 Full" />
      <BitField start="2" size="1" name="RF0F" description="Rx FIFO 0 Full" />
      <BitField start="3" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
      <BitField start="4" size="1" name="RF1N" description="Rx FIFO 1 New Message" />
      <BitField start="5" size="1" name="RF1W" description="Rx FIFO 1 Watermark&#xa;              Reached" />
      <BitField start="6" size="1" name="RF1F" description="Rx FIFO 1 Watermark&#xa;              Reached" />
      <BitField start="7" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="8" size="1" name="HPM" description="High Priority Message" />
      <BitField start="9" size="1" name="TC" description="Transmission Completed" />
      <BitField start="10" size="1" name="TCF" description="Transmission Cancellation&#xa;              Finished" />
      <BitField start="11" size="1" name="TEF" description="Tx FIFO Empty" />
      <BitField start="12" size="1" name="TEFN" description="Tx Event FIFO New Entry" />
      <BitField start="13" size="1" name="TEFW" description="Tx Event FIFO Watermark&#xa;              Reached" />
      <BitField start="14" size="1" name="TEFF" description="Tx Event FIFO Full" />
      <BitField start="15" size="1" name="TEFL" description="Tx Event FIFO Element Lost" />
      <BitField start="16" size="1" name="TSW" description="Timestamp Wraparound" />
      <BitField start="17" size="1" name="MRAF" description="Message RAM Access Failure" />
      <BitField start="18" size="1" name="TOO" description="Timeout Occurred" />
      <BitField start="19" size="1" name="DRX" description="Message stored to Dedicated Rx&#xa;              Buffer" />
      <BitField start="22" size="1" name="ELO" description="Error Logging Overflow" />
      <BitField start="23" size="1" name="EP" description="Error Passive" />
      <BitField start="24" size="1" name="EW" description="Warning Status" />
      <BitField start="25" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDI" description="Watchdog Interrupt" />
      <BitField start="27" size="1" name="PEA" description="Protocol Error in Arbitration Phase&#xa;              (Nominal Bit Time is used)" />
      <BitField start="28" size="1" name="PED" description="Protocol Error in Data Phase (Data Bit&#xa;              Time is used)" />
      <BitField start="29" size="1" name="ARA" description="Access to Reserved Address" />
    </Register>
    <Register start="+0x54" size="0" name="FDCAN_IE" access="ReadOnly" description="FDCAN Interrupt Enable&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NE" description="Rx FIFO 0 New Message&#xa;              Enable" />
      <BitField start="1" size="1" name="RF0WE" description="Rx FIFO 0 Full Enable" />
      <BitField start="2" size="1" name="RF0FE" description="Rx FIFO 0 Full Enable" />
      <BitField start="3" size="1" name="RF0LE" description="Rx FIFO 0 Message Lost&#xa;              Enable" />
      <BitField start="4" size="1" name="RF1NE" description="Rx FIFO 1 New Message&#xa;              Enable" />
      <BitField start="5" size="1" name="RF1WE" description="Rx FIFO 1 Watermark Reached&#xa;              Enable" />
      <BitField start="6" size="1" name="RF1FE" description="Rx FIFO 1 Watermark Reached&#xa;              Enable" />
      <BitField start="7" size="1" name="RF1LE" description="Rx FIFO 1 Message Lost&#xa;              Enable" />
      <BitField start="8" size="1" name="HPME" description="High Priority Message&#xa;              Enable" />
      <BitField start="9" size="1" name="TCE" description="Transmission Completed&#xa;              Enable" />
      <BitField start="10" size="1" name="TCFE" description="Transmission Cancellation Finished&#xa;              Enable" />
      <BitField start="11" size="1" name="TEFE" description="Tx FIFO Empty Enable" />
      <BitField start="12" size="1" name="TEFNE" description="Tx Event FIFO New Entry&#xa;              Enable" />
      <BitField start="13" size="1" name="TEFWE" description="Tx Event FIFO Watermark Reached&#xa;              Enable" />
      <BitField start="14" size="1" name="TEFFE" description="Tx Event FIFO Full Enable" />
      <BitField start="15" size="1" name="TEFLE" description="Tx Event FIFO Element Lost&#xa;              Enable" />
      <BitField start="16" size="1" name="TSWE" description="Timestamp Wraparound&#xa;              Enable" />
      <BitField start="17" size="1" name="MRAFE" description="Message RAM Access Failure&#xa;              Enable" />
      <BitField start="18" size="1" name="TOOE" description="Timeout Occurred Enable" />
      <BitField start="19" size="1" name="DRXE" description="Message stored to Dedicated Rx Buffer&#xa;              Enable" />
      <BitField start="20" size="1" name="BECE" description="Bit Error Corrected Interrupt&#xa;              Enable" />
      <BitField start="21" size="1" name="BEUE" description="Bit Error Uncorrected Interrupt&#xa;              Enable" />
      <BitField start="22" size="1" name="ELOE" description="Error Logging Overflow&#xa;              Enable" />
      <BitField start="23" size="1" name="EPE" description="Error Passive Enable" />
      <BitField start="24" size="1" name="EWE" description="Warning Status Enable" />
      <BitField start="25" size="1" name="BOE" description="Bus_Off Status Enable" />
      <BitField start="26" size="1" name="WDIE" description="Watchdog Interrupt Enable" />
      <BitField start="27" size="1" name="PEAE" description="Protocol Error in Arbitration Phase&#xa;              Enable" />
      <BitField start="28" size="1" name="PEDE" description="Protocol Error in Data Phase&#xa;              Enable" />
      <BitField start="29" size="1" name="ARAE" description="Access to Reserved Address&#xa;              Enable" />
    </Register>
    <Register start="+0x58" size="0" name="FDCAN_ILS" access="ReadOnly" description="FDCAN Interrupt Line Select&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NL" description="Rx FIFO 0 New Message Interrupt&#xa;              Line" />
      <BitField start="1" size="1" name="RF0WL" description="Rx FIFO 0 Watermark Reached Interrupt&#xa;              Line" />
      <BitField start="2" size="1" name="RF0FL" description="Rx FIFO 0 Full Interrupt&#xa;              Line" />
      <BitField start="3" size="1" name="RF0LL" description="Rx FIFO 0 Message Lost Interrupt&#xa;              Line" />
      <BitField start="4" size="1" name="RF1NL" description="Rx FIFO 1 New Message Interrupt&#xa;              Line" />
      <BitField start="5" size="1" name="RF1WL" description="Rx FIFO 1 Watermark Reached Interrupt&#xa;              Line" />
      <BitField start="6" size="1" name="RF1FL" description="Rx FIFO 1 Full Interrupt&#xa;              Line" />
      <BitField start="7" size="1" name="RF1LL" description="Rx FIFO 1 Message Lost Interrupt&#xa;              Line" />
      <BitField start="8" size="1" name="HPML" description="High Priority Message Interrupt&#xa;              Line" />
      <BitField start="9" size="1" name="TCL" description="Transmission Completed Interrupt&#xa;              Line" />
      <BitField start="10" size="1" name="TCFL" description="Transmission Cancellation Finished&#xa;              Interrupt Line" />
      <BitField start="11" size="1" name="TEFL" description="Tx FIFO Empty Interrupt&#xa;              Line" />
      <BitField start="12" size="1" name="TEFNL" description="Tx Event FIFO New Entry Interrupt&#xa;              Line" />
      <BitField start="13" size="1" name="TEFWL" description="Tx Event FIFO Watermark Reached&#xa;              Interrupt Line" />
      <BitField start="14" size="1" name="TEFFL" description="Tx Event FIFO Full Interrupt&#xa;              Line" />
      <BitField start="15" size="1" name="TEFLL" description="Tx Event FIFO Element Lost Interrupt&#xa;              Line" />
      <BitField start="16" size="1" name="TSWL" description="Timestamp Wraparound Interrupt&#xa;              Line" />
      <BitField start="17" size="1" name="MRAFL" description="Message RAM Access Failure Interrupt&#xa;              Line" />
      <BitField start="18" size="1" name="TOOL" description="Timeout Occurred Interrupt&#xa;              Line" />
      <BitField start="19" size="1" name="DRXL" description="Message stored to Dedicated Rx Buffer&#xa;              Interrupt Line" />
      <BitField start="20" size="1" name="BECL" description="Bit Error Corrected Interrupt&#xa;              Line" />
      <BitField start="21" size="1" name="BEUL" description="Bit Error Uncorrected Interrupt&#xa;              Line" />
      <BitField start="22" size="1" name="ELOL" description="Error Logging Overflow Interrupt&#xa;              Line" />
      <BitField start="23" size="1" name="EPL" description="Error Passive Interrupt&#xa;              Line" />
      <BitField start="24" size="1" name="EWL" description="Warning Status Interrupt&#xa;              Line" />
      <BitField start="25" size="1" name="BOL" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDIL" description="Watchdog Interrupt Line" />
      <BitField start="27" size="1" name="PEAL" description="Protocol Error in Arbitration Phase&#xa;              Line" />
      <BitField start="28" size="1" name="PEDL" description="Protocol Error in Data Phase&#xa;              Line" />
      <BitField start="29" size="1" name="ARAL" description="Access to Reserved Address&#xa;              Line" />
    </Register>
    <Register start="+0x5C" size="0" name="FDCAN_ILE" access="Read/Write" description="FDCAN Interrupt Line Enable&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EINT0" description="Enable Interrupt Line 0" />
      <BitField start="1" size="1" name="EINT1" description="Enable Interrupt Line 1" />
    </Register>
    <Register start="+0x80" size="0" name="FDCAN_GFC" access="Read/Write" description="FDCAN Global Filter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RRFE" description="Reject Remote Frames&#xa;              Extended" />
      <BitField start="1" size="1" name="RRFS" description="Reject Remote Frames&#xa;              Standard" />
      <BitField start="2" size="2" name="ANFE" description="Accept Non-matching Frames&#xa;              Extended" />
      <BitField start="4" size="2" name="ANFS" description="Accept Non-matching Frames&#xa;              Standard" />
    </Register>
    <Register start="+0x84" size="0" name="FDCAN_SIDFC" access="Read/Write" description="FDCAN Standard ID Filter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLSSA" description="Filter List Standard Start&#xa;              Address" />
      <BitField start="16" size="8" name="LSS" description="List Size Standard" />
    </Register>
    <Register start="+0x88" size="0" name="FDCAN_XIDFC" access="Read/Write" description="FDCAN Extended ID Filter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLESA" description="Filter List Standard Start&#xa;              Address" />
      <BitField start="16" size="8" name="LSE" description="List Size Extended" />
    </Register>
    <Register start="+0x90" size="0" name="FDCAN_XIDAM" access="Read/Write" description="FDCAN Extended ID and Mask&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="EIDM" description="Extended ID Mask" />
    </Register>
    <Register start="+0x94" size="0" name="FDCAN_HPMS" access="ReadOnly" description="FDCAN High Priority Message Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="BIDX" description="Buffer Index" />
      <BitField start="6" size="2" name="MSI" description="Message Storage Indicator" />
      <BitField start="8" size="7" name="FIDX" description="Filter Index" />
      <BitField start="15" size="1" name="FLST" description="Filter List" />
    </Register>
    <Register start="+0x98" size="0" name="FDCAN_NDAT1" access="ReadOnly" description="FDCAN New Data 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND0" description="New data" />
      <BitField start="1" size="1" name="ND1" description="New data" />
      <BitField start="2" size="1" name="ND2" description="New data" />
      <BitField start="3" size="1" name="ND3" description="New data" />
      <BitField start="4" size="1" name="ND4" description="New data" />
      <BitField start="5" size="1" name="ND5" description="New data" />
      <BitField start="6" size="1" name="ND6" description="New data" />
      <BitField start="7" size="1" name="ND7" description="New data" />
      <BitField start="8" size="1" name="ND8" description="New data" />
      <BitField start="9" size="1" name="ND9" description="New data" />
      <BitField start="10" size="1" name="ND10" description="New data" />
      <BitField start="11" size="1" name="ND11" description="New data" />
      <BitField start="12" size="1" name="ND12" description="New data" />
      <BitField start="13" size="1" name="ND13" description="New data" />
      <BitField start="14" size="1" name="ND14" description="New data" />
      <BitField start="15" size="1" name="ND15" description="New data" />
      <BitField start="16" size="1" name="ND16" description="New data" />
      <BitField start="17" size="1" name="ND17" description="New data" />
      <BitField start="18" size="1" name="ND18" description="New data" />
      <BitField start="19" size="1" name="ND19" description="New data" />
      <BitField start="20" size="1" name="ND20" description="New data" />
      <BitField start="21" size="1" name="ND21" description="New data" />
      <BitField start="22" size="1" name="ND22" description="New data" />
      <BitField start="23" size="1" name="ND23" description="New data" />
      <BitField start="24" size="1" name="ND24" description="New data" />
      <BitField start="25" size="1" name="ND25" description="New data" />
      <BitField start="26" size="1" name="ND26" description="New data" />
      <BitField start="27" size="1" name="ND27" description="New data" />
      <BitField start="28" size="1" name="ND28" description="New data" />
      <BitField start="29" size="1" name="ND29" description="New data" />
      <BitField start="30" size="1" name="ND30" description="New data" />
      <BitField start="31" size="1" name="ND31" description="New data" />
    </Register>
    <Register start="+0x9C" size="0" name="FDCAN_NDAT2" access="ReadOnly" description="FDCAN New Data 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND32" description="New data" />
      <BitField start="1" size="1" name="ND33" description="New data" />
      <BitField start="2" size="1" name="ND34" description="New data" />
      <BitField start="3" size="1" name="ND35" description="New data" />
      <BitField start="4" size="1" name="ND36" description="New data" />
      <BitField start="5" size="1" name="ND37" description="New data" />
      <BitField start="6" size="1" name="ND38" description="New data" />
      <BitField start="7" size="1" name="ND39" description="New data" />
      <BitField start="8" size="1" name="ND40" description="New data" />
      <BitField start="9" size="1" name="ND41" description="New data" />
      <BitField start="10" size="1" name="ND42" description="New data" />
      <BitField start="11" size="1" name="ND43" description="New data" />
      <BitField start="12" size="1" name="ND44" description="New data" />
      <BitField start="13" size="1" name="ND45" description="New data" />
      <BitField start="14" size="1" name="ND46" description="New data" />
      <BitField start="15" size="1" name="ND47" description="New data" />
      <BitField start="16" size="1" name="ND48" description="New data" />
      <BitField start="17" size="1" name="ND49" description="New data" />
      <BitField start="18" size="1" name="ND50" description="New data" />
      <BitField start="19" size="1" name="ND51" description="New data" />
      <BitField start="20" size="1" name="ND52" description="New data" />
      <BitField start="21" size="1" name="ND53" description="New data" />
      <BitField start="22" size="1" name="ND54" description="New data" />
      <BitField start="23" size="1" name="ND55" description="New data" />
      <BitField start="24" size="1" name="ND56" description="New data" />
      <BitField start="25" size="1" name="ND57" description="New data" />
      <BitField start="26" size="1" name="ND58" description="New data" />
      <BitField start="27" size="1" name="ND59" description="New data" />
      <BitField start="28" size="1" name="ND60" description="New data" />
      <BitField start="29" size="1" name="ND61" description="New data" />
      <BitField start="30" size="1" name="ND62" description="New data" />
      <BitField start="31" size="1" name="ND63" description="New data" />
    </Register>
    <Register start="+0xA0" size="0" name="FDCAN_RXF0C" access="Read/Write" description="FDCAN Rx FIFO 0 Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F0SA" description="Rx FIFO 0 Start Address" />
      <BitField start="16" size="8" name="F0S" description="Rx FIFO 0 Size" />
      <BitField start="24" size="8" name="F0WM" description="FIFO 0 Watermark" />
    </Register>
    <Register start="+0xA4" size="0" name="FDCAN_RXF0S" access="Read/Write" description="FDCAN Rx FIFO 0 Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F0FL" description="Rx FIFO 0 Fill Level" />
      <BitField start="8" size="6" name="F0G" description="Rx FIFO 0 Get Index" />
      <BitField start="16" size="6" name="F0P" description="Rx FIFO 0 Put Index" />
      <BitField start="24" size="1" name="F0F" description="Rx FIFO 0 Full" />
      <BitField start="25" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
    </Register>
    <Register start="+0xA8" size="0" name="FDCAN_RXF0A" access="Read/Write" description="CAN Rx FIFO 0 Acknowledge&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="FA01" description="Rx FIFO 0 Acknowledge&#xa;              Index" />
    </Register>
    <Register start="+0xAC" size="0" name="FDCAN_RXBC" access="Read/Write" description="FDCAN Rx Buffer Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="RBSA" description="Rx Buffer Start Address" />
    </Register>
    <Register start="+0xB0" size="0" name="FDCAN_RXF1C" access="Read/Write" description="FDCAN Rx FIFO 1 Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F1SA" description="Rx FIFO 1 Start Address" />
      <BitField start="16" size="7" name="F1S" description="Rx FIFO 1 Size" />
      <BitField start="24" size="7" name="F1WM" description="Rx FIFO 1 Watermark" />
    </Register>
    <Register start="+0xB4" size="0" name="FDCAN_RXF1S" access="Read/Write" description="FDCAN Rx FIFO 1 Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F1FL" description="Rx FIFO 1 Fill Level" />
      <BitField start="8" size="7" name="F1GI" description="Rx FIFO 1 Get Index" />
      <BitField start="16" size="7" name="F1PI" description="Rx FIFO 1 Put Index" />
      <BitField start="24" size="1" name="F1F" description="Rx FIFO 1 Full" />
      <BitField start="25" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="30" size="2" name="DMS" description="Debug Message Status" />
    </Register>
    <Register start="+0xB8" size="0" name="FDCAN_RXF1A" access="Read/Write" description="FDCAN Rx FIFO 1 Acknowledge&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="F1AI" description="Rx FIFO 1 Acknowledge&#xa;              Index" />
    </Register>
    <Register start="+0xBC" size="0" name="FDCAN_RXESC" access="Read/Write" description="FDCAN Rx Buffer Element Size Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="F0DS" description="Rx FIFO 1 Data Field Size:" />
      <BitField start="4" size="3" name="F1DS" description="Rx FIFO 0 Data Field Size:" />
      <BitField start="8" size="3" name="RBDS" description="Rx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xC0" size="0" name="FDCAN_TXBC" access="Read/Write" description="FDCAN Tx Buffer Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TBSA" description="Tx Buffers Start Address" />
      <BitField start="16" size="6" name="NDTB" description="Number of Dedicated Transmit&#xa;              Buffers" />
      <BitField start="24" size="6" name="TFQS" description="Transmit FIFO/Queue Size" />
      <BitField start="30" size="1" name="TFQM" description="Tx FIFO/Queue Mode" />
    </Register>
    <Register start="+0xC4" size="0" name="FDCAN_TXFQS" access="ReadOnly" description="FDCAN Tx FIFO/Queue Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TFFL" description="Tx FIFO Free Level" />
      <BitField start="8" size="5" name="TFGI" description="TFGI" />
      <BitField start="16" size="5" name="TFQPI" description="Tx FIFO/Queue Put Index" />
      <BitField start="21" size="1" name="TFQF" description="Tx FIFO/Queue Full" />
    </Register>
    <Register start="+0xC8" size="0" name="FDCAN_TXESC" access="Read/Write" description="FDCAN Tx Buffer Element Size Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TBDS" description="Tx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xCC" size="0" name="FDCAN_TXBRP" access="ReadOnly" description="FDCAN Tx Buffer Request Pending&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TRP" description="Transmission Request&#xa;              Pending" />
    </Register>
    <Register start="+0xD0" size="0" name="FDCAN_TXBAR" access="Read/Write" description="FDCAN Tx Buffer Add Request&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AR" description="Add Request" />
    </Register>
    <Register start="+0xD4" size="0" name="FDCAN_TXBCR" access="Read/Write" description="FDCAN Tx Buffer Cancellation Request&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CR" description="Cancellation Request" />
    </Register>
    <Register start="+0xD8" size="0" name="FDCAN_TXBTO" access="Read/Write" description="FDCAN Tx Buffer Transmission Occurred&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TO" description="Transmission Occurred." />
    </Register>
    <Register start="+0xDC" size="0" name="FDCAN_TXBCF" access="ReadOnly" description="FDCAN Tx Buffer Cancellation Finished&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished" />
    </Register>
    <Register start="+0xE0" size="0" name="FDCAN_TXBTIE" access="Read/Write" description="FDCAN Tx Buffer Transmission Interrupt&#xa;          Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TIE" description="Transmission Interrupt&#xa;              Enable" />
    </Register>
    <Register start="+0xE4" size="0" name="FDCAN_TXBCIE" access="Read/Write" description="FDCAN Tx Buffer Cancellation Finished&#xa;          Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished Interrupt&#xa;              Enable" />
    </Register>
    <Register start="+0xF0" size="0" name="FDCAN_TXEFC" access="Read/Write" description="FDCAN Tx Event FIFO Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="EFSA" description="Event FIFO Start Address" />
      <BitField start="16" size="6" name="EFS" description="Event FIFO Size" />
      <BitField start="24" size="6" name="EFWM" description="Event FIFO Watermark" />
    </Register>
    <Register start="+0xF4" size="0" name="FDCAN_TXEFS" access="Read/Write" description="FDCAN Tx Event FIFO Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="EFFL" description="Event FIFO Fill Level" />
      <BitField start="8" size="5" name="EFGI" description="Event FIFO Get Index." />
      <BitField start="24" size="1" name="EFF" description="Event FIFO Full." />
      <BitField start="25" size="1" name="TEFL" description="Tx Event FIFO Element&#xa;              Lost." />
    </Register>
    <Register start="+0xF8" size="0" name="FDCAN_TXEFA" access="Read/Write" description="FDCAN Tx Event FIFO Acknowledge&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="EFAI" description="Event FIFO Acknowledge&#xa;              Index" />
    </Register>
    <Register start="+0x100" size="0" name="FDCAN_TTTMC" access="Read/Write" description="FDCAN TT Trigger Memory Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TMSA" description="Trigger Memory Start&#xa;              Address" />
      <BitField start="16" size="7" name="TME" description="Trigger Memory Elements" />
    </Register>
    <Register start="+0x104" size="0" name="FDCAN_TTRMC" access="Read/Write" description="FDCAN TT Reference Message Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="RID" description="Reference Identifier." />
      <BitField start="30" size="1" name="XTD" description="Extended Identifier" />
      <BitField start="31" size="1" name="RMPS" description="Reference Message Payload&#xa;              Select" />
    </Register>
    <Register start="+0x108" size="0" name="FDCAN_TTOCF" access="Read/Write" description="FDCAN TT Operation Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OM" description="Operation Mode" />
      <BitField start="3" size="1" name="GEN" description="Gap Enable" />
      <BitField start="4" size="1" name="TM" description="Time Master" />
      <BitField start="5" size="3" name="LDSDL" description="LD of Synchronization Deviation&#xa;              Limit" />
      <BitField start="8" size="7" name="IRTO" description="Initial Reference Trigger&#xa;              Offset" />
      <BitField start="15" size="1" name="EECS" description="Enable External Clock&#xa;              Synchronization" />
      <BitField start="16" size="8" name="AWL" description="Application Watchdog Limit" />
      <BitField start="24" size="1" name="EGTF" description="Enable Global Time&#xa;              Filtering" />
      <BitField start="25" size="1" name="ECC" description="Enable Clock Calibration" />
      <BitField start="26" size="1" name="EVTP" description="Event Trigger Polarity" />
    </Register>
    <Register start="+0x10C" size="0" name="FDCAN_TTMLM" access="Read/Write" description="FDCAN TT Matrix Limits&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CCM" description="Cycle Count Max" />
      <BitField start="6" size="2" name="CSS" description="Cycle Start&#xa;              Synchronization" />
      <BitField start="8" size="4" name="TXEW" description="Tx Enable Window" />
      <BitField start="16" size="12" name="ENTT" description="Expected Number of Tx&#xa;              Triggers" />
    </Register>
    <Register start="+0x110" size="0" name="FDCAN_TURCF" access="Read/Write" description="FDCAN TUR Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Numerator Configuration&#xa;              Low." />
      <BitField start="16" size="14" name="DC" description="Denominator Configuration." />
      <BitField start="31" size="1" name="ELT" description="Enable Local Time" />
    </Register>
    <Register start="+0x114" size="0" name="FDCAN_TTOCN" access="Read/Write" description="FDCAN TT Operation Control&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SGT" description="Set Global time" />
      <BitField start="1" size="1" name="ECS" description="External Clock&#xa;              Synchronization" />
      <BitField start="2" size="1" name="SWP" description="Stop Watch Polarity" />
      <BitField start="3" size="2" name="SWS" description="Stop Watch Source." />
      <BitField start="5" size="1" name="RTIE" description="Register Time Mark Interrupt Pulse&#xa;              Enable" />
      <BitField start="6" size="2" name="TMC" description="Register Time Mark Compare" />
      <BitField start="8" size="1" name="TTIE" description="Trigger Time Mark Interrupt Pulse&#xa;              Enable" />
      <BitField start="9" size="1" name="GCS" description="Gap Control Select" />
      <BitField start="10" size="1" name="FGP" description="Finish Gap." />
      <BitField start="11" size="1" name="TMG" description="Time Mark Gap" />
      <BitField start="12" size="1" name="NIG" description="Next is Gap" />
      <BitField start="13" size="1" name="ESCN" description="External Synchronization&#xa;              Control" />
      <BitField start="15" size="1" name="LCKC" description="TT Operation Control Register&#xa;              Locked" />
    </Register>
    <Register start="+0x118" size="0" name="CAN_TTGTP" access="Read/Write" description="FDCAN TT Global Time Preset&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Time Preset" />
      <BitField start="16" size="16" name="CTP" description="Cycle Time Target Phase" />
    </Register>
    <Register start="+0x11C" size="0" name="FDCAN_TTTMK" access="Read/Write" description="FDCAN TT Time Mark Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TM" description="Time Mark" />
      <BitField start="16" size="7" name="TICC" description="Time Mark Cycle Code" />
      <BitField start="31" size="1" name="LCKM" description="TT Time Mark Register&#xa;              Locked" />
    </Register>
    <Register start="+0x120" size="0" name="FDCAN_TTIR" access="Read/Write" description="FDCAN TT Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBC" description="Start of Basic Cycle" />
      <BitField start="1" size="1" name="SMC" description="Start of Matrix Cycle" />
      <BitField start="2" size="1" name="CSM" description="Change of Synchronization&#xa;              Mode" />
      <BitField start="3" size="1" name="SOG" description="Start of Gap" />
      <BitField start="4" size="1" name="RTMI" description="Register Time Mark&#xa;              Interrupt." />
      <BitField start="5" size="1" name="TTMI" description="Trigger Time Mark Event&#xa;              Internal" />
      <BitField start="6" size="1" name="SWE" description="Stop Watch Event" />
      <BitField start="7" size="1" name="GTW" description="Global Time Wrap" />
      <BitField start="8" size="1" name="GTD" description="Global Time Discontinuity" />
      <BitField start="9" size="1" name="GTE" description="Global Time Error" />
      <BitField start="10" size="1" name="TXU" description="Tx Count Underflow" />
      <BitField start="11" size="1" name="TXO" description="Tx Count Overflow" />
      <BitField start="12" size="1" name="SE1" description="Scheduling Error 1" />
      <BitField start="13" size="1" name="SE2" description="Scheduling Error 2" />
      <BitField start="14" size="1" name="ELC" description="Error Level Changed." />
      <BitField start="15" size="1" name="IWTG" description="Initialization Watch&#xa;              Trigger" />
      <BitField start="16" size="1" name="WT" description="Watch Trigger" />
      <BitField start="17" size="1" name="AW" description="Application Watchdog" />
      <BitField start="18" size="1" name="CER" description="Configuration Error" />
    </Register>
    <Register start="+0x124" size="0" name="FDCAN_TTIE" access="Read/Write" description="FDCAN TT Interrupt Enable&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCE" description="Start of Basic Cycle Interrupt&#xa;              Enable" />
      <BitField start="1" size="1" name="SMCE" description="Start of Matrix Cycle Interrupt&#xa;              Enable" />
      <BitField start="2" size="1" name="CSME" description="Change of Synchronization Mode Interrupt&#xa;              Enable" />
      <BitField start="3" size="1" name="SOGE" description="Start of Gap Interrupt&#xa;              Enable" />
      <BitField start="4" size="1" name="RTMIE" description="Register Time Mark Interrupt&#xa;              Enable" />
      <BitField start="5" size="1" name="TTMIE" description="Trigger Time Mark Event Internal&#xa;              Interrupt Enable" />
      <BitField start="6" size="1" name="SWEE" description="Stop Watch Event Interrupt&#xa;              Enable" />
      <BitField start="7" size="1" name="GTWE" description="Global Time Wrap Interrupt&#xa;              Enable" />
      <BitField start="8" size="1" name="GTDE" description="Global Time Discontinuity Interrupt&#xa;              Enable" />
      <BitField start="9" size="1" name="GTEE" description="Global Time Error Interrupt&#xa;              Enable" />
      <BitField start="10" size="1" name="TXUE" description="Tx Count Underflow Interrupt&#xa;              Enable" />
      <BitField start="11" size="1" name="TXOE" description="Tx Count Overflow Interrupt&#xa;              Enable" />
      <BitField start="12" size="1" name="SE1E" description="Scheduling Error 1 Interrupt&#xa;              Enable" />
      <BitField start="13" size="1" name="SE2E" description="Scheduling Error 2 Interrupt&#xa;              Enable" />
      <BitField start="14" size="1" name="ELCE" description="Change Error Level Interrupt&#xa;              Enable" />
      <BitField start="15" size="1" name="IWTGE" description="Initialization Watch Trigger Interrupt&#xa;              Enable" />
      <BitField start="16" size="1" name="WTE" description="Watch Trigger Interrupt&#xa;              Enable" />
      <BitField start="17" size="1" name="AWE" description="Application Watchdog Interrupt&#xa;              Enable" />
      <BitField start="18" size="1" name="CERE" description="Configuration Error Interrupt&#xa;              Enable" />
    </Register>
    <Register start="+0x128" size="0" name="FDCAN_TTILS" access="Read/Write" description="FDCAN TT Interrupt Line Select&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCL" description="Start of Basic Cycle Interrupt&#xa;              Line" />
      <BitField start="1" size="1" name="SMCL" description="Start of Matrix Cycle Interrupt&#xa;              Line" />
      <BitField start="2" size="1" name="CSML" description="Change of Synchronization Mode Interrupt&#xa;              Line" />
      <BitField start="3" size="1" name="SOGL" description="Start of Gap Interrupt&#xa;              Line" />
      <BitField start="4" size="1" name="RTMIL" description="Register Time Mark Interrupt&#xa;              Line" />
      <BitField start="5" size="1" name="TTMIL" description="Trigger Time Mark Event Internal&#xa;              Interrupt Line" />
      <BitField start="6" size="1" name="SWEL" description="Stop Watch Event Interrupt&#xa;              Line" />
      <BitField start="7" size="1" name="GTWL" description="Global Time Wrap Interrupt&#xa;              Line" />
      <BitField start="8" size="1" name="GTDL" description="Global Time Discontinuity Interrupt&#xa;              Line" />
      <BitField start="9" size="1" name="GTEL" description="Global Time Error Interrupt&#xa;              Line" />
      <BitField start="10" size="1" name="TXUL" description="Tx Count Underflow Interrupt&#xa;              Line" />
      <BitField start="11" size="1" name="TXOL" description="Tx Count Overflow Interrupt&#xa;              Line" />
      <BitField start="12" size="1" name="SE1L" description="Scheduling Error 1 Interrupt&#xa;              Line" />
      <BitField start="13" size="1" name="SE2L" description="Scheduling Error 2 Interrupt&#xa;              Line" />
      <BitField start="14" size="1" name="ELCL" description="Change Error Level Interrupt&#xa;              Line" />
      <BitField start="15" size="1" name="IWTGL" description="Initialization Watch Trigger Interrupt&#xa;              Line" />
      <BitField start="16" size="1" name="WTL" description="Watch Trigger Interrupt&#xa;              Line" />
      <BitField start="17" size="1" name="AWL" description="Application Watchdog Interrupt&#xa;              Line" />
      <BitField start="18" size="1" name="CERL" description="Configuration Error Interrupt&#xa;              Line" />
    </Register>
    <Register start="+0x12C" size="0" name="FDCAN_TTOST" access="Read/Write" description="FDCAN TT Operation Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="EL" description="Error Level" />
      <BitField start="2" size="2" name="MS" description="Master State." />
      <BitField start="4" size="2" name="SYS" description="Synchronization State" />
      <BitField start="6" size="1" name="GTP" description="Quality of Global Time&#xa;              Phase" />
      <BitField start="7" size="1" name="QCS" description="Quality of Clock Speed" />
      <BitField start="8" size="8" name="RTO" description="Reference Trigger Offset" />
      <BitField start="22" size="1" name="WGTD" description="Wait for Global Time&#xa;              Discontinuity" />
      <BitField start="23" size="1" name="GFI" description="Gap Finished Indicator." />
      <BitField start="24" size="3" name="TMP" description="Time Master Priority" />
      <BitField start="27" size="1" name="GSI" description="Gap Started Indicator." />
      <BitField start="28" size="1" name="WFE" description="Wait for Event" />
      <BitField start="29" size="1" name="AWE" description="Application Watchdog Event" />
      <BitField start="30" size="1" name="WECS" description="Wait for External Clock&#xa;              Synchronization" />
      <BitField start="31" size="1" name="SPL" description="Schedule Phase Lock" />
    </Register>
    <Register start="+0x130" size="0" name="FDCAN_TURNA" access="ReadOnly" description="FDCAN TUR Numerator Actual&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="NAV" description="Numerator Actual Value" />
    </Register>
    <Register start="+0x134" size="0" name="FDCAN_TTLGT" access="ReadOnly" description="FDCAN TT Local and Global Time&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LT" description="Local Time" />
      <BitField start="16" size="16" name="GT" description="Global Time" />
    </Register>
    <Register start="+0x138" size="0" name="FDCAN_TTCTC" access="ReadOnly" description="FDCAN TT Cycle Time and Count&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CT" description="Cycle Time" />
      <BitField start="16" size="6" name="CC" description="Cycle Count" />
    </Register>
    <Register start="+0x13C" size="0" name="FDCAN_TTCPT" access="ReadOnly" description="FDCAN TT Capture Time Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CT" description="Cycle Count Value" />
      <BitField start="16" size="16" name="SWV" description="Stop Watch Value" />
    </Register>
    <Register start="+0x140" size="0" name="FDCAN_TTCSM" access="ReadOnly" description="FDCAN TT Cycle Sync Mark&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CSM" description="Cycle Sync Mark" />
    </Register>
    <Register start="+0x300" size="0" name="FDCAN_TTTS" access="Read/Write" description="FDCAN TT Trigger Select&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SWTDEL" description="Stop watch trigger input&#xa;              selection" />
      <BitField start="4" size="2" name="EVTSEL" description="Event trigger input&#xa;              selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FDCAN2" start="0x4000A400" description="FDCAN1">
    <Register start="+0x0" size="0" name="FDCAN_CREL" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="4" name="REL" description="Core release" />
      <BitField start="24" size="4" name="STEP" description="Step of Core release" />
      <BitField start="20" size="4" name="SUBSTEP" description="Sub-step of Core release" />
      <BitField start="16" size="4" name="YEAR" description="Timestamp Year" />
      <BitField start="8" size="8" name="MON" description="Timestamp Month" />
      <BitField start="0" size="8" name="DAY" description="Timestamp Day" />
    </Register>
    <Register start="+0x4" size="0" name="FDCAN_ENDN" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ETV" description="Endiannes Test Value" />
    </Register>
    <Register start="+0xC" size="0" name="FDCAN_DBTP" access="ReadOnly" description="FDCAN Data Bit Timing and Prescaler&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DSJW" description="Synchronization Jump Width" />
      <BitField start="4" size="4" name="DTSEG2" description="Data time segment after sample&#xa;              point" />
      <BitField start="8" size="5" name="DTSEG1" description="Data time segment after sample&#xa;              point" />
      <BitField start="16" size="5" name="DBRP" description="Data BIt Rate Prescaler" />
      <BitField start="23" size="1" name="TDC" description="Transceiver Delay&#xa;              Compensation" />
    </Register>
    <Register start="+0x10" size="0" name="FDCAN_TEST" access="ReadOnly" description="FDCAN Test Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="LBCK" description="Loop Back mode" />
      <BitField start="5" size="2" name="TX" description="Loop Back mode" />
      <BitField start="7" size="1" name="RX" description="Control of Transmit Pin" />
    </Register>
    <Register start="+0x14" size="0" name="FDCAN_RWD" access="ReadOnly" description="FDCAN RAM Watchdog Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="8" name="WDV" description="Watchdog value" />
      <BitField start="0" size="8" name="WDC" description="Watchdog configuration" />
    </Register>
    <Register start="+0x18" size="0" name="FDCAN_CCCR" access="Read/Write" description="FDCAN CC Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INIT" description="Initialization" />
      <BitField start="1" size="1" name="CCE" description="Configuration Change&#xa;              Enable" />
      <BitField start="2" size="1" name="ASM" description="ASM Restricted Operation&#xa;              Mode" />
      <BitField start="3" size="1" name="CSA" description="Clock Stop Acknowledge" />
      <BitField start="4" size="1" name="CSR" description="Clock Stop Request" />
      <BitField start="5" size="1" name="MON" description="Bus Monitoring Mode" />
      <BitField start="6" size="1" name="DAR" description="Disable Automatic&#xa;              Retransmission" />
      <BitField start="7" size="1" name="TEST" description="Test Mode Enable" />
      <BitField start="8" size="1" name="FDOE" description="FD Operation Enable" />
      <BitField start="9" size="1" name="BSE" description="FDCAN Bit Rate Switching" />
      <BitField start="12" size="1" name="PXHD" description="Protocol Exception Handling&#xa;              Disable" />
      <BitField start="13" size="1" name="EFBI" description="Edge Filtering during Bus&#xa;              Integration" />
      <BitField start="14" size="1" name="TXP" description="TXP" />
      <BitField start="15" size="1" name="NISO" description="Non ISO Operation" />
    </Register>
    <Register start="+0x1C" size="0" name="FDCAN_NBTP" access="Read/Write" description="FDCAN Nominal Bit Timing and Prescaler&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="7" name="NSJW" description="NSJW: Nominal (Re)Synchronization Jump&#xa;              Width" />
      <BitField start="16" size="9" name="NBRP" description="Bit Rate Prescaler" />
      <BitField start="8" size="8" name="NTSEG1" description="Nominal Time segment before sample&#xa;              point" />
      <BitField start="0" size="7" name="TSEG2" description="Nominal Time segment after sample&#xa;              point" />
    </Register>
    <Register start="+0x20" size="0" name="FDCAN_TSCC" access="Read/Write" description="FDCAN Timestamp Counter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="4" name="TCP" description="Timestamp Counter&#xa;              Prescaler" />
      <BitField start="0" size="2" name="TSS" description="Timestamp Select" />
    </Register>
    <Register start="+0x24" size="0" name="FDCAN_TSCV" access="Read/Write" description="FDCAN Timestamp Counter Value&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSC" description="Timestamp Counter" />
    </Register>
    <Register start="+0x28" size="0" name="FDCAN_TOCC" access="Read/Write" description="FDCAN Timeout Counter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ETOC" description="Enable Timeout Counter" />
      <BitField start="1" size="2" name="TOS" description="Timeout Select" />
      <BitField start="16" size="16" name="TOP" description="Timeout Period" />
    </Register>
    <Register start="+0x2C" size="0" name="FDCAN_TOCV" access="Read/Write" description="FDCAN Timeout Counter Value&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TOC" description="Timeout Counter" />
    </Register>
    <Register start="+0x40" size="0" name="FDCAN_ECR" access="Read/Write" description="FDCAN Error Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="CEL" description="AN Error Logging" />
      <BitField start="15" size="1" name="RP" description="Receive Error Passive" />
      <BitField start="8" size="7" name="TREC" description="Receive Error Counter" />
      <BitField start="0" size="8" name="TEC" description="Transmit Error Counter" />
    </Register>
    <Register start="+0x44" size="0" name="FDCAN_PSR" access="Read/Write" description="FDCAN Protocol Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LEC" description="Last Error Code" />
      <BitField start="3" size="2" name="ACT" description="Activity" />
      <BitField start="5" size="1" name="EP" description="Error Passive" />
      <BitField start="6" size="1" name="EW" description="Warning Status" />
      <BitField start="7" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="8" size="3" name="DLEC" description="Data Last Error Code" />
      <BitField start="11" size="1" name="RESI" description="ESI flag of last received FDCAN&#xa;              Message" />
      <BitField start="12" size="1" name="RBRS" description="BRS flag of last received FDCAN&#xa;              Message" />
      <BitField start="13" size="1" name="REDL" description="Received FDCAN Message" />
      <BitField start="14" size="1" name="PXE" description="Protocol Exception Event" />
      <BitField start="16" size="7" name="TDCV" description="Transmitter Delay Compensation&#xa;              Value" />
    </Register>
    <Register start="+0x48" size="0" name="FDCAN_TDCR" access="ReadOnly" description="FDCAN Transmitter Delay Compensation&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TDCF" description="Transmitter Delay Compensation Filter&#xa;              Window Length" />
      <BitField start="8" size="7" name="TDCO" description="Transmitter Delay Compensation&#xa;              Offset" />
    </Register>
    <Register start="+0x50" size="0" name="FDCAN_IR" access="ReadOnly" description="FDCAN Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0N" description="Rx FIFO 0 New Message" />
      <BitField start="1" size="1" name="RF0W" description="Rx FIFO 0 Full" />
      <BitField start="2" size="1" name="RF0F" description="Rx FIFO 0 Full" />
      <BitField start="3" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
      <BitField start="4" size="1" name="RF1N" description="Rx FIFO 1 New Message" />
      <BitField start="5" size="1" name="RF1W" description="Rx FIFO 1 Watermark&#xa;              Reached" />
      <BitField start="6" size="1" name="RF1F" description="Rx FIFO 1 Watermark&#xa;              Reached" />
      <BitField start="7" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="8" size="1" name="HPM" description="High Priority Message" />
      <BitField start="9" size="1" name="TC" description="Transmission Completed" />
      <BitField start="10" size="1" name="TCF" description="Transmission Cancellation&#xa;              Finished" />
      <BitField start="11" size="1" name="TEF" description="Tx FIFO Empty" />
      <BitField start="12" size="1" name="TEFN" description="Tx Event FIFO New Entry" />
      <BitField start="13" size="1" name="TEFW" description="Tx Event FIFO Watermark&#xa;              Reached" />
      <BitField start="14" size="1" name="TEFF" description="Tx Event FIFO Full" />
      <BitField start="15" size="1" name="TEFL" description="Tx Event FIFO Element Lost" />
      <BitField start="16" size="1" name="TSW" description="Timestamp Wraparound" />
      <BitField start="17" size="1" name="MRAF" description="Message RAM Access Failure" />
      <BitField start="18" size="1" name="TOO" description="Timeout Occurred" />
      <BitField start="19" size="1" name="DRX" description="Message stored to Dedicated Rx&#xa;              Buffer" />
      <BitField start="22" size="1" name="ELO" description="Error Logging Overflow" />
      <BitField start="23" size="1" name="EP" description="Error Passive" />
      <BitField start="24" size="1" name="EW" description="Warning Status" />
      <BitField start="25" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDI" description="Watchdog Interrupt" />
      <BitField start="27" size="1" name="PEA" description="Protocol Error in Arbitration Phase&#xa;              (Nominal Bit Time is used)" />
      <BitField start="28" size="1" name="PED" description="Protocol Error in Data Phase (Data Bit&#xa;              Time is used)" />
      <BitField start="29" size="1" name="ARA" description="Access to Reserved Address" />
    </Register>
    <Register start="+0x54" size="0" name="FDCAN_IE" access="ReadOnly" description="FDCAN Interrupt Enable&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NE" description="Rx FIFO 0 New Message&#xa;              Enable" />
      <BitField start="1" size="1" name="RF0WE" description="Rx FIFO 0 Full Enable" />
      <BitField start="2" size="1" name="RF0FE" description="Rx FIFO 0 Full Enable" />
      <BitField start="3" size="1" name="RF0LE" description="Rx FIFO 0 Message Lost&#xa;              Enable" />
      <BitField start="4" size="1" name="RF1NE" description="Rx FIFO 1 New Message&#xa;              Enable" />
      <BitField start="5" size="1" name="RF1WE" description="Rx FIFO 1 Watermark Reached&#xa;              Enable" />
      <BitField start="6" size="1" name="RF1FE" description="Rx FIFO 1 Watermark Reached&#xa;              Enable" />
      <BitField start="7" size="1" name="RF1LE" description="Rx FIFO 1 Message Lost&#xa;              Enable" />
      <BitField start="8" size="1" name="HPME" description="High Priority Message&#xa;              Enable" />
      <BitField start="9" size="1" name="TCE" description="Transmission Completed&#xa;              Enable" />
      <BitField start="10" size="1" name="TCFE" description="Transmission Cancellation Finished&#xa;              Enable" />
      <BitField start="11" size="1" name="TEFE" description="Tx FIFO Empty Enable" />
      <BitField start="12" size="1" name="TEFNE" description="Tx Event FIFO New Entry&#xa;              Enable" />
      <BitField start="13" size="1" name="TEFWE" description="Tx Event FIFO Watermark Reached&#xa;              Enable" />
      <BitField start="14" size="1" name="TEFFE" description="Tx Event FIFO Full Enable" />
      <BitField start="15" size="1" name="TEFLE" description="Tx Event FIFO Element Lost&#xa;              Enable" />
      <BitField start="16" size="1" name="TSWE" description="Timestamp Wraparound&#xa;              Enable" />
      <BitField start="17" size="1" name="MRAFE" description="Message RAM Access Failure&#xa;              Enable" />
      <BitField start="18" size="1" name="TOOE" description="Timeout Occurred Enable" />
      <BitField start="19" size="1" name="DRXE" description="Message stored to Dedicated Rx Buffer&#xa;              Enable" />
      <BitField start="20" size="1" name="BECE" description="Bit Error Corrected Interrupt&#xa;              Enable" />
      <BitField start="21" size="1" name="BEUE" description="Bit Error Uncorrected Interrupt&#xa;              Enable" />
      <BitField start="22" size="1" name="ELOE" description="Error Logging Overflow&#xa;              Enable" />
      <BitField start="23" size="1" name="EPE" description="Error Passive Enable" />
      <BitField start="24" size="1" name="EWE" description="Warning Status Enable" />
      <BitField start="25" size="1" name="BOE" description="Bus_Off Status Enable" />
      <BitField start="26" size="1" name="WDIE" description="Watchdog Interrupt Enable" />
      <BitField start="27" size="1" name="PEAE" description="Protocol Error in Arbitration Phase&#xa;              Enable" />
      <BitField start="28" size="1" name="PEDE" description="Protocol Error in Data Phase&#xa;              Enable" />
      <BitField start="29" size="1" name="ARAE" description="Access to Reserved Address&#xa;              Enable" />
    </Register>
    <Register start="+0x58" size="0" name="FDCAN_ILS" access="ReadOnly" description="FDCAN Interrupt Line Select&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NL" description="Rx FIFO 0 New Message Interrupt&#xa;              Line" />
      <BitField start="1" size="1" name="RF0WL" description="Rx FIFO 0 Watermark Reached Interrupt&#xa;              Line" />
      <BitField start="2" size="1" name="RF0FL" description="Rx FIFO 0 Full Interrupt&#xa;              Line" />
      <BitField start="3" size="1" name="RF0LL" description="Rx FIFO 0 Message Lost Interrupt&#xa;              Line" />
      <BitField start="4" size="1" name="RF1NL" description="Rx FIFO 1 New Message Interrupt&#xa;              Line" />
      <BitField start="5" size="1" name="RF1WL" description="Rx FIFO 1 Watermark Reached Interrupt&#xa;              Line" />
      <BitField start="6" size="1" name="RF1FL" description="Rx FIFO 1 Full Interrupt&#xa;              Line" />
      <BitField start="7" size="1" name="RF1LL" description="Rx FIFO 1 Message Lost Interrupt&#xa;              Line" />
      <BitField start="8" size="1" name="HPML" description="High Priority Message Interrupt&#xa;              Line" />
      <BitField start="9" size="1" name="TCL" description="Transmission Completed Interrupt&#xa;              Line" />
      <BitField start="10" size="1" name="TCFL" description="Transmission Cancellation Finished&#xa;              Interrupt Line" />
      <BitField start="11" size="1" name="TEFL" description="Tx FIFO Empty Interrupt&#xa;              Line" />
      <BitField start="12" size="1" name="TEFNL" description="Tx Event FIFO New Entry Interrupt&#xa;              Line" />
      <BitField start="13" size="1" name="TEFWL" description="Tx Event FIFO Watermark Reached&#xa;              Interrupt Line" />
      <BitField start="14" size="1" name="TEFFL" description="Tx Event FIFO Full Interrupt&#xa;              Line" />
      <BitField start="15" size="1" name="TEFLL" description="Tx Event FIFO Element Lost Interrupt&#xa;              Line" />
      <BitField start="16" size="1" name="TSWL" description="Timestamp Wraparound Interrupt&#xa;              Line" />
      <BitField start="17" size="1" name="MRAFL" description="Message RAM Access Failure Interrupt&#xa;              Line" />
      <BitField start="18" size="1" name="TOOL" description="Timeout Occurred Interrupt&#xa;              Line" />
      <BitField start="19" size="1" name="DRXL" description="Message stored to Dedicated Rx Buffer&#xa;              Interrupt Line" />
      <BitField start="20" size="1" name="BECL" description="Bit Error Corrected Interrupt&#xa;              Line" />
      <BitField start="21" size="1" name="BEUL" description="Bit Error Uncorrected Interrupt&#xa;              Line" />
      <BitField start="22" size="1" name="ELOL" description="Error Logging Overflow Interrupt&#xa;              Line" />
      <BitField start="23" size="1" name="EPL" description="Error Passive Interrupt&#xa;              Line" />
      <BitField start="24" size="1" name="EWL" description="Warning Status Interrupt&#xa;              Line" />
      <BitField start="25" size="1" name="BOL" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDIL" description="Watchdog Interrupt Line" />
      <BitField start="27" size="1" name="PEAL" description="Protocol Error in Arbitration Phase&#xa;              Line" />
      <BitField start="28" size="1" name="PEDL" description="Protocol Error in Data Phase&#xa;              Line" />
      <BitField start="29" size="1" name="ARAL" description="Access to Reserved Address&#xa;              Line" />
    </Register>
    <Register start="+0x5C" size="0" name="FDCAN_ILE" access="Read/Write" description="FDCAN Interrupt Line Enable&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EINT0" description="Enable Interrupt Line 0" />
      <BitField start="1" size="1" name="EINT1" description="Enable Interrupt Line 1" />
    </Register>
    <Register start="+0x80" size="0" name="FDCAN_GFC" access="Read/Write" description="FDCAN Global Filter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RRFE" description="Reject Remote Frames&#xa;              Extended" />
      <BitField start="1" size="1" name="RRFS" description="Reject Remote Frames&#xa;              Standard" />
      <BitField start="2" size="2" name="ANFE" description="Accept Non-matching Frames&#xa;              Extended" />
      <BitField start="4" size="2" name="ANFS" description="Accept Non-matching Frames&#xa;              Standard" />
    </Register>
    <Register start="+0x84" size="0" name="FDCAN_SIDFC" access="Read/Write" description="FDCAN Standard ID Filter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLSSA" description="Filter List Standard Start&#xa;              Address" />
      <BitField start="16" size="8" name="LSS" description="List Size Standard" />
    </Register>
    <Register start="+0x88" size="0" name="FDCAN_XIDFC" access="Read/Write" description="FDCAN Extended ID Filter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLESA" description="Filter List Standard Start&#xa;              Address" />
      <BitField start="16" size="8" name="LSE" description="List Size Extended" />
    </Register>
    <Register start="+0x90" size="0" name="FDCAN_XIDAM" access="Read/Write" description="FDCAN Extended ID and Mask&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="EIDM" description="Extended ID Mask" />
    </Register>
    <Register start="+0x94" size="0" name="FDCAN_HPMS" access="ReadOnly" description="FDCAN High Priority Message Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="BIDX" description="Buffer Index" />
      <BitField start="6" size="2" name="MSI" description="Message Storage Indicator" />
      <BitField start="8" size="7" name="FIDX" description="Filter Index" />
      <BitField start="15" size="1" name="FLST" description="Filter List" />
    </Register>
    <Register start="+0x98" size="0" name="FDCAN_NDAT1" access="ReadOnly" description="FDCAN New Data 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND0" description="New data" />
      <BitField start="1" size="1" name="ND1" description="New data" />
      <BitField start="2" size="1" name="ND2" description="New data" />
      <BitField start="3" size="1" name="ND3" description="New data" />
      <BitField start="4" size="1" name="ND4" description="New data" />
      <BitField start="5" size="1" name="ND5" description="New data" />
      <BitField start="6" size="1" name="ND6" description="New data" />
      <BitField start="7" size="1" name="ND7" description="New data" />
      <BitField start="8" size="1" name="ND8" description="New data" />
      <BitField start="9" size="1" name="ND9" description="New data" />
      <BitField start="10" size="1" name="ND10" description="New data" />
      <BitField start="11" size="1" name="ND11" description="New data" />
      <BitField start="12" size="1" name="ND12" description="New data" />
      <BitField start="13" size="1" name="ND13" description="New data" />
      <BitField start="14" size="1" name="ND14" description="New data" />
      <BitField start="15" size="1" name="ND15" description="New data" />
      <BitField start="16" size="1" name="ND16" description="New data" />
      <BitField start="17" size="1" name="ND17" description="New data" />
      <BitField start="18" size="1" name="ND18" description="New data" />
      <BitField start="19" size="1" name="ND19" description="New data" />
      <BitField start="20" size="1" name="ND20" description="New data" />
      <BitField start="21" size="1" name="ND21" description="New data" />
      <BitField start="22" size="1" name="ND22" description="New data" />
      <BitField start="23" size="1" name="ND23" description="New data" />
      <BitField start="24" size="1" name="ND24" description="New data" />
      <BitField start="25" size="1" name="ND25" description="New data" />
      <BitField start="26" size="1" name="ND26" description="New data" />
      <BitField start="27" size="1" name="ND27" description="New data" />
      <BitField start="28" size="1" name="ND28" description="New data" />
      <BitField start="29" size="1" name="ND29" description="New data" />
      <BitField start="30" size="1" name="ND30" description="New data" />
      <BitField start="31" size="1" name="ND31" description="New data" />
    </Register>
    <Register start="+0x9C" size="0" name="FDCAN_NDAT2" access="ReadOnly" description="FDCAN New Data 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND32" description="New data" />
      <BitField start="1" size="1" name="ND33" description="New data" />
      <BitField start="2" size="1" name="ND34" description="New data" />
      <BitField start="3" size="1" name="ND35" description="New data" />
      <BitField start="4" size="1" name="ND36" description="New data" />
      <BitField start="5" size="1" name="ND37" description="New data" />
      <BitField start="6" size="1" name="ND38" description="New data" />
      <BitField start="7" size="1" name="ND39" description="New data" />
      <BitField start="8" size="1" name="ND40" description="New data" />
      <BitField start="9" size="1" name="ND41" description="New data" />
      <BitField start="10" size="1" name="ND42" description="New data" />
      <BitField start="11" size="1" name="ND43" description="New data" />
      <BitField start="12" size="1" name="ND44" description="New data" />
      <BitField start="13" size="1" name="ND45" description="New data" />
      <BitField start="14" size="1" name="ND46" description="New data" />
      <BitField start="15" size="1" name="ND47" description="New data" />
      <BitField start="16" size="1" name="ND48" description="New data" />
      <BitField start="17" size="1" name="ND49" description="New data" />
      <BitField start="18" size="1" name="ND50" description="New data" />
      <BitField start="19" size="1" name="ND51" description="New data" />
      <BitField start="20" size="1" name="ND52" description="New data" />
      <BitField start="21" size="1" name="ND53" description="New data" />
      <BitField start="22" size="1" name="ND54" description="New data" />
      <BitField start="23" size="1" name="ND55" description="New data" />
      <BitField start="24" size="1" name="ND56" description="New data" />
      <BitField start="25" size="1" name="ND57" description="New data" />
      <BitField start="26" size="1" name="ND58" description="New data" />
      <BitField start="27" size="1" name="ND59" description="New data" />
      <BitField start="28" size="1" name="ND60" description="New data" />
      <BitField start="29" size="1" name="ND61" description="New data" />
      <BitField start="30" size="1" name="ND62" description="New data" />
      <BitField start="31" size="1" name="ND63" description="New data" />
    </Register>
    <Register start="+0xA0" size="0" name="FDCAN_RXF0C" access="Read/Write" description="FDCAN Rx FIFO 0 Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F0SA" description="Rx FIFO 0 Start Address" />
      <BitField start="16" size="8" name="F0S" description="Rx FIFO 0 Size" />
      <BitField start="24" size="8" name="F0WM" description="FIFO 0 Watermark" />
    </Register>
    <Register start="+0xA4" size="0" name="FDCAN_RXF0S" access="Read/Write" description="FDCAN Rx FIFO 0 Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F0FL" description="Rx FIFO 0 Fill Level" />
      <BitField start="8" size="6" name="F0G" description="Rx FIFO 0 Get Index" />
      <BitField start="16" size="6" name="F0P" description="Rx FIFO 0 Put Index" />
      <BitField start="24" size="1" name="F0F" description="Rx FIFO 0 Full" />
      <BitField start="25" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
    </Register>
    <Register start="+0xA8" size="0" name="FDCAN_RXF0A" access="Read/Write" description="CAN Rx FIFO 0 Acknowledge&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="FA01" description="Rx FIFO 0 Acknowledge&#xa;              Index" />
    </Register>
    <Register start="+0xAC" size="0" name="FDCAN_RXBC" access="Read/Write" description="FDCAN Rx Buffer Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="RBSA" description="Rx Buffer Start Address" />
    </Register>
    <Register start="+0xB0" size="0" name="FDCAN_RXF1C" access="Read/Write" description="FDCAN Rx FIFO 1 Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F1SA" description="Rx FIFO 1 Start Address" />
      <BitField start="16" size="7" name="F1S" description="Rx FIFO 1 Size" />
      <BitField start="24" size="7" name="F1WM" description="Rx FIFO 1 Watermark" />
    </Register>
    <Register start="+0xB4" size="0" name="FDCAN_RXF1S" access="Read/Write" description="FDCAN Rx FIFO 1 Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F1FL" description="Rx FIFO 1 Fill Level" />
      <BitField start="8" size="7" name="F1GI" description="Rx FIFO 1 Get Index" />
      <BitField start="16" size="7" name="F1PI" description="Rx FIFO 1 Put Index" />
      <BitField start="24" size="1" name="F1F" description="Rx FIFO 1 Full" />
      <BitField start="25" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="30" size="2" name="DMS" description="Debug Message Status" />
    </Register>
    <Register start="+0xB8" size="0" name="FDCAN_RXF1A" access="Read/Write" description="FDCAN Rx FIFO 1 Acknowledge&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="F1AI" description="Rx FIFO 1 Acknowledge&#xa;              Index" />
    </Register>
    <Register start="+0xBC" size="0" name="FDCAN_RXESC" access="Read/Write" description="FDCAN Rx Buffer Element Size Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="F0DS" description="Rx FIFO 1 Data Field Size:" />
      <BitField start="4" size="3" name="F1DS" description="Rx FIFO 0 Data Field Size:" />
      <BitField start="8" size="3" name="RBDS" description="Rx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xC0" size="0" name="FDCAN_TXBC" access="Read/Write" description="FDCAN Tx Buffer Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TBSA" description="Tx Buffers Start Address" />
      <BitField start="16" size="6" name="NDTB" description="Number of Dedicated Transmit&#xa;              Buffers" />
      <BitField start="24" size="6" name="TFQS" description="Transmit FIFO/Queue Size" />
      <BitField start="30" size="1" name="TFQM" description="Tx FIFO/Queue Mode" />
    </Register>
    <Register start="+0xC4" size="0" name="FDCAN_TXFQS" access="ReadOnly" description="FDCAN Tx FIFO/Queue Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TFFL" description="Tx FIFO Free Level" />
      <BitField start="8" size="5" name="TFGI" description="TFGI" />
      <BitField start="16" size="5" name="TFQPI" description="Tx FIFO/Queue Put Index" />
      <BitField start="21" size="1" name="TFQF" description="Tx FIFO/Queue Full" />
    </Register>
    <Register start="+0xC8" size="0" name="FDCAN_TXESC" access="Read/Write" description="FDCAN Tx Buffer Element Size Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TBDS" description="Tx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xCC" size="0" name="FDCAN_TXBRP" access="ReadOnly" description="FDCAN Tx Buffer Request Pending&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TRP" description="Transmission Request&#xa;              Pending" />
    </Register>
    <Register start="+0xD0" size="0" name="FDCAN_TXBAR" access="Read/Write" description="FDCAN Tx Buffer Add Request&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AR" description="Add Request" />
    </Register>
    <Register start="+0xD4" size="0" name="FDCAN_TXBCR" access="Read/Write" description="FDCAN Tx Buffer Cancellation Request&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CR" description="Cancellation Request" />
    </Register>
    <Register start="+0xD8" size="0" name="FDCAN_TXBTO" access="Read/Write" description="FDCAN Tx Buffer Transmission Occurred&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TO" description="Transmission Occurred." />
    </Register>
    <Register start="+0xDC" size="0" name="FDCAN_TXBCF" access="ReadOnly" description="FDCAN Tx Buffer Cancellation Finished&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished" />
    </Register>
    <Register start="+0xE0" size="0" name="FDCAN_TXBTIE" access="Read/Write" description="FDCAN Tx Buffer Transmission Interrupt&#xa;          Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TIE" description="Transmission Interrupt&#xa;              Enable" />
    </Register>
    <Register start="+0xE4" size="0" name="FDCAN_TXBCIE" access="Read/Write" description="FDCAN Tx Buffer Cancellation Finished&#xa;          Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished Interrupt&#xa;              Enable" />
    </Register>
    <Register start="+0xF0" size="0" name="FDCAN_TXEFC" access="Read/Write" description="FDCAN Tx Event FIFO Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="EFSA" description="Event FIFO Start Address" />
      <BitField start="16" size="6" name="EFS" description="Event FIFO Size" />
      <BitField start="24" size="6" name="EFWM" description="Event FIFO Watermark" />
    </Register>
    <Register start="+0xF4" size="0" name="FDCAN_TXEFS" access="Read/Write" description="FDCAN Tx Event FIFO Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="EFFL" description="Event FIFO Fill Level" />
      <BitField start="8" size="5" name="EFGI" description="Event FIFO Get Index." />
      <BitField start="24" size="1" name="EFF" description="Event FIFO Full." />
      <BitField start="25" size="1" name="TEFL" description="Tx Event FIFO Element&#xa;              Lost." />
    </Register>
    <Register start="+0xF8" size="0" name="FDCAN_TXEFA" access="Read/Write" description="FDCAN Tx Event FIFO Acknowledge&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="EFAI" description="Event FIFO Acknowledge&#xa;              Index" />
    </Register>
    <Register start="+0x100" size="0" name="FDCAN_TTTMC" access="Read/Write" description="FDCAN TT Trigger Memory Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TMSA" description="Trigger Memory Start&#xa;              Address" />
      <BitField start="16" size="7" name="TME" description="Trigger Memory Elements" />
    </Register>
    <Register start="+0x104" size="0" name="FDCAN_TTRMC" access="Read/Write" description="FDCAN TT Reference Message Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="RID" description="Reference Identifier." />
      <BitField start="30" size="1" name="XTD" description="Extended Identifier" />
      <BitField start="31" size="1" name="RMPS" description="Reference Message Payload&#xa;              Select" />
    </Register>
    <Register start="+0x108" size="0" name="FDCAN_TTOCF" access="Read/Write" description="FDCAN TT Operation Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OM" description="Operation Mode" />
      <BitField start="3" size="1" name="GEN" description="Gap Enable" />
      <BitField start="4" size="1" name="TM" description="Time Master" />
      <BitField start="5" size="3" name="LDSDL" description="LD of Synchronization Deviation&#xa;              Limit" />
      <BitField start="8" size="7" name="IRTO" description="Initial Reference Trigger&#xa;              Offset" />
      <BitField start="15" size="1" name="EECS" description="Enable External Clock&#xa;              Synchronization" />
      <BitField start="16" size="8" name="AWL" description="Application Watchdog Limit" />
      <BitField start="24" size="1" name="EGTF" description="Enable Global Time&#xa;              Filtering" />
      <BitField start="25" size="1" name="ECC" description="Enable Clock Calibration" />
      <BitField start="26" size="1" name="EVTP" description="Event Trigger Polarity" />
    </Register>
    <Register start="+0x10C" size="0" name="FDCAN_TTMLM" access="Read/Write" description="FDCAN TT Matrix Limits&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CCM" description="Cycle Count Max" />
      <BitField start="6" size="2" name="CSS" description="Cycle Start&#xa;              Synchronization" />
      <BitField start="8" size="4" name="TXEW" description="Tx Enable Window" />
      <BitField start="16" size="12" name="ENTT" description="Expected Number of Tx&#xa;              Triggers" />
    </Register>
    <Register start="+0x110" size="0" name="FDCAN_TURCF" access="Read/Write" description="FDCAN TUR Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Numerator Configuration&#xa;              Low." />
      <BitField start="16" size="14" name="DC" description="Denominator Configuration." />
      <BitField start="31" size="1" name="ELT" description="Enable Local Time" />
    </Register>
    <Register start="+0x114" size="0" name="FDCAN_TTOCN" access="Read/Write" description="FDCAN TT Operation Control&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SGT" description="Set Global time" />
      <BitField start="1" size="1" name="ECS" description="External Clock&#xa;              Synchronization" />
      <BitField start="2" size="1" name="SWP" description="Stop Watch Polarity" />
      <BitField start="3" size="2" name="SWS" description="Stop Watch Source." />
      <BitField start="5" size="1" name="RTIE" description="Register Time Mark Interrupt Pulse&#xa;              Enable" />
      <BitField start="6" size="2" name="TMC" description="Register Time Mark Compare" />
      <BitField start="8" size="1" name="TTIE" description="Trigger Time Mark Interrupt Pulse&#xa;              Enable" />
      <BitField start="9" size="1" name="GCS" description="Gap Control Select" />
      <BitField start="10" size="1" name="FGP" description="Finish Gap." />
      <BitField start="11" size="1" name="TMG" description="Time Mark Gap" />
      <BitField start="12" size="1" name="NIG" description="Next is Gap" />
      <BitField start="13" size="1" name="ESCN" description="External Synchronization&#xa;              Control" />
      <BitField start="15" size="1" name="LCKC" description="TT Operation Control Register&#xa;              Locked" />
    </Register>
    <Register start="+0x118" size="0" name="CAN_TTGTP" access="Read/Write" description="FDCAN TT Global Time Preset&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Time Preset" />
      <BitField start="16" size="16" name="CTP" description="Cycle Time Target Phase" />
    </Register>
    <Register start="+0x11C" size="0" name="FDCAN_TTTMK" access="Read/Write" description="FDCAN TT Time Mark Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TM" description="Time Mark" />
      <BitField start="16" size="7" name="TICC" description="Time Mark Cycle Code" />
      <BitField start="31" size="1" name="LCKM" description="TT Time Mark Register&#xa;              Locked" />
    </Register>
    <Register start="+0x120" size="0" name="FDCAN_TTIR" access="Read/Write" description="FDCAN TT Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBC" description="Start of Basic Cycle" />
      <BitField start="1" size="1" name="SMC" description="Start of Matrix Cycle" />
      <BitField start="2" size="1" name="CSM" description="Change of Synchronization&#xa;              Mode" />
      <BitField start="3" size="1" name="SOG" description="Start of Gap" />
      <BitField start="4" size="1" name="RTMI" description="Register Time Mark&#xa;              Interrupt." />
      <BitField start="5" size="1" name="TTMI" description="Trigger Time Mark Event&#xa;              Internal" />
      <BitField start="6" size="1" name="SWE" description="Stop Watch Event" />
      <BitField start="7" size="1" name="GTW" description="Global Time Wrap" />
      <BitField start="8" size="1" name="GTD" description="Global Time Discontinuity" />
      <BitField start="9" size="1" name="GTE" description="Global Time Error" />
      <BitField start="10" size="1" name="TXU" description="Tx Count Underflow" />
      <BitField start="11" size="1" name="TXO" description="Tx Count Overflow" />
      <BitField start="12" size="1" name="SE1" description="Scheduling Error 1" />
      <BitField start="13" size="1" name="SE2" description="Scheduling Error 2" />
      <BitField start="14" size="1" name="ELC" description="Error Level Changed." />
      <BitField start="15" size="1" name="IWTG" description="Initialization Watch&#xa;              Trigger" />
      <BitField start="16" size="1" name="WT" description="Watch Trigger" />
      <BitField start="17" size="1" name="AW" description="Application Watchdog" />
      <BitField start="18" size="1" name="CER" description="Configuration Error" />
    </Register>
    <Register start="+0x124" size="0" name="FDCAN_TTIE" access="Read/Write" description="FDCAN TT Interrupt Enable&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCE" description="Start of Basic Cycle Interrupt&#xa;              Enable" />
      <BitField start="1" size="1" name="SMCE" description="Start of Matrix Cycle Interrupt&#xa;              Enable" />
      <BitField start="2" size="1" name="CSME" description="Change of Synchronization Mode Interrupt&#xa;              Enable" />
      <BitField start="3" size="1" name="SOGE" description="Start of Gap Interrupt&#xa;              Enable" />
      <BitField start="4" size="1" name="RTMIE" description="Register Time Mark Interrupt&#xa;              Enable" />
      <BitField start="5" size="1" name="TTMIE" description="Trigger Time Mark Event Internal&#xa;              Interrupt Enable" />
      <BitField start="6" size="1" name="SWEE" description="Stop Watch Event Interrupt&#xa;              Enable" />
      <BitField start="7" size="1" name="GTWE" description="Global Time Wrap Interrupt&#xa;              Enable" />
      <BitField start="8" size="1" name="GTDE" description="Global Time Discontinuity Interrupt&#xa;              Enable" />
      <BitField start="9" size="1" name="GTEE" description="Global Time Error Interrupt&#xa;              Enable" />
      <BitField start="10" size="1" name="TXUE" description="Tx Count Underflow Interrupt&#xa;              Enable" />
      <BitField start="11" size="1" name="TXOE" description="Tx Count Overflow Interrupt&#xa;              Enable" />
      <BitField start="12" size="1" name="SE1E" description="Scheduling Error 1 Interrupt&#xa;              Enable" />
      <BitField start="13" size="1" name="SE2E" description="Scheduling Error 2 Interrupt&#xa;              Enable" />
      <BitField start="14" size="1" name="ELCE" description="Change Error Level Interrupt&#xa;              Enable" />
      <BitField start="15" size="1" name="IWTGE" description="Initialization Watch Trigger Interrupt&#xa;              Enable" />
      <BitField start="16" size="1" name="WTE" description="Watch Trigger Interrupt&#xa;              Enable" />
      <BitField start="17" size="1" name="AWE" description="Application Watchdog Interrupt&#xa;              Enable" />
      <BitField start="18" size="1" name="CERE" description="Configuration Error Interrupt&#xa;              Enable" />
    </Register>
    <Register start="+0x128" size="0" name="FDCAN_TTILS" access="Read/Write" description="FDCAN TT Interrupt Line Select&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCL" description="Start of Basic Cycle Interrupt&#xa;              Line" />
      <BitField start="1" size="1" name="SMCL" description="Start of Matrix Cycle Interrupt&#xa;              Line" />
      <BitField start="2" size="1" name="CSML" description="Change of Synchronization Mode Interrupt&#xa;              Line" />
      <BitField start="3" size="1" name="SOGL" description="Start of Gap Interrupt&#xa;              Line" />
      <BitField start="4" size="1" name="RTMIL" description="Register Time Mark Interrupt&#xa;              Line" />
      <BitField start="5" size="1" name="TTMIL" description="Trigger Time Mark Event Internal&#xa;              Interrupt Line" />
      <BitField start="6" size="1" name="SWEL" description="Stop Watch Event Interrupt&#xa;              Line" />
      <BitField start="7" size="1" name="GTWL" description="Global Time Wrap Interrupt&#xa;              Line" />
      <BitField start="8" size="1" name="GTDL" description="Global Time Discontinuity Interrupt&#xa;              Line" />
      <BitField start="9" size="1" name="GTEL" description="Global Time Error Interrupt&#xa;              Line" />
      <BitField start="10" size="1" name="TXUL" description="Tx Count Underflow Interrupt&#xa;              Line" />
      <BitField start="11" size="1" name="TXOL" description="Tx Count Overflow Interrupt&#xa;              Line" />
      <BitField start="12" size="1" name="SE1L" description="Scheduling Error 1 Interrupt&#xa;              Line" />
      <BitField start="13" size="1" name="SE2L" description="Scheduling Error 2 Interrupt&#xa;              Line" />
      <BitField start="14" size="1" name="ELCL" description="Change Error Level Interrupt&#xa;              Line" />
      <BitField start="15" size="1" name="IWTGL" description="Initialization Watch Trigger Interrupt&#xa;              Line" />
      <BitField start="16" size="1" name="WTL" description="Watch Trigger Interrupt&#xa;              Line" />
      <BitField start="17" size="1" name="AWL" description="Application Watchdog Interrupt&#xa;              Line" />
      <BitField start="18" size="1" name="CERL" description="Configuration Error Interrupt&#xa;              Line" />
    </Register>
    <Register start="+0x12C" size="0" name="FDCAN_TTOST" access="Read/Write" description="FDCAN TT Operation Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="EL" description="Error Level" />
      <BitField start="2" size="2" name="MS" description="Master State." />
      <BitField start="4" size="2" name="SYS" description="Synchronization State" />
      <BitField start="6" size="1" name="GTP" description="Quality of Global Time&#xa;              Phase" />
      <BitField start="7" size="1" name="QCS" description="Quality of Clock Speed" />
      <BitField start="8" size="8" name="RTO" description="Reference Trigger Offset" />
      <BitField start="22" size="1" name="WGTD" description="Wait for Global Time&#xa;              Discontinuity" />
      <BitField start="23" size="1" name="GFI" description="Gap Finished Indicator." />
      <BitField start="24" size="3" name="TMP" description="Time Master Priority" />
      <BitField start="27" size="1" name="GSI" description="Gap Started Indicator." />
      <BitField start="28" size="1" name="WFE" description="Wait for Event" />
      <BitField start="29" size="1" name="AWE" description="Application Watchdog Event" />
      <BitField start="30" size="1" name="WECS" description="Wait for External Clock&#xa;              Synchronization" />
      <BitField start="31" size="1" name="SPL" description="Schedule Phase Lock" />
    </Register>
    <Register start="+0x130" size="0" name="FDCAN_TURNA" access="ReadOnly" description="FDCAN TUR Numerator Actual&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="NAV" description="Numerator Actual Value" />
    </Register>
    <Register start="+0x134" size="0" name="FDCAN_TTLGT" access="ReadOnly" description="FDCAN TT Local and Global Time&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LT" description="Local Time" />
      <BitField start="16" size="16" name="GT" description="Global Time" />
    </Register>
    <Register start="+0x138" size="0" name="FDCAN_TTCTC" access="ReadOnly" description="FDCAN TT Cycle Time and Count&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CT" description="Cycle Time" />
      <BitField start="16" size="6" name="CC" description="Cycle Count" />
    </Register>
    <Register start="+0x13C" size="0" name="FDCAN_TTCPT" access="ReadOnly" description="FDCAN TT Capture Time Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CT" description="Cycle Count Value" />
      <BitField start="16" size="16" name="SWV" description="Stop Watch Value" />
    </Register>
    <Register start="+0x140" size="0" name="FDCAN_TTCSM" access="ReadOnly" description="FDCAN TT Cycle Sync Mark&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CSM" description="Cycle Sync Mark" />
    </Register>
    <Register start="+0x300" size="0" name="FDCAN_TTTS" access="Read/Write" description="FDCAN TT Trigger Select&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SWTDEL" description="Stop watch trigger input&#xa;              selection" />
      <BitField start="4" size="2" name="EVTSEL" description="Event trigger input&#xa;              selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CAN_Msg_RAM" start="0x4000AC00" description="FDCAN1">
    <Register start="+0x0" size="0" name="FDCAN_CREL" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="4" name="REL" description="Core release" />
      <BitField start="24" size="4" name="STEP" description="Step of Core release" />
      <BitField start="20" size="4" name="SUBSTEP" description="Sub-step of Core release" />
      <BitField start="16" size="4" name="YEAR" description="Timestamp Year" />
      <BitField start="8" size="8" name="MON" description="Timestamp Month" />
      <BitField start="0" size="8" name="DAY" description="Timestamp Day" />
    </Register>
    <Register start="+0x4" size="0" name="FDCAN_ENDN" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ETV" description="Endiannes Test Value" />
    </Register>
    <Register start="+0xC" size="0" name="FDCAN_DBTP" access="ReadOnly" description="FDCAN Data Bit Timing and Prescaler&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DSJW" description="Synchronization Jump Width" />
      <BitField start="4" size="4" name="DTSEG2" description="Data time segment after sample&#xa;              point" />
      <BitField start="8" size="5" name="DTSEG1" description="Data time segment after sample&#xa;              point" />
      <BitField start="16" size="5" name="DBRP" description="Data BIt Rate Prescaler" />
      <BitField start="23" size="1" name="TDC" description="Transceiver Delay&#xa;              Compensation" />
    </Register>
    <Register start="+0x10" size="0" name="FDCAN_TEST" access="ReadOnly" description="FDCAN Test Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="LBCK" description="Loop Back mode" />
      <BitField start="5" size="2" name="TX" description="Loop Back mode" />
      <BitField start="7" size="1" name="RX" description="Control of Transmit Pin" />
    </Register>
    <Register start="+0x14" size="0" name="FDCAN_RWD" access="ReadOnly" description="FDCAN RAM Watchdog Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="8" name="WDV" description="Watchdog value" />
      <BitField start="0" size="8" name="WDC" description="Watchdog configuration" />
    </Register>
    <Register start="+0x18" size="0" name="FDCAN_CCCR" access="Read/Write" description="FDCAN CC Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INIT" description="Initialization" />
      <BitField start="1" size="1" name="CCE" description="Configuration Change&#xa;              Enable" />
      <BitField start="2" size="1" name="ASM" description="ASM Restricted Operation&#xa;              Mode" />
      <BitField start="3" size="1" name="CSA" description="Clock Stop Acknowledge" />
      <BitField start="4" size="1" name="CSR" description="Clock Stop Request" />
      <BitField start="5" size="1" name="MON" description="Bus Monitoring Mode" />
      <BitField start="6" size="1" name="DAR" description="Disable Automatic&#xa;              Retransmission" />
      <BitField start="7" size="1" name="TEST" description="Test Mode Enable" />
      <BitField start="8" size="1" name="FDOE" description="FD Operation Enable" />
      <BitField start="9" size="1" name="BSE" description="FDCAN Bit Rate Switching" />
      <BitField start="12" size="1" name="PXHD" description="Protocol Exception Handling&#xa;              Disable" />
      <BitField start="13" size="1" name="EFBI" description="Edge Filtering during Bus&#xa;              Integration" />
      <BitField start="14" size="1" name="TXP" description="TXP" />
      <BitField start="15" size="1" name="NISO" description="Non ISO Operation" />
    </Register>
    <Register start="+0x1C" size="0" name="FDCAN_NBTP" access="Read/Write" description="FDCAN Nominal Bit Timing and Prescaler&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="7" name="NSJW" description="NSJW: Nominal (Re)Synchronization Jump&#xa;              Width" />
      <BitField start="16" size="9" name="NBRP" description="Bit Rate Prescaler" />
      <BitField start="8" size="8" name="NTSEG1" description="Nominal Time segment before sample&#xa;              point" />
      <BitField start="0" size="7" name="TSEG2" description="Nominal Time segment after sample&#xa;              point" />
    </Register>
    <Register start="+0x20" size="0" name="FDCAN_TSCC" access="Read/Write" description="FDCAN Timestamp Counter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="4" name="TCP" description="Timestamp Counter&#xa;              Prescaler" />
      <BitField start="0" size="2" name="TSS" description="Timestamp Select" />
    </Register>
    <Register start="+0x24" size="0" name="FDCAN_TSCV" access="Read/Write" description="FDCAN Timestamp Counter Value&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSC" description="Timestamp Counter" />
    </Register>
    <Register start="+0x28" size="0" name="FDCAN_TOCC" access="Read/Write" description="FDCAN Timeout Counter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ETOC" description="Enable Timeout Counter" />
      <BitField start="1" size="2" name="TOS" description="Timeout Select" />
      <BitField start="16" size="16" name="TOP" description="Timeout Period" />
    </Register>
    <Register start="+0x2C" size="0" name="FDCAN_TOCV" access="Read/Write" description="FDCAN Timeout Counter Value&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TOC" description="Timeout Counter" />
    </Register>
    <Register start="+0x40" size="0" name="FDCAN_ECR" access="Read/Write" description="FDCAN Error Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="CEL" description="AN Error Logging" />
      <BitField start="15" size="1" name="RP" description="Receive Error Passive" />
      <BitField start="8" size="7" name="TREC" description="Receive Error Counter" />
      <BitField start="0" size="8" name="TEC" description="Transmit Error Counter" />
    </Register>
    <Register start="+0x44" size="0" name="FDCAN_PSR" access="Read/Write" description="FDCAN Protocol Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LEC" description="Last Error Code" />
      <BitField start="3" size="2" name="ACT" description="Activity" />
      <BitField start="5" size="1" name="EP" description="Error Passive" />
      <BitField start="6" size="1" name="EW" description="Warning Status" />
      <BitField start="7" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="8" size="3" name="DLEC" description="Data Last Error Code" />
      <BitField start="11" size="1" name="RESI" description="ESI flag of last received FDCAN&#xa;              Message" />
      <BitField start="12" size="1" name="RBRS" description="BRS flag of last received FDCAN&#xa;              Message" />
      <BitField start="13" size="1" name="REDL" description="Received FDCAN Message" />
      <BitField start="14" size="1" name="PXE" description="Protocol Exception Event" />
      <BitField start="16" size="7" name="TDCV" description="Transmitter Delay Compensation&#xa;              Value" />
    </Register>
    <Register start="+0x48" size="0" name="FDCAN_TDCR" access="ReadOnly" description="FDCAN Transmitter Delay Compensation&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TDCF" description="Transmitter Delay Compensation Filter&#xa;              Window Length" />
      <BitField start="8" size="7" name="TDCO" description="Transmitter Delay Compensation&#xa;              Offset" />
    </Register>
    <Register start="+0x50" size="0" name="FDCAN_IR" access="ReadOnly" description="FDCAN Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0N" description="Rx FIFO 0 New Message" />
      <BitField start="1" size="1" name="RF0W" description="Rx FIFO 0 Full" />
      <BitField start="2" size="1" name="RF0F" description="Rx FIFO 0 Full" />
      <BitField start="3" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
      <BitField start="4" size="1" name="RF1N" description="Rx FIFO 1 New Message" />
      <BitField start="5" size="1" name="RF1W" description="Rx FIFO 1 Watermark&#xa;              Reached" />
      <BitField start="6" size="1" name="RF1F" description="Rx FIFO 1 Watermark&#xa;              Reached" />
      <BitField start="7" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="8" size="1" name="HPM" description="High Priority Message" />
      <BitField start="9" size="1" name="TC" description="Transmission Completed" />
      <BitField start="10" size="1" name="TCF" description="Transmission Cancellation&#xa;              Finished" />
      <BitField start="11" size="1" name="TEF" description="Tx FIFO Empty" />
      <BitField start="12" size="1" name="TEFN" description="Tx Event FIFO New Entry" />
      <BitField start="13" size="1" name="TEFW" description="Tx Event FIFO Watermark&#xa;              Reached" />
      <BitField start="14" size="1" name="TEFF" description="Tx Event FIFO Full" />
      <BitField start="15" size="1" name="TEFL" description="Tx Event FIFO Element Lost" />
      <BitField start="16" size="1" name="TSW" description="Timestamp Wraparound" />
      <BitField start="17" size="1" name="MRAF" description="Message RAM Access Failure" />
      <BitField start="18" size="1" name="TOO" description="Timeout Occurred" />
      <BitField start="19" size="1" name="DRX" description="Message stored to Dedicated Rx&#xa;              Buffer" />
      <BitField start="22" size="1" name="ELO" description="Error Logging Overflow" />
      <BitField start="23" size="1" name="EP" description="Error Passive" />
      <BitField start="24" size="1" name="EW" description="Warning Status" />
      <BitField start="25" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDI" description="Watchdog Interrupt" />
      <BitField start="27" size="1" name="PEA" description="Protocol Error in Arbitration Phase&#xa;              (Nominal Bit Time is used)" />
      <BitField start="28" size="1" name="PED" description="Protocol Error in Data Phase (Data Bit&#xa;              Time is used)" />
      <BitField start="29" size="1" name="ARA" description="Access to Reserved Address" />
    </Register>
    <Register start="+0x54" size="0" name="FDCAN_IE" access="ReadOnly" description="FDCAN Interrupt Enable&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NE" description="Rx FIFO 0 New Message&#xa;              Enable" />
      <BitField start="1" size="1" name="RF0WE" description="Rx FIFO 0 Full Enable" />
      <BitField start="2" size="1" name="RF0FE" description="Rx FIFO 0 Full Enable" />
      <BitField start="3" size="1" name="RF0LE" description="Rx FIFO 0 Message Lost&#xa;              Enable" />
      <BitField start="4" size="1" name="RF1NE" description="Rx FIFO 1 New Message&#xa;              Enable" />
      <BitField start="5" size="1" name="RF1WE" description="Rx FIFO 1 Watermark Reached&#xa;              Enable" />
      <BitField start="6" size="1" name="RF1FE" description="Rx FIFO 1 Watermark Reached&#xa;              Enable" />
      <BitField start="7" size="1" name="RF1LE" description="Rx FIFO 1 Message Lost&#xa;              Enable" />
      <BitField start="8" size="1" name="HPME" description="High Priority Message&#xa;              Enable" />
      <BitField start="9" size="1" name="TCE" description="Transmission Completed&#xa;              Enable" />
      <BitField start="10" size="1" name="TCFE" description="Transmission Cancellation Finished&#xa;              Enable" />
      <BitField start="11" size="1" name="TEFE" description="Tx FIFO Empty Enable" />
      <BitField start="12" size="1" name="TEFNE" description="Tx Event FIFO New Entry&#xa;              Enable" />
      <BitField start="13" size="1" name="TEFWE" description="Tx Event FIFO Watermark Reached&#xa;              Enable" />
      <BitField start="14" size="1" name="TEFFE" description="Tx Event FIFO Full Enable" />
      <BitField start="15" size="1" name="TEFLE" description="Tx Event FIFO Element Lost&#xa;              Enable" />
      <BitField start="16" size="1" name="TSWE" description="Timestamp Wraparound&#xa;              Enable" />
      <BitField start="17" size="1" name="MRAFE" description="Message RAM Access Failure&#xa;              Enable" />
      <BitField start="18" size="1" name="TOOE" description="Timeout Occurred Enable" />
      <BitField start="19" size="1" name="DRXE" description="Message stored to Dedicated Rx Buffer&#xa;              Enable" />
      <BitField start="20" size="1" name="BECE" description="Bit Error Corrected Interrupt&#xa;              Enable" />
      <BitField start="21" size="1" name="BEUE" description="Bit Error Uncorrected Interrupt&#xa;              Enable" />
      <BitField start="22" size="1" name="ELOE" description="Error Logging Overflow&#xa;              Enable" />
      <BitField start="23" size="1" name="EPE" description="Error Passive Enable" />
      <BitField start="24" size="1" name="EWE" description="Warning Status Enable" />
      <BitField start="25" size="1" name="BOE" description="Bus_Off Status Enable" />
      <BitField start="26" size="1" name="WDIE" description="Watchdog Interrupt Enable" />
      <BitField start="27" size="1" name="PEAE" description="Protocol Error in Arbitration Phase&#xa;              Enable" />
      <BitField start="28" size="1" name="PEDE" description="Protocol Error in Data Phase&#xa;              Enable" />
      <BitField start="29" size="1" name="ARAE" description="Access to Reserved Address&#xa;              Enable" />
    </Register>
    <Register start="+0x58" size="0" name="FDCAN_ILS" access="ReadOnly" description="FDCAN Interrupt Line Select&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NL" description="Rx FIFO 0 New Message Interrupt&#xa;              Line" />
      <BitField start="1" size="1" name="RF0WL" description="Rx FIFO 0 Watermark Reached Interrupt&#xa;              Line" />
      <BitField start="2" size="1" name="RF0FL" description="Rx FIFO 0 Full Interrupt&#xa;              Line" />
      <BitField start="3" size="1" name="RF0LL" description="Rx FIFO 0 Message Lost Interrupt&#xa;              Line" />
      <BitField start="4" size="1" name="RF1NL" description="Rx FIFO 1 New Message Interrupt&#xa;              Line" />
      <BitField start="5" size="1" name="RF1WL" description="Rx FIFO 1 Watermark Reached Interrupt&#xa;              Line" />
      <BitField start="6" size="1" name="RF1FL" description="Rx FIFO 1 Full Interrupt&#xa;              Line" />
      <BitField start="7" size="1" name="RF1LL" description="Rx FIFO 1 Message Lost Interrupt&#xa;              Line" />
      <BitField start="8" size="1" name="HPML" description="High Priority Message Interrupt&#xa;              Line" />
      <BitField start="9" size="1" name="TCL" description="Transmission Completed Interrupt&#xa;              Line" />
      <BitField start="10" size="1" name="TCFL" description="Transmission Cancellation Finished&#xa;              Interrupt Line" />
      <BitField start="11" size="1" name="TEFL" description="Tx FIFO Empty Interrupt&#xa;              Line" />
      <BitField start="12" size="1" name="TEFNL" description="Tx Event FIFO New Entry Interrupt&#xa;              Line" />
      <BitField start="13" size="1" name="TEFWL" description="Tx Event FIFO Watermark Reached&#xa;              Interrupt Line" />
      <BitField start="14" size="1" name="TEFFL" description="Tx Event FIFO Full Interrupt&#xa;              Line" />
      <BitField start="15" size="1" name="TEFLL" description="Tx Event FIFO Element Lost Interrupt&#xa;              Line" />
      <BitField start="16" size="1" name="TSWL" description="Timestamp Wraparound Interrupt&#xa;              Line" />
      <BitField start="17" size="1" name="MRAFL" description="Message RAM Access Failure Interrupt&#xa;              Line" />
      <BitField start="18" size="1" name="TOOL" description="Timeout Occurred Interrupt&#xa;              Line" />
      <BitField start="19" size="1" name="DRXL" description="Message stored to Dedicated Rx Buffer&#xa;              Interrupt Line" />
      <BitField start="20" size="1" name="BECL" description="Bit Error Corrected Interrupt&#xa;              Line" />
      <BitField start="21" size="1" name="BEUL" description="Bit Error Uncorrected Interrupt&#xa;              Line" />
      <BitField start="22" size="1" name="ELOL" description="Error Logging Overflow Interrupt&#xa;              Line" />
      <BitField start="23" size="1" name="EPL" description="Error Passive Interrupt&#xa;              Line" />
      <BitField start="24" size="1" name="EWL" description="Warning Status Interrupt&#xa;              Line" />
      <BitField start="25" size="1" name="BOL" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDIL" description="Watchdog Interrupt Line" />
      <BitField start="27" size="1" name="PEAL" description="Protocol Error in Arbitration Phase&#xa;              Line" />
      <BitField start="28" size="1" name="PEDL" description="Protocol Error in Data Phase&#xa;              Line" />
      <BitField start="29" size="1" name="ARAL" description="Access to Reserved Address&#xa;              Line" />
    </Register>
    <Register start="+0x5C" size="0" name="FDCAN_ILE" access="Read/Write" description="FDCAN Interrupt Line Enable&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EINT0" description="Enable Interrupt Line 0" />
      <BitField start="1" size="1" name="EINT1" description="Enable Interrupt Line 1" />
    </Register>
    <Register start="+0x80" size="0" name="FDCAN_GFC" access="Read/Write" description="FDCAN Global Filter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RRFE" description="Reject Remote Frames&#xa;              Extended" />
      <BitField start="1" size="1" name="RRFS" description="Reject Remote Frames&#xa;              Standard" />
      <BitField start="2" size="2" name="ANFE" description="Accept Non-matching Frames&#xa;              Extended" />
      <BitField start="4" size="2" name="ANFS" description="Accept Non-matching Frames&#xa;              Standard" />
    </Register>
    <Register start="+0x84" size="0" name="FDCAN_SIDFC" access="Read/Write" description="FDCAN Standard ID Filter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLSSA" description="Filter List Standard Start&#xa;              Address" />
      <BitField start="16" size="8" name="LSS" description="List Size Standard" />
    </Register>
    <Register start="+0x88" size="0" name="FDCAN_XIDFC" access="Read/Write" description="FDCAN Extended ID Filter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLESA" description="Filter List Standard Start&#xa;              Address" />
      <BitField start="16" size="8" name="LSE" description="List Size Extended" />
    </Register>
    <Register start="+0x90" size="0" name="FDCAN_XIDAM" access="Read/Write" description="FDCAN Extended ID and Mask&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="EIDM" description="Extended ID Mask" />
    </Register>
    <Register start="+0x94" size="0" name="FDCAN_HPMS" access="ReadOnly" description="FDCAN High Priority Message Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="BIDX" description="Buffer Index" />
      <BitField start="6" size="2" name="MSI" description="Message Storage Indicator" />
      <BitField start="8" size="7" name="FIDX" description="Filter Index" />
      <BitField start="15" size="1" name="FLST" description="Filter List" />
    </Register>
    <Register start="+0x98" size="0" name="FDCAN_NDAT1" access="ReadOnly" description="FDCAN New Data 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND0" description="New data" />
      <BitField start="1" size="1" name="ND1" description="New data" />
      <BitField start="2" size="1" name="ND2" description="New data" />
      <BitField start="3" size="1" name="ND3" description="New data" />
      <BitField start="4" size="1" name="ND4" description="New data" />
      <BitField start="5" size="1" name="ND5" description="New data" />
      <BitField start="6" size="1" name="ND6" description="New data" />
      <BitField start="7" size="1" name="ND7" description="New data" />
      <BitField start="8" size="1" name="ND8" description="New data" />
      <BitField start="9" size="1" name="ND9" description="New data" />
      <BitField start="10" size="1" name="ND10" description="New data" />
      <BitField start="11" size="1" name="ND11" description="New data" />
      <BitField start="12" size="1" name="ND12" description="New data" />
      <BitField start="13" size="1" name="ND13" description="New data" />
      <BitField start="14" size="1" name="ND14" description="New data" />
      <BitField start="15" size="1" name="ND15" description="New data" />
      <BitField start="16" size="1" name="ND16" description="New data" />
      <BitField start="17" size="1" name="ND17" description="New data" />
      <BitField start="18" size="1" name="ND18" description="New data" />
      <BitField start="19" size="1" name="ND19" description="New data" />
      <BitField start="20" size="1" name="ND20" description="New data" />
      <BitField start="21" size="1" name="ND21" description="New data" />
      <BitField start="22" size="1" name="ND22" description="New data" />
      <BitField start="23" size="1" name="ND23" description="New data" />
      <BitField start="24" size="1" name="ND24" description="New data" />
      <BitField start="25" size="1" name="ND25" description="New data" />
      <BitField start="26" size="1" name="ND26" description="New data" />
      <BitField start="27" size="1" name="ND27" description="New data" />
      <BitField start="28" size="1" name="ND28" description="New data" />
      <BitField start="29" size="1" name="ND29" description="New data" />
      <BitField start="30" size="1" name="ND30" description="New data" />
      <BitField start="31" size="1" name="ND31" description="New data" />
    </Register>
    <Register start="+0x9C" size="0" name="FDCAN_NDAT2" access="ReadOnly" description="FDCAN New Data 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND32" description="New data" />
      <BitField start="1" size="1" name="ND33" description="New data" />
      <BitField start="2" size="1" name="ND34" description="New data" />
      <BitField start="3" size="1" name="ND35" description="New data" />
      <BitField start="4" size="1" name="ND36" description="New data" />
      <BitField start="5" size="1" name="ND37" description="New data" />
      <BitField start="6" size="1" name="ND38" description="New data" />
      <BitField start="7" size="1" name="ND39" description="New data" />
      <BitField start="8" size="1" name="ND40" description="New data" />
      <BitField start="9" size="1" name="ND41" description="New data" />
      <BitField start="10" size="1" name="ND42" description="New data" />
      <BitField start="11" size="1" name="ND43" description="New data" />
      <BitField start="12" size="1" name="ND44" description="New data" />
      <BitField start="13" size="1" name="ND45" description="New data" />
      <BitField start="14" size="1" name="ND46" description="New data" />
      <BitField start="15" size="1" name="ND47" description="New data" />
      <BitField start="16" size="1" name="ND48" description="New data" />
      <BitField start="17" size="1" name="ND49" description="New data" />
      <BitField start="18" size="1" name="ND50" description="New data" />
      <BitField start="19" size="1" name="ND51" description="New data" />
      <BitField start="20" size="1" name="ND52" description="New data" />
      <BitField start="21" size="1" name="ND53" description="New data" />
      <BitField start="22" size="1" name="ND54" description="New data" />
      <BitField start="23" size="1" name="ND55" description="New data" />
      <BitField start="24" size="1" name="ND56" description="New data" />
      <BitField start="25" size="1" name="ND57" description="New data" />
      <BitField start="26" size="1" name="ND58" description="New data" />
      <BitField start="27" size="1" name="ND59" description="New data" />
      <BitField start="28" size="1" name="ND60" description="New data" />
      <BitField start="29" size="1" name="ND61" description="New data" />
      <BitField start="30" size="1" name="ND62" description="New data" />
      <BitField start="31" size="1" name="ND63" description="New data" />
    </Register>
    <Register start="+0xA0" size="0" name="FDCAN_RXF0C" access="Read/Write" description="FDCAN Rx FIFO 0 Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F0SA" description="Rx FIFO 0 Start Address" />
      <BitField start="16" size="8" name="F0S" description="Rx FIFO 0 Size" />
      <BitField start="24" size="8" name="F0WM" description="FIFO 0 Watermark" />
    </Register>
    <Register start="+0xA4" size="0" name="FDCAN_RXF0S" access="Read/Write" description="FDCAN Rx FIFO 0 Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F0FL" description="Rx FIFO 0 Fill Level" />
      <BitField start="8" size="6" name="F0G" description="Rx FIFO 0 Get Index" />
      <BitField start="16" size="6" name="F0P" description="Rx FIFO 0 Put Index" />
      <BitField start="24" size="1" name="F0F" description="Rx FIFO 0 Full" />
      <BitField start="25" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
    </Register>
    <Register start="+0xA8" size="0" name="FDCAN_RXF0A" access="Read/Write" description="CAN Rx FIFO 0 Acknowledge&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="FA01" description="Rx FIFO 0 Acknowledge&#xa;              Index" />
    </Register>
    <Register start="+0xAC" size="0" name="FDCAN_RXBC" access="Read/Write" description="FDCAN Rx Buffer Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="RBSA" description="Rx Buffer Start Address" />
    </Register>
    <Register start="+0xB0" size="0" name="FDCAN_RXF1C" access="Read/Write" description="FDCAN Rx FIFO 1 Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F1SA" description="Rx FIFO 1 Start Address" />
      <BitField start="16" size="7" name="F1S" description="Rx FIFO 1 Size" />
      <BitField start="24" size="7" name="F1WM" description="Rx FIFO 1 Watermark" />
    </Register>
    <Register start="+0xB4" size="0" name="FDCAN_RXF1S" access="Read/Write" description="FDCAN Rx FIFO 1 Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F1FL" description="Rx FIFO 1 Fill Level" />
      <BitField start="8" size="7" name="F1GI" description="Rx FIFO 1 Get Index" />
      <BitField start="16" size="7" name="F1PI" description="Rx FIFO 1 Put Index" />
      <BitField start="24" size="1" name="F1F" description="Rx FIFO 1 Full" />
      <BitField start="25" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="30" size="2" name="DMS" description="Debug Message Status" />
    </Register>
    <Register start="+0xB8" size="0" name="FDCAN_RXF1A" access="Read/Write" description="FDCAN Rx FIFO 1 Acknowledge&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="F1AI" description="Rx FIFO 1 Acknowledge&#xa;              Index" />
    </Register>
    <Register start="+0xBC" size="0" name="FDCAN_RXESC" access="Read/Write" description="FDCAN Rx Buffer Element Size Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="F0DS" description="Rx FIFO 1 Data Field Size:" />
      <BitField start="4" size="3" name="F1DS" description="Rx FIFO 0 Data Field Size:" />
      <BitField start="8" size="3" name="RBDS" description="Rx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xC0" size="0" name="FDCAN_TXBC" access="Read/Write" description="FDCAN Tx Buffer Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TBSA" description="Tx Buffers Start Address" />
      <BitField start="16" size="6" name="NDTB" description="Number of Dedicated Transmit&#xa;              Buffers" />
      <BitField start="24" size="6" name="TFQS" description="Transmit FIFO/Queue Size" />
      <BitField start="30" size="1" name="TFQM" description="Tx FIFO/Queue Mode" />
    </Register>
    <Register start="+0xC4" size="0" name="FDCAN_TXFQS" access="ReadOnly" description="FDCAN Tx FIFO/Queue Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TFFL" description="Tx FIFO Free Level" />
      <BitField start="8" size="5" name="TFGI" description="TFGI" />
      <BitField start="16" size="5" name="TFQPI" description="Tx FIFO/Queue Put Index" />
      <BitField start="21" size="1" name="TFQF" description="Tx FIFO/Queue Full" />
    </Register>
    <Register start="+0xC8" size="0" name="FDCAN_TXESC" access="Read/Write" description="FDCAN Tx Buffer Element Size Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TBDS" description="Tx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xCC" size="0" name="FDCAN_TXBRP" access="ReadOnly" description="FDCAN Tx Buffer Request Pending&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TRP" description="Transmission Request&#xa;              Pending" />
    </Register>
    <Register start="+0xD0" size="0" name="FDCAN_TXBAR" access="Read/Write" description="FDCAN Tx Buffer Add Request&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AR" description="Add Request" />
    </Register>
    <Register start="+0xD4" size="0" name="FDCAN_TXBCR" access="Read/Write" description="FDCAN Tx Buffer Cancellation Request&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CR" description="Cancellation Request" />
    </Register>
    <Register start="+0xD8" size="0" name="FDCAN_TXBTO" access="Read/Write" description="FDCAN Tx Buffer Transmission Occurred&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TO" description="Transmission Occurred." />
    </Register>
    <Register start="+0xDC" size="0" name="FDCAN_TXBCF" access="ReadOnly" description="FDCAN Tx Buffer Cancellation Finished&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished" />
    </Register>
    <Register start="+0xE0" size="0" name="FDCAN_TXBTIE" access="Read/Write" description="FDCAN Tx Buffer Transmission Interrupt&#xa;          Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TIE" description="Transmission Interrupt&#xa;              Enable" />
    </Register>
    <Register start="+0xE4" size="0" name="FDCAN_TXBCIE" access="Read/Write" description="FDCAN Tx Buffer Cancellation Finished&#xa;          Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished Interrupt&#xa;              Enable" />
    </Register>
    <Register start="+0xF0" size="0" name="FDCAN_TXEFC" access="Read/Write" description="FDCAN Tx Event FIFO Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="EFSA" description="Event FIFO Start Address" />
      <BitField start="16" size="6" name="EFS" description="Event FIFO Size" />
      <BitField start="24" size="6" name="EFWM" description="Event FIFO Watermark" />
    </Register>
    <Register start="+0xF4" size="0" name="FDCAN_TXEFS" access="Read/Write" description="FDCAN Tx Event FIFO Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="EFFL" description="Event FIFO Fill Level" />
      <BitField start="8" size="5" name="EFGI" description="Event FIFO Get Index." />
      <BitField start="24" size="1" name="EFF" description="Event FIFO Full." />
      <BitField start="25" size="1" name="TEFL" description="Tx Event FIFO Element&#xa;              Lost." />
    </Register>
    <Register start="+0xF8" size="0" name="FDCAN_TXEFA" access="Read/Write" description="FDCAN Tx Event FIFO Acknowledge&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="EFAI" description="Event FIFO Acknowledge&#xa;              Index" />
    </Register>
    <Register start="+0x100" size="0" name="FDCAN_TTTMC" access="Read/Write" description="FDCAN TT Trigger Memory Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TMSA" description="Trigger Memory Start&#xa;              Address" />
      <BitField start="16" size="7" name="TME" description="Trigger Memory Elements" />
    </Register>
    <Register start="+0x104" size="0" name="FDCAN_TTRMC" access="Read/Write" description="FDCAN TT Reference Message Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="RID" description="Reference Identifier." />
      <BitField start="30" size="1" name="XTD" description="Extended Identifier" />
      <BitField start="31" size="1" name="RMPS" description="Reference Message Payload&#xa;              Select" />
    </Register>
    <Register start="+0x108" size="0" name="FDCAN_TTOCF" access="Read/Write" description="FDCAN TT Operation Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OM" description="Operation Mode" />
      <BitField start="3" size="1" name="GEN" description="Gap Enable" />
      <BitField start="4" size="1" name="TM" description="Time Master" />
      <BitField start="5" size="3" name="LDSDL" description="LD of Synchronization Deviation&#xa;              Limit" />
      <BitField start="8" size="7" name="IRTO" description="Initial Reference Trigger&#xa;              Offset" />
      <BitField start="15" size="1" name="EECS" description="Enable External Clock&#xa;              Synchronization" />
      <BitField start="16" size="8" name="AWL" description="Application Watchdog Limit" />
      <BitField start="24" size="1" name="EGTF" description="Enable Global Time&#xa;              Filtering" />
      <BitField start="25" size="1" name="ECC" description="Enable Clock Calibration" />
      <BitField start="26" size="1" name="EVTP" description="Event Trigger Polarity" />
    </Register>
    <Register start="+0x10C" size="0" name="FDCAN_TTMLM" access="Read/Write" description="FDCAN TT Matrix Limits&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CCM" description="Cycle Count Max" />
      <BitField start="6" size="2" name="CSS" description="Cycle Start&#xa;              Synchronization" />
      <BitField start="8" size="4" name="TXEW" description="Tx Enable Window" />
      <BitField start="16" size="12" name="ENTT" description="Expected Number of Tx&#xa;              Triggers" />
    </Register>
    <Register start="+0x110" size="0" name="FDCAN_TURCF" access="Read/Write" description="FDCAN TUR Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Numerator Configuration&#xa;              Low." />
      <BitField start="16" size="14" name="DC" description="Denominator Configuration." />
      <BitField start="31" size="1" name="ELT" description="Enable Local Time" />
    </Register>
    <Register start="+0x114" size="0" name="FDCAN_TTOCN" access="Read/Write" description="FDCAN TT Operation Control&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SGT" description="Set Global time" />
      <BitField start="1" size="1" name="ECS" description="External Clock&#xa;              Synchronization" />
      <BitField start="2" size="1" name="SWP" description="Stop Watch Polarity" />
      <BitField start="3" size="2" name="SWS" description="Stop Watch Source." />
      <BitField start="5" size="1" name="RTIE" description="Register Time Mark Interrupt Pulse&#xa;              Enable" />
      <BitField start="6" size="2" name="TMC" description="Register Time Mark Compare" />
      <BitField start="8" size="1" name="TTIE" description="Trigger Time Mark Interrupt Pulse&#xa;              Enable" />
      <BitField start="9" size="1" name="GCS" description="Gap Control Select" />
      <BitField start="10" size="1" name="FGP" description="Finish Gap." />
      <BitField start="11" size="1" name="TMG" description="Time Mark Gap" />
      <BitField start="12" size="1" name="NIG" description="Next is Gap" />
      <BitField start="13" size="1" name="ESCN" description="External Synchronization&#xa;              Control" />
      <BitField start="15" size="1" name="LCKC" description="TT Operation Control Register&#xa;              Locked" />
    </Register>
    <Register start="+0x118" size="0" name="CAN_TTGTP" access="Read/Write" description="FDCAN TT Global Time Preset&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Time Preset" />
      <BitField start="16" size="16" name="CTP" description="Cycle Time Target Phase" />
    </Register>
    <Register start="+0x11C" size="0" name="FDCAN_TTTMK" access="Read/Write" description="FDCAN TT Time Mark Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TM" description="Time Mark" />
      <BitField start="16" size="7" name="TICC" description="Time Mark Cycle Code" />
      <BitField start="31" size="1" name="LCKM" description="TT Time Mark Register&#xa;              Locked" />
    </Register>
    <Register start="+0x120" size="0" name="FDCAN_TTIR" access="Read/Write" description="FDCAN TT Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBC" description="Start of Basic Cycle" />
      <BitField start="1" size="1" name="SMC" description="Start of Matrix Cycle" />
      <BitField start="2" size="1" name="CSM" description="Change of Synchronization&#xa;              Mode" />
      <BitField start="3" size="1" name="SOG" description="Start of Gap" />
      <BitField start="4" size="1" name="RTMI" description="Register Time Mark&#xa;              Interrupt." />
      <BitField start="5" size="1" name="TTMI" description="Trigger Time Mark Event&#xa;              Internal" />
      <BitField start="6" size="1" name="SWE" description="Stop Watch Event" />
      <BitField start="7" size="1" name="GTW" description="Global Time Wrap" />
      <BitField start="8" size="1" name="GTD" description="Global Time Discontinuity" />
      <BitField start="9" size="1" name="GTE" description="Global Time Error" />
      <BitField start="10" size="1" name="TXU" description="Tx Count Underflow" />
      <BitField start="11" size="1" name="TXO" description="Tx Count Overflow" />
      <BitField start="12" size="1" name="SE1" description="Scheduling Error 1" />
      <BitField start="13" size="1" name="SE2" description="Scheduling Error 2" />
      <BitField start="14" size="1" name="ELC" description="Error Level Changed." />
      <BitField start="15" size="1" name="IWTG" description="Initialization Watch&#xa;              Trigger" />
      <BitField start="16" size="1" name="WT" description="Watch Trigger" />
      <BitField start="17" size="1" name="AW" description="Application Watchdog" />
      <BitField start="18" size="1" name="CER" description="Configuration Error" />
    </Register>
    <Register start="+0x124" size="0" name="FDCAN_TTIE" access="Read/Write" description="FDCAN TT Interrupt Enable&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCE" description="Start of Basic Cycle Interrupt&#xa;              Enable" />
      <BitField start="1" size="1" name="SMCE" description="Start of Matrix Cycle Interrupt&#xa;              Enable" />
      <BitField start="2" size="1" name="CSME" description="Change of Synchronization Mode Interrupt&#xa;              Enable" />
      <BitField start="3" size="1" name="SOGE" description="Start of Gap Interrupt&#xa;              Enable" />
      <BitField start="4" size="1" name="RTMIE" description="Register Time Mark Interrupt&#xa;              Enable" />
      <BitField start="5" size="1" name="TTMIE" description="Trigger Time Mark Event Internal&#xa;              Interrupt Enable" />
      <BitField start="6" size="1" name="SWEE" description="Stop Watch Event Interrupt&#xa;              Enable" />
      <BitField start="7" size="1" name="GTWE" description="Global Time Wrap Interrupt&#xa;              Enable" />
      <BitField start="8" size="1" name="GTDE" description="Global Time Discontinuity Interrupt&#xa;              Enable" />
      <BitField start="9" size="1" name="GTEE" description="Global Time Error Interrupt&#xa;              Enable" />
      <BitField start="10" size="1" name="TXUE" description="Tx Count Underflow Interrupt&#xa;              Enable" />
      <BitField start="11" size="1" name="TXOE" description="Tx Count Overflow Interrupt&#xa;              Enable" />
      <BitField start="12" size="1" name="SE1E" description="Scheduling Error 1 Interrupt&#xa;              Enable" />
      <BitField start="13" size="1" name="SE2E" description="Scheduling Error 2 Interrupt&#xa;              Enable" />
      <BitField start="14" size="1" name="ELCE" description="Change Error Level Interrupt&#xa;              Enable" />
      <BitField start="15" size="1" name="IWTGE" description="Initialization Watch Trigger Interrupt&#xa;              Enable" />
      <BitField start="16" size="1" name="WTE" description="Watch Trigger Interrupt&#xa;              Enable" />
      <BitField start="17" size="1" name="AWE" description="Application Watchdog Interrupt&#xa;              Enable" />
      <BitField start="18" size="1" name="CERE" description="Configuration Error Interrupt&#xa;              Enable" />
    </Register>
    <Register start="+0x128" size="0" name="FDCAN_TTILS" access="Read/Write" description="FDCAN TT Interrupt Line Select&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCL" description="Start of Basic Cycle Interrupt&#xa;              Line" />
      <BitField start="1" size="1" name="SMCL" description="Start of Matrix Cycle Interrupt&#xa;              Line" />
      <BitField start="2" size="1" name="CSML" description="Change of Synchronization Mode Interrupt&#xa;              Line" />
      <BitField start="3" size="1" name="SOGL" description="Start of Gap Interrupt&#xa;              Line" />
      <BitField start="4" size="1" name="RTMIL" description="Register Time Mark Interrupt&#xa;              Line" />
      <BitField start="5" size="1" name="TTMIL" description="Trigger Time Mark Event Internal&#xa;              Interrupt Line" />
      <BitField start="6" size="1" name="SWEL" description="Stop Watch Event Interrupt&#xa;              Line" />
      <BitField start="7" size="1" name="GTWL" description="Global Time Wrap Interrupt&#xa;              Line" />
      <BitField start="8" size="1" name="GTDL" description="Global Time Discontinuity Interrupt&#xa;              Line" />
      <BitField start="9" size="1" name="GTEL" description="Global Time Error Interrupt&#xa;              Line" />
      <BitField start="10" size="1" name="TXUL" description="Tx Count Underflow Interrupt&#xa;              Line" />
      <BitField start="11" size="1" name="TXOL" description="Tx Count Overflow Interrupt&#xa;              Line" />
      <BitField start="12" size="1" name="SE1L" description="Scheduling Error 1 Interrupt&#xa;              Line" />
      <BitField start="13" size="1" name="SE2L" description="Scheduling Error 2 Interrupt&#xa;              Line" />
      <BitField start="14" size="1" name="ELCL" description="Change Error Level Interrupt&#xa;              Line" />
      <BitField start="15" size="1" name="IWTGL" description="Initialization Watch Trigger Interrupt&#xa;              Line" />
      <BitField start="16" size="1" name="WTL" description="Watch Trigger Interrupt&#xa;              Line" />
      <BitField start="17" size="1" name="AWL" description="Application Watchdog Interrupt&#xa;              Line" />
      <BitField start="18" size="1" name="CERL" description="Configuration Error Interrupt&#xa;              Line" />
    </Register>
    <Register start="+0x12C" size="0" name="FDCAN_TTOST" access="Read/Write" description="FDCAN TT Operation Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="EL" description="Error Level" />
      <BitField start="2" size="2" name="MS" description="Master State." />
      <BitField start="4" size="2" name="SYS" description="Synchronization State" />
      <BitField start="6" size="1" name="GTP" description="Quality of Global Time&#xa;              Phase" />
      <BitField start="7" size="1" name="QCS" description="Quality of Clock Speed" />
      <BitField start="8" size="8" name="RTO" description="Reference Trigger Offset" />
      <BitField start="22" size="1" name="WGTD" description="Wait for Global Time&#xa;              Discontinuity" />
      <BitField start="23" size="1" name="GFI" description="Gap Finished Indicator." />
      <BitField start="24" size="3" name="TMP" description="Time Master Priority" />
      <BitField start="27" size="1" name="GSI" description="Gap Started Indicator." />
      <BitField start="28" size="1" name="WFE" description="Wait for Event" />
      <BitField start="29" size="1" name="AWE" description="Application Watchdog Event" />
      <BitField start="30" size="1" name="WECS" description="Wait for External Clock&#xa;              Synchronization" />
      <BitField start="31" size="1" name="SPL" description="Schedule Phase Lock" />
    </Register>
    <Register start="+0x130" size="0" name="FDCAN_TURNA" access="ReadOnly" description="FDCAN TUR Numerator Actual&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="NAV" description="Numerator Actual Value" />
    </Register>
    <Register start="+0x134" size="0" name="FDCAN_TTLGT" access="ReadOnly" description="FDCAN TT Local and Global Time&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LT" description="Local Time" />
      <BitField start="16" size="16" name="GT" description="Global Time" />
    </Register>
    <Register start="+0x138" size="0" name="FDCAN_TTCTC" access="ReadOnly" description="FDCAN TT Cycle Time and Count&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CT" description="Cycle Time" />
      <BitField start="16" size="6" name="CC" description="Cycle Count" />
    </Register>
    <Register start="+0x13C" size="0" name="FDCAN_TTCPT" access="ReadOnly" description="FDCAN TT Capture Time Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CT" description="Cycle Count Value" />
      <BitField start="16" size="16" name="SWV" description="Stop Watch Value" />
    </Register>
    <Register start="+0x140" size="0" name="FDCAN_TTCSM" access="ReadOnly" description="FDCAN TT Cycle Sync Mark&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CSM" description="Cycle Sync Mark" />
    </Register>
    <Register start="+0x300" size="0" name="FDCAN_TTTS" access="Read/Write" description="FDCAN TT Trigger Select&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SWTDEL" description="Stop watch trigger input&#xa;              selection" />
      <BitField start="4" size="2" name="EVTSEL" description="Event trigger input&#xa;              selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CAN_CCU" start="0x4000A800" description="FDCAN1">
    <Register start="+0x0" size="0" name="FDCAN_CREL" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="28" size="4" name="REL" description="Core release" />
      <BitField start="24" size="4" name="STEP" description="Step of Core release" />
      <BitField start="20" size="4" name="SUBSTEP" description="Sub-step of Core release" />
      <BitField start="16" size="4" name="YEAR" description="Timestamp Year" />
      <BitField start="8" size="8" name="MON" description="Timestamp Month" />
      <BitField start="0" size="8" name="DAY" description="Timestamp Day" />
    </Register>
    <Register start="+0x4" size="0" name="FDCAN_ENDN" access="ReadOnly" description="FDCAN Core Release Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ETV" description="Endiannes Test Value" />
    </Register>
    <Register start="+0xC" size="0" name="FDCAN_DBTP" access="ReadOnly" description="FDCAN Data Bit Timing and Prescaler&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DSJW" description="Synchronization Jump Width" />
      <BitField start="4" size="4" name="DTSEG2" description="Data time segment after sample&#xa;              point" />
      <BitField start="8" size="5" name="DTSEG1" description="Data time segment after sample&#xa;              point" />
      <BitField start="16" size="5" name="DBRP" description="Data BIt Rate Prescaler" />
      <BitField start="23" size="1" name="TDC" description="Transceiver Delay&#xa;              Compensation" />
    </Register>
    <Register start="+0x10" size="0" name="FDCAN_TEST" access="ReadOnly" description="FDCAN Test Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="LBCK" description="Loop Back mode" />
      <BitField start="5" size="2" name="TX" description="Loop Back mode" />
      <BitField start="7" size="1" name="RX" description="Control of Transmit Pin" />
    </Register>
    <Register start="+0x14" size="0" name="FDCAN_RWD" access="ReadOnly" description="FDCAN RAM Watchdog Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="8" name="WDV" description="Watchdog value" />
      <BitField start="0" size="8" name="WDC" description="Watchdog configuration" />
    </Register>
    <Register start="+0x18" size="0" name="FDCAN_CCCR" access="Read/Write" description="FDCAN CC Control Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INIT" description="Initialization" />
      <BitField start="1" size="1" name="CCE" description="Configuration Change&#xa;              Enable" />
      <BitField start="2" size="1" name="ASM" description="ASM Restricted Operation&#xa;              Mode" />
      <BitField start="3" size="1" name="CSA" description="Clock Stop Acknowledge" />
      <BitField start="4" size="1" name="CSR" description="Clock Stop Request" />
      <BitField start="5" size="1" name="MON" description="Bus Monitoring Mode" />
      <BitField start="6" size="1" name="DAR" description="Disable Automatic&#xa;              Retransmission" />
      <BitField start="7" size="1" name="TEST" description="Test Mode Enable" />
      <BitField start="8" size="1" name="FDOE" description="FD Operation Enable" />
      <BitField start="9" size="1" name="BSE" description="FDCAN Bit Rate Switching" />
      <BitField start="12" size="1" name="PXHD" description="Protocol Exception Handling&#xa;              Disable" />
      <BitField start="13" size="1" name="EFBI" description="Edge Filtering during Bus&#xa;              Integration" />
      <BitField start="14" size="1" name="TXP" description="TXP" />
      <BitField start="15" size="1" name="NISO" description="Non ISO Operation" />
    </Register>
    <Register start="+0x1C" size="0" name="FDCAN_NBTP" access="Read/Write" description="FDCAN Nominal Bit Timing and Prescaler&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="7" name="NSJW" description="NSJW: Nominal (Re)Synchronization Jump&#xa;              Width" />
      <BitField start="16" size="9" name="NBRP" description="Bit Rate Prescaler" />
      <BitField start="8" size="8" name="NTSEG1" description="Nominal Time segment before sample&#xa;              point" />
      <BitField start="0" size="7" name="TSEG2" description="Nominal Time segment after sample&#xa;              point" />
    </Register>
    <Register start="+0x20" size="0" name="FDCAN_TSCC" access="Read/Write" description="FDCAN Timestamp Counter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="4" name="TCP" description="Timestamp Counter&#xa;              Prescaler" />
      <BitField start="0" size="2" name="TSS" description="Timestamp Select" />
    </Register>
    <Register start="+0x24" size="0" name="FDCAN_TSCV" access="Read/Write" description="FDCAN Timestamp Counter Value&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSC" description="Timestamp Counter" />
    </Register>
    <Register start="+0x28" size="0" name="FDCAN_TOCC" access="Read/Write" description="FDCAN Timeout Counter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ETOC" description="Enable Timeout Counter" />
      <BitField start="1" size="2" name="TOS" description="Timeout Select" />
      <BitField start="16" size="16" name="TOP" description="Timeout Period" />
    </Register>
    <Register start="+0x2C" size="0" name="FDCAN_TOCV" access="Read/Write" description="FDCAN Timeout Counter Value&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TOC" description="Timeout Counter" />
    </Register>
    <Register start="+0x40" size="0" name="FDCAN_ECR" access="Read/Write" description="FDCAN Error Counter Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="CEL" description="AN Error Logging" />
      <BitField start="15" size="1" name="RP" description="Receive Error Passive" />
      <BitField start="8" size="7" name="TREC" description="Receive Error Counter" />
      <BitField start="0" size="8" name="TEC" description="Transmit Error Counter" />
    </Register>
    <Register start="+0x44" size="0" name="FDCAN_PSR" access="Read/Write" description="FDCAN Protocol Status Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="LEC" description="Last Error Code" />
      <BitField start="3" size="2" name="ACT" description="Activity" />
      <BitField start="5" size="1" name="EP" description="Error Passive" />
      <BitField start="6" size="1" name="EW" description="Warning Status" />
      <BitField start="7" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="8" size="3" name="DLEC" description="Data Last Error Code" />
      <BitField start="11" size="1" name="RESI" description="ESI flag of last received FDCAN&#xa;              Message" />
      <BitField start="12" size="1" name="RBRS" description="BRS flag of last received FDCAN&#xa;              Message" />
      <BitField start="13" size="1" name="REDL" description="Received FDCAN Message" />
      <BitField start="14" size="1" name="PXE" description="Protocol Exception Event" />
      <BitField start="16" size="7" name="TDCV" description="Transmitter Delay Compensation&#xa;              Value" />
    </Register>
    <Register start="+0x48" size="0" name="FDCAN_TDCR" access="ReadOnly" description="FDCAN Transmitter Delay Compensation&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TDCF" description="Transmitter Delay Compensation Filter&#xa;              Window Length" />
      <BitField start="8" size="7" name="TDCO" description="Transmitter Delay Compensation&#xa;              Offset" />
    </Register>
    <Register start="+0x50" size="0" name="FDCAN_IR" access="ReadOnly" description="FDCAN Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0N" description="Rx FIFO 0 New Message" />
      <BitField start="1" size="1" name="RF0W" description="Rx FIFO 0 Full" />
      <BitField start="2" size="1" name="RF0F" description="Rx FIFO 0 Full" />
      <BitField start="3" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
      <BitField start="4" size="1" name="RF1N" description="Rx FIFO 1 New Message" />
      <BitField start="5" size="1" name="RF1W" description="Rx FIFO 1 Watermark&#xa;              Reached" />
      <BitField start="6" size="1" name="RF1F" description="Rx FIFO 1 Watermark&#xa;              Reached" />
      <BitField start="7" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="8" size="1" name="HPM" description="High Priority Message" />
      <BitField start="9" size="1" name="TC" description="Transmission Completed" />
      <BitField start="10" size="1" name="TCF" description="Transmission Cancellation&#xa;              Finished" />
      <BitField start="11" size="1" name="TEF" description="Tx FIFO Empty" />
      <BitField start="12" size="1" name="TEFN" description="Tx Event FIFO New Entry" />
      <BitField start="13" size="1" name="TEFW" description="Tx Event FIFO Watermark&#xa;              Reached" />
      <BitField start="14" size="1" name="TEFF" description="Tx Event FIFO Full" />
      <BitField start="15" size="1" name="TEFL" description="Tx Event FIFO Element Lost" />
      <BitField start="16" size="1" name="TSW" description="Timestamp Wraparound" />
      <BitField start="17" size="1" name="MRAF" description="Message RAM Access Failure" />
      <BitField start="18" size="1" name="TOO" description="Timeout Occurred" />
      <BitField start="19" size="1" name="DRX" description="Message stored to Dedicated Rx&#xa;              Buffer" />
      <BitField start="22" size="1" name="ELO" description="Error Logging Overflow" />
      <BitField start="23" size="1" name="EP" description="Error Passive" />
      <BitField start="24" size="1" name="EW" description="Warning Status" />
      <BitField start="25" size="1" name="BO" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDI" description="Watchdog Interrupt" />
      <BitField start="27" size="1" name="PEA" description="Protocol Error in Arbitration Phase&#xa;              (Nominal Bit Time is used)" />
      <BitField start="28" size="1" name="PED" description="Protocol Error in Data Phase (Data Bit&#xa;              Time is used)" />
      <BitField start="29" size="1" name="ARA" description="Access to Reserved Address" />
    </Register>
    <Register start="+0x54" size="0" name="FDCAN_IE" access="ReadOnly" description="FDCAN Interrupt Enable&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NE" description="Rx FIFO 0 New Message&#xa;              Enable" />
      <BitField start="1" size="1" name="RF0WE" description="Rx FIFO 0 Full Enable" />
      <BitField start="2" size="1" name="RF0FE" description="Rx FIFO 0 Full Enable" />
      <BitField start="3" size="1" name="RF0LE" description="Rx FIFO 0 Message Lost&#xa;              Enable" />
      <BitField start="4" size="1" name="RF1NE" description="Rx FIFO 1 New Message&#xa;              Enable" />
      <BitField start="5" size="1" name="RF1WE" description="Rx FIFO 1 Watermark Reached&#xa;              Enable" />
      <BitField start="6" size="1" name="RF1FE" description="Rx FIFO 1 Watermark Reached&#xa;              Enable" />
      <BitField start="7" size="1" name="RF1LE" description="Rx FIFO 1 Message Lost&#xa;              Enable" />
      <BitField start="8" size="1" name="HPME" description="High Priority Message&#xa;              Enable" />
      <BitField start="9" size="1" name="TCE" description="Transmission Completed&#xa;              Enable" />
      <BitField start="10" size="1" name="TCFE" description="Transmission Cancellation Finished&#xa;              Enable" />
      <BitField start="11" size="1" name="TEFE" description="Tx FIFO Empty Enable" />
      <BitField start="12" size="1" name="TEFNE" description="Tx Event FIFO New Entry&#xa;              Enable" />
      <BitField start="13" size="1" name="TEFWE" description="Tx Event FIFO Watermark Reached&#xa;              Enable" />
      <BitField start="14" size="1" name="TEFFE" description="Tx Event FIFO Full Enable" />
      <BitField start="15" size="1" name="TEFLE" description="Tx Event FIFO Element Lost&#xa;              Enable" />
      <BitField start="16" size="1" name="TSWE" description="Timestamp Wraparound&#xa;              Enable" />
      <BitField start="17" size="1" name="MRAFE" description="Message RAM Access Failure&#xa;              Enable" />
      <BitField start="18" size="1" name="TOOE" description="Timeout Occurred Enable" />
      <BitField start="19" size="1" name="DRXE" description="Message stored to Dedicated Rx Buffer&#xa;              Enable" />
      <BitField start="20" size="1" name="BECE" description="Bit Error Corrected Interrupt&#xa;              Enable" />
      <BitField start="21" size="1" name="BEUE" description="Bit Error Uncorrected Interrupt&#xa;              Enable" />
      <BitField start="22" size="1" name="ELOE" description="Error Logging Overflow&#xa;              Enable" />
      <BitField start="23" size="1" name="EPE" description="Error Passive Enable" />
      <BitField start="24" size="1" name="EWE" description="Warning Status Enable" />
      <BitField start="25" size="1" name="BOE" description="Bus_Off Status Enable" />
      <BitField start="26" size="1" name="WDIE" description="Watchdog Interrupt Enable" />
      <BitField start="27" size="1" name="PEAE" description="Protocol Error in Arbitration Phase&#xa;              Enable" />
      <BitField start="28" size="1" name="PEDE" description="Protocol Error in Data Phase&#xa;              Enable" />
      <BitField start="29" size="1" name="ARAE" description="Access to Reserved Address&#xa;              Enable" />
    </Register>
    <Register start="+0x58" size="0" name="FDCAN_ILS" access="ReadOnly" description="FDCAN Interrupt Line Select&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RF0NL" description="Rx FIFO 0 New Message Interrupt&#xa;              Line" />
      <BitField start="1" size="1" name="RF0WL" description="Rx FIFO 0 Watermark Reached Interrupt&#xa;              Line" />
      <BitField start="2" size="1" name="RF0FL" description="Rx FIFO 0 Full Interrupt&#xa;              Line" />
      <BitField start="3" size="1" name="RF0LL" description="Rx FIFO 0 Message Lost Interrupt&#xa;              Line" />
      <BitField start="4" size="1" name="RF1NL" description="Rx FIFO 1 New Message Interrupt&#xa;              Line" />
      <BitField start="5" size="1" name="RF1WL" description="Rx FIFO 1 Watermark Reached Interrupt&#xa;              Line" />
      <BitField start="6" size="1" name="RF1FL" description="Rx FIFO 1 Full Interrupt&#xa;              Line" />
      <BitField start="7" size="1" name="RF1LL" description="Rx FIFO 1 Message Lost Interrupt&#xa;              Line" />
      <BitField start="8" size="1" name="HPML" description="High Priority Message Interrupt&#xa;              Line" />
      <BitField start="9" size="1" name="TCL" description="Transmission Completed Interrupt&#xa;              Line" />
      <BitField start="10" size="1" name="TCFL" description="Transmission Cancellation Finished&#xa;              Interrupt Line" />
      <BitField start="11" size="1" name="TEFL" description="Tx FIFO Empty Interrupt&#xa;              Line" />
      <BitField start="12" size="1" name="TEFNL" description="Tx Event FIFO New Entry Interrupt&#xa;              Line" />
      <BitField start="13" size="1" name="TEFWL" description="Tx Event FIFO Watermark Reached&#xa;              Interrupt Line" />
      <BitField start="14" size="1" name="TEFFL" description="Tx Event FIFO Full Interrupt&#xa;              Line" />
      <BitField start="15" size="1" name="TEFLL" description="Tx Event FIFO Element Lost Interrupt&#xa;              Line" />
      <BitField start="16" size="1" name="TSWL" description="Timestamp Wraparound Interrupt&#xa;              Line" />
      <BitField start="17" size="1" name="MRAFL" description="Message RAM Access Failure Interrupt&#xa;              Line" />
      <BitField start="18" size="1" name="TOOL" description="Timeout Occurred Interrupt&#xa;              Line" />
      <BitField start="19" size="1" name="DRXL" description="Message stored to Dedicated Rx Buffer&#xa;              Interrupt Line" />
      <BitField start="20" size="1" name="BECL" description="Bit Error Corrected Interrupt&#xa;              Line" />
      <BitField start="21" size="1" name="BEUL" description="Bit Error Uncorrected Interrupt&#xa;              Line" />
      <BitField start="22" size="1" name="ELOL" description="Error Logging Overflow Interrupt&#xa;              Line" />
      <BitField start="23" size="1" name="EPL" description="Error Passive Interrupt&#xa;              Line" />
      <BitField start="24" size="1" name="EWL" description="Warning Status Interrupt&#xa;              Line" />
      <BitField start="25" size="1" name="BOL" description="Bus_Off Status" />
      <BitField start="26" size="1" name="WDIL" description="Watchdog Interrupt Line" />
      <BitField start="27" size="1" name="PEAL" description="Protocol Error in Arbitration Phase&#xa;              Line" />
      <BitField start="28" size="1" name="PEDL" description="Protocol Error in Data Phase&#xa;              Line" />
      <BitField start="29" size="1" name="ARAL" description="Access to Reserved Address&#xa;              Line" />
    </Register>
    <Register start="+0x5C" size="0" name="FDCAN_ILE" access="Read/Write" description="FDCAN Interrupt Line Enable&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EINT0" description="Enable Interrupt Line 0" />
      <BitField start="1" size="1" name="EINT1" description="Enable Interrupt Line 1" />
    </Register>
    <Register start="+0x80" size="0" name="FDCAN_GFC" access="Read/Write" description="FDCAN Global Filter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RRFE" description="Reject Remote Frames&#xa;              Extended" />
      <BitField start="1" size="1" name="RRFS" description="Reject Remote Frames&#xa;              Standard" />
      <BitField start="2" size="2" name="ANFE" description="Accept Non-matching Frames&#xa;              Extended" />
      <BitField start="4" size="2" name="ANFS" description="Accept Non-matching Frames&#xa;              Standard" />
    </Register>
    <Register start="+0x84" size="0" name="FDCAN_SIDFC" access="Read/Write" description="FDCAN Standard ID Filter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLSSA" description="Filter List Standard Start&#xa;              Address" />
      <BitField start="16" size="8" name="LSS" description="List Size Standard" />
    </Register>
    <Register start="+0x88" size="0" name="FDCAN_XIDFC" access="Read/Write" description="FDCAN Extended ID Filter Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="FLESA" description="Filter List Standard Start&#xa;              Address" />
      <BitField start="16" size="8" name="LSE" description="List Size Extended" />
    </Register>
    <Register start="+0x90" size="0" name="FDCAN_XIDAM" access="Read/Write" description="FDCAN Extended ID and Mask&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="EIDM" description="Extended ID Mask" />
    </Register>
    <Register start="+0x94" size="0" name="FDCAN_HPMS" access="ReadOnly" description="FDCAN High Priority Message Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="BIDX" description="Buffer Index" />
      <BitField start="6" size="2" name="MSI" description="Message Storage Indicator" />
      <BitField start="8" size="7" name="FIDX" description="Filter Index" />
      <BitField start="15" size="1" name="FLST" description="Filter List" />
    </Register>
    <Register start="+0x98" size="0" name="FDCAN_NDAT1" access="ReadOnly" description="FDCAN New Data 1 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND0" description="New data" />
      <BitField start="1" size="1" name="ND1" description="New data" />
      <BitField start="2" size="1" name="ND2" description="New data" />
      <BitField start="3" size="1" name="ND3" description="New data" />
      <BitField start="4" size="1" name="ND4" description="New data" />
      <BitField start="5" size="1" name="ND5" description="New data" />
      <BitField start="6" size="1" name="ND6" description="New data" />
      <BitField start="7" size="1" name="ND7" description="New data" />
      <BitField start="8" size="1" name="ND8" description="New data" />
      <BitField start="9" size="1" name="ND9" description="New data" />
      <BitField start="10" size="1" name="ND10" description="New data" />
      <BitField start="11" size="1" name="ND11" description="New data" />
      <BitField start="12" size="1" name="ND12" description="New data" />
      <BitField start="13" size="1" name="ND13" description="New data" />
      <BitField start="14" size="1" name="ND14" description="New data" />
      <BitField start="15" size="1" name="ND15" description="New data" />
      <BitField start="16" size="1" name="ND16" description="New data" />
      <BitField start="17" size="1" name="ND17" description="New data" />
      <BitField start="18" size="1" name="ND18" description="New data" />
      <BitField start="19" size="1" name="ND19" description="New data" />
      <BitField start="20" size="1" name="ND20" description="New data" />
      <BitField start="21" size="1" name="ND21" description="New data" />
      <BitField start="22" size="1" name="ND22" description="New data" />
      <BitField start="23" size="1" name="ND23" description="New data" />
      <BitField start="24" size="1" name="ND24" description="New data" />
      <BitField start="25" size="1" name="ND25" description="New data" />
      <BitField start="26" size="1" name="ND26" description="New data" />
      <BitField start="27" size="1" name="ND27" description="New data" />
      <BitField start="28" size="1" name="ND28" description="New data" />
      <BitField start="29" size="1" name="ND29" description="New data" />
      <BitField start="30" size="1" name="ND30" description="New data" />
      <BitField start="31" size="1" name="ND31" description="New data" />
    </Register>
    <Register start="+0x9C" size="0" name="FDCAN_NDAT2" access="ReadOnly" description="FDCAN New Data 2 Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ND32" description="New data" />
      <BitField start="1" size="1" name="ND33" description="New data" />
      <BitField start="2" size="1" name="ND34" description="New data" />
      <BitField start="3" size="1" name="ND35" description="New data" />
      <BitField start="4" size="1" name="ND36" description="New data" />
      <BitField start="5" size="1" name="ND37" description="New data" />
      <BitField start="6" size="1" name="ND38" description="New data" />
      <BitField start="7" size="1" name="ND39" description="New data" />
      <BitField start="8" size="1" name="ND40" description="New data" />
      <BitField start="9" size="1" name="ND41" description="New data" />
      <BitField start="10" size="1" name="ND42" description="New data" />
      <BitField start="11" size="1" name="ND43" description="New data" />
      <BitField start="12" size="1" name="ND44" description="New data" />
      <BitField start="13" size="1" name="ND45" description="New data" />
      <BitField start="14" size="1" name="ND46" description="New data" />
      <BitField start="15" size="1" name="ND47" description="New data" />
      <BitField start="16" size="1" name="ND48" description="New data" />
      <BitField start="17" size="1" name="ND49" description="New data" />
      <BitField start="18" size="1" name="ND50" description="New data" />
      <BitField start="19" size="1" name="ND51" description="New data" />
      <BitField start="20" size="1" name="ND52" description="New data" />
      <BitField start="21" size="1" name="ND53" description="New data" />
      <BitField start="22" size="1" name="ND54" description="New data" />
      <BitField start="23" size="1" name="ND55" description="New data" />
      <BitField start="24" size="1" name="ND56" description="New data" />
      <BitField start="25" size="1" name="ND57" description="New data" />
      <BitField start="26" size="1" name="ND58" description="New data" />
      <BitField start="27" size="1" name="ND59" description="New data" />
      <BitField start="28" size="1" name="ND60" description="New data" />
      <BitField start="29" size="1" name="ND61" description="New data" />
      <BitField start="30" size="1" name="ND62" description="New data" />
      <BitField start="31" size="1" name="ND63" description="New data" />
    </Register>
    <Register start="+0xA0" size="0" name="FDCAN_RXF0C" access="Read/Write" description="FDCAN Rx FIFO 0 Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F0SA" description="Rx FIFO 0 Start Address" />
      <BitField start="16" size="8" name="F0S" description="Rx FIFO 0 Size" />
      <BitField start="24" size="8" name="F0WM" description="FIFO 0 Watermark" />
    </Register>
    <Register start="+0xA4" size="0" name="FDCAN_RXF0S" access="Read/Write" description="FDCAN Rx FIFO 0 Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F0FL" description="Rx FIFO 0 Fill Level" />
      <BitField start="8" size="6" name="F0G" description="Rx FIFO 0 Get Index" />
      <BitField start="16" size="6" name="F0P" description="Rx FIFO 0 Put Index" />
      <BitField start="24" size="1" name="F0F" description="Rx FIFO 0 Full" />
      <BitField start="25" size="1" name="RF0L" description="Rx FIFO 0 Message Lost" />
    </Register>
    <Register start="+0xA8" size="0" name="FDCAN_RXF0A" access="Read/Write" description="CAN Rx FIFO 0 Acknowledge&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="FA01" description="Rx FIFO 0 Acknowledge&#xa;              Index" />
    </Register>
    <Register start="+0xAC" size="0" name="FDCAN_RXBC" access="Read/Write" description="FDCAN Rx Buffer Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="RBSA" description="Rx Buffer Start Address" />
    </Register>
    <Register start="+0xB0" size="0" name="FDCAN_RXF1C" access="Read/Write" description="FDCAN Rx FIFO 1 Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="F1SA" description="Rx FIFO 1 Start Address" />
      <BitField start="16" size="7" name="F1S" description="Rx FIFO 1 Size" />
      <BitField start="24" size="7" name="F1WM" description="Rx FIFO 1 Watermark" />
    </Register>
    <Register start="+0xB4" size="0" name="FDCAN_RXF1S" access="Read/Write" description="FDCAN Rx FIFO 1 Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="F1FL" description="Rx FIFO 1 Fill Level" />
      <BitField start="8" size="7" name="F1GI" description="Rx FIFO 1 Get Index" />
      <BitField start="16" size="7" name="F1PI" description="Rx FIFO 1 Put Index" />
      <BitField start="24" size="1" name="F1F" description="Rx FIFO 1 Full" />
      <BitField start="25" size="1" name="RF1L" description="Rx FIFO 1 Message Lost" />
      <BitField start="30" size="2" name="DMS" description="Debug Message Status" />
    </Register>
    <Register start="+0xB8" size="0" name="FDCAN_RXF1A" access="Read/Write" description="FDCAN Rx FIFO 1 Acknowledge&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="F1AI" description="Rx FIFO 1 Acknowledge&#xa;              Index" />
    </Register>
    <Register start="+0xBC" size="0" name="FDCAN_RXESC" access="Read/Write" description="FDCAN Rx Buffer Element Size Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="F0DS" description="Rx FIFO 1 Data Field Size:" />
      <BitField start="4" size="3" name="F1DS" description="Rx FIFO 0 Data Field Size:" />
      <BitField start="8" size="3" name="RBDS" description="Rx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xC0" size="0" name="FDCAN_TXBC" access="Read/Write" description="FDCAN Tx Buffer Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TBSA" description="Tx Buffers Start Address" />
      <BitField start="16" size="6" name="NDTB" description="Number of Dedicated Transmit&#xa;              Buffers" />
      <BitField start="24" size="6" name="TFQS" description="Transmit FIFO/Queue Size" />
      <BitField start="30" size="1" name="TFQM" description="Tx FIFO/Queue Mode" />
    </Register>
    <Register start="+0xC4" size="0" name="FDCAN_TXFQS" access="ReadOnly" description="FDCAN Tx FIFO/Queue Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TFFL" description="Tx FIFO Free Level" />
      <BitField start="8" size="5" name="TFGI" description="TFGI" />
      <BitField start="16" size="5" name="TFQPI" description="Tx FIFO/Queue Put Index" />
      <BitField start="21" size="1" name="TFQF" description="Tx FIFO/Queue Full" />
    </Register>
    <Register start="+0xC8" size="0" name="FDCAN_TXESC" access="Read/Write" description="FDCAN Tx Buffer Element Size Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TBDS" description="Tx Buffer Data Field Size:" />
    </Register>
    <Register start="+0xCC" size="0" name="FDCAN_TXBRP" access="ReadOnly" description="FDCAN Tx Buffer Request Pending&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TRP" description="Transmission Request&#xa;              Pending" />
    </Register>
    <Register start="+0xD0" size="0" name="FDCAN_TXBAR" access="Read/Write" description="FDCAN Tx Buffer Add Request&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="AR" description="Add Request" />
    </Register>
    <Register start="+0xD4" size="0" name="FDCAN_TXBCR" access="Read/Write" description="FDCAN Tx Buffer Cancellation Request&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CR" description="Cancellation Request" />
    </Register>
    <Register start="+0xD8" size="0" name="FDCAN_TXBTO" access="Read/Write" description="FDCAN Tx Buffer Transmission Occurred&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TO" description="Transmission Occurred." />
    </Register>
    <Register start="+0xDC" size="0" name="FDCAN_TXBCF" access="ReadOnly" description="FDCAN Tx Buffer Cancellation Finished&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished" />
    </Register>
    <Register start="+0xE0" size="0" name="FDCAN_TXBTIE" access="Read/Write" description="FDCAN Tx Buffer Transmission Interrupt&#xa;          Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TIE" description="Transmission Interrupt&#xa;              Enable" />
    </Register>
    <Register start="+0xE4" size="0" name="FDCAN_TXBCIE" access="Read/Write" description="FDCAN Tx Buffer Cancellation Finished&#xa;          Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CF" description="Cancellation Finished Interrupt&#xa;              Enable" />
    </Register>
    <Register start="+0xF0" size="0" name="FDCAN_TXEFC" access="Read/Write" description="FDCAN Tx Event FIFO Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="EFSA" description="Event FIFO Start Address" />
      <BitField start="16" size="6" name="EFS" description="Event FIFO Size" />
      <BitField start="24" size="6" name="EFWM" description="Event FIFO Watermark" />
    </Register>
    <Register start="+0xF4" size="0" name="FDCAN_TXEFS" access="Read/Write" description="FDCAN Tx Event FIFO Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="EFFL" description="Event FIFO Fill Level" />
      <BitField start="8" size="5" name="EFGI" description="Event FIFO Get Index." />
      <BitField start="24" size="1" name="EFF" description="Event FIFO Full." />
      <BitField start="25" size="1" name="TEFL" description="Tx Event FIFO Element&#xa;              Lost." />
    </Register>
    <Register start="+0xF8" size="0" name="FDCAN_TXEFA" access="Read/Write" description="FDCAN Tx Event FIFO Acknowledge&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="EFAI" description="Event FIFO Acknowledge&#xa;              Index" />
    </Register>
    <Register start="+0x100" size="0" name="FDCAN_TTTMC" access="Read/Write" description="FDCAN TT Trigger Memory Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="14" name="TMSA" description="Trigger Memory Start&#xa;              Address" />
      <BitField start="16" size="7" name="TME" description="Trigger Memory Elements" />
    </Register>
    <Register start="+0x104" size="0" name="FDCAN_TTRMC" access="Read/Write" description="FDCAN TT Reference Message Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="29" name="RID" description="Reference Identifier." />
      <BitField start="30" size="1" name="XTD" description="Extended Identifier" />
      <BitField start="31" size="1" name="RMPS" description="Reference Message Payload&#xa;              Select" />
    </Register>
    <Register start="+0x108" size="0" name="FDCAN_TTOCF" access="Read/Write" description="FDCAN TT Operation Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="OM" description="Operation Mode" />
      <BitField start="3" size="1" name="GEN" description="Gap Enable" />
      <BitField start="4" size="1" name="TM" description="Time Master" />
      <BitField start="5" size="3" name="LDSDL" description="LD of Synchronization Deviation&#xa;              Limit" />
      <BitField start="8" size="7" name="IRTO" description="Initial Reference Trigger&#xa;              Offset" />
      <BitField start="15" size="1" name="EECS" description="Enable External Clock&#xa;              Synchronization" />
      <BitField start="16" size="8" name="AWL" description="Application Watchdog Limit" />
      <BitField start="24" size="1" name="EGTF" description="Enable Global Time&#xa;              Filtering" />
      <BitField start="25" size="1" name="ECC" description="Enable Clock Calibration" />
      <BitField start="26" size="1" name="EVTP" description="Event Trigger Polarity" />
    </Register>
    <Register start="+0x10C" size="0" name="FDCAN_TTMLM" access="Read/Write" description="FDCAN TT Matrix Limits&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CCM" description="Cycle Count Max" />
      <BitField start="6" size="2" name="CSS" description="Cycle Start&#xa;              Synchronization" />
      <BitField start="8" size="4" name="TXEW" description="Tx Enable Window" />
      <BitField start="16" size="12" name="ENTT" description="Expected Number of Tx&#xa;              Triggers" />
    </Register>
    <Register start="+0x110" size="0" name="FDCAN_TURCF" access="Read/Write" description="FDCAN TUR Configuration&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Numerator Configuration&#xa;              Low." />
      <BitField start="16" size="14" name="DC" description="Denominator Configuration." />
      <BitField start="31" size="1" name="ELT" description="Enable Local Time" />
    </Register>
    <Register start="+0x114" size="0" name="FDCAN_TTOCN" access="Read/Write" description="FDCAN TT Operation Control&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SGT" description="Set Global time" />
      <BitField start="1" size="1" name="ECS" description="External Clock&#xa;              Synchronization" />
      <BitField start="2" size="1" name="SWP" description="Stop Watch Polarity" />
      <BitField start="3" size="2" name="SWS" description="Stop Watch Source." />
      <BitField start="5" size="1" name="RTIE" description="Register Time Mark Interrupt Pulse&#xa;              Enable" />
      <BitField start="6" size="2" name="TMC" description="Register Time Mark Compare" />
      <BitField start="8" size="1" name="TTIE" description="Trigger Time Mark Interrupt Pulse&#xa;              Enable" />
      <BitField start="9" size="1" name="GCS" description="Gap Control Select" />
      <BitField start="10" size="1" name="FGP" description="Finish Gap." />
      <BitField start="11" size="1" name="TMG" description="Time Mark Gap" />
      <BitField start="12" size="1" name="NIG" description="Next is Gap" />
      <BitField start="13" size="1" name="ESCN" description="External Synchronization&#xa;              Control" />
      <BitField start="15" size="1" name="LCKC" description="TT Operation Control Register&#xa;              Locked" />
    </Register>
    <Register start="+0x118" size="0" name="CAN_TTGTP" access="Read/Write" description="FDCAN TT Global Time Preset&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="NCL" description="Time Preset" />
      <BitField start="16" size="16" name="CTP" description="Cycle Time Target Phase" />
    </Register>
    <Register start="+0x11C" size="0" name="FDCAN_TTTMK" access="Read/Write" description="FDCAN TT Time Mark Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TM" description="Time Mark" />
      <BitField start="16" size="7" name="TICC" description="Time Mark Cycle Code" />
      <BitField start="31" size="1" name="LCKM" description="TT Time Mark Register&#xa;              Locked" />
    </Register>
    <Register start="+0x120" size="0" name="FDCAN_TTIR" access="Read/Write" description="FDCAN TT Interrupt Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBC" description="Start of Basic Cycle" />
      <BitField start="1" size="1" name="SMC" description="Start of Matrix Cycle" />
      <BitField start="2" size="1" name="CSM" description="Change of Synchronization&#xa;              Mode" />
      <BitField start="3" size="1" name="SOG" description="Start of Gap" />
      <BitField start="4" size="1" name="RTMI" description="Register Time Mark&#xa;              Interrupt." />
      <BitField start="5" size="1" name="TTMI" description="Trigger Time Mark Event&#xa;              Internal" />
      <BitField start="6" size="1" name="SWE" description="Stop Watch Event" />
      <BitField start="7" size="1" name="GTW" description="Global Time Wrap" />
      <BitField start="8" size="1" name="GTD" description="Global Time Discontinuity" />
      <BitField start="9" size="1" name="GTE" description="Global Time Error" />
      <BitField start="10" size="1" name="TXU" description="Tx Count Underflow" />
      <BitField start="11" size="1" name="TXO" description="Tx Count Overflow" />
      <BitField start="12" size="1" name="SE1" description="Scheduling Error 1" />
      <BitField start="13" size="1" name="SE2" description="Scheduling Error 2" />
      <BitField start="14" size="1" name="ELC" description="Error Level Changed." />
      <BitField start="15" size="1" name="IWTG" description="Initialization Watch&#xa;              Trigger" />
      <BitField start="16" size="1" name="WT" description="Watch Trigger" />
      <BitField start="17" size="1" name="AW" description="Application Watchdog" />
      <BitField start="18" size="1" name="CER" description="Configuration Error" />
    </Register>
    <Register start="+0x124" size="0" name="FDCAN_TTIE" access="Read/Write" description="FDCAN TT Interrupt Enable&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCE" description="Start of Basic Cycle Interrupt&#xa;              Enable" />
      <BitField start="1" size="1" name="SMCE" description="Start of Matrix Cycle Interrupt&#xa;              Enable" />
      <BitField start="2" size="1" name="CSME" description="Change of Synchronization Mode Interrupt&#xa;              Enable" />
      <BitField start="3" size="1" name="SOGE" description="Start of Gap Interrupt&#xa;              Enable" />
      <BitField start="4" size="1" name="RTMIE" description="Register Time Mark Interrupt&#xa;              Enable" />
      <BitField start="5" size="1" name="TTMIE" description="Trigger Time Mark Event Internal&#xa;              Interrupt Enable" />
      <BitField start="6" size="1" name="SWEE" description="Stop Watch Event Interrupt&#xa;              Enable" />
      <BitField start="7" size="1" name="GTWE" description="Global Time Wrap Interrupt&#xa;              Enable" />
      <BitField start="8" size="1" name="GTDE" description="Global Time Discontinuity Interrupt&#xa;              Enable" />
      <BitField start="9" size="1" name="GTEE" description="Global Time Error Interrupt&#xa;              Enable" />
      <BitField start="10" size="1" name="TXUE" description="Tx Count Underflow Interrupt&#xa;              Enable" />
      <BitField start="11" size="1" name="TXOE" description="Tx Count Overflow Interrupt&#xa;              Enable" />
      <BitField start="12" size="1" name="SE1E" description="Scheduling Error 1 Interrupt&#xa;              Enable" />
      <BitField start="13" size="1" name="SE2E" description="Scheduling Error 2 Interrupt&#xa;              Enable" />
      <BitField start="14" size="1" name="ELCE" description="Change Error Level Interrupt&#xa;              Enable" />
      <BitField start="15" size="1" name="IWTGE" description="Initialization Watch Trigger Interrupt&#xa;              Enable" />
      <BitField start="16" size="1" name="WTE" description="Watch Trigger Interrupt&#xa;              Enable" />
      <BitField start="17" size="1" name="AWE" description="Application Watchdog Interrupt&#xa;              Enable" />
      <BitField start="18" size="1" name="CERE" description="Configuration Error Interrupt&#xa;              Enable" />
    </Register>
    <Register start="+0x128" size="0" name="FDCAN_TTILS" access="Read/Write" description="FDCAN TT Interrupt Line Select&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SBCL" description="Start of Basic Cycle Interrupt&#xa;              Line" />
      <BitField start="1" size="1" name="SMCL" description="Start of Matrix Cycle Interrupt&#xa;              Line" />
      <BitField start="2" size="1" name="CSML" description="Change of Synchronization Mode Interrupt&#xa;              Line" />
      <BitField start="3" size="1" name="SOGL" description="Start of Gap Interrupt&#xa;              Line" />
      <BitField start="4" size="1" name="RTMIL" description="Register Time Mark Interrupt&#xa;              Line" />
      <BitField start="5" size="1" name="TTMIL" description="Trigger Time Mark Event Internal&#xa;              Interrupt Line" />
      <BitField start="6" size="1" name="SWEL" description="Stop Watch Event Interrupt&#xa;              Line" />
      <BitField start="7" size="1" name="GTWL" description="Global Time Wrap Interrupt&#xa;              Line" />
      <BitField start="8" size="1" name="GTDL" description="Global Time Discontinuity Interrupt&#xa;              Line" />
      <BitField start="9" size="1" name="GTEL" description="Global Time Error Interrupt&#xa;              Line" />
      <BitField start="10" size="1" name="TXUL" description="Tx Count Underflow Interrupt&#xa;              Line" />
      <BitField start="11" size="1" name="TXOL" description="Tx Count Overflow Interrupt&#xa;              Line" />
      <BitField start="12" size="1" name="SE1L" description="Scheduling Error 1 Interrupt&#xa;              Line" />
      <BitField start="13" size="1" name="SE2L" description="Scheduling Error 2 Interrupt&#xa;              Line" />
      <BitField start="14" size="1" name="ELCL" description="Change Error Level Interrupt&#xa;              Line" />
      <BitField start="15" size="1" name="IWTGL" description="Initialization Watch Trigger Interrupt&#xa;              Line" />
      <BitField start="16" size="1" name="WTL" description="Watch Trigger Interrupt&#xa;              Line" />
      <BitField start="17" size="1" name="AWL" description="Application Watchdog Interrupt&#xa;              Line" />
      <BitField start="18" size="1" name="CERL" description="Configuration Error Interrupt&#xa;              Line" />
    </Register>
    <Register start="+0x12C" size="0" name="FDCAN_TTOST" access="Read/Write" description="FDCAN TT Operation Status&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="EL" description="Error Level" />
      <BitField start="2" size="2" name="MS" description="Master State." />
      <BitField start="4" size="2" name="SYS" description="Synchronization State" />
      <BitField start="6" size="1" name="GTP" description="Quality of Global Time&#xa;              Phase" />
      <BitField start="7" size="1" name="QCS" description="Quality of Clock Speed" />
      <BitField start="8" size="8" name="RTO" description="Reference Trigger Offset" />
      <BitField start="22" size="1" name="WGTD" description="Wait for Global Time&#xa;              Discontinuity" />
      <BitField start="23" size="1" name="GFI" description="Gap Finished Indicator." />
      <BitField start="24" size="3" name="TMP" description="Time Master Priority" />
      <BitField start="27" size="1" name="GSI" description="Gap Started Indicator." />
      <BitField start="28" size="1" name="WFE" description="Wait for Event" />
      <BitField start="29" size="1" name="AWE" description="Application Watchdog Event" />
      <BitField start="30" size="1" name="WECS" description="Wait for External Clock&#xa;              Synchronization" />
      <BitField start="31" size="1" name="SPL" description="Schedule Phase Lock" />
    </Register>
    <Register start="+0x130" size="0" name="FDCAN_TURNA" access="ReadOnly" description="FDCAN TUR Numerator Actual&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="NAV" description="Numerator Actual Value" />
    </Register>
    <Register start="+0x134" size="0" name="FDCAN_TTLGT" access="ReadOnly" description="FDCAN TT Local and Global Time&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LT" description="Local Time" />
      <BitField start="16" size="16" name="GT" description="Global Time" />
    </Register>
    <Register start="+0x138" size="0" name="FDCAN_TTCTC" access="ReadOnly" description="FDCAN TT Cycle Time and Count&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CT" description="Cycle Time" />
      <BitField start="16" size="6" name="CC" description="Cycle Count" />
    </Register>
    <Register start="+0x13C" size="0" name="FDCAN_TTCPT" access="ReadOnly" description="FDCAN TT Capture Time Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CT" description="Cycle Count Value" />
      <BitField start="16" size="16" name="SWV" description="Stop Watch Value" />
    </Register>
    <Register start="+0x140" size="0" name="FDCAN_TTCSM" access="ReadOnly" description="FDCAN TT Cycle Sync Mark&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CSM" description="Cycle Sync Mark" />
    </Register>
    <Register start="+0x300" size="0" name="FDCAN_TTTS" access="Read/Write" description="FDCAN TT Trigger Select&#xa;          Register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="SWTDEL" description="Stop watch trigger input&#xa;              selection" />
      <BitField start="4" size="2" name="EVTSEL" description="Event trigger input&#xa;              selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MDIOS" start="0x40009400" description="Management data input/output slave">
    <Register start="+0x0" size="0" name="MDIOS_CR" access="Read/Write" description="MDIOS configuration register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN" description="Peripheral enable" />
      <BitField start="1" size="1" name="WRIE" description="Register write interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="RDIE" description="Register Read Interrupt&#xa;              Enable" />
      <BitField start="3" size="1" name="EIE" description="Error interrupt enable" />
      <BitField start="7" size="1" name="DPC" description="Disable Preamble Check" />
      <BitField start="8" size="5" name="PORT_ADDRESS" description="Slaves's address" />
    </Register>
    <Register start="+0x4" size="0" name="MDIOS_WRFR" access="ReadOnly" description="MDIOS write flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="WRF" description="Write flags for MDIO registers 0 to&#xa;              31" />
    </Register>
    <Register start="+0x8" size="0" name="MDIOS_CWRFR" access="Read/Write" description="MDIOS clear write flag&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CWRF" description="Clear the write flag" />
    </Register>
    <Register start="+0xC" size="0" name="MDIOS_RDFR" access="ReadOnly" description="MDIOS read flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDF" description="Read flags for MDIO registers 0 to&#xa;              31" />
    </Register>
    <Register start="+0x10" size="0" name="MDIOS_CRDFR" access="Read/Write" description="MDIOS clear read flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CRDF" description="Clear the read flag" />
    </Register>
    <Register start="+0x14" size="0" name="MDIOS_SR" access="ReadOnly" description="MDIOS status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PERF" description="Preamble error flag" />
      <BitField start="1" size="1" name="SERF" description="Start error flag" />
      <BitField start="2" size="1" name="TERF" description="Turnaround error flag" />
    </Register>
    <Register start="+0x18" size="0" name="MDIOS_CLRFR" access="Read/Write" description="MDIOS clear flag register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPERF" description="Clear the preamble error&#xa;              flag" />
      <BitField start="1" size="1" name="CSERF" description="Clear the start error flag" />
      <BitField start="2" size="1" name="CTERF" description="Clear the turnaround error&#xa;              flag" />
    </Register>
    <Register start="+0x1C" size="0" name="MDIOS_DINR0" access="ReadOnly" description="MDIOS input data register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN0" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x20" size="0" name="MDIOS_DINR1" access="ReadOnly" description="MDIOS input data register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN1" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x24" size="0" name="MDIOS_DINR2" access="ReadOnly" description="MDIOS input data register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN2" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x28" size="0" name="MDIOS_DINR3" access="ReadOnly" description="MDIOS input data register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN3" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x2C" size="0" name="MDIOS_DINR4" access="ReadOnly" description="MDIOS input data register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN4" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x30" size="0" name="MDIOS_DINR5" access="ReadOnly" description="MDIOS input data register 5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN5" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x34" size="0" name="MDIOS_DINR6" access="ReadOnly" description="MDIOS input data register 6" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN6" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x38" size="0" name="MDIOS_DINR7" access="ReadOnly" description="MDIOS input data register 7" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN7" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x3C" size="0" name="MDIOS_DINR8" access="ReadOnly" description="MDIOS input data register 8" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN8" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x40" size="0" name="MDIOS_DINR9" access="ReadOnly" description="MDIOS input data register 9" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN9" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x44" size="0" name="MDIOS_DINR10" access="ReadOnly" description="MDIOS input data register 10" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN10" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x48" size="0" name="MDIOS_DINR11" access="ReadOnly" description="MDIOS input data register 11" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN11" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x4C" size="0" name="MDIOS_DINR12" access="ReadOnly" description="MDIOS input data register 12" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN12" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x50" size="0" name="MDIOS_DINR13" access="ReadOnly" description="MDIOS input data register 13" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN13" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x54" size="0" name="MDIOS_DINR14" access="ReadOnly" description="MDIOS input data register 14" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN14" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x58" size="0" name="MDIOS_DINR15" access="ReadOnly" description="MDIOS input data register 15" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN15" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x5C" size="0" name="MDIOS_DINR16" access="ReadOnly" description="MDIOS input data register 16" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN16" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x60" size="0" name="MDIOS_DINR17" access="ReadOnly" description="MDIOS input data register 17" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN17" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x64" size="0" name="MDIOS_DINR18" access="ReadOnly" description="MDIOS input data register 18" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN18" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x68" size="0" name="MDIOS_DINR19" access="ReadOnly" description="MDIOS input data register 19" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN19" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x6C" size="0" name="MDIOS_DINR20" access="ReadOnly" description="MDIOS input data register 20" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN20" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x70" size="0" name="MDIOS_DINR21" access="ReadOnly" description="MDIOS input data register 21" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN21" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x74" size="0" name="MDIOS_DINR22" access="ReadOnly" description="MDIOS input data register 22" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN22" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x78" size="0" name="MDIOS_DINR23" access="ReadOnly" description="MDIOS input data register 23" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN23" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x7C" size="0" name="MDIOS_DINR24" access="ReadOnly" description="MDIOS input data register 24" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN24" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x80" size="0" name="MDIOS_DINR25" access="ReadOnly" description="MDIOS input data register 25" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN25" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x84" size="0" name="MDIOS_DINR26" access="ReadOnly" description="MDIOS input data register 26" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN26" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x88" size="0" name="MDIOS_DINR27" access="ReadOnly" description="MDIOS input data register 27" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN27" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x8C" size="0" name="MDIOS_DINR28" access="ReadOnly" description="MDIOS input data register 28" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN28" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x90" size="0" name="MDIOS_DINR29" access="ReadOnly" description="MDIOS input data register 29" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN29" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x94" size="0" name="MDIOS_DINR30" access="ReadOnly" description="MDIOS input data register 30" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN30" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x98" size="0" name="MDIOS_DINR31" access="ReadOnly" description="MDIOS input data register 31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DIN31" description="Input data received from MDIO Master&#xa;              during write frames" />
    </Register>
    <Register start="+0x9C" size="0" name="MDIOS_DOUTR0" access="Read/Write" description="MDIOS output data register 0" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT0" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xA0" size="0" name="MDIOS_DOUTR1" access="Read/Write" description="MDIOS output data register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT1" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xA4" size="0" name="MDIOS_DOUTR2" access="Read/Write" description="MDIOS output data register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT2" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xA8" size="0" name="MDIOS_DOUTR3" access="Read/Write" description="MDIOS output data register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT3" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xAC" size="0" name="MDIOS_DOUTR4" access="Read/Write" description="MDIOS output data register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT4" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xB0" size="0" name="MDIOS_DOUTR5" access="Read/Write" description="MDIOS output data register 5" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT5" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xB4" size="0" name="MDIOS_DOUTR6" access="Read/Write" description="MDIOS output data register 6" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT6" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xB8" size="0" name="MDIOS_DOUTR7" access="Read/Write" description="MDIOS output data register 7" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT7" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xBC" size="0" name="MDIOS_DOUTR8" access="Read/Write" description="MDIOS output data register 8" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT8" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xC0" size="0" name="MDIOS_DOUTR9" access="Read/Write" description="MDIOS output data register 9" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT9" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xC4" size="0" name="MDIOS_DOUTR10" access="Read/Write" description="MDIOS output data register 10" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT10" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xC8" size="0" name="MDIOS_DOUTR11" access="Read/Write" description="MDIOS output data register 11" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT11" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xCC" size="0" name="MDIOS_DOUTR12" access="Read/Write" description="MDIOS output data register 12" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT12" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xD0" size="0" name="MDIOS_DOUTR13" access="Read/Write" description="MDIOS output data register 13" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT13" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xD4" size="0" name="MDIOS_DOUTR14" access="Read/Write" description="MDIOS output data register 14" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT14" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xD8" size="0" name="MDIOS_DOUTR15" access="Read/Write" description="MDIOS output data register 15" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT15" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xDC" size="0" name="MDIOS_DOUTR16" access="Read/Write" description="MDIOS output data register 16" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT16" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xE0" size="0" name="MDIOS_DOUTR17" access="Read/Write" description="MDIOS output data register 17" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT17" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xE4" size="0" name="MDIOS_DOUTR18" access="Read/Write" description="MDIOS output data register 18" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT18" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xE8" size="0" name="MDIOS_DOUTR19" access="Read/Write" description="MDIOS output data register 19" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT19" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xEC" size="0" name="MDIOS_DOUTR20" access="Read/Write" description="MDIOS output data register 20" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT20" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xF0" size="0" name="MDIOS_DOUTR21" access="Read/Write" description="MDIOS output data register 21" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT21" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xF4" size="0" name="MDIOS_DOUTR22" access="Read/Write" description="MDIOS output data register 22" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT22" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xF8" size="0" name="MDIOS_DOUTR23" access="Read/Write" description="MDIOS output data register 23" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT23" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0xFC" size="0" name="MDIOS_DOUTR24" access="Read/Write" description="MDIOS output data register 24" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT24" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0x100" size="0" name="MDIOS_DOUTR25" access="Read/Write" description="MDIOS output data register 25" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT25" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0x104" size="0" name="MDIOS_DOUTR26" access="Read/Write" description="MDIOS output data register 26" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT26" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0x108" size="0" name="MDIOS_DOUTR27" access="Read/Write" description="MDIOS output data register 27" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT27" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0x10C" size="0" name="MDIOS_DOUTR28" access="Read/Write" description="MDIOS output data register 28" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT28" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0x110" size="0" name="MDIOS_DOUTR29" access="Read/Write" description="MDIOS output data register 29" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT29" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0x114" size="0" name="MDIOS_DOUTR30" access="Read/Write" description="MDIOS output data register 30" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT30" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
    <Register start="+0x118" size="0" name="MDIOS_DOUTR31" access="Read/Write" description="MDIOS output data register 31" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DOUT31" description="Output data sent to MDIO Master during&#xa;              read frames" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OPAMP" start="0x40009000" description="Operational amplifiers">
    <Register start="+0x0" size="0" name="OPAMP1_CSR" access="Read/Write" description="OPAMP1 control/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OPAEN" description="Operational amplifier&#xa;              Enable" />
      <BitField start="1" size="1" name="FORCE_VP" description="Force internal reference on VP (reserved&#xa;              for test" />
      <BitField start="2" size="2" name="VP_SEL" description="Operational amplifier PGA&#xa;              mode" />
      <BitField start="5" size="2" name="VM_SEL" description="Inverting input selection" />
      <BitField start="8" size="1" name="OPAHSM" description="Operational amplifier high-speed&#xa;              mode" />
      <BitField start="11" size="1" name="CALON" description="Calibration mode enabled" />
      <BitField start="12" size="2" name="CALSEL" description="Calibration selection" />
      <BitField start="14" size="4" name="PGA_GAIN" description="allows to switch from AOP offset trimmed&#xa;              values to AOP offset" />
      <BitField start="18" size="1" name="USERTRIM" description="User trimming enable" />
      <BitField start="29" size="1" name="TSTREF" description="OPAMP calibration reference voltage&#xa;              output control (reserved for test)" />
      <BitField start="30" size="1" name="CALOUT" description="Operational amplifier calibration&#xa;              output" />
    </Register>
    <Register start="+0x4" size="0" name="OPAMP1_OTR" access="Read/Write" description="OPAMP1 offset trimming register in normal&#xa;          mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TRIMOFFSETN" description="Trim for NMOS differential&#xa;              pairs" />
      <BitField start="8" size="5" name="TRIMOFFSETP" description="Trim for PMOS differential&#xa;              pairs" />
    </Register>
    <Register start="+0x8" size="0" name="OPAMP1_HSOTR" access="Read/Write" description="OPAMP1 offset trimming register in low-power&#xa;          mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TRIMLPOFFSETN" description="Trim for NMOS differential&#xa;              pairs" />
      <BitField start="8" size="5" name="TRIMLPOFFSETP" description="Trim for PMOS differential&#xa;              pairs" />
    </Register>
    <Register start="+0x10" size="0" name="OPAMP2_CSR" access="Read/Write" description="OPAMP2 control/status register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="OPAEN" description="Operational amplifier&#xa;              Enable" />
      <BitField start="1" size="1" name="FORCE_VP" description="Force internal reference on VP (reserved&#xa;              for test)" />
      <BitField start="5" size="2" name="VM_SEL" description="Inverting input selection" />
      <BitField start="8" size="1" name="OPAHSM" description="Operational amplifier high-speed&#xa;              mode" />
      <BitField start="11" size="1" name="CALON" description="Calibration mode enabled" />
      <BitField start="12" size="2" name="CALSEL" description="Calibration selection" />
      <BitField start="14" size="4" name="PGA_GAIN" description="Operational amplifier Programmable&#xa;              amplifier gain value" />
      <BitField start="18" size="1" name="USERTRIM" description="User trimming enable" />
      <BitField start="29" size="1" name="TSTREF" description="OPAMP calibration reference voltage&#xa;              output control (reserved for test)" />
      <BitField start="30" size="1" name="CALOUT" description="Operational amplifier calibration&#xa;              output" />
    </Register>
    <Register start="+0x14" size="0" name="OPAMP2_OTR" access="Read/Write" description="OPAMP2 offset trimming register in normal&#xa;          mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TRIMOFFSETN" description="Trim for NMOS differential&#xa;              pairs" />
      <BitField start="8" size="5" name="TRIMOFFSETP" description="Trim for PMOS differential&#xa;              pairs" />
    </Register>
    <Register start="+0x18" size="0" name="OPAMP2_HSOTR" access="Read/Write" description="OPAMP2 offset trimming register in low-power&#xa;          mode" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="TRIMLPOFFSETN" description="Trim for NMOS differential&#xa;              pairs" />
      <BitField start="8" size="5" name="TRIMLPOFFSETP" description="Trim for PMOS differential&#xa;              pairs" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SWPMI" start="0x40008800" description="Single Wire Protocol Master&#xa;      Interface">
    <Register start="+0x0" size="0" name="CR" access="Read/Write" description="SWPMI Configuration/Control&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXDMA" description="Reception DMA enable" />
      <BitField start="1" size="1" name="TXDMA" description="Transmission DMA enable" />
      <BitField start="2" size="1" name="RXMODE" description="Reception buffering mode" />
      <BitField start="3" size="1" name="TXMODE" description="Transmission buffering&#xa;              mode" />
      <BitField start="4" size="1" name="LPBK" description="Loopback mode enable" />
      <BitField start="5" size="1" name="SWPACT" description="Single wire protocol master interface&#xa;              activate" />
      <BitField start="10" size="1" name="DEACT" description="Single wire protocol master interface&#xa;              deactivate" />
      <BitField start="11" size="1" name="SWPTEN" description="Single wire protocol master transceiver&#xa;              enable" />
    </Register>
    <Register start="+0x4" size="0" name="BRR" access="Read/Write" description="SWPMI Bitrate register" reset_value="0x00000001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BR" description="Bitrate prescaler" />
    </Register>
    <Register start="+0xC" size="0" name="ISR" access="ReadOnly" description="SWPMI Interrupt and Status&#xa;          register" reset_value="0x000002C2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXBFF" description="Receive buffer full flag" />
      <BitField start="1" size="1" name="TXBEF" description="Transmit buffer empty flag" />
      <BitField start="2" size="1" name="RXBERF" description="Receive CRC error flag" />
      <BitField start="3" size="1" name="RXOVRF" description="Receive overrun error flag" />
      <BitField start="4" size="1" name="TXUNRF" description="Transmit underrun error&#xa;              flag" />
      <BitField start="5" size="1" name="RXNE" description="Receive data register not&#xa;              empty" />
      <BitField start="6" size="1" name="TXE" description="Transmit data register&#xa;              empty" />
      <BitField start="7" size="1" name="TCF" description="Transfer complete flag" />
      <BitField start="8" size="1" name="SRF" description="Slave resume flag" />
      <BitField start="9" size="1" name="SUSP" description="SUSPEND flag" />
      <BitField start="10" size="1" name="DEACTF" description="DEACTIVATED flag" />
      <BitField start="11" size="1" name="RDYF" description="transceiver ready flag" />
    </Register>
    <Register start="+0x10" size="0" name="ICR" access="WriteOnly" description="SWPMI Interrupt Flag Clear&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CRXBFF" description="Clear receive buffer full&#xa;              flag" />
      <BitField start="1" size="1" name="CTXBEF" description="Clear transmit buffer empty&#xa;              flag" />
      <BitField start="2" size="1" name="CRXBERF" description="Clear receive CRC error&#xa;              flag" />
      <BitField start="3" size="1" name="CRXOVRF" description="Clear receive overrun error&#xa;              flag" />
      <BitField start="4" size="1" name="CTXUNRF" description="Clear transmit underrun error&#xa;              flag" />
      <BitField start="7" size="1" name="CTCF" description="Clear transfer complete&#xa;              flag" />
      <BitField start="8" size="1" name="CSRF" description="Clear slave resume flag" />
      <BitField start="11" size="1" name="CRDYF" description="Clear transceiver ready&#xa;              flag" />
    </Register>
    <Register start="+0x14" size="0" name="IER" access="Read/Write" description="SWPMI Interrupt Enable&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXBFIE" description="Receive buffer full interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="TXBEIE" description="Transmit buffer empty interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="RXBERIE" description="Receive CRC error interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="RXOVRIE" description="Receive overrun error interrupt&#xa;              enable" />
      <BitField start="4" size="1" name="TXUNRIE" description="Transmit underrun error interrupt&#xa;              enable" />
      <BitField start="5" size="1" name="RIE" description="Receive interrupt enable" />
      <BitField start="6" size="1" name="TIE" description="Transmit interrupt enable" />
      <BitField start="7" size="1" name="TCIE" description="Transmit complete interrupt&#xa;              enable" />
      <BitField start="8" size="1" name="SRIE" description="Slave resume interrupt&#xa;              enable" />
      <BitField start="11" size="1" name="RDYIE" description="Transceiver ready interrupt&#xa;              enable" />
    </Register>
    <Register start="+0x18" size="0" name="RFL" access="ReadOnly" description="SWPMI Receive Frame Length&#xa;          register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="RFL" description="Receive frame length" />
    </Register>
    <Register start="+0x1C" size="0" name="TDR" access="WriteOnly" description="SWPMI Transmit data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TD" description="Transmit data" />
    </Register>
    <Register start="+0x20" size="0" name="RDR" access="ReadOnly" description="SWPMI Receive data register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RD" description="received data" />
    </Register>
    <Register start="+0x24" size="0" name="OR" access="Read/Write" description="SWPMI Option register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWP_TBYP" description="SWP transceiver bypass" />
      <BitField start="1" size="1" name="SWP_CLASS" description="SWP class selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM2" start="0x40000000" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode&#xa;              selection" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA&#xa;              selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit&#xa;              3" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request&#xa;              enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request&#xa;              enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request&#xa;              enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request&#xa;              enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture&#xa;              flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture&#xa;              flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture&#xa;              flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture&#xa;              flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt&#xa;              flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt&#xa;              flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt&#xa;              flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt&#xa;              flag" />
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4&#xa;              generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3&#xa;              generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2&#xa;              generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1&#xa;              generation" />
      <BitField start="0" size="1" name="UG" description="Update generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit&#xa;              3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit&#xa;              3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2&#xa;              selection" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1&#xa;              selection" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit&#xa;              3" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit&#xa;              3" />
      <BitField start="15" size="1" name="O24CE" description="O24CE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4&#xa;              selection" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3&#xa;              selection" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output&#xa;              Polarity" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output&#xa;              enable" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output&#xa;              enable" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output&#xa;              enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output&#xa;              enable" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1&#xa;              value" />
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1&#xa;              value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2&#xa;              value" />
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2&#xa;              value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst&#xa;              accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register&#xa;          1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input&#xa;              selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input&#xa;              selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input&#xa;              selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input&#xa;              selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM3" start="0x40000400" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode&#xa;              selection" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA&#xa;              selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit&#xa;              3" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request&#xa;              enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request&#xa;              enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request&#xa;              enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request&#xa;              enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture&#xa;              flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture&#xa;              flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture&#xa;              flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture&#xa;              flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt&#xa;              flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt&#xa;              flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt&#xa;              flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt&#xa;              flag" />
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4&#xa;              generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3&#xa;              generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2&#xa;              generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1&#xa;              generation" />
      <BitField start="0" size="1" name="UG" description="Update generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit&#xa;              3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit&#xa;              3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2&#xa;              selection" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1&#xa;              selection" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit&#xa;              3" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit&#xa;              3" />
      <BitField start="15" size="1" name="O24CE" description="O24CE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4&#xa;              selection" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3&#xa;              selection" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output&#xa;              Polarity" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output&#xa;              enable" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output&#xa;              enable" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output&#xa;              enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output&#xa;              enable" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1&#xa;              value" />
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1&#xa;              value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2&#xa;              value" />
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2&#xa;              value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst&#xa;              accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register&#xa;          1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input&#xa;              selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input&#xa;              selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input&#xa;              selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input&#xa;              selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM4" start="0x40000800" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode&#xa;              selection" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA&#xa;              selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit&#xa;              3" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request&#xa;              enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request&#xa;              enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request&#xa;              enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request&#xa;              enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture&#xa;              flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture&#xa;              flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture&#xa;              flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture&#xa;              flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt&#xa;              flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt&#xa;              flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt&#xa;              flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt&#xa;              flag" />
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4&#xa;              generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3&#xa;              generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2&#xa;              generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1&#xa;              generation" />
      <BitField start="0" size="1" name="UG" description="Update generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit&#xa;              3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit&#xa;              3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2&#xa;              selection" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1&#xa;              selection" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit&#xa;              3" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit&#xa;              3" />
      <BitField start="15" size="1" name="O24CE" description="O24CE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4&#xa;              selection" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3&#xa;              selection" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output&#xa;              Polarity" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output&#xa;              enable" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output&#xa;              enable" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output&#xa;              enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output&#xa;              enable" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1&#xa;              value" />
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1&#xa;              value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2&#xa;              value" />
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2&#xa;              value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst&#xa;              accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register&#xa;          1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input&#xa;              selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input&#xa;              selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input&#xa;              selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input&#xa;              selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM5" start="0x40000C00" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode&#xa;              selection" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA&#xa;              selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit&#xa;              3" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request&#xa;              enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request&#xa;              enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request&#xa;              enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request&#xa;              enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture&#xa;              flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture&#xa;              flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture&#xa;              flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture&#xa;              flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt&#xa;              flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt&#xa;              flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt&#xa;              flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt&#xa;              flag" />
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4&#xa;              generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3&#xa;              generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2&#xa;              generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1&#xa;              generation" />
      <BitField start="0" size="1" name="UG" description="Update generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit&#xa;              3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit&#xa;              3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2&#xa;              selection" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1&#xa;              selection" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit&#xa;              3" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit&#xa;              3" />
      <BitField start="15" size="1" name="O24CE" description="O24CE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4&#xa;              selection" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3&#xa;              selection" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output&#xa;              Polarity" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output&#xa;              enable" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output&#xa;              enable" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output&#xa;              enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output&#xa;              enable" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1&#xa;              value" />
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1&#xa;              value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2&#xa;              value" />
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2&#xa;              value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst&#xa;              accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register&#xa;          1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input&#xa;              selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input&#xa;              selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input&#xa;              selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input&#xa;              selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM12" start="0x40001800" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode&#xa;              selection" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA&#xa;              selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit&#xa;              3" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request&#xa;              enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request&#xa;              enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request&#xa;              enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request&#xa;              enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture&#xa;              flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture&#xa;              flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture&#xa;              flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture&#xa;              flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt&#xa;              flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt&#xa;              flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt&#xa;              flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt&#xa;              flag" />
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4&#xa;              generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3&#xa;              generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2&#xa;              generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1&#xa;              generation" />
      <BitField start="0" size="1" name="UG" description="Update generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit&#xa;              3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit&#xa;              3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2&#xa;              selection" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1&#xa;              selection" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit&#xa;              3" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit&#xa;              3" />
      <BitField start="15" size="1" name="O24CE" description="O24CE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4&#xa;              selection" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3&#xa;              selection" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output&#xa;              Polarity" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output&#xa;              enable" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output&#xa;              enable" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output&#xa;              enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output&#xa;              enable" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1&#xa;              value" />
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1&#xa;              value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2&#xa;              value" />
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2&#xa;              value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst&#xa;              accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register&#xa;          1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input&#xa;              selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input&#xa;              selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input&#xa;              selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input&#xa;              selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM13" start="0x40001C00" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode&#xa;              selection" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA&#xa;              selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit&#xa;              3" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request&#xa;              enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request&#xa;              enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request&#xa;              enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request&#xa;              enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture&#xa;              flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture&#xa;              flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture&#xa;              flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture&#xa;              flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt&#xa;              flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt&#xa;              flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt&#xa;              flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt&#xa;              flag" />
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4&#xa;              generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3&#xa;              generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2&#xa;              generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1&#xa;              generation" />
      <BitField start="0" size="1" name="UG" description="Update generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit&#xa;              3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit&#xa;              3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2&#xa;              selection" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1&#xa;              selection" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit&#xa;              3" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit&#xa;              3" />
      <BitField start="15" size="1" name="O24CE" description="O24CE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4&#xa;              selection" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3&#xa;              selection" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output&#xa;              Polarity" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output&#xa;              enable" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output&#xa;              enable" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output&#xa;              enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output&#xa;              enable" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1&#xa;              value" />
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1&#xa;              value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2&#xa;              value" />
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2&#xa;              value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst&#xa;              accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register&#xa;          1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input&#xa;              selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input&#xa;              selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input&#xa;              selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input&#xa;              selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM14" start="0x40002000" description="General purpose timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
      <BitField start="8" size="2" name="CKD" description="Clock division" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="5" size="2" name="CMS" description="Center-aligned mode&#xa;              selection" />
      <BitField start="4" size="1" name="DIR" description="Direction" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="7" size="1" name="TI1S" description="TI1 selection" />
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
      <BitField start="3" size="1" name="CCDS" description="Capture/compare DMA&#xa;              selection" />
    </Register>
    <Register start="+0x8" size="0" name="SMCR" access="Read/Write" description="slave mode control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="20" size="2" name="TS_4_3" description="Trigger selection" />
      <BitField start="16" size="1" name="SMS_3" description="Slave mode selection - bit&#xa;              3" />
      <BitField start="15" size="1" name="ETP" description="External trigger polarity" />
      <BitField start="14" size="1" name="ECE" description="External clock enable" />
      <BitField start="12" size="2" name="ETPS" description="External trigger prescaler" />
      <BitField start="8" size="4" name="ETF" description="External trigger filter" />
      <BitField start="7" size="1" name="MSM" description="Master/Slave mode" />
      <BitField start="4" size="3" name="TS" description="Trigger selection" />
      <BitField start="0" size="3" name="SMS" description="Slave mode selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="TDE" description="Trigger DMA request enable" />
      <BitField start="12" size="1" name="CC4DE" description="Capture/Compare 4 DMA request&#xa;              enable" />
      <BitField start="11" size="1" name="CC3DE" description="Capture/Compare 3 DMA request&#xa;              enable" />
      <BitField start="10" size="1" name="CC2DE" description="Capture/Compare 2 DMA request&#xa;              enable" />
      <BitField start="9" size="1" name="CC1DE" description="Capture/Compare 1 DMA request&#xa;              enable" />
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="6" size="1" name="TIE" description="Trigger interrupt enable" />
      <BitField start="4" size="1" name="CC4IE" description="Capture/Compare 4 interrupt&#xa;              enable" />
      <BitField start="3" size="1" name="CC3IE" description="Capture/Compare 3 interrupt&#xa;              enable" />
      <BitField start="2" size="1" name="CC2IE" description="Capture/Compare 2 interrupt&#xa;              enable" />
      <BitField start="1" size="1" name="CC1IE" description="Capture/Compare 1 interrupt&#xa;              enable" />
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="1" name="CC4OF" description="Capture/Compare 4 overcapture&#xa;              flag" />
      <BitField start="11" size="1" name="CC3OF" description="Capture/Compare 3 overcapture&#xa;              flag" />
      <BitField start="10" size="1" name="CC2OF" description="Capture/compare 2 overcapture&#xa;              flag" />
      <BitField start="9" size="1" name="CC1OF" description="Capture/Compare 1 overcapture&#xa;              flag" />
      <BitField start="6" size="1" name="TIF" description="Trigger interrupt flag" />
      <BitField start="4" size="1" name="CC4IF" description="Capture/Compare 4 interrupt&#xa;              flag" />
      <BitField start="3" size="1" name="CC3IF" description="Capture/Compare 3 interrupt&#xa;              flag" />
      <BitField start="2" size="1" name="CC2IF" description="Capture/Compare 2 interrupt&#xa;              flag" />
      <BitField start="1" size="1" name="CC1IF" description="Capture/compare 1 interrupt&#xa;              flag" />
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="TG" description="Trigger generation" />
      <BitField start="4" size="1" name="CC4G" description="Capture/compare 4&#xa;              generation" />
      <BitField start="3" size="1" name="CC3G" description="Capture/compare 3&#xa;              generation" />
      <BitField start="2" size="1" name="CC2G" description="Capture/compare 2&#xa;              generation" />
      <BitField start="1" size="1" name="CC1G" description="Capture/compare 1&#xa;              generation" />
      <BitField start="0" size="1" name="UG" description="Update generation" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Output" access="Read/Write" description="capture/compare mode register 1 (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CC1S" description="CC1S" />
      <BitField start="2" size="1" name="OC1FE" description="OC1FE" />
      <BitField start="3" size="1" name="OC1PE" description="OC1PE" />
      <BitField start="4" size="3" name="OC1M" description="OC1M" />
      <BitField start="7" size="1" name="OC1CE" description="OC1CE" />
      <BitField start="8" size="2" name="CC2S" description="CC2S" />
      <BitField start="10" size="1" name="OC2FE" description="OC2FE" />
      <BitField start="11" size="1" name="OC2PE" description="OC2PE" />
      <BitField start="12" size="3" name="OC2M" description="OC2M" />
      <BitField start="15" size="1" name="OC2CE" description="OC2CE" />
      <BitField start="16" size="1" name="OC1M_3" description="Output Compare 1 mode - bit&#xa;              3" />
      <BitField start="24" size="1" name="OC2M_3" description="Output Compare 2 mode - bit&#xa;              3" />
    </Register>
    <Register start="+0x18" size="0" name="CCMR1_Input" access="Read/Write" description="capture/compare mode register 1 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="IC2F" description="Input capture 2 filter" />
      <BitField start="10" size="2" name="IC2PCS" description="Input capture 2 prescaler" />
      <BitField start="8" size="2" name="CC2S" description="Capture/Compare 2&#xa;              selection" />
      <BitField start="4" size="4" name="IC1F" description="Input capture 1 filter" />
      <BitField start="2" size="2" name="ICPCS" description="Input capture 1 prescaler" />
      <BitField start="0" size="2" name="CC1S" description="Capture/Compare 1&#xa;              selection" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Output" access="Read/Write" description="capture/compare mode register 2 (output&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="OC4M_3" description="Output Compare 2 mode - bit&#xa;              3" />
      <BitField start="16" size="1" name="OC3M_3" description="Output Compare 1 mode - bit&#xa;              3" />
      <BitField start="15" size="1" name="O24CE" description="O24CE" />
      <BitField start="12" size="3" name="OC4M" description="OC4M" />
      <BitField start="11" size="1" name="OC4PE" description="OC4PE" />
      <BitField start="10" size="1" name="OC4FE" description="OC4FE" />
      <BitField start="8" size="2" name="CC4S" description="CC4S" />
      <BitField start="7" size="1" name="OC3CE" description="OC3CE" />
      <BitField start="4" size="3" name="OC3M" description="OC3M" />
      <BitField start="3" size="1" name="OC3PE" description="OC3PE" />
      <BitField start="2" size="1" name="OC3FE" description="OC3FE" />
      <BitField start="0" size="2" name="CC3S" description="CC3S" />
    </Register>
    <Register start="+0x1C" size="0" name="CCMR2_Input" access="Read/Write" description="capture/compare mode register 2 (input&#xa;          mode)" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="IC4F" description="Input capture 4 filter" />
      <BitField start="10" size="2" name="IC4PSC" description="Input capture 4 prescaler" />
      <BitField start="8" size="2" name="CC4S" description="Capture/Compare 4&#xa;              selection" />
      <BitField start="4" size="4" name="IC3F" description="Input capture 3 filter" />
      <BitField start="2" size="2" name="IC3PSC" description="Input capture 3 prescaler" />
      <BitField start="0" size="2" name="CC3S" description="Capture/compare 3&#xa;              selection" />
    </Register>
    <Register start="+0x20" size="0" name="CCER" access="Read/Write" description="capture/compare enable&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="15" size="1" name="CC4NP" description="Capture/Compare 4 output&#xa;              Polarity" />
      <BitField start="13" size="1" name="CC4P" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="12" size="1" name="CC4E" description="Capture/Compare 4 output&#xa;              enable" />
      <BitField start="11" size="1" name="CC3NP" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="9" size="1" name="CC3P" description="Capture/Compare 3 output&#xa;              Polarity" />
      <BitField start="8" size="1" name="CC3E" description="Capture/Compare 3 output&#xa;              enable" />
      <BitField start="7" size="1" name="CC2NP" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="5" size="1" name="CC2P" description="Capture/Compare 2 output&#xa;              Polarity" />
      <BitField start="4" size="1" name="CC2E" description="Capture/Compare 2 output&#xa;              enable" />
      <BitField start="3" size="1" name="CC1NP" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="1" size="1" name="CC1P" description="Capture/Compare 1 output&#xa;              Polarity" />
      <BitField start="0" size="1" name="CC1E" description="Capture/Compare 1 output&#xa;              enable" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT_L" description="low counter value" />
      <BitField start="16" size="16" name="CNT_H" description="High counter value" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="ARR_H" description="High Auto-reload value" />
      <BitField start="0" size="16" name="ARR_L" description="Low Auto-reload value" />
    </Register>
    <Register start="+0x34" size="0" name="CCR1" access="Read/Write" description="capture/compare register 1" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR1_H" description="High Capture/Compare 1&#xa;              value" />
      <BitField start="0" size="16" name="CCR1_L" description="Low Capture/Compare 1&#xa;              value" />
    </Register>
    <Register start="+0x38" size="0" name="CCR2" access="Read/Write" description="capture/compare register 2" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR2_H" description="High Capture/Compare 2&#xa;              value" />
      <BitField start="0" size="16" name="CCR2_L" description="Low Capture/Compare 2&#xa;              value" />
    </Register>
    <Register start="+0x3C" size="0" name="CCR3" access="Read/Write" description="capture/compare register 3" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR3_H" description="High Capture/Compare value" />
      <BitField start="0" size="16" name="CCR3_L" description="Low Capture/Compare value" />
    </Register>
    <Register start="+0x40" size="0" name="CCR4" access="Read/Write" description="capture/compare register 4" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="CCR4_H" description="High Capture/Compare value" />
      <BitField start="0" size="16" name="CCR4_L" description="Low Capture/Compare value" />
    </Register>
    <Register start="+0x48" size="0" name="DCR" access="Read/Write" description="DMA control register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="DBL" description="DMA burst length" />
      <BitField start="0" size="5" name="DBA" description="DMA base address" />
    </Register>
    <Register start="+0x4C" size="0" name="DMAR" access="Read/Write" description="DMA address for full transfer" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DMAB" description="DMA register for burst&#xa;              accesses" />
    </Register>
    <Register start="+0x60" size="0" name="AF1" access="Read/Write" description="TIM alternate function option register&#xa;          1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="4" name="ETRSEL" description="ETR source selection" />
    </Register>
    <Register start="+0x68" size="0" name="TISEL" access="Read/Write" description="TIM timer input selection&#xa;          register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="TI1SEL" description="TI1[0] to TI1[15] input&#xa;              selection" />
      <BitField start="8" size="4" name="TI2SEL" description="TI2[0] to TI2[15] input&#xa;              selection" />
      <BitField start="16" size="4" name="TI3SEL" description="TI3[0] to TI3[15] input&#xa;              selection" />
      <BitField start="24" size="4" name="TI4SEL" description="TI4[0] to TI4[15] input&#xa;              selection" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM6" start="0x40001000" description="Basic timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Low counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF Copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Low Auto-reload value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIM7" start="0x40001400" description="Basic timers">
    <Register start="+0x0" size="0" name="CR1" access="Read/Write" description="control register 1" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="1" name="UIFREMAP" description="UIF status bit remapping" />
      <BitField start="7" size="1" name="ARPE" description="Auto-reload preload enable" />
      <BitField start="3" size="1" name="OPM" description="One-pulse mode" />
      <BitField start="2" size="1" name="URS" description="Update request source" />
      <BitField start="1" size="1" name="UDIS" description="Update disable" />
      <BitField start="0" size="1" name="CEN" description="Counter enable" />
    </Register>
    <Register start="+0x4" size="0" name="CR2" access="Read/Write" description="control register 2" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="3" name="MMS" description="Master mode selection" />
    </Register>
    <Register start="+0xC" size="0" name="DIER" access="Read/Write" description="DMA/Interrupt enable register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="1" name="UDE" description="Update DMA request enable" />
      <BitField start="0" size="1" name="UIE" description="Update interrupt enable" />
    </Register>
    <Register start="+0x10" size="0" name="SR" access="Read/Write" description="status register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UIF" description="Update interrupt flag" />
    </Register>
    <Register start="+0x14" size="0" name="EGR" access="WriteOnly" description="event generation register" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UG" description="Update generation" />
    </Register>
    <Register start="+0x24" size="0" name="CNT" access="Read/Write" description="counter" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT" description="Low counter value" />
      <BitField start="31" size="1" name="UIFCPY" description="UIF Copy" />
    </Register>
    <Register start="+0x28" size="0" name="PSC" access="Read/Write" description="prescaler" reset_value="0x0000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PSC" description="Prescaler value" />
    </Register>
    <Register start="+0x2C" size="0" name="ARR" access="Read/Write" description="auto-reload register" reset_value="0x00000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="ARR" description="Low Auto-reload value" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E100" description="Nested Vectored Interrupt Controller">
    <Register name="NVIC_ISER0" description="Interrupt Set-Enable Register 0" start="0xE000E100">
      <BitField name="WWDG1" start="0" size="1" />
      <BitField name="PVD_PVM" start="1" size="1" />
      <BitField name="RTC_TAMP_STAMP_CSS_LSE" start="2" size="1" />
      <BitField name="RTC_WKUP" start="3" size="1" />
      <BitField name="FLASH" start="4" size="1" />
      <BitField name="RCC" start="5" size="1" />
      <BitField name="EXTI0" start="6" size="1" />
      <BitField name="EXTI1" start="7" size="1" />
      <BitField name="EXTI2" start="8" size="1" />
      <BitField name="EXTI3" start="9" size="1" />
      <BitField name="EXTI4" start="10" size="1" />
      <BitField name="DMA_STR0" start="11" size="1" />
      <BitField name="DMA_STR1" start="12" size="1" />
      <BitField name="DMA_STR2" start="13" size="1" />
      <BitField name="DMA_STR3" start="14" size="1" />
      <BitField name="DMA_STR4" start="15" size="1" />
      <BitField name="DMA_STR5" start="16" size="1" />
      <BitField name="DMA_STR6" start="17" size="1" />
      <BitField name="ADC1_2" start="18" size="1" />
      <BitField name="FDCAN1_IT0" start="19" size="1" />
      <BitField name="FDCAN2_IT0" start="20" size="1" />
      <BitField name="FDCAN1_IT1" start="21" size="1" />
      <BitField name="FDCAN2_IT1" start="22" size="1" />
      <BitField name="EXTI9_5" start="23" size="1" />
      <BitField name="TIM1_BRK" start="24" size="1" />
      <BitField name="TIM1_UP" start="25" size="1" />
      <BitField name="TIM1_TRG_COM" start="26" size="1" />
      <BitField name="TIM_CC" start="27" size="1" />
      <BitField name="TIM2" start="28" size="1" />
      <BitField name="TIM3" start="29" size="1" />
      <BitField name="TIM4" start="30" size="1" />
      <BitField name="I2C1_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER1" description="Interrupt Set-Enable Register 1" start="0xE000E104">
      <BitField name="I2C1_ER" start="0" size="1" />
      <BitField name="I2C2_EV" start="1" size="1" />
      <BitField name="I2C2_ER" start="2" size="1" />
      <BitField name="SPI1" start="3" size="1" />
      <BitField name="SPI2" start="4" size="1" />
      <BitField name="USART1" start="5" size="1" />
      <BitField name="USART2" start="6" size="1" />
      <BitField name="USART3" start="7" size="1" />
      <BitField name="EXTI15_10" start="8" size="1" />
      <BitField name="RTC_ALARM" start="9" size="1" />
      <BitField name="TIM8_BRK_TIM12" start="11" size="1" />
      <BitField name="TIM8_UP_TIM13" start="12" size="1" />
      <BitField name="TIM8_TRG_COM_TIM14" start="13" size="1" />
      <BitField name="TIM8_CC" start="14" size="1" />
      <BitField name="DMA1_STR7" start="15" size="1" />
      <BitField name="FMC" start="16" size="1" />
      <BitField name="SDMMC1" start="17" size="1" />
      <BitField name="TIM5" start="18" size="1" />
      <BitField name="SPI3" start="19" size="1" />
      <BitField name="UART4" start="20" size="1" />
      <BitField name="UART5" start="21" size="1" />
      <BitField name="TIM6_DAC" start="22" size="1" />
      <BitField name="TIM7" start="23" size="1" />
      <BitField name="DMA2_STR0" start="24" size="1" />
      <BitField name="DMA2_STR1" start="25" size="1" />
      <BitField name="DMA2_STR2" start="26" size="1" />
      <BitField name="DMA2_STR3" start="27" size="1" />
      <BitField name="DMA2_STR4" start="28" size="1" />
      <BitField name="ETH" start="29" size="1" />
      <BitField name="ETH_WKUP" start="30" size="1" />
      <BitField name="FDCAN_CAL" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER2" description="Interrupt Set-Enable Register 2" start="0xE000E108">
      <BitField name="DMA2_STR5" start="4" size="1" />
      <BitField name="DMA2_STR6" start="5" size="1" />
      <BitField name="DMA2_STR7" start="6" size="1" />
      <BitField name="USART6" start="7" size="1" />
      <BitField name="I2C3_EV" start="8" size="1" />
      <BitField name="I2C3_ER" start="9" size="1" />
      <BitField name="OTG_HS_EP1_OUT" start="10" size="1" />
      <BitField name="OTG_HS_EP1_IN" start="11" size="1" />
      <BitField name="OTG_HS_WKUP" start="12" size="1" />
      <BitField name="OTG_HS" start="13" size="1" />
      <BitField name="DCMI" start="14" size="1" />
      <BitField name="CRYP" start="15" size="1" />
      <BitField name="HASH_RNG" start="16" size="1" />
      <BitField name="FPU" start="17" size="1" />
      <BitField name="UART7" start="18" size="1" />
      <BitField name="UART8" start="19" size="1" />
      <BitField name="SPI4" start="20" size="1" />
      <BitField name="SPI5" start="21" size="1" />
      <BitField name="SPI6" start="22" size="1" />
      <BitField name="SAI1" start="23" size="1" />
      <BitField name="LTDC" start="24" size="1" />
      <BitField name="LTDC_ER" start="25" size="1" />
      <BitField name="DMA2D" start="26" size="1" />
      <BitField name="SAI2" start="27" size="1" />
      <BitField name="QUADSPI" start="28" size="1" />
      <BitField name="LPTIM1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="I2C4_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER3" description="Interrupt Set-Enable Register 3" start="0xE000E10C">
      <BitField name="I2C4_ER" start="0" size="1" />
      <BitField name="SPDIF" start="1" size="1" />
      <BitField name="OTG_FS_EP1_OUT" start="2" size="1" />
      <BitField name="OTG_FS_EP1_IN" start="3" size="1" />
      <BitField name="OTG_FS_WKUP" start="4" size="1" />
      <BitField name="OTG_FS" start="5" size="1" />
      <BitField name="DMAMUX1_OV" start="6" size="1" />
      <BitField name="HRTIM1_MST" start="7" size="1" />
      <BitField name="HRTIM1_TIMA" start="8" size="1" />
      <BitField name="HRTIM_TIMB" start="9" size="1" />
      <BitField name="HRTIM1_TIMC" start="10" size="1" />
      <BitField name="HRTIM1_TIMD" start="11" size="1" />
      <BitField name="HRTIM_TIME" start="12" size="1" />
      <BitField name="HRTIM1_FLT" start="13" size="1" />
      <BitField name="DFSDM1_FLT0" start="14" size="1" />
      <BitField name="DFSDM1_FLT1" start="15" size="1" />
      <BitField name="DFSDM1_FLT2" start="16" size="1" />
      <BitField name="DFSDM1_FLT3" start="17" size="1" />
      <BitField name="SAI3" start="18" size="1" />
      <BitField name="SWPMI1" start="19" size="1" />
      <BitField name="TIM15" start="20" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="MDIOS_WKUP" start="23" size="1" />
      <BitField name="MDIOS" start="24" size="1" />
      <BitField name="JPEG" start="25" size="1" />
      <BitField name="MDMA" start="26" size="1" />
      <BitField name="SDMMC" start="28" size="1" />
      <BitField name="HSEM0" start="29" size="1" />
      <BitField name="ADC3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER4" description="Interrupt Set-Enable Register 4" start="0xE000E110">
      <BitField name="DMAMUX2_OVR" start="0" size="1" />
      <BitField name="BDMA_CH1" start="1" size="1" />
      <BitField name="BDMA_CH2" start="2" size="1" />
      <BitField name="BDMA_CH3" start="3" size="1" />
      <BitField name="BDMA_CH4" start="4" size="1" />
      <BitField name="BDMA_CH5" start="5" size="1" />
      <BitField name="BDMA_CH6" start="6" size="1" />
      <BitField name="BDMA_CH7" start="7" size="1" />
      <BitField name="BDMA_CH8" start="8" size="1" />
      <BitField name="COMP" start="9" size="1" />
      <BitField name="LPTIM2" start="10" size="1" />
      <BitField name="LPTIM3" start="11" size="1" />
      <BitField name="LPTIM4" start="12" size="1" />
      <BitField name="LPTIM5" start="13" size="1" />
      <BitField name="LPUART" start="14" size="1" />
      <BitField name="WWDG1_RST" start="15" size="1" />
      <BitField name="CRS" start="16" size="1" />
      <BitField name="SAI4" start="18" size="1" />
      <BitField name="WKUP" start="21" size="1" />
    </Register>
    <Register name="NVIC_ICER0" description="Interrupt Clear-Enable Register 0" start="0xE000E180">
      <BitField name="WWDG1" start="0" size="1" />
      <BitField name="PVD_PVM" start="1" size="1" />
      <BitField name="RTC_TAMP_STAMP_CSS_LSE" start="2" size="1" />
      <BitField name="RTC_WKUP" start="3" size="1" />
      <BitField name="FLASH" start="4" size="1" />
      <BitField name="RCC" start="5" size="1" />
      <BitField name="EXTI0" start="6" size="1" />
      <BitField name="EXTI1" start="7" size="1" />
      <BitField name="EXTI2" start="8" size="1" />
      <BitField name="EXTI3" start="9" size="1" />
      <BitField name="EXTI4" start="10" size="1" />
      <BitField name="DMA_STR0" start="11" size="1" />
      <BitField name="DMA_STR1" start="12" size="1" />
      <BitField name="DMA_STR2" start="13" size="1" />
      <BitField name="DMA_STR3" start="14" size="1" />
      <BitField name="DMA_STR4" start="15" size="1" />
      <BitField name="DMA_STR5" start="16" size="1" />
      <BitField name="DMA_STR6" start="17" size="1" />
      <BitField name="ADC1_2" start="18" size="1" />
      <BitField name="FDCAN1_IT0" start="19" size="1" />
      <BitField name="FDCAN2_IT0" start="20" size="1" />
      <BitField name="FDCAN1_IT1" start="21" size="1" />
      <BitField name="FDCAN2_IT1" start="22" size="1" />
      <BitField name="EXTI9_5" start="23" size="1" />
      <BitField name="TIM1_BRK" start="24" size="1" />
      <BitField name="TIM1_UP" start="25" size="1" />
      <BitField name="TIM1_TRG_COM" start="26" size="1" />
      <BitField name="TIM_CC" start="27" size="1" />
      <BitField name="TIM2" start="28" size="1" />
      <BitField name="TIM3" start="29" size="1" />
      <BitField name="TIM4" start="30" size="1" />
      <BitField name="I2C1_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER1" description="Interrupt Clear-Enable Register 1" start="0xE000E184">
      <BitField name="I2C1_ER" start="0" size="1" />
      <BitField name="I2C2_EV" start="1" size="1" />
      <BitField name="I2C2_ER" start="2" size="1" />
      <BitField name="SPI1" start="3" size="1" />
      <BitField name="SPI2" start="4" size="1" />
      <BitField name="USART1" start="5" size="1" />
      <BitField name="USART2" start="6" size="1" />
      <BitField name="USART3" start="7" size="1" />
      <BitField name="EXTI15_10" start="8" size="1" />
      <BitField name="RTC_ALARM" start="9" size="1" />
      <BitField name="TIM8_BRK_TIM12" start="11" size="1" />
      <BitField name="TIM8_UP_TIM13" start="12" size="1" />
      <BitField name="TIM8_TRG_COM_TIM14" start="13" size="1" />
      <BitField name="TIM8_CC" start="14" size="1" />
      <BitField name="DMA1_STR7" start="15" size="1" />
      <BitField name="FMC" start="16" size="1" />
      <BitField name="SDMMC1" start="17" size="1" />
      <BitField name="TIM5" start="18" size="1" />
      <BitField name="SPI3" start="19" size="1" />
      <BitField name="UART4" start="20" size="1" />
      <BitField name="UART5" start="21" size="1" />
      <BitField name="TIM6_DAC" start="22" size="1" />
      <BitField name="TIM7" start="23" size="1" />
      <BitField name="DMA2_STR0" start="24" size="1" />
      <BitField name="DMA2_STR1" start="25" size="1" />
      <BitField name="DMA2_STR2" start="26" size="1" />
      <BitField name="DMA2_STR3" start="27" size="1" />
      <BitField name="DMA2_STR4" start="28" size="1" />
      <BitField name="ETH" start="29" size="1" />
      <BitField name="ETH_WKUP" start="30" size="1" />
      <BitField name="FDCAN_CAL" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER2" description="Interrupt Clear-Enable Register 2" start="0xE000E188">
      <BitField name="DMA2_STR5" start="4" size="1" />
      <BitField name="DMA2_STR6" start="5" size="1" />
      <BitField name="DMA2_STR7" start="6" size="1" />
      <BitField name="USART6" start="7" size="1" />
      <BitField name="I2C3_EV" start="8" size="1" />
      <BitField name="I2C3_ER" start="9" size="1" />
      <BitField name="OTG_HS_EP1_OUT" start="10" size="1" />
      <BitField name="OTG_HS_EP1_IN" start="11" size="1" />
      <BitField name="OTG_HS_WKUP" start="12" size="1" />
      <BitField name="OTG_HS" start="13" size="1" />
      <BitField name="DCMI" start="14" size="1" />
      <BitField name="CRYP" start="15" size="1" />
      <BitField name="HASH_RNG" start="16" size="1" />
      <BitField name="FPU" start="17" size="1" />
      <BitField name="UART7" start="18" size="1" />
      <BitField name="UART8" start="19" size="1" />
      <BitField name="SPI4" start="20" size="1" />
      <BitField name="SPI5" start="21" size="1" />
      <BitField name="SPI6" start="22" size="1" />
      <BitField name="SAI1" start="23" size="1" />
      <BitField name="LTDC" start="24" size="1" />
      <BitField name="LTDC_ER" start="25" size="1" />
      <BitField name="DMA2D" start="26" size="1" />
      <BitField name="SAI2" start="27" size="1" />
      <BitField name="QUADSPI" start="28" size="1" />
      <BitField name="LPTIM1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="I2C4_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER3" description="Interrupt Clear-Enable Register 3" start="0xE000E18C">
      <BitField name="I2C4_ER" start="0" size="1" />
      <BitField name="SPDIF" start="1" size="1" />
      <BitField name="OTG_FS_EP1_OUT" start="2" size="1" />
      <BitField name="OTG_FS_EP1_IN" start="3" size="1" />
      <BitField name="OTG_FS_WKUP" start="4" size="1" />
      <BitField name="OTG_FS" start="5" size="1" />
      <BitField name="DMAMUX1_OV" start="6" size="1" />
      <BitField name="HRTIM1_MST" start="7" size="1" />
      <BitField name="HRTIM1_TIMA" start="8" size="1" />
      <BitField name="HRTIM_TIMB" start="9" size="1" />
      <BitField name="HRTIM1_TIMC" start="10" size="1" />
      <BitField name="HRTIM1_TIMD" start="11" size="1" />
      <BitField name="HRTIM_TIME" start="12" size="1" />
      <BitField name="HRTIM1_FLT" start="13" size="1" />
      <BitField name="DFSDM1_FLT0" start="14" size="1" />
      <BitField name="DFSDM1_FLT1" start="15" size="1" />
      <BitField name="DFSDM1_FLT2" start="16" size="1" />
      <BitField name="DFSDM1_FLT3" start="17" size="1" />
      <BitField name="SAI3" start="18" size="1" />
      <BitField name="SWPMI1" start="19" size="1" />
      <BitField name="TIM15" start="20" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="MDIOS_WKUP" start="23" size="1" />
      <BitField name="MDIOS" start="24" size="1" />
      <BitField name="JPEG" start="25" size="1" />
      <BitField name="MDMA" start="26" size="1" />
      <BitField name="SDMMC" start="28" size="1" />
      <BitField name="HSEM0" start="29" size="1" />
      <BitField name="ADC3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER4" description="Interrupt Clear-Enable Register 4" start="0xE000E190">
      <BitField name="DMAMUX2_OVR" start="0" size="1" />
      <BitField name="BDMA_CH1" start="1" size="1" />
      <BitField name="BDMA_CH2" start="2" size="1" />
      <BitField name="BDMA_CH3" start="3" size="1" />
      <BitField name="BDMA_CH4" start="4" size="1" />
      <BitField name="BDMA_CH5" start="5" size="1" />
      <BitField name="BDMA_CH6" start="6" size="1" />
      <BitField name="BDMA_CH7" start="7" size="1" />
      <BitField name="BDMA_CH8" start="8" size="1" />
      <BitField name="COMP" start="9" size="1" />
      <BitField name="LPTIM2" start="10" size="1" />
      <BitField name="LPTIM3" start="11" size="1" />
      <BitField name="LPTIM4" start="12" size="1" />
      <BitField name="LPTIM5" start="13" size="1" />
      <BitField name="LPUART" start="14" size="1" />
      <BitField name="WWDG1_RST" start="15" size="1" />
      <BitField name="CRS" start="16" size="1" />
      <BitField name="SAI4" start="18" size="1" />
      <BitField name="WKUP" start="21" size="1" />
    </Register>
    <Register name="NVIC_ISPR0" description="Interrupt Set-Pending Register 0" start="0xE000E200">
      <BitField name="WWDG1" start="0" size="1" />
      <BitField name="PVD_PVM" start="1" size="1" />
      <BitField name="RTC_TAMP_STAMP_CSS_LSE" start="2" size="1" />
      <BitField name="RTC_WKUP" start="3" size="1" />
      <BitField name="FLASH" start="4" size="1" />
      <BitField name="RCC" start="5" size="1" />
      <BitField name="EXTI0" start="6" size="1" />
      <BitField name="EXTI1" start="7" size="1" />
      <BitField name="EXTI2" start="8" size="1" />
      <BitField name="EXTI3" start="9" size="1" />
      <BitField name="EXTI4" start="10" size="1" />
      <BitField name="DMA_STR0" start="11" size="1" />
      <BitField name="DMA_STR1" start="12" size="1" />
      <BitField name="DMA_STR2" start="13" size="1" />
      <BitField name="DMA_STR3" start="14" size="1" />
      <BitField name="DMA_STR4" start="15" size="1" />
      <BitField name="DMA_STR5" start="16" size="1" />
      <BitField name="DMA_STR6" start="17" size="1" />
      <BitField name="ADC1_2" start="18" size="1" />
      <BitField name="FDCAN1_IT0" start="19" size="1" />
      <BitField name="FDCAN2_IT0" start="20" size="1" />
      <BitField name="FDCAN1_IT1" start="21" size="1" />
      <BitField name="FDCAN2_IT1" start="22" size="1" />
      <BitField name="EXTI9_5" start="23" size="1" />
      <BitField name="TIM1_BRK" start="24" size="1" />
      <BitField name="TIM1_UP" start="25" size="1" />
      <BitField name="TIM1_TRG_COM" start="26" size="1" />
      <BitField name="TIM_CC" start="27" size="1" />
      <BitField name="TIM2" start="28" size="1" />
      <BitField name="TIM3" start="29" size="1" />
      <BitField name="TIM4" start="30" size="1" />
      <BitField name="I2C1_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR1" description="Interrupt Set-Pending Register 1" start="0xE000E204">
      <BitField name="I2C1_ER" start="0" size="1" />
      <BitField name="I2C2_EV" start="1" size="1" />
      <BitField name="I2C2_ER" start="2" size="1" />
      <BitField name="SPI1" start="3" size="1" />
      <BitField name="SPI2" start="4" size="1" />
      <BitField name="USART1" start="5" size="1" />
      <BitField name="USART2" start="6" size="1" />
      <BitField name="USART3" start="7" size="1" />
      <BitField name="EXTI15_10" start="8" size="1" />
      <BitField name="RTC_ALARM" start="9" size="1" />
      <BitField name="TIM8_BRK_TIM12" start="11" size="1" />
      <BitField name="TIM8_UP_TIM13" start="12" size="1" />
      <BitField name="TIM8_TRG_COM_TIM14" start="13" size="1" />
      <BitField name="TIM8_CC" start="14" size="1" />
      <BitField name="DMA1_STR7" start="15" size="1" />
      <BitField name="FMC" start="16" size="1" />
      <BitField name="SDMMC1" start="17" size="1" />
      <BitField name="TIM5" start="18" size="1" />
      <BitField name="SPI3" start="19" size="1" />
      <BitField name="UART4" start="20" size="1" />
      <BitField name="UART5" start="21" size="1" />
      <BitField name="TIM6_DAC" start="22" size="1" />
      <BitField name="TIM7" start="23" size="1" />
      <BitField name="DMA2_STR0" start="24" size="1" />
      <BitField name="DMA2_STR1" start="25" size="1" />
      <BitField name="DMA2_STR2" start="26" size="1" />
      <BitField name="DMA2_STR3" start="27" size="1" />
      <BitField name="DMA2_STR4" start="28" size="1" />
      <BitField name="ETH" start="29" size="1" />
      <BitField name="ETH_WKUP" start="30" size="1" />
      <BitField name="FDCAN_CAL" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR2" description="Interrupt Set-Pending Register 2" start="0xE000E208">
      <BitField name="DMA2_STR5" start="4" size="1" />
      <BitField name="DMA2_STR6" start="5" size="1" />
      <BitField name="DMA2_STR7" start="6" size="1" />
      <BitField name="USART6" start="7" size="1" />
      <BitField name="I2C3_EV" start="8" size="1" />
      <BitField name="I2C3_ER" start="9" size="1" />
      <BitField name="OTG_HS_EP1_OUT" start="10" size="1" />
      <BitField name="OTG_HS_EP1_IN" start="11" size="1" />
      <BitField name="OTG_HS_WKUP" start="12" size="1" />
      <BitField name="OTG_HS" start="13" size="1" />
      <BitField name="DCMI" start="14" size="1" />
      <BitField name="CRYP" start="15" size="1" />
      <BitField name="HASH_RNG" start="16" size="1" />
      <BitField name="FPU" start="17" size="1" />
      <BitField name="UART7" start="18" size="1" />
      <BitField name="UART8" start="19" size="1" />
      <BitField name="SPI4" start="20" size="1" />
      <BitField name="SPI5" start="21" size="1" />
      <BitField name="SPI6" start="22" size="1" />
      <BitField name="SAI1" start="23" size="1" />
      <BitField name="LTDC" start="24" size="1" />
      <BitField name="LTDC_ER" start="25" size="1" />
      <BitField name="DMA2D" start="26" size="1" />
      <BitField name="SAI2" start="27" size="1" />
      <BitField name="QUADSPI" start="28" size="1" />
      <BitField name="LPTIM1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="I2C4_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR3" description="Interrupt Set-Pending Register 3" start="0xE000E20C">
      <BitField name="I2C4_ER" start="0" size="1" />
      <BitField name="SPDIF" start="1" size="1" />
      <BitField name="OTG_FS_EP1_OUT" start="2" size="1" />
      <BitField name="OTG_FS_EP1_IN" start="3" size="1" />
      <BitField name="OTG_FS_WKUP" start="4" size="1" />
      <BitField name="OTG_FS" start="5" size="1" />
      <BitField name="DMAMUX1_OV" start="6" size="1" />
      <BitField name="HRTIM1_MST" start="7" size="1" />
      <BitField name="HRTIM1_TIMA" start="8" size="1" />
      <BitField name="HRTIM_TIMB" start="9" size="1" />
      <BitField name="HRTIM1_TIMC" start="10" size="1" />
      <BitField name="HRTIM1_TIMD" start="11" size="1" />
      <BitField name="HRTIM_TIME" start="12" size="1" />
      <BitField name="HRTIM1_FLT" start="13" size="1" />
      <BitField name="DFSDM1_FLT0" start="14" size="1" />
      <BitField name="DFSDM1_FLT1" start="15" size="1" />
      <BitField name="DFSDM1_FLT2" start="16" size="1" />
      <BitField name="DFSDM1_FLT3" start="17" size="1" />
      <BitField name="SAI3" start="18" size="1" />
      <BitField name="SWPMI1" start="19" size="1" />
      <BitField name="TIM15" start="20" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="MDIOS_WKUP" start="23" size="1" />
      <BitField name="MDIOS" start="24" size="1" />
      <BitField name="JPEG" start="25" size="1" />
      <BitField name="MDMA" start="26" size="1" />
      <BitField name="SDMMC" start="28" size="1" />
      <BitField name="HSEM0" start="29" size="1" />
      <BitField name="ADC3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR4" description="Interrupt Set-Pending Register 4" start="0xE000E210">
      <BitField name="DMAMUX2_OVR" start="0" size="1" />
      <BitField name="BDMA_CH1" start="1" size="1" />
      <BitField name="BDMA_CH2" start="2" size="1" />
      <BitField name="BDMA_CH3" start="3" size="1" />
      <BitField name="BDMA_CH4" start="4" size="1" />
      <BitField name="BDMA_CH5" start="5" size="1" />
      <BitField name="BDMA_CH6" start="6" size="1" />
      <BitField name="BDMA_CH7" start="7" size="1" />
      <BitField name="BDMA_CH8" start="8" size="1" />
      <BitField name="COMP" start="9" size="1" />
      <BitField name="LPTIM2" start="10" size="1" />
      <BitField name="LPTIM3" start="11" size="1" />
      <BitField name="LPTIM4" start="12" size="1" />
      <BitField name="LPTIM5" start="13" size="1" />
      <BitField name="LPUART" start="14" size="1" />
      <BitField name="WWDG1_RST" start="15" size="1" />
      <BitField name="CRS" start="16" size="1" />
      <BitField name="SAI4" start="18" size="1" />
      <BitField name="WKUP" start="21" size="1" />
    </Register>
    <Register name="NVIC_ICPR0" description="Interrupt Clear-Pending Register 0" start="0xE000E280">
      <BitField name="WWDG1" start="0" size="1" />
      <BitField name="PVD_PVM" start="1" size="1" />
      <BitField name="RTC_TAMP_STAMP_CSS_LSE" start="2" size="1" />
      <BitField name="RTC_WKUP" start="3" size="1" />
      <BitField name="FLASH" start="4" size="1" />
      <BitField name="RCC" start="5" size="1" />
      <BitField name="EXTI0" start="6" size="1" />
      <BitField name="EXTI1" start="7" size="1" />
      <BitField name="EXTI2" start="8" size="1" />
      <BitField name="EXTI3" start="9" size="1" />
      <BitField name="EXTI4" start="10" size="1" />
      <BitField name="DMA_STR0" start="11" size="1" />
      <BitField name="DMA_STR1" start="12" size="1" />
      <BitField name="DMA_STR2" start="13" size="1" />
      <BitField name="DMA_STR3" start="14" size="1" />
      <BitField name="DMA_STR4" start="15" size="1" />
      <BitField name="DMA_STR5" start="16" size="1" />
      <BitField name="DMA_STR6" start="17" size="1" />
      <BitField name="ADC1_2" start="18" size="1" />
      <BitField name="FDCAN1_IT0" start="19" size="1" />
      <BitField name="FDCAN2_IT0" start="20" size="1" />
      <BitField name="FDCAN1_IT1" start="21" size="1" />
      <BitField name="FDCAN2_IT1" start="22" size="1" />
      <BitField name="EXTI9_5" start="23" size="1" />
      <BitField name="TIM1_BRK" start="24" size="1" />
      <BitField name="TIM1_UP" start="25" size="1" />
      <BitField name="TIM1_TRG_COM" start="26" size="1" />
      <BitField name="TIM_CC" start="27" size="1" />
      <BitField name="TIM2" start="28" size="1" />
      <BitField name="TIM3" start="29" size="1" />
      <BitField name="TIM4" start="30" size="1" />
      <BitField name="I2C1_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR1" description="Interrupt Clear-Pending Register 1" start="0xE000E284">
      <BitField name="I2C1_ER" start="0" size="1" />
      <BitField name="I2C2_EV" start="1" size="1" />
      <BitField name="I2C2_ER" start="2" size="1" />
      <BitField name="SPI1" start="3" size="1" />
      <BitField name="SPI2" start="4" size="1" />
      <BitField name="USART1" start="5" size="1" />
      <BitField name="USART2" start="6" size="1" />
      <BitField name="USART3" start="7" size="1" />
      <BitField name="EXTI15_10" start="8" size="1" />
      <BitField name="RTC_ALARM" start="9" size="1" />
      <BitField name="TIM8_BRK_TIM12" start="11" size="1" />
      <BitField name="TIM8_UP_TIM13" start="12" size="1" />
      <BitField name="TIM8_TRG_COM_TIM14" start="13" size="1" />
      <BitField name="TIM8_CC" start="14" size="1" />
      <BitField name="DMA1_STR7" start="15" size="1" />
      <BitField name="FMC" start="16" size="1" />
      <BitField name="SDMMC1" start="17" size="1" />
      <BitField name="TIM5" start="18" size="1" />
      <BitField name="SPI3" start="19" size="1" />
      <BitField name="UART4" start="20" size="1" />
      <BitField name="UART5" start="21" size="1" />
      <BitField name="TIM6_DAC" start="22" size="1" />
      <BitField name="TIM7" start="23" size="1" />
      <BitField name="DMA2_STR0" start="24" size="1" />
      <BitField name="DMA2_STR1" start="25" size="1" />
      <BitField name="DMA2_STR2" start="26" size="1" />
      <BitField name="DMA2_STR3" start="27" size="1" />
      <BitField name="DMA2_STR4" start="28" size="1" />
      <BitField name="ETH" start="29" size="1" />
      <BitField name="ETH_WKUP" start="30" size="1" />
      <BitField name="FDCAN_CAL" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR2" description="Interrupt Clear-Pending Register 2" start="0xE000E288">
      <BitField name="DMA2_STR5" start="4" size="1" />
      <BitField name="DMA2_STR6" start="5" size="1" />
      <BitField name="DMA2_STR7" start="6" size="1" />
      <BitField name="USART6" start="7" size="1" />
      <BitField name="I2C3_EV" start="8" size="1" />
      <BitField name="I2C3_ER" start="9" size="1" />
      <BitField name="OTG_HS_EP1_OUT" start="10" size="1" />
      <BitField name="OTG_HS_EP1_IN" start="11" size="1" />
      <BitField name="OTG_HS_WKUP" start="12" size="1" />
      <BitField name="OTG_HS" start="13" size="1" />
      <BitField name="DCMI" start="14" size="1" />
      <BitField name="CRYP" start="15" size="1" />
      <BitField name="HASH_RNG" start="16" size="1" />
      <BitField name="FPU" start="17" size="1" />
      <BitField name="UART7" start="18" size="1" />
      <BitField name="UART8" start="19" size="1" />
      <BitField name="SPI4" start="20" size="1" />
      <BitField name="SPI5" start="21" size="1" />
      <BitField name="SPI6" start="22" size="1" />
      <BitField name="SAI1" start="23" size="1" />
      <BitField name="LTDC" start="24" size="1" />
      <BitField name="LTDC_ER" start="25" size="1" />
      <BitField name="DMA2D" start="26" size="1" />
      <BitField name="SAI2" start="27" size="1" />
      <BitField name="QUADSPI" start="28" size="1" />
      <BitField name="LPTIM1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="I2C4_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR3" description="Interrupt Clear-Pending Register 3" start="0xE000E28C">
      <BitField name="I2C4_ER" start="0" size="1" />
      <BitField name="SPDIF" start="1" size="1" />
      <BitField name="OTG_FS_EP1_OUT" start="2" size="1" />
      <BitField name="OTG_FS_EP1_IN" start="3" size="1" />
      <BitField name="OTG_FS_WKUP" start="4" size="1" />
      <BitField name="OTG_FS" start="5" size="1" />
      <BitField name="DMAMUX1_OV" start="6" size="1" />
      <BitField name="HRTIM1_MST" start="7" size="1" />
      <BitField name="HRTIM1_TIMA" start="8" size="1" />
      <BitField name="HRTIM_TIMB" start="9" size="1" />
      <BitField name="HRTIM1_TIMC" start="10" size="1" />
      <BitField name="HRTIM1_TIMD" start="11" size="1" />
      <BitField name="HRTIM_TIME" start="12" size="1" />
      <BitField name="HRTIM1_FLT" start="13" size="1" />
      <BitField name="DFSDM1_FLT0" start="14" size="1" />
      <BitField name="DFSDM1_FLT1" start="15" size="1" />
      <BitField name="DFSDM1_FLT2" start="16" size="1" />
      <BitField name="DFSDM1_FLT3" start="17" size="1" />
      <BitField name="SAI3" start="18" size="1" />
      <BitField name="SWPMI1" start="19" size="1" />
      <BitField name="TIM15" start="20" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="MDIOS_WKUP" start="23" size="1" />
      <BitField name="MDIOS" start="24" size="1" />
      <BitField name="JPEG" start="25" size="1" />
      <BitField name="MDMA" start="26" size="1" />
      <BitField name="SDMMC" start="28" size="1" />
      <BitField name="HSEM0" start="29" size="1" />
      <BitField name="ADC3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR4" description="Interrupt Clear-Pending Register 4" start="0xE000E290">
      <BitField name="DMAMUX2_OVR" start="0" size="1" />
      <BitField name="BDMA_CH1" start="1" size="1" />
      <BitField name="BDMA_CH2" start="2" size="1" />
      <BitField name="BDMA_CH3" start="3" size="1" />
      <BitField name="BDMA_CH4" start="4" size="1" />
      <BitField name="BDMA_CH5" start="5" size="1" />
      <BitField name="BDMA_CH6" start="6" size="1" />
      <BitField name="BDMA_CH7" start="7" size="1" />
      <BitField name="BDMA_CH8" start="8" size="1" />
      <BitField name="COMP" start="9" size="1" />
      <BitField name="LPTIM2" start="10" size="1" />
      <BitField name="LPTIM3" start="11" size="1" />
      <BitField name="LPTIM4" start="12" size="1" />
      <BitField name="LPTIM5" start="13" size="1" />
      <BitField name="LPUART" start="14" size="1" />
      <BitField name="WWDG1_RST" start="15" size="1" />
      <BitField name="CRS" start="16" size="1" />
      <BitField name="SAI4" start="18" size="1" />
      <BitField name="WKUP" start="21" size="1" />
    </Register>
    <Register name="NVIC_IABR0" description="Interrupt Active Bit Register 0" start="0xE000E300" access="ReadOnly">
      <BitField name="WWDG1" start="0" size="1" />
      <BitField name="PVD_PVM" start="1" size="1" />
      <BitField name="RTC_TAMP_STAMP_CSS_LSE" start="2" size="1" />
      <BitField name="RTC_WKUP" start="3" size="1" />
      <BitField name="FLASH" start="4" size="1" />
      <BitField name="RCC" start="5" size="1" />
      <BitField name="EXTI0" start="6" size="1" />
      <BitField name="EXTI1" start="7" size="1" />
      <BitField name="EXTI2" start="8" size="1" />
      <BitField name="EXTI3" start="9" size="1" />
      <BitField name="EXTI4" start="10" size="1" />
      <BitField name="DMA_STR0" start="11" size="1" />
      <BitField name="DMA_STR1" start="12" size="1" />
      <BitField name="DMA_STR2" start="13" size="1" />
      <BitField name="DMA_STR3" start="14" size="1" />
      <BitField name="DMA_STR4" start="15" size="1" />
      <BitField name="DMA_STR5" start="16" size="1" />
      <BitField name="DMA_STR6" start="17" size="1" />
      <BitField name="ADC1_2" start="18" size="1" />
      <BitField name="FDCAN1_IT0" start="19" size="1" />
      <BitField name="FDCAN2_IT0" start="20" size="1" />
      <BitField name="FDCAN1_IT1" start="21" size="1" />
      <BitField name="FDCAN2_IT1" start="22" size="1" />
      <BitField name="EXTI9_5" start="23" size="1" />
      <BitField name="TIM1_BRK" start="24" size="1" />
      <BitField name="TIM1_UP" start="25" size="1" />
      <BitField name="TIM1_TRG_COM" start="26" size="1" />
      <BitField name="TIM_CC" start="27" size="1" />
      <BitField name="TIM2" start="28" size="1" />
      <BitField name="TIM3" start="29" size="1" />
      <BitField name="TIM4" start="30" size="1" />
      <BitField name="I2C1_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR1" description="Interrupt Active Bit Register 1" start="0xE000E304" access="ReadOnly">
      <BitField name="I2C1_ER" start="0" size="1" />
      <BitField name="I2C2_EV" start="1" size="1" />
      <BitField name="I2C2_ER" start="2" size="1" />
      <BitField name="SPI1" start="3" size="1" />
      <BitField name="SPI2" start="4" size="1" />
      <BitField name="USART1" start="5" size="1" />
      <BitField name="USART2" start="6" size="1" />
      <BitField name="USART3" start="7" size="1" />
      <BitField name="EXTI15_10" start="8" size="1" />
      <BitField name="RTC_ALARM" start="9" size="1" />
      <BitField name="TIM8_BRK_TIM12" start="11" size="1" />
      <BitField name="TIM8_UP_TIM13" start="12" size="1" />
      <BitField name="TIM8_TRG_COM_TIM14" start="13" size="1" />
      <BitField name="TIM8_CC" start="14" size="1" />
      <BitField name="DMA1_STR7" start="15" size="1" />
      <BitField name="FMC" start="16" size="1" />
      <BitField name="SDMMC1" start="17" size="1" />
      <BitField name="TIM5" start="18" size="1" />
      <BitField name="SPI3" start="19" size="1" />
      <BitField name="UART4" start="20" size="1" />
      <BitField name="UART5" start="21" size="1" />
      <BitField name="TIM6_DAC" start="22" size="1" />
      <BitField name="TIM7" start="23" size="1" />
      <BitField name="DMA2_STR0" start="24" size="1" />
      <BitField name="DMA2_STR1" start="25" size="1" />
      <BitField name="DMA2_STR2" start="26" size="1" />
      <BitField name="DMA2_STR3" start="27" size="1" />
      <BitField name="DMA2_STR4" start="28" size="1" />
      <BitField name="ETH" start="29" size="1" />
      <BitField name="ETH_WKUP" start="30" size="1" />
      <BitField name="FDCAN_CAL" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR2" description="Interrupt Active Bit Register 2" start="0xE000E308" access="ReadOnly">
      <BitField name="DMA2_STR5" start="4" size="1" />
      <BitField name="DMA2_STR6" start="5" size="1" />
      <BitField name="DMA2_STR7" start="6" size="1" />
      <BitField name="USART6" start="7" size="1" />
      <BitField name="I2C3_EV" start="8" size="1" />
      <BitField name="I2C3_ER" start="9" size="1" />
      <BitField name="OTG_HS_EP1_OUT" start="10" size="1" />
      <BitField name="OTG_HS_EP1_IN" start="11" size="1" />
      <BitField name="OTG_HS_WKUP" start="12" size="1" />
      <BitField name="OTG_HS" start="13" size="1" />
      <BitField name="DCMI" start="14" size="1" />
      <BitField name="CRYP" start="15" size="1" />
      <BitField name="HASH_RNG" start="16" size="1" />
      <BitField name="FPU" start="17" size="1" />
      <BitField name="UART7" start="18" size="1" />
      <BitField name="UART8" start="19" size="1" />
      <BitField name="SPI4" start="20" size="1" />
      <BitField name="SPI5" start="21" size="1" />
      <BitField name="SPI6" start="22" size="1" />
      <BitField name="SAI1" start="23" size="1" />
      <BitField name="LTDC" start="24" size="1" />
      <BitField name="LTDC_ER" start="25" size="1" />
      <BitField name="DMA2D" start="26" size="1" />
      <BitField name="SAI2" start="27" size="1" />
      <BitField name="QUADSPI" start="28" size="1" />
      <BitField name="LPTIM1" start="29" size="1" />
      <BitField name="CEC" start="30" size="1" />
      <BitField name="I2C4_EV" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR3" description="Interrupt Active Bit Register 3" start="0xE000E30C" access="ReadOnly">
      <BitField name="I2C4_ER" start="0" size="1" />
      <BitField name="SPDIF" start="1" size="1" />
      <BitField name="OTG_FS_EP1_OUT" start="2" size="1" />
      <BitField name="OTG_FS_EP1_IN" start="3" size="1" />
      <BitField name="OTG_FS_WKUP" start="4" size="1" />
      <BitField name="OTG_FS" start="5" size="1" />
      <BitField name="DMAMUX1_OV" start="6" size="1" />
      <BitField name="HRTIM1_MST" start="7" size="1" />
      <BitField name="HRTIM1_TIMA" start="8" size="1" />
      <BitField name="HRTIM_TIMB" start="9" size="1" />
      <BitField name="HRTIM1_TIMC" start="10" size="1" />
      <BitField name="HRTIM1_TIMD" start="11" size="1" />
      <BitField name="HRTIM_TIME" start="12" size="1" />
      <BitField name="HRTIM1_FLT" start="13" size="1" />
      <BitField name="DFSDM1_FLT0" start="14" size="1" />
      <BitField name="DFSDM1_FLT1" start="15" size="1" />
      <BitField name="DFSDM1_FLT2" start="16" size="1" />
      <BitField name="DFSDM1_FLT3" start="17" size="1" />
      <BitField name="SAI3" start="18" size="1" />
      <BitField name="SWPMI1" start="19" size="1" />
      <BitField name="TIM15" start="20" size="1" />
      <BitField name="TIM16" start="21" size="1" />
      <BitField name="TIM17" start="22" size="1" />
      <BitField name="MDIOS_WKUP" start="23" size="1" />
      <BitField name="MDIOS" start="24" size="1" />
      <BitField name="JPEG" start="25" size="1" />
      <BitField name="MDMA" start="26" size="1" />
      <BitField name="SDMMC" start="28" size="1" />
      <BitField name="HSEM0" start="29" size="1" />
      <BitField name="ADC3" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR4" description="Interrupt Active Bit Register 4" start="0xE000E310" access="ReadOnly">
      <BitField name="DMAMUX2_OVR" start="0" size="1" />
      <BitField name="BDMA_CH1" start="1" size="1" />
      <BitField name="BDMA_CH2" start="2" size="1" />
      <BitField name="BDMA_CH3" start="3" size="1" />
      <BitField name="BDMA_CH4" start="4" size="1" />
      <BitField name="BDMA_CH5" start="5" size="1" />
      <BitField name="BDMA_CH6" start="6" size="1" />
      <BitField name="BDMA_CH7" start="7" size="1" />
      <BitField name="BDMA_CH8" start="8" size="1" />
      <BitField name="COMP" start="9" size="1" />
      <BitField name="LPTIM2" start="10" size="1" />
      <BitField name="LPTIM3" start="11" size="1" />
      <BitField name="LPTIM4" start="12" size="1" />
      <BitField name="LPTIM5" start="13" size="1" />
      <BitField name="LPUART" start="14" size="1" />
      <BitField name="WWDG1_RST" start="15" size="1" />
      <BitField name="CRS" start="16" size="1" />
      <BitField name="SAI4" start="18" size="1" />
      <BitField name="WKUP" start="21" size="1" />
    </Register>
    <Register name="NVIC_IPR0" description="Interrupt Priority Register 0" start="0xE000E400">
      <BitField name="WWDG1" start="4" size="4" />
      <BitField name="PVD_PVM" start="12" size="4" />
      <BitField name="RTC_TAMP_STAMP_CSS_LSE" start="20" size="4" />
      <BitField name="RTC_WKUP" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR1" description="Interrupt Priority Register 1" start="0xE000E404">
      <BitField name="FLASH" start="4" size="4" />
      <BitField name="RCC" start="12" size="4" />
      <BitField name="EXTI0" start="20" size="4" />
      <BitField name="EXTI1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR2" description="Interrupt Priority Register 2" start="0xE000E408">
      <BitField name="EXTI2" start="4" size="4" />
      <BitField name="EXTI3" start="12" size="4" />
      <BitField name="EXTI4" start="20" size="4" />
      <BitField name="DMA_STR0" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR3" description="Interrupt Priority Register 3" start="0xE000E40C">
      <BitField name="DMA_STR1" start="4" size="4" />
      <BitField name="DMA_STR2" start="12" size="4" />
      <BitField name="DMA_STR3" start="20" size="4" />
      <BitField name="DMA_STR4" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR4" description="Interrupt Priority Register 4" start="0xE000E410">
      <BitField name="DMA_STR5" start="4" size="4" />
      <BitField name="DMA_STR6" start="12" size="4" />
      <BitField name="ADC1_2" start="20" size="4" />
      <BitField name="FDCAN1_IT0" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR5" description="Interrupt Priority Register 5" start="0xE000E414">
      <BitField name="FDCAN2_IT0" start="4" size="4" />
      <BitField name="FDCAN1_IT1" start="12" size="4" />
      <BitField name="FDCAN2_IT1" start="20" size="4" />
      <BitField name="EXTI9_5" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR6" description="Interrupt Priority Register 6" start="0xE000E418">
      <BitField name="TIM1_BRK" start="4" size="4" />
      <BitField name="TIM1_UP" start="12" size="4" />
      <BitField name="TIM1_TRG_COM" start="20" size="4" />
      <BitField name="TIM_CC" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR7" description="Interrupt Priority Register 7" start="0xE000E41C">
      <BitField name="TIM2" start="4" size="4" />
      <BitField name="TIM3" start="12" size="4" />
      <BitField name="TIM4" start="20" size="4" />
      <BitField name="I2C1_EV" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR8" description="Interrupt Priority Register 8" start="0xE000E420">
      <BitField name="I2C1_ER" start="4" size="4" />
      <BitField name="I2C2_EV" start="12" size="4" />
      <BitField name="I2C2_ER" start="20" size="4" />
      <BitField name="SPI1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR9" description="Interrupt Priority Register 9" start="0xE000E424">
      <BitField name="SPI2" start="4" size="4" />
      <BitField name="USART1" start="12" size="4" />
      <BitField name="USART2" start="20" size="4" />
      <BitField name="USART3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR10" description="Interrupt Priority Register 10" start="0xE000E428">
      <BitField name="EXTI15_10" start="4" size="4" />
      <BitField name="RTC_ALARM" start="12" size="4" />
      <BitField name="TIM8_BRK_TIM12" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR11" description="Interrupt Priority Register 11" start="0xE000E42C">
      <BitField name="TIM8_UP_TIM13" start="4" size="4" />
      <BitField name="TIM8_TRG_COM_TIM14" start="12" size="4" />
      <BitField name="TIM8_CC" start="20" size="4" />
      <BitField name="DMA1_STR7" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR12" description="Interrupt Priority Register 12" start="0xE000E430">
      <BitField name="FMC" start="4" size="4" />
      <BitField name="SDMMC1" start="12" size="4" />
      <BitField name="TIM5" start="20" size="4" />
      <BitField name="SPI3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR13" description="Interrupt Priority Register 13" start="0xE000E434">
      <BitField name="UART4" start="4" size="4" />
      <BitField name="UART5" start="12" size="4" />
      <BitField name="TIM6_DAC" start="20" size="4" />
      <BitField name="TIM7" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR14" description="Interrupt Priority Register 14" start="0xE000E438">
      <BitField name="DMA2_STR0" start="4" size="4" />
      <BitField name="DMA2_STR1" start="12" size="4" />
      <BitField name="DMA2_STR2" start="20" size="4" />
      <BitField name="DMA2_STR3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR15" description="Interrupt Priority Register 15" start="0xE000E43C">
      <BitField name="DMA2_STR4" start="4" size="4" />
      <BitField name="ETH" start="12" size="4" />
      <BitField name="ETH_WKUP" start="20" size="4" />
      <BitField name="FDCAN_CAL" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR16" description="Interrupt Priority Register 16" start="0xE000E440" />
    <Register name="NVIC_IPR17" description="Interrupt Priority Register 17" start="0xE000E444">
      <BitField name="DMA2_STR5" start="4" size="4" />
      <BitField name="DMA2_STR6" start="12" size="4" />
      <BitField name="DMA2_STR7" start="20" size="4" />
      <BitField name="USART6" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR18" description="Interrupt Priority Register 18" start="0xE000E448">
      <BitField name="I2C3_EV" start="4" size="4" />
      <BitField name="I2C3_ER" start="12" size="4" />
      <BitField name="OTG_HS_EP1_OUT" start="20" size="4" />
      <BitField name="OTG_HS_EP1_IN" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR19" description="Interrupt Priority Register 19" start="0xE000E44C">
      <BitField name="OTG_HS_WKUP" start="4" size="4" />
      <BitField name="OTG_HS" start="12" size="4" />
      <BitField name="DCMI" start="20" size="4" />
      <BitField name="CRYP" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR20" description="Interrupt Priority Register 20" start="0xE000E450">
      <BitField name="HASH_RNG" start="4" size="4" />
      <BitField name="FPU" start="12" size="4" />
      <BitField name="UART7" start="20" size="4" />
      <BitField name="UART8" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR21" description="Interrupt Priority Register 21" start="0xE000E454">
      <BitField name="SPI4" start="4" size="4" />
      <BitField name="SPI5" start="12" size="4" />
      <BitField name="SPI6" start="20" size="4" />
      <BitField name="SAI1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR22" description="Interrupt Priority Register 22" start="0xE000E458">
      <BitField name="LTDC" start="4" size="4" />
      <BitField name="LTDC_ER" start="12" size="4" />
      <BitField name="DMA2D" start="20" size="4" />
      <BitField name="SAI2" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR23" description="Interrupt Priority Register 23" start="0xE000E45C">
      <BitField name="QUADSPI" start="4" size="4" />
      <BitField name="LPTIM1" start="12" size="4" />
      <BitField name="CEC" start="20" size="4" />
      <BitField name="I2C4_EV" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR24" description="Interrupt Priority Register 24" start="0xE000E460">
      <BitField name="I2C4_ER" start="4" size="4" />
      <BitField name="SPDIF" start="12" size="4" />
      <BitField name="OTG_FS_EP1_OUT" start="20" size="4" />
      <BitField name="OTG_FS_EP1_IN" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR25" description="Interrupt Priority Register 25" start="0xE000E464">
      <BitField name="OTG_FS_WKUP" start="4" size="4" />
      <BitField name="OTG_FS" start="12" size="4" />
      <BitField name="DMAMUX1_OV" start="20" size="4" />
      <BitField name="HRTIM1_MST" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR26" description="Interrupt Priority Register 26" start="0xE000E468">
      <BitField name="HRTIM1_TIMA" start="4" size="4" />
      <BitField name="HRTIM_TIMB" start="12" size="4" />
      <BitField name="HRTIM1_TIMC" start="20" size="4" />
      <BitField name="HRTIM1_TIMD" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR27" description="Interrupt Priority Register 27" start="0xE000E46C">
      <BitField name="HRTIM_TIME" start="4" size="4" />
      <BitField name="HRTIM1_FLT" start="12" size="4" />
      <BitField name="DFSDM1_FLT0" start="20" size="4" />
      <BitField name="DFSDM1_FLT1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR28" description="Interrupt Priority Register 28" start="0xE000E470">
      <BitField name="DFSDM1_FLT2" start="4" size="4" />
      <BitField name="DFSDM1_FLT3" start="12" size="4" />
      <BitField name="SAI3" start="20" size="4" />
      <BitField name="SWPMI1" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR29" description="Interrupt Priority Register 29" start="0xE000E474">
      <BitField name="TIM15" start="4" size="4" />
      <BitField name="TIM16" start="12" size="4" />
      <BitField name="TIM17" start="20" size="4" />
      <BitField name="MDIOS_WKUP" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR30" description="Interrupt Priority Register 30" start="0xE000E478">
      <BitField name="MDIOS" start="4" size="4" />
      <BitField name="JPEG" start="12" size="4" />
      <BitField name="MDMA" start="20" size="4" />
    </Register>
    <Register name="NVIC_IPR31" description="Interrupt Priority Register 31" start="0xE000E47C">
      <BitField name="SDMMC" start="4" size="4" />
      <BitField name="HSEM0" start="12" size="4" />
      <BitField name="ADC3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR32" description="Interrupt Priority Register 32" start="0xE000E480">
      <BitField name="DMAMUX2_OVR" start="4" size="4" />
      <BitField name="BDMA_CH1" start="12" size="4" />
      <BitField name="BDMA_CH2" start="20" size="4" />
      <BitField name="BDMA_CH3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR33" description="Interrupt Priority Register 33" start="0xE000E484">
      <BitField name="BDMA_CH4" start="4" size="4" />
      <BitField name="BDMA_CH5" start="12" size="4" />
      <BitField name="BDMA_CH6" start="20" size="4" />
      <BitField name="BDMA_CH7" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR34" description="Interrupt Priority Register 34" start="0xE000E488">
      <BitField name="BDMA_CH8" start="4" size="4" />
      <BitField name="COMP" start="12" size="4" />
      <BitField name="LPTIM2" start="20" size="4" />
      <BitField name="LPTIM3" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR35" description="Interrupt Priority Register 35" start="0xE000E48C">
      <BitField name="LPTIM4" start="4" size="4" />
      <BitField name="LPTIM5" start="12" size="4" />
      <BitField name="LPUART" start="20" size="4" />
      <BitField name="WWDG1_RST" start="28" size="4" />
    </Register>
    <Register name="NVIC_IPR36" description="Interrupt Priority Register 36" start="0xE000E490">
      <BitField name="CRS" start="4" size="4" />
      <BitField name="SAI4" start="20" size="4" />
    </Register>
    <Register name="NVIC_IPR37" description="Interrupt Priority Register 37" start="0xE000E494">
      <BitField name="WKUP" start="12" size="4" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SysTick" start="0xE000E010" description="24-bit System Timer">
    <Register name="SYST_CSR" start="0xE000E010" description="SysTick Control and Status Register">
      <BitField name="COUNTFLAG" start="16" size="1" description="Counter Flag" />
      <BitField name="CLKSOURCE" start="2" size="1" description="Timer Clock Source" />
      <BitField name="TICKINT" start="1" size="1" description="Tick Interrupt Enable" />
      <BitField name="ENABLE" start="0" size="1" description="Enable SysTick Timer" />
    </Register>
    <Register name="SYST_RVR" start="0xE000E014" description="SysTick Reload Value Register">
      <BitField name="RELOAD" start="0" size="24" description="Value to load into the SYST_CVR when the counter is enabled and when it reaches 0" />
    </Register>
    <Register name="SYST_CVR" start="0xE000E018" description="SysTick Current Value Register Register">
      <BitField name="CURRENT" start="0" size="24" description="The current value of the SysTick counter" />
    </Register>
    <Register name="SYST_CALIB" start="0xE000E01C" access="ReadOnly" description="SysTick Calibration Value Register">
      <BitField name="NOREF" start="31" size="1" description="Indicates whether the device provides a reference clock to the processor" />
      <BitField name="SKEW" start="30" size="1" description="Indicates whether the TENMS value is exact" />
      <BitField name="TENMS" start="0" size="24" description="Reload value for 10ms (100Hz) timing, subject to system clock skew errors" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCB" start="" description="System Control Block">
    <Register name="ACTLR" start="0xE000E008" description="Auxiliary Control Register">
      <BitField name="DISDYNADD" start="26" size="1" description="Disables dynamic allocation of ADD and SUB instructions" />
      <BitField name="DISISSCH1" start="21" size="5" description="Indicates instruction type might not be issued in channel 1" />
      <BitField name="DISDI" start="16" size="5" description="Indicates nothing can be dual-issued when this instruction type is in channel 0" />
      <BitField name="DISCRITAXIRUR" start="15" size="1" description="Disables critical AXI Read-Under-Read" />
      <BitField name="DISBTACALLOC" start="14" size="1" description="Indicates no new entries are allocated in BTAC, but existing entries can be updated" />
      <BitField name="DISBTACREAD" start="13" size="1" description="Indicates BTAC is not used and only static branch prediction can occur" />
      <BitField name="DISITMATBFLUSH" start="12" size="1" description="Disables ITM and DWT ATB flush" />
      <BitField name="DISRAMODE" start="11" size="1" description="Disables dynamic read allocate mode for Write-Back Write-Allocate memory regions" />
      <BitField name="FPEXCODIS" start="10" size="1" description="Disables FPU exception outputs" />
      <BitField name="DISFOLD" start="2" size="1" description="Disables dual-issue functionality" />
    </Register>
    <Register name="CPUID" start="0xE000ED00" access="ReadOnly" description="CPUID Register">
      <BitField name="IMPLEMENTER" start="24" size="8" description="Implementer Code" />
      <BitField name="VARIANT" start="20" size="4" description="Variant Number" />
      <BitField name="PARTNO" start="4" size="12" description="Part Number" />
      <BitField name="REVISION" start="0" size="4" description="Revision Number" />
    </Register>
    <Register name="ICSR" start="0xE000ED04" description="Interrupt Control and State Register">
      <BitField name="NMIPENDSET" start="31" size="1" description="NMI set-pending bit" />
      <BitField name="PENDSVSET" start="28" size="1" description="PendSV set-pending bit" />
      <BitField name="PENDSVCLR" start="27" size="1" description="PendSV clear-pending bit" />
      <BitField name="PENDSTSET" start="26" size="1" description="SysTick exception set-pending bit" />
      <BitField name="PENDSTCLR" start="25" size="1" description="SysTick exception clear-pending bit" />
      <BitField name="ISRPREEMPT" start="23" size="1" description="" />
      <BitField name="ISRPENDING" start="22" size="1" description="Interrupt pending flag" />
      <BitField name="VECTPENDING" start="12" size="9" description="Indicates the exception number of the highest priority pending enabled exception" />
      <BitField name="RETTOBASE" start="11" size="1" description="Indicates whether there are preempted active exceptions" />
      <BitField name="VECTACTIVE" start="0" size="9" description="Contains the active exception number" />
    </Register>
    <Register name="VTOR" start="0xE000ED08" description="Vector Table Offset Register">
      <BitField name="TBLOFF" start="7" size="25" description="Vector table base offset field" />
    </Register>
    <Register name="AIRCR" start="0xE000ED0C" description="Application Interrupt and Reset Control Register">
      <BitField name="VECTKEY" start="16" size="16" description="Register key" />
      <BitField name="ENDIANESS" start="15" size="1" description="Data endianness bit" />
      <BitField name="PRIGROUP" start="8" size="3" description="Interrupt priority grouping field" />
      <BitField name="SYSRESETREQ" start="2" size="1" description="System reset request bit" />
      <BitField name="VECTCLRACTIVE" start="1" size="1" description="" />
      <BitField name="VECTRESET" start="0" size="1" description="" />
    </Register>
    <Register name="SCR" start="0xE000ED10" description="System Control Register">
      <BitField name="SEVONPEND" start="4" size="1" description="Send event on pending bit" />
      <BitField name="SLEEPDEEP" start="2" size="1" description="Controls whether the processor uses sleep or deep sleep as its low power mode" />
      <BitField name="SLEEPONEXIT" start="1" size="1" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode" />
    </Register>
    <Register name="CCR" start="0xE000ED14" access="ReadOnly" description="Configuration and Control Register">
      <BitField name="BP" start="18" size="1" description="Branch prediction enable bit" />
      <BitField name="IC" start="17" size="1" description="Instruction cache enable bit" />
      <BitField name="DC" start="16" size="1" description="Cache enable bit" />
      <BitField name="STKALIGN" start="9" size="1" description="Indicates stack alignment on exception entry" />
      <BitField name="BFHFNMIGN" start="8" size="1" description="Enables handlers with priority -1 or-2 to ignore data BusFaults caused by load and store instructions" />
      <BitField name="DIV_0_TRP" start="4" size="1" description="Enables faulting or halting when the processor executes an SDIVor UDIV instruction with a divisor of 0" />
      <BitField name="UNALIGN_TRP" start="3" size="1" description="Enables unaligned access traps" />
      <BitField name="USERSETMPEND" start="1" size="1" description="Enables unprivileged software access to the STIR" />
      <BitField name="NONBASETHRDENA" start="0" size="1" description="Indicates how the processor enters Thread mode" />
    </Register>
    <Register name="SHPR1" start="0xE000ED18" description="System Handler Priority Register 1">
      <BitField name="PRI_6" start="20" size="4" description="Priority of system handler 6 (UsageFault)" />
      <BitField name="PRI_5" start="12" size="4" description="Priority of system handler 5 (BusFault)" />
      <BitField name="PRI_4" start="4" size="4" description="Priority of system handler 4 (MemManage)" />
    </Register>
    <Register name="SHPR2" start="0xE000ED1C" description="System Handler Priority Register 2">
      <BitField name="PRI_11" start="28" size="4" description="Priority of system handler 11 (SVCall)" />
    </Register>
    <Register name="SHPR3" start="0xE000ED20" description="System Handler Priority Register 3">
      <BitField name="PRI_15" start="28" size="4" description="Priority of system handler 15 (SysTick)" />
      <BitField name="PRI_14" start="20" size="4" description="Priority of system handler 14 (PendSV)" />
      <BitField name="PRI_12" start="4" size="4" description="Priority of system handler 12 (DebugMonitor)" />
    </Register>
    <Register name="SHCSR" start="0xE000ED24" description="System Handler Control and State Register">
      <BitField name="USGFAULTENA" start="18" size="1" description="UsageFault enable Bit" />
      <BitField name="BUSFAULTENA" start="17" size="1" description="BusFault Enable Bit" />
      <BitField name="MEMFAULTENA" start="16" size="1" description="MemManage Enable Bit" />
      <BitField name="SVCALLPENDED" start="15" size="1" description="SVCall Pending Bit" />
      <BitField name="BUSFAULTPENDED" start="14" size="1" description="BusFault Exception Pending Bit" />
      <BitField name="MEMFAULTPENDED" start="13" size="1" description="MemManage Exception Pending Bit" />
      <BitField name="USGFAULTPENDED" start="12" size="1" description="UsageFault Exception Pending Bit" />
      <BitField name="SYSTICKACT" start="11" size="1" description="SysTick Exception Active Bit" />
      <BitField name="PENDSVACT" start="10" size="1" description="PendSV Exception Active Bit" />
      <BitField name="MONITORACT" start="8" size="1" description="Debug Monitor Active Bit" />
      <BitField name="SVCALLACT" start="7" size="1" description="SVCall Active Bit" />
      <BitField name="USGFAULTACT" start="3" size="1" description="UsageFault Exception Active Bit" />
      <BitField name="BUSFAULTACT" start="1" size="1" description="BusFault Exception Active Bit" />
      <BitField name="MEMFAULTACT" start="0" size="1" description="MemManage Exception Active Bit" />
    </Register>
    <Register name="MMSR" start="0xE000ED28" size="1" description="MemManage Fault Status Register">
      <BitField name="MMARVALID" start="7" size="1" description="MemManage Fault Address Register(MMFAR) valid flag" />
      <BitField name="MLSPERR" start="5" size="1" description="Indicates a MemManage fault occurred during floating-point lazy state preservation" />
      <BitField name="MSTKERR" start="4" size="1" description="MemManage fault on stacking for exception entry" />
      <BitField name="MUNSTKERR" start="3" size="1" description="MemManage fault on unstacking for a return from exception" />
      <BitField name="DACCVIOL" start="1" size="1" description="Data access violation flag" />
      <BitField name="IACCVIOL" start="0" size="1" description="Instruction access violation flag" />
    </Register>
    <Register name="BFSR" start="0xE000ED29" size="1" description="BusFault Status Register">
      <BitField name="BFARVALID" start="7" size="1" description="BusFault Address Register(BFAR) valid flag" />
      <BitField name="LSPERR" start="5" size="1" description="Indicates a bus fault occurred during floating-point lazy state preservation" />
      <BitField name="STKERR" start="4" size="1" description="BusFault on stacking for exception entry" />
      <BitField name="UNSTKERR" start="3" size="1" description="BusFault on unstacking for a return from exception" />
      <BitField name="IMPRECISERR" start="2" size="1" description="Imprecise data bus error" />
      <BitField name="PRECISERR" start="1" size="1" description="Precise data bus error" />
      <BitField name="IBUSERR" start="0" size="1" description="Instruction bus error" />
    </Register>
    <Register name="UFSR" start="0xE000ED2A" size="2" description="UsageFault Status Register">
      <BitField name="DIVBYZERO" start="9" size="1" description="Divide by zero UsageFault" />
      <BitField name="UNALIGNED" start="8" size="1" description="Unaligned access UsageFault" />
      <BitField name="NOCP" start="3" size="1" description="No coprocessor UsageFault" />
      <BitField name="INVPC" start="2" size="1" description="Invalid PC load UsageFault, causedby an invalid PC load by EXC_RETURN" />
      <BitField name="INVSTATE" start="1" size="1" description="Invalid state UsageFault" />
      <BitField name="UNDEFINSTR" start="0" size="1" description="Undefined instruction UsageFault" />
    </Register>
    <Register name="HFSR" start="0xE000ED2C" description="HardFault Status Register">
      <BitField name="DEBUGEVT" start="31" size="1" description="" />
      <BitField name="FORCED" start="30" size="1" description="Indicates a forced hard fault, generated by escalation of a fault with configurable priority that cannot be handled, either because of priority or because it is disabled" />
      <BitField name="VECTTBL" start="1" size="1" description="Indicates a BusFault on a vectortable read during exception processing" />
    </Register>
    <Register name="DFSR" start="0xE000ED30" description="Debug Fault Status Register">
      <BitField name="EXTERNAL" start="4" size="1" description="" />
      <BitField name="VCATCH" start="3" size="1" description="" />
      <BitField name="DWTTRAP" start="2" size="1" description="" />
      <BitField name="BKPT" start="1" size="1" description="" />
      <BitField name="HALTED" start="0" size="1" description="" />
    </Register>
    <Register name="MMFAR" start="0xE000ED34" description="MemManage Fault Address Register">
      <BitField name="ADDRESS" start="0" size="32" description="When the MMARVALID bit of the MMFSR is set to 1, this field holds the address of the location that generated the MemManage fault" />
    </Register>
    <Register name="BFAR" start="0xE000ED38" description="BusFault Address Register">
      <BitField name="ADDRESS" start="0" size="32" description="When the BFARVALID bit of the BFSR is set to1, this field holds the address of the location that generated the BusFault" />
    </Register>
    <Register name="AFSR" start="0xE000ED3C" description="Auxiliary Fault Status Register">
      <BitField name="IMPDEF" start="0" size="32" description="Implementation defined, the bits map to the AUXFAULT input signals" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FPU" description="Floating Point Unit">
    <Register name="CPACR" start="0xE000ED88" description="Coprocessor Access Control Register">
      <BitField name="CP11" start="22" size="2" description="Access privileges for coprocessor 11" />
      <BitField name="CP10" start="20" size="2" description="Access privileges for coprocessor 10" />
      <BitField name="CP7" start="14" size="2" description="Access privileges for coprocessor 7" />
      <BitField name="CP6" start="12" size="2" description="Access privileges for coprocessor 6" />
      <BitField name="CP5" start="10" size="2" description="Access privileges for coprocessor 5" />
      <BitField name="CP4" start="8" size="2" description="Access privileges for coprocessor 4" />
      <BitField name="CP3" start="6" size="2" description="Access privileges for coprocessor 3" />
      <BitField name="CP2" start="4" size="2" description="Access privileges for coprocessor 2" />
      <BitField name="CP1" start="2" size="2" description="Access privileges for coprocessor 1" />
      <BitField name="CP0" start="0" size="2" description="Access privileges for coprocessor 0" />
    </Register>
    <Register name="FPCCR" start="0xE000EF34" description="Floating-point Context Control Register">
      <BitField name="ASPEN" start="31" size="1" description="Automatic State Preservation" />
      <BitField name="LSPEN" start="30" size="1" description="Lazy State Preservation Enabled" />
      <BitField name="MONRDY" start="8" size="1" description="Monitor Ready" />
      <BitField name="BFRDY" start="6" size="1" description="BusFault Ready" />
      <BitField name="MMRDY" start="5" size="1" description="MemManage Ready" />
      <BitField name="HFRDY" start="4" size="1" description="HardFault Ready" />
      <BitField name="THREAD" start="3" size="1" description="Thread Mode Allocated Stack Frame" />
      <BitField name="USER" start="1" size="1" description="User Allocated Stack Frame" />
      <BitField name="LSPACT" start="0" size="1" description="Lazy State Preservation Active" />
    </Register>
    <Register name="FPCAR" start="0xE000EF38" description="Floating-point Context Address Register">
      <BitField name="ADDRESSS" start="3" size="29" description="The location of the unpopulated floating-point register space allocated on an exception stack frame" />
    </Register>
    <Register name="FPDSCR" start="0xE000EF3C" description="Floating-point Status Control Register">
      <BitField name="AHP" start="26" size="1" description="Alternative half-precision control bit" />
      <BitField name="DN" start="25" size="1" description="Default NaN mode control bit" />
      <BitField name="FZ" start="24" size="1" description="Flush-to-zero mode control bit" />
      <BitField name="RMode" start="22" size="2" description="Rounding Mode control field" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MPU" start="0xE000ED90" description="Memory Protection Unit">
    <Register name="MPU_TYPE" start="0xE000ED90" access="ReadOnly" description="MPU Type Register">
      <BitField name="IREGION" start="16" size="8" description="Number of supported MPU instruction regions" />
      <BitField name="DREGION" start="8" size="8" description="Number of supported MPU data regions" />
      <BitField name="SEPARATE" start="0" size="1" description="Support for unified or separate instruction and date memory maps" />
    </Register>
    <Register name="MPU_CTRL" start="0xE000ED94" description="MPU Control Register">
      <BitField name="PRIVDEFENA" start="2" size="1" description="Enables privileged software access to the default memory map" />
      <BitField name="HFNMIENA" start="1" size="1" description="Enable the operation of MPU during hard fault, NMI, and FAULTMASK handlers" />
      <BitField name="ENABLE" start="0" size="1" description="Enable MPU" />
    </Register>
    <Register name="MPU_RNR" start="0xE000ED98" description="MPU Region Number Register">
      <BitField name="REGION" start="0" size="8" description="Indicates the MPU region referenced by the MPU_RBAR and MPU_RASR registers" />
    </Register>
    <Register name="MPU_RBAR" start="0xE000ED9C" description="MPU Region Base Address Register">
      <BitField name="ADDR" start="5" size="27" description="Region base address field" />
      <BitField name="VALID" start="4" size="1" description="MPU Region Number valid bit" />
      <BitField name="REGION" start="0" size="4" description="MPU region field" />
    </Register>
    <Register name="MPU_RASR" start="0xE000EDA0" description="MPU Region Attribute and Size Register">
      <BitField name="XN" start="28" size="1" description="Instruction access disable bit" />
      <BitField name="AP" start="24" size="3" description="Access permission field" />
      <BitField name="TEX" start="19" size="3" description="Memory access attribute" />
      <BitField name="S" start="18" size="1" description="Shareable bit" />
      <BitField name="C" start="17" size="1" description="Memory access attribute" />
      <BitField name="B" start="16" size="1" description="Memory access attribute" />
      <BitField name="SRD" start="8" size="8" description="Subregion disable bits" />
      <BitField name="SIZE" start="1" size="5" description="MPU protection region size" />
      <BitField name="ENABLE" start="0" size="1" description="Region enable bit" />
    </Register>
  </RegisterGroup>
</Processor>
