|test_sistema_completo_uart_2
led_sw <= coordinador_mod_tes:inst8.sw_state_led
clk_50 => coordinador_mod_tes:inst8.clk
clk_50 => algo_3_final:inst.clk
clk_50 => uart_algo_nuevo:inst10.clk
clk_50 => UART_RX:inst11.i_Clk
clk_50 => ram:inst5.clk
clk_50 => ram:inst3.clk
clk_50 => ram:inst2.clk
clk_50 => uart_tx:inst12.clk
clk_50 => ack_sender:inst14.clk
clk_50 => ram:inst6.clk
reset_btn => coordinador_mod_tes:inst8.reset
reset_btn => uart_tx:inst12.resetn
reset_btn => ack_sender:inst14.reset
UART_RX_I => UART_RX:inst11.i_RX_Serial
envio_btn => coordinador_mod_tes:inst8.cntrl_envio
swtches[0] => access_ram:inst7.addr_2[0]
swtches[1] => access_ram:inst7.addr_2[1]
swtches[2] => access_ram:inst7.addr_2[2]
swtches[3] => access_ram:inst7.addr_2[3]
swtches[4] => access_ram:inst7.addr_2[4]
swtches[5] => access_ram:inst7.addr_2[5]
swtches[6] => access_ram:inst7.addr_2[6]
swtches[7] => access_ram:inst7.addr_2[7]
swtches[8] => access_ram:inst7.addr_2[8]
swtches[9] => access_ram:inst7.addr_2[9]
swtches[10] => ~NO_FANOUT~
uart_tx_o <= uart_tx:inst12.uart_txd
ignorar[0] <= ram_cantidad[0].DB_MAX_OUTPUT_PORT_TYPE
ignorar[1] <= ram_cantidad[1].DB_MAX_OUTPUT_PORT_TYPE
ignorar[2] <= ram_cantidad[2].DB_MAX_OUTPUT_PORT_TYPE
ignorar[3] <= ram_cantidad[3].DB_MAX_OUTPUT_PORT_TYPE
ignorar[4] <= ram_cantidad[4].DB_MAX_OUTPUT_PORT_TYPE
ignorar[5] <= ram_cantidad[5].DB_MAX_OUTPUT_PORT_TYPE
ignorar_energia[0] <= ram_energia[0].DB_MAX_OUTPUT_PORT_TYPE
ignorar_energia[1] <= ram_energia[1].DB_MAX_OUTPUT_PORT_TYPE
ignorar_energia[2] <= ram_energia[2].DB_MAX_OUTPUT_PORT_TYPE
ignorar_energia[3] <= ram_energia[3].DB_MAX_OUTPUT_PORT_TYPE
ignorar_energia[4] <= ram_energia[4].DB_MAX_OUTPUT_PORT_TYPE
ignorar_energia[5] <= ram_energia[5].DB_MAX_OUTPUT_PORT_TYPE
ignorar_energia[6] <= ram_energia[6].DB_MAX_OUTPUT_PORT_TYPE
ignorar_energia[7] <= ram_energia[7].DB_MAX_OUTPUT_PORT_TYPE
ignorar_energia[8] <= ram_energia[8].DB_MAX_OUTPUT_PORT_TYPE
ignorar_energia[9] <= ram_energia[9].DB_MAX_OUTPUT_PORT_TYPE
ignorar_energia[10] <= ram_energia[10].DB_MAX_OUTPUT_PORT_TYPE
ignorar_energia[11] <= ram_energia[11].DB_MAX_OUTPUT_PORT_TYPE
ignorar_energia[12] <= ram_energia[12].DB_MAX_OUTPUT_PORT_TYPE
ignorar_energia[13] <= ram_energia[13].DB_MAX_OUTPUT_PORT_TYPE
led_energia[0] <= ram_histograma[0].DB_MAX_OUTPUT_PORT_TYPE
led_energia[1] <= ram_histograma[1].DB_MAX_OUTPUT_PORT_TYPE
led_energia[2] <= ram_histograma[2].DB_MAX_OUTPUT_PORT_TYPE
led_energia[3] <= ram_histograma[3].DB_MAX_OUTPUT_PORT_TYPE
led_energia[4] <= ram_histograma[4].DB_MAX_OUTPUT_PORT_TYPE
led_energia[5] <= ram_histograma[5].DB_MAX_OUTPUT_PORT_TYPE
led_energia[6] <= ram_histograma[6].DB_MAX_OUTPUT_PORT_TYPE
led_energia[7] <= ram_histograma[7].DB_MAX_OUTPUT_PORT_TYPE
led_energia[8] <= ram_histograma[8].DB_MAX_OUTPUT_PORT_TYPE
led_energia[9] <= ram_histograma[9].DB_MAX_OUTPUT_PORT_TYPE
led_energia[10] <= ram_histograma[10].DB_MAX_OUTPUT_PORT_TYPE
led_energia[11] <= ram_histograma[11].DB_MAX_OUTPUT_PORT_TYPE
led_energia[12] <= ram_histograma[12].DB_MAX_OUTPUT_PORT_TYPE
led_energia[13] <= ram_histograma[13].DB_MAX_OUTPUT_PORT_TYPE


|test_sistema_completo_uart_2|coordinador_mod_tes:inst8
clk => reg_histograma[0].CLK
clk => reg_histograma[1].CLK
clk => reg_histograma[2].CLK
clk => reg_histograma[3].CLK
clk => reg_histograma[4].CLK
clk => reg_histograma[5].CLK
clk => reg_histograma[6].CLK
clk => reg_histograma[7].CLK
clk => reg_histograma[8].CLK
clk => reg_histograma[9].CLK
clk => reg_histograma[10].CLK
clk => reg_histograma[11].CLK
clk => reg_histograma[12].CLK
clk => reg_histograma[13].CLK
clk => dir_mem_hist_int[0].CLK
clk => dir_mem_hist_int[1].CLK
clk => dir_mem_hist_int[2].CLK
clk => dir_mem_hist_int[3].CLK
clk => dir_mem_hist_int[4].CLK
clk => dir_mem_hist_int[5].CLK
clk => dir_mem_hist_int[6].CLK
clk => dir_mem_hist_int[7].CLK
clk => dir_mem_hist_int[8].CLK
clk => dir_mem_hist_int[9].CLK
clk => img[0].CLK
clk => img[1].CLK
clk => img[2].CLK
clk => img[3].CLK
clk => img[4].CLK
clk => img[5].CLK
clk => addr_histograma_int[0].CLK
clk => addr_histograma_int[1].CLK
clk => addr_histograma_int[2].CLK
clk => addr_histograma_int[3].CLK
clk => addr_histograma_int[4].CLK
clk => addr_histograma_int[5].CLK
clk => addr_histograma_int[6].CLK
clk => addr_histograma_int[7].CLK
clk => addr_histograma_int[8].CLK
clk => addr_histograma_int[9].CLK
clk => flag_trigger_wait.CLK
clk => flag_esp_fin_histograma.CLK
clk => flag_esp_fin_algo.CLK
clk => flag_borrado_2.CLK
clk => cuenta[0].CLK
clk => cuenta[1].CLK
clk => cuenta[2].CLK
clk => cuenta[3].CLK
clk => cuenta[4].CLK
clk => cuenta[5].CLK
clk => cuenta[6].CLK
clk => cuenta[7].CLK
clk => cuenta[8].CLK
clk => cuenta[9].CLK
clk => cuenta[10].CLK
clk => cuenta[11].CLK
clk => state~19.DATAIN
reset => reg_histograma[0].ACLR
reset => reg_histograma[1].ACLR
reset => reg_histograma[2].ACLR
reset => reg_histograma[3].ACLR
reset => reg_histograma[4].ACLR
reset => reg_histograma[5].ACLR
reset => reg_histograma[6].ACLR
reset => reg_histograma[7].ACLR
reset => reg_histograma[8].ACLR
reset => reg_histograma[9].ACLR
reset => reg_histograma[10].ACLR
reset => reg_histograma[11].ACLR
reset => reg_histograma[12].ACLR
reset => reg_histograma[13].ACLR
reset => dir_mem_hist_int[0].ACLR
reset => dir_mem_hist_int[1].ACLR
reset => dir_mem_hist_int[2].ACLR
reset => dir_mem_hist_int[3].ACLR
reset => dir_mem_hist_int[4].ACLR
reset => dir_mem_hist_int[5].ACLR
reset => dir_mem_hist_int[6].ACLR
reset => dir_mem_hist_int[7].ACLR
reset => dir_mem_hist_int[8].ACLR
reset => dir_mem_hist_int[9].ACLR
reset => img[0].PRESET
reset => img[1].ACLR
reset => img[2].ACLR
reset => img[3].ACLR
reset => img[4].ACLR
reset => img[5].ACLR
reset => addr_histograma_int[0].ACLR
reset => addr_histograma_int[1].ACLR
reset => addr_histograma_int[2].ACLR
reset => addr_histograma_int[3].ACLR
reset => addr_histograma_int[4].ACLR
reset => addr_histograma_int[5].ACLR
reset => addr_histograma_int[6].ACLR
reset => addr_histograma_int[7].ACLR
reset => addr_histograma_int[8].ACLR
reset => addr_histograma_int[9].ACLR
reset => flag_trigger_wait.ACLR
reset => flag_esp_fin_histograma.ACLR
reset => flag_esp_fin_algo.ACLR
reset => flag_borrado_2.ACLR
reset => cuenta[0].ACLR
reset => cuenta[1].ACLR
reset => cuenta[2].ACLR
reset => cuenta[3].ACLR
reset => cuenta[4].ACLR
reset => cuenta[5].ACLR
reset => cuenta[6].ACLR
reset => cuenta[7].ACLR
reset => cuenta[8].ACLR
reset => cuenta[9].ACLR
reset => cuenta[10].ACLR
reset => cuenta[11].ACLR
reset => state~21.DATAIN
fin_programador => state.OUTPUTSELECT
fin_programador => state.OUTPUTSELECT
fin_programador => state.OUTPUTSELECT
fin_programador => state.OUTPUTSELECT
fin_programador => state.OUTPUTSELECT
fin_programador => state.OUTPUTSELECT
fin_programador => state.OUTPUTSELECT
fin_programador => state.OUTPUTSELECT
fin_programador => state.OUTPUTSELECT
fin_programador => state.OUTPUTSELECT
fin_programador => state.OUTPUTSELECT
fin_programador => state.OUTPUTSELECT
fin_programador => state.OUTPUTSELECT
fin_programador => state.OUTPUTSELECT
fin_programador => state.OUTPUTSELECT
fin_programador => state.OUTPUTSELECT
fin_programador => state.OUTPUTSELECT
fin_programador => state.OUTPUTSELECT
fin_programador => cuenta.OUTPUTSELECT
fin_programador => cuenta.OUTPUTSELECT
fin_programador => cuenta.OUTPUTSELECT
fin_programador => cuenta.OUTPUTSELECT
fin_programador => cuenta.OUTPUTSELECT
fin_programador => cuenta.OUTPUTSELECT
fin_programador => cuenta.OUTPUTSELECT
fin_programador => cuenta.OUTPUTSELECT
fin_programador => cuenta.OUTPUTSELECT
fin_programador => cuenta.OUTPUTSELECT
fin_programador => cuenta.OUTPUTSELECT
fin_programador => cuenta.OUTPUTSELECT
fin_algoritmo => state.DATAB
fin_algoritmo => state.DATAB
fin_borrado_algo => state.DATAB
fin_borrado_algo => Selector2.IN4
fin_borrado_algo => Selector1.IN2
fin_borrado_algo => state.DATAB
fin_histograma => img.OUTPUTSELECT
fin_histograma => img.OUTPUTSELECT
fin_histograma => img.OUTPUTSELECT
fin_histograma => img.OUTPUTSELECT
fin_histograma => img.OUTPUTSELECT
fin_histograma => img.OUTPUTSELECT
fin_histograma => state.OUTPUTSELECT
fin_histograma => state.OUTPUTSELECT
fin_histograma => Selector10.IN4
fin_histograma => state.DATAB
fin_histograma => Selector9.IN3
datos_histograma[0] => reg_histograma[0].DATAIN
datos_histograma[1] => reg_histograma[1].DATAIN
datos_histograma[2] => reg_histograma[2].DATAIN
datos_histograma[3] => reg_histograma[3].DATAIN
datos_histograma[4] => reg_histograma[4].DATAIN
datos_histograma[5] => reg_histograma[5].DATAIN
datos_histograma[6] => reg_histograma[6].DATAIN
datos_histograma[7] => reg_histograma[7].DATAIN
datos_histograma[8] => reg_histograma[8].DATAIN
datos_histograma[9] => reg_histograma[9].DATAIN
datos_histograma[10] => reg_histograma[10].DATAIN
datos_histograma[11] => reg_histograma[11].DATAIN
datos_histograma[12] => reg_histograma[12].DATAIN
datos_histograma[13] => reg_histograma[13].DATAIN
uart_tx_busy_i => Selector13.IN5
uart_tx_busy_i => Selector15.IN5
uart_tx_busy_i => Selector14.IN2
uart_tx_busy_i => Selector16.IN2
cntrl_envio => state.OUTPUTSELECT
cntrl_envio => state.OUTPUTSELECT
cntrl_envio => addr_histograma_int.OUTPUTSELECT
cntrl_envio => addr_histograma_int.OUTPUTSELECT
cntrl_envio => addr_histograma_int.OUTPUTSELECT
cntrl_envio => addr_histograma_int.OUTPUTSELECT
cntrl_envio => addr_histograma_int.OUTPUTSELECT
cntrl_envio => addr_histograma_int.OUTPUTSELECT
cntrl_envio => addr_histograma_int.OUTPUTSELECT
cntrl_envio => addr_histograma_int.OUTPUTSELECT
cntrl_envio => addr_histograma_int.OUTPUTSELECT
cntrl_envio => addr_histograma_int.OUTPUTSELECT
cntrl_envio => flag_borrado_2.OUTPUTSELECT
cntrl_envio => state.OUTPUTSELECT
cntrl_envio => state.OUTPUTSELECT
cntrl_envio => flag_esp_fin_algo.OUTPUTSELECT
cntrl_envio => img.OUTPUTSELECT
cntrl_envio => img.OUTPUTSELECT
cntrl_envio => img.OUTPUTSELECT
cntrl_envio => img.OUTPUTSELECT
cntrl_envio => img.OUTPUTSELECT
cntrl_envio => img.OUTPUTSELECT
cntrl_envio => state.OUTPUTSELECT
cntrl_envio => state.OUTPUTSELECT
cntrl_envio => state.OUTPUTSELECT
cntrl_envio => flag_esp_fin_histograma.OUTPUTSELECT
cntrl_envio => Selector17.IN6
cntrl_envio => Selector11.IN2
cntrl_envio => Selector11.IN3
cntrl_envio => Selector11.IN4
cntrl_envio => Selector11.IN5
selector_ram_energia_cantidad <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
selector_ram_histograma <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
trigger_intern <= trigger_intern.DB_MAX_OUTPUT_PORT_TYPE
trigger_cam_o <= <GND>
start_program <= start_program.DB_MAX_OUTPUT_PORT_TYPE
reset_histogram <= reset_histogram.DB_MAX_OUTPUT_PORT_TYPE
enable_hits <= enable_hits.DB_MAX_OUTPUT_PORT_TYPE
escritura_hist <= escritura_hist.DB_MAX_OUTPUT_PORT_TYPE
dir_mem_hist[0] <= dir_mem_hist.DB_MAX_OUTPUT_PORT_TYPE
dir_mem_hist[1] <= dir_mem_hist.DB_MAX_OUTPUT_PORT_TYPE
dir_mem_hist[2] <= dir_mem_hist.DB_MAX_OUTPUT_PORT_TYPE
dir_mem_hist[3] <= dir_mem_hist.DB_MAX_OUTPUT_PORT_TYPE
dir_mem_hist[4] <= dir_mem_hist.DB_MAX_OUTPUT_PORT_TYPE
dir_mem_hist[5] <= dir_mem_hist.DB_MAX_OUTPUT_PORT_TYPE
dir_mem_hist[6] <= dir_mem_hist.DB_MAX_OUTPUT_PORT_TYPE
dir_mem_hist[7] <= dir_mem_hist.DB_MAX_OUTPUT_PORT_TYPE
dir_mem_hist[8] <= dir_mem_hist.DB_MAX_OUTPUT_PORT_TYPE
dir_mem_hist[9] <= dir_mem_hist.DB_MAX_OUTPUT_PORT_TYPE
reset_decod <= reset_decod.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_en_o <= uart_tx_en_o.DB_MAX_OUTPUT_PORT_TYPE
uart_byte_o[0] <= Selector64.DB_MAX_OUTPUT_PORT_TYPE
uart_byte_o[1] <= Selector63.DB_MAX_OUTPUT_PORT_TYPE
uart_byte_o[2] <= Selector62.DB_MAX_OUTPUT_PORT_TYPE
uart_byte_o[3] <= Selector61.DB_MAX_OUTPUT_PORT_TYPE
uart_byte_o[4] <= Selector60.DB_MAX_OUTPUT_PORT_TYPE
uart_byte_o[5] <= Selector59.DB_MAX_OUTPUT_PORT_TYPE
uart_byte_o[6] <= uart_byte_o.DB_MAX_OUTPUT_PORT_TYPE
uart_byte_o[7] <= uart_byte_o.DB_MAX_OUTPUT_PORT_TYPE
addr_histograma[0] <= addr_histograma.DB_MAX_OUTPUT_PORT_TYPE
addr_histograma[1] <= addr_histograma.DB_MAX_OUTPUT_PORT_TYPE
addr_histograma[2] <= addr_histograma.DB_MAX_OUTPUT_PORT_TYPE
addr_histograma[3] <= addr_histograma.DB_MAX_OUTPUT_PORT_TYPE
addr_histograma[4] <= addr_histograma.DB_MAX_OUTPUT_PORT_TYPE
addr_histograma[5] <= addr_histograma.DB_MAX_OUTPUT_PORT_TYPE
addr_histograma[6] <= addr_histograma.DB_MAX_OUTPUT_PORT_TYPE
addr_histograma[7] <= addr_histograma.DB_MAX_OUTPUT_PORT_TYPE
addr_histograma[8] <= addr_histograma.DB_MAX_OUTPUT_PORT_TYPE
addr_histograma[9] <= addr_histograma.DB_MAX_OUTPUT_PORT_TYPE
r_w_histograma <= <GND>
selector_uart <= WideOr29.DB_MAX_OUTPUT_PORT_TYPE
sw_state_led <= sw_state_led.DB_MAX_OUTPUT_PORT_TYPE
swtches[0] => addr_mem.DATAB
swtches[1] => addr_mem.DATAB
swtches[2] => addr_mem.DATAB
swtches[3] => addr_mem.DATAB
swtches[4] => addr_mem.DATAB
swtches[5] => addr_mem.DATAB
swtches[6] => addr_mem.DATAB
swtches[7] => addr_mem.DATAB
swtches[8] => addr_mem.DATAB
swtches[9] => addr_mem.DATAB
swtches[10] => addr_mem.DATAB
addr_mem[0] <= addr_mem.DB_MAX_OUTPUT_PORT_TYPE
addr_mem[1] <= addr_mem.DB_MAX_OUTPUT_PORT_TYPE
addr_mem[2] <= addr_mem.DB_MAX_OUTPUT_PORT_TYPE
addr_mem[3] <= addr_mem.DB_MAX_OUTPUT_PORT_TYPE
addr_mem[4] <= addr_mem.DB_MAX_OUTPUT_PORT_TYPE
addr_mem[5] <= addr_mem.DB_MAX_OUTPUT_PORT_TYPE
addr_mem[6] <= addr_mem.DB_MAX_OUTPUT_PORT_TYPE
addr_mem[7] <= addr_mem.DB_MAX_OUTPUT_PORT_TYPE
addr_mem[8] <= addr_mem.DB_MAX_OUTPUT_PORT_TYPE
addr_mem[9] <= addr_mem.DB_MAX_OUTPUT_PORT_TYPE
addr_mem[10] <= addr_mem.DB_MAX_OUTPUT_PORT_TYPE


|test_sistema_completo_uart_2|algo_3_final:inst
clk => cantidad_temp[0].CLK
clk => cantidad_temp[1].CLK
clk => cantidad_temp[2].CLK
clk => cantidad_temp[3].CLK
clk => cantidad_temp[4].CLK
clk => cantidad_temp[5].CLK
clk => energia_temp[0].CLK
clk => energia_temp[1].CLK
clk => energia_temp[2].CLK
clk => energia_temp[3].CLK
clk => energia_temp[4].CLK
clk => energia_temp[5].CLK
clk => energia_temp[6].CLK
clk => energia_temp[7].CLK
clk => energia_temp[8].CLK
clk => energia_temp[9].CLK
clk => energia_temp[10].CLK
clk => energia_temp[11].CLK
clk => energia_temp[12].CLK
clk => energia_temp[13].CLK
clk => pix_data_reg[0].CLK
clk => pix_data_reg[1].CLK
clk => pix_data_reg[2].CLK
clk => pix_data_reg[3].CLK
clk => pix_data_reg[4].CLK
clk => pix_data_reg[5].CLK
clk => pix_data_reg[6].CLK
clk => pix_data_reg[7].CLK
clk => pix_data_reg[8].CLK
clk => pix_data_reg[9].CLK
clk => pix_data_reg[10].CLK
clk => reg_anterior[0].CLK
clk => reg_anterior[1].CLK
clk => reg_anterior[2].CLK
clk => reg_anterior[3].CLK
clk => reg_anterior[4].CLK
clk => reg_anterior[5].CLK
clk => reg_anterior[6].CLK
clk => reg_anterior[7].CLK
clk => reg_anterior[8].CLK
clk => reg_anterior[9].CLK
clk => reg_anterior[10].CLK
clk => reg_ancho_3[0].CLK
clk => reg_ancho_3[1].CLK
clk => reg_ancho_3[2].CLK
clk => reg_ancho_3[3].CLK
clk => reg_ancho_3[4].CLK
clk => reg_ancho_3[5].CLK
clk => reg_ancho_3[6].CLK
clk => reg_ancho_3[7].CLK
clk => reg_ancho_3[8].CLK
clk => reg_ancho_3[9].CLK
clk => reg_ancho_3[10].CLK
clk => reg_ancho_2[0].CLK
clk => reg_ancho_2[1].CLK
clk => reg_ancho_2[2].CLK
clk => reg_ancho_2[3].CLK
clk => reg_ancho_2[4].CLK
clk => reg_ancho_2[5].CLK
clk => reg_ancho_2[6].CLK
clk => reg_ancho_2[7].CLK
clk => reg_ancho_2[8].CLK
clk => reg_ancho_2[9].CLK
clk => reg_ancho_2[10].CLK
clk => reg_ancho_1[0].CLK
clk => reg_ancho_1[1].CLK
clk => reg_ancho_1[2].CLK
clk => reg_ancho_1[3].CLK
clk => reg_ancho_1[4].CLK
clk => reg_ancho_1[5].CLK
clk => reg_ancho_1[6].CLK
clk => reg_ancho_1[7].CLK
clk => reg_ancho_1[8].CLK
clk => reg_ancho_1[9].CLK
clk => reg_ancho_1[10].CLK
clk => dir_mem_3[0].CLK
clk => dir_mem_3[1].CLK
clk => dir_mem_3[2].CLK
clk => dir_mem_3[3].CLK
clk => dir_mem_3[4].CLK
clk => dir_mem_3[5].CLK
clk => dir_mem_3[6].CLK
clk => dir_mem_3[7].CLK
clk => dir_mem_3[8].CLK
clk => dir_mem_3[9].CLK
clk => dir_mem_3[10].CLK
clk => dir_mem_1[0].CLK
clk => dir_mem_1[1].CLK
clk => dir_mem_1[2].CLK
clk => dir_mem_1[3].CLK
clk => dir_mem_1[4].CLK
clk => dir_mem_1[5].CLK
clk => dir_mem_1[6].CLK
clk => dir_mem_1[7].CLK
clk => dir_mem_1[8].CLK
clk => dir_mem_1[9].CLK
clk => dir_mem_1[10].CLK
clk => dir_mem_2[0].CLK
clk => dir_mem_2[1].CLK
clk => dir_mem_2[2].CLK
clk => dir_mem_2[3].CLK
clk => dir_mem_2[4].CLK
clk => dir_mem_2[5].CLK
clk => dir_mem_2[6].CLK
clk => dir_mem_2[7].CLK
clk => dir_mem_2[8].CLK
clk => dir_mem_2[9].CLK
clk => dir_mem_2[10].CLK
clk => data_a_escribir[0].CLK
clk => data_a_escribir[1].CLK
clk => data_a_escribir[2].CLK
clk => data_a_escribir[3].CLK
clk => data_a_escribir[4].CLK
clk => data_a_escribir[5].CLK
clk => data_a_escribir[6].CLK
clk => data_a_escribir[7].CLK
clk => data_a_escribir[8].CLK
clk => data_a_escribir[9].CLK
clk => data_a_escribir[10].CLK
clk => dir_histograma_int[0].CLK
clk => dir_histograma_int[1].CLK
clk => dir_histograma_int[2].CLK
clk => dir_histograma_int[3].CLK
clk => dir_histograma_int[4].CLK
clk => dir_histograma_int[5].CLK
clk => dir_histograma_int[6].CLK
clk => dir_histograma_int[7].CLK
clk => dir_histograma_int[8].CLK
clk => dir_histograma_int[9].CLK
clk => pix_count_int[0].CLK
clk => pix_count_int[1].CLK
clk => pix_count_int[2].CLK
clk => pix_count_int[3].CLK
clk => pix_count_int[4].CLK
clk => pix_count_int[5].CLK
clk => pix_count_int[6].CLK
clk => pix_count_int[7].CLK
clk => pix_count_int[8].CLK
clk => pix_count_int[9].CLK
clk => pix_count_int[10].CLK
clk => pix_count_int[11].CLK
clk => pix_count_int[12].CLK
clk => pix_count_int[13].CLK
clk => pix_count_int[14].CLK
clk => pix_count_int[15].CLK
clk => pix_count_int[16].CLK
clk => pix_count_int[17].CLK
clk => pix_count_int[18].CLK
clk => pix_count_int[19].CLK
clk => pix_count_int[20].CLK
clk => dir_energia[0].CLK
clk => dir_energia[1].CLK
clk => dir_energia[2].CLK
clk => dir_energia[3].CLK
clk => dir_energia[4].CLK
clk => dir_energia[5].CLK
clk => dir_energia[6].CLK
clk => dir_energia[7].CLK
clk => dir_energia[8].CLK
clk => dir_energia[9].CLK
clk => dir_energia[10].CLK
clk => dir_mem[0].CLK
clk => dir_mem[1].CLK
clk => dir_mem[2].CLK
clk => dir_mem[3].CLK
clk => dir_mem[4].CLK
clk => dir_mem[5].CLK
clk => dir_mem[6].CLK
clk => dir_mem[7].CLK
clk => dir_mem[8].CLK
clk => dir_mem[9].CLK
clk => dir_mem[10].CLK
clk => ignorar_anterior.CLK
clk => ignorar_ancho_1.CLK
clk => indice[0].CLK
clk => indice[1].CLK
clk => indice[2].CLK
clk => indice[3].CLK
clk => indice[4].CLK
clk => indice[5].CLK
clk => indice[6].CLK
clk => indice[7].CLK
clk => indice[8].CLK
clk => indice[9].CLK
clk => indice[10].CLK
clk => eventos[0].CLK
clk => eventos[1].CLK
clk => eventos[2].CLK
clk => eventos[3].CLK
clk => eventos[4].CLK
clk => eventos[5].CLK
clk => eventos[6].CLK
clk => eventos[7].CLK
clk => eventos[8].CLK
clk => eventos[9].CLK
clk => eventos[10].CLK
clk => cuenta_pixel[0].CLK
clk => cuenta_pixel[1].CLK
clk => cuenta_pixel[2].CLK
clk => cuenta_pixel[3].CLK
clk => cuenta_pixel[4].CLK
clk => cuenta_pixel[5].CLK
clk => cuenta_pixel[6].CLK
clk => cuenta_pixel[7].CLK
clk => cuenta_pixel[8].CLK
clk => cuenta_pixel[9].CLK
clk => cuenta_pixel[10].CLK
clk => cuenta[0].CLK
clk => cuenta[1].CLK
clk => cuenta[2].CLK
clk => cuenta[3].CLK
clk => cuenta[4].CLK
clk => cuenta[5].CLK
clk => cuenta[6].CLK
clk => cuenta[7].CLK
clk => cuenta[8].CLK
clk => cuenta[9].CLK
clk => cuenta[10].CLK
clk => state~1.DATAIN
trigger => cantidad_temp[0].ACLR
trigger => cantidad_temp[1].ACLR
trigger => cantidad_temp[2].ACLR
trigger => cantidad_temp[3].ACLR
trigger => cantidad_temp[4].ACLR
trigger => cantidad_temp[5].ACLR
trigger => energia_temp[0].ACLR
trigger => energia_temp[1].ACLR
trigger => energia_temp[2].ACLR
trigger => energia_temp[3].ACLR
trigger => energia_temp[4].ACLR
trigger => energia_temp[5].ACLR
trigger => energia_temp[6].ACLR
trigger => energia_temp[7].ACLR
trigger => energia_temp[8].ACLR
trigger => energia_temp[9].ACLR
trigger => energia_temp[10].ACLR
trigger => energia_temp[11].ACLR
trigger => energia_temp[12].ACLR
trigger => energia_temp[13].ACLR
trigger => pix_data_reg[0].ACLR
trigger => pix_data_reg[1].ACLR
trigger => pix_data_reg[2].ACLR
trigger => pix_data_reg[3].ACLR
trigger => pix_data_reg[4].ACLR
trigger => pix_data_reg[5].ACLR
trigger => pix_data_reg[6].ACLR
trigger => pix_data_reg[7].ACLR
trigger => pix_data_reg[8].ACLR
trigger => pix_data_reg[9].ACLR
trigger => pix_data_reg[10].ACLR
trigger => reg_anterior[0].ACLR
trigger => reg_anterior[1].ACLR
trigger => reg_anterior[2].ACLR
trigger => reg_anterior[3].ACLR
trigger => reg_anterior[4].ACLR
trigger => reg_anterior[5].ACLR
trigger => reg_anterior[6].ACLR
trigger => reg_anterior[7].ACLR
trigger => reg_anterior[8].ACLR
trigger => reg_anterior[9].ACLR
trigger => reg_anterior[10].ACLR
trigger => reg_ancho_3[0].ACLR
trigger => reg_ancho_3[1].ACLR
trigger => reg_ancho_3[2].ACLR
trigger => reg_ancho_3[3].ACLR
trigger => reg_ancho_3[4].ACLR
trigger => reg_ancho_3[5].ACLR
trigger => reg_ancho_3[6].ACLR
trigger => reg_ancho_3[7].ACLR
trigger => reg_ancho_3[8].ACLR
trigger => reg_ancho_3[9].ACLR
trigger => reg_ancho_3[10].ACLR
trigger => reg_ancho_2[0].ACLR
trigger => reg_ancho_2[1].ACLR
trigger => reg_ancho_2[2].ACLR
trigger => reg_ancho_2[3].ACLR
trigger => reg_ancho_2[4].ACLR
trigger => reg_ancho_2[5].ACLR
trigger => reg_ancho_2[6].ACLR
trigger => reg_ancho_2[7].ACLR
trigger => reg_ancho_2[8].ACLR
trigger => reg_ancho_2[9].ACLR
trigger => reg_ancho_2[10].ACLR
trigger => reg_ancho_1[0].ACLR
trigger => reg_ancho_1[1].ACLR
trigger => reg_ancho_1[2].ACLR
trigger => reg_ancho_1[3].ACLR
trigger => reg_ancho_1[4].ACLR
trigger => reg_ancho_1[5].ACLR
trigger => reg_ancho_1[6].ACLR
trigger => reg_ancho_1[7].ACLR
trigger => reg_ancho_1[8].ACLR
trigger => reg_ancho_1[9].ACLR
trigger => reg_ancho_1[10].ACLR
trigger => dir_histograma_int[0].ACLR
trigger => dir_histograma_int[1].ACLR
trigger => dir_histograma_int[2].ACLR
trigger => dir_histograma_int[3].ACLR
trigger => dir_histograma_int[4].ACLR
trigger => dir_histograma_int[5].ACLR
trigger => dir_histograma_int[6].ACLR
trigger => dir_histograma_int[7].ACLR
trigger => dir_histograma_int[8].ACLR
trigger => dir_histograma_int[9].ACLR
trigger => pix_count_int[0].ACLR
trigger => pix_count_int[1].ACLR
trigger => pix_count_int[2].ACLR
trigger => pix_count_int[3].ACLR
trigger => pix_count_int[4].ACLR
trigger => pix_count_int[5].ACLR
trigger => pix_count_int[6].ACLR
trigger => pix_count_int[7].ACLR
trigger => pix_count_int[8].ACLR
trigger => pix_count_int[9].ACLR
trigger => pix_count_int[10].ACLR
trigger => pix_count_int[11].ACLR
trigger => pix_count_int[12].ACLR
trigger => pix_count_int[13].ACLR
trigger => pix_count_int[14].ACLR
trigger => pix_count_int[15].ACLR
trigger => pix_count_int[16].ACLR
trigger => pix_count_int[17].ACLR
trigger => pix_count_int[18].ACLR
trigger => pix_count_int[19].ACLR
trigger => pix_count_int[20].ACLR
trigger => dir_energia[0].ACLR
trigger => dir_energia[1].ACLR
trigger => dir_energia[2].ACLR
trigger => dir_energia[3].ACLR
trigger => dir_energia[4].ACLR
trigger => dir_energia[5].ACLR
trigger => dir_energia[6].ACLR
trigger => dir_energia[7].ACLR
trigger => dir_energia[8].ACLR
trigger => dir_energia[9].ACLR
trigger => dir_energia[10].ACLR
trigger => dir_mem[0].ACLR
trigger => dir_mem[1].ACLR
trigger => dir_mem[2].ACLR
trigger => dir_mem[3].ACLR
trigger => dir_mem[4].ACLR
trigger => dir_mem[5].ACLR
trigger => dir_mem[6].ACLR
trigger => dir_mem[7].ACLR
trigger => dir_mem[8].ACLR
trigger => dir_mem[9].ACLR
trigger => dir_mem[10].ACLR
trigger => ignorar_anterior.ACLR
trigger => ignorar_ancho_1.ACLR
trigger => indice[0].ACLR
trigger => indice[1].ACLR
trigger => indice[2].ACLR
trigger => indice[3].ACLR
trigger => indice[4].ACLR
trigger => indice[5].ACLR
trigger => indice[6].ACLR
trigger => indice[7].ACLR
trigger => indice[8].ACLR
trigger => indice[9].ACLR
trigger => indice[10].ACLR
trigger => eventos[0].PRESET
trigger => eventos[1].ACLR
trigger => eventos[2].ACLR
trigger => eventos[3].ACLR
trigger => eventos[4].ACLR
trigger => eventos[5].ACLR
trigger => eventos[6].ACLR
trigger => eventos[7].ACLR
trigger => eventos[8].ACLR
trigger => eventos[9].ACLR
trigger => eventos[10].ACLR
trigger => cuenta_pixel[0].ACLR
trigger => cuenta_pixel[1].ACLR
trigger => cuenta_pixel[2].ACLR
trigger => cuenta_pixel[3].ACLR
trigger => cuenta_pixel[4].ACLR
trigger => cuenta_pixel[5].ACLR
trigger => cuenta_pixel[6].ACLR
trigger => cuenta_pixel[7].ACLR
trigger => cuenta_pixel[8].ACLR
trigger => cuenta_pixel[9].ACLR
trigger => cuenta_pixel[10].ACLR
trigger => cuenta[0].ACLR
trigger => cuenta[1].ACLR
trigger => cuenta[2].ACLR
trigger => cuenta[3].ACLR
trigger => cuenta[4].ACLR
trigger => cuenta[5].ACLR
trigger => cuenta[6].ACLR
trigger => cuenta[7].ACLR
trigger => cuenta[8].ACLR
trigger => cuenta[9].ACLR
trigger => cuenta[10].ACLR
trigger => state~3.DATAIN
trigger => data_a_escribir[10].ENA
trigger => data_a_escribir[9].ENA
trigger => data_a_escribir[8].ENA
trigger => data_a_escribir[7].ENA
trigger => data_a_escribir[6].ENA
trigger => data_a_escribir[5].ENA
trigger => data_a_escribir[4].ENA
trigger => data_a_escribir[3].ENA
trigger => data_a_escribir[2].ENA
trigger => data_a_escribir[1].ENA
trigger => data_a_escribir[0].ENA
trigger => dir_mem_2[10].ENA
trigger => dir_mem_2[9].ENA
trigger => dir_mem_2[8].ENA
trigger => dir_mem_2[7].ENA
trigger => dir_mem_2[6].ENA
trigger => dir_mem_2[5].ENA
trigger => dir_mem_2[4].ENA
trigger => dir_mem_2[3].ENA
trigger => dir_mem_2[2].ENA
trigger => dir_mem_2[1].ENA
trigger => dir_mem_2[0].ENA
trigger => dir_mem_1[10].ENA
trigger => dir_mem_1[9].ENA
trigger => dir_mem_1[8].ENA
trigger => dir_mem_1[7].ENA
trigger => dir_mem_1[6].ENA
trigger => dir_mem_1[5].ENA
trigger => dir_mem_1[4].ENA
trigger => dir_mem_1[3].ENA
trigger => dir_mem_1[2].ENA
trigger => dir_mem_1[1].ENA
trigger => dir_mem_1[0].ENA
trigger => dir_mem_3[10].ENA
trigger => dir_mem_3[9].ENA
trigger => dir_mem_3[8].ENA
trigger => dir_mem_3[7].ENA
trigger => dir_mem_3[6].ENA
trigger => dir_mem_3[5].ENA
trigger => dir_mem_3[4].ENA
trigger => dir_mem_3[3].ENA
trigger => dir_mem_3[2].ENA
trigger => dir_mem_3[1].ENA
trigger => dir_mem_3[0].ENA
pix_data[0] => LessThan2.IN16
pix_data[0] => pix_data_reg[0].DATAIN
pix_data[1] => LessThan2.IN15
pix_data[1] => pix_data_reg[1].DATAIN
pix_data[2] => LessThan2.IN14
pix_data[2] => pix_data_reg[2].DATAIN
pix_data[3] => LessThan2.IN13
pix_data[3] => pix_data_reg[3].DATAIN
pix_data[4] => LessThan2.IN12
pix_data[4] => pix_data_reg[4].DATAIN
pix_data[5] => LessThan2.IN11
pix_data[5] => pix_data_reg[5].DATAIN
pix_data[6] => LessThan2.IN10
pix_data[6] => pix_data_reg[6].DATAIN
pix_data[7] => LessThan2.IN9
pix_data[7] => pix_data_reg[7].DATAIN
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => pix_count_int.OUTPUTSELECT
pix_valid => state.OUTPUTSELECT
pix_valid => state.OUTPUTSELECT
pix_valid => data_a_escribir.OUTPUTSELECT
pix_valid => data_a_escribir.OUTPUTSELECT
pix_valid => data_a_escribir.OUTPUTSELECT
pix_valid => data_a_escribir.OUTPUTSELECT
pix_valid => data_a_escribir.OUTPUTSELECT
pix_valid => data_a_escribir.OUTPUTSELECT
pix_valid => data_a_escribir.OUTPUTSELECT
pix_valid => data_a_escribir.OUTPUTSELECT
pix_valid => data_a_escribir.OUTPUTSELECT
pix_valid => data_a_escribir.OUTPUTSELECT
pix_valid => data_a_escribir.OUTPUTSELECT
pix_valid => cuenta_pixel.OUTPUTSELECT
pix_valid => cuenta_pixel.OUTPUTSELECT
pix_valid => cuenta_pixel.OUTPUTSELECT
pix_valid => cuenta_pixel.OUTPUTSELECT
pix_valid => cuenta_pixel.OUTPUTSELECT
pix_valid => cuenta_pixel.OUTPUTSELECT
pix_valid => cuenta_pixel.OUTPUTSELECT
pix_valid => cuenta_pixel.OUTPUTSELECT
pix_valid => cuenta_pixel.OUTPUTSELECT
pix_valid => cuenta_pixel.OUTPUTSELECT
pix_valid => cuenta_pixel.OUTPUTSELECT
pix_valid => ignorar_ancho_1.OUTPUTSELECT
pix_valid => ignorar_anterior.OUTPUTSELECT
pix_valid => state.DATAB
data_ram_i[0] => reg_ancho_1.DATAA
data_ram_i[0] => reg_ancho_3.DATAA
data_ram_i[0] => reg_ancho_2[0].DATAIN
data_ram_i[1] => reg_ancho_1.DATAA
data_ram_i[1] => reg_ancho_3.DATAA
data_ram_i[1] => reg_ancho_2[1].DATAIN
data_ram_i[2] => reg_ancho_1.DATAA
data_ram_i[2] => reg_ancho_3.DATAA
data_ram_i[2] => reg_ancho_2[2].DATAIN
data_ram_i[3] => reg_ancho_1.DATAA
data_ram_i[3] => reg_ancho_3.DATAA
data_ram_i[3] => reg_ancho_2[3].DATAIN
data_ram_i[4] => reg_ancho_1.DATAA
data_ram_i[4] => reg_ancho_3.DATAA
data_ram_i[4] => reg_ancho_2[4].DATAIN
data_ram_i[5] => reg_ancho_1.DATAA
data_ram_i[5] => reg_ancho_3.DATAA
data_ram_i[5] => reg_ancho_2[5].DATAIN
data_ram_i[6] => reg_ancho_1.DATAA
data_ram_i[6] => reg_ancho_3.DATAA
data_ram_i[6] => reg_ancho_2[6].DATAIN
data_ram_i[7] => reg_ancho_1.DATAA
data_ram_i[7] => reg_ancho_3.DATAA
data_ram_i[7] => reg_ancho_2[7].DATAIN
data_ram_i[8] => reg_ancho_1.DATAA
data_ram_i[8] => reg_ancho_3.DATAA
data_ram_i[8] => reg_ancho_2[8].DATAIN
data_ram_i[9] => reg_ancho_1.DATAA
data_ram_i[9] => reg_ancho_3.DATAA
data_ram_i[9] => reg_ancho_2[9].DATAIN
data_ram_i[10] => reg_ancho_1.DATAA
data_ram_i[10] => reg_ancho_3.DATAA
data_ram_i[10] => reg_ancho_2[10].DATAIN
data_ram_o[0] <= data_ram_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_o[1] <= data_ram_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_o[2] <= data_ram_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_o[3] <= data_ram_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_o[4] <= data_ram_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_o[5] <= data_ram_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_o[6] <= data_ram_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_o[7] <= data_ram_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_o[8] <= data_ram_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_o[9] <= data_ram_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_o[10] <= data_ram_o.DB_MAX_OUTPUT_PORT_TYPE
addr_ram[0] <= Selector76.DB_MAX_OUTPUT_PORT_TYPE
addr_ram[1] <= Selector75.DB_MAX_OUTPUT_PORT_TYPE
addr_ram[2] <= Selector74.DB_MAX_OUTPUT_PORT_TYPE
addr_ram[3] <= Selector73.DB_MAX_OUTPUT_PORT_TYPE
addr_ram[4] <= Selector72.DB_MAX_OUTPUT_PORT_TYPE
addr_ram[5] <= Selector71.DB_MAX_OUTPUT_PORT_TYPE
addr_ram[6] <= Selector70.DB_MAX_OUTPUT_PORT_TYPE
addr_ram[7] <= Selector69.DB_MAX_OUTPUT_PORT_TYPE
addr_ram[8] <= Selector68.DB_MAX_OUTPUT_PORT_TYPE
addr_ram[9] <= Selector67.DB_MAX_OUTPUT_PORT_TYPE
addr_ram[10] <= Selector66.DB_MAX_OUTPUT_PORT_TYPE
we <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
data_ram_energia_i[0] => energia_temp[0].DATAIN
data_ram_energia_i[1] => energia_temp[1].DATAIN
data_ram_energia_i[2] => energia_temp[2].DATAIN
data_ram_energia_i[3] => energia_temp[3].DATAIN
data_ram_energia_i[4] => energia_temp[4].DATAIN
data_ram_energia_i[5] => energia_temp[5].DATAIN
data_ram_energia_i[6] => energia_temp[6].DATAIN
data_ram_energia_i[7] => energia_temp[7].DATAIN
data_ram_energia_i[8] => energia_temp[8].DATAIN
data_ram_energia_i[9] => energia_temp[9].DATAIN
data_ram_energia_i[10] => energia_temp[10].DATAIN
data_ram_energia_i[11] => energia_temp[11].DATAIN
data_ram_energia_i[12] => energia_temp[12].DATAIN
data_ram_energia_i[13] => energia_temp[13].DATAIN
data_ram_energia_o[0] <= Selector90.DB_MAX_OUTPUT_PORT_TYPE
data_ram_energia_o[1] <= Selector89.DB_MAX_OUTPUT_PORT_TYPE
data_ram_energia_o[2] <= Selector88.DB_MAX_OUTPUT_PORT_TYPE
data_ram_energia_o[3] <= Selector87.DB_MAX_OUTPUT_PORT_TYPE
data_ram_energia_o[4] <= Selector86.DB_MAX_OUTPUT_PORT_TYPE
data_ram_energia_o[5] <= Selector85.DB_MAX_OUTPUT_PORT_TYPE
data_ram_energia_o[6] <= Selector84.DB_MAX_OUTPUT_PORT_TYPE
data_ram_energia_o[7] <= Selector83.DB_MAX_OUTPUT_PORT_TYPE
data_ram_energia_o[8] <= Selector82.DB_MAX_OUTPUT_PORT_TYPE
data_ram_energia_o[9] <= Selector81.DB_MAX_OUTPUT_PORT_TYPE
data_ram_energia_o[10] <= Selector80.DB_MAX_OUTPUT_PORT_TYPE
data_ram_energia_o[11] <= Selector79.DB_MAX_OUTPUT_PORT_TYPE
data_ram_energia_o[12] <= Selector78.DB_MAX_OUTPUT_PORT_TYPE
data_ram_energia_o[13] <= Selector77.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_energia[0] <= Selector101.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_energia[1] <= Selector100.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_energia[2] <= Selector99.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_energia[3] <= Selector98.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_energia[4] <= Selector97.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_energia[5] <= Selector96.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_energia[6] <= Selector95.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_energia[7] <= Selector94.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_energia[8] <= Selector93.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_energia[9] <= Selector92.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_energia[10] <= Selector91.DB_MAX_OUTPUT_PORT_TYPE
data_ram_cantidad_i[0] => cantidad_temp[0].DATAIN
data_ram_cantidad_i[1] => cantidad_temp[1].DATAIN
data_ram_cantidad_i[2] => cantidad_temp[2].DATAIN
data_ram_cantidad_i[3] => cantidad_temp[3].DATAIN
data_ram_cantidad_i[4] => cantidad_temp[4].DATAIN
data_ram_cantidad_i[5] => cantidad_temp[5].DATAIN
data_ram_cantidad_o[0] <= Selector107.DB_MAX_OUTPUT_PORT_TYPE
data_ram_cantidad_o[1] <= Selector106.DB_MAX_OUTPUT_PORT_TYPE
data_ram_cantidad_o[2] <= Selector105.DB_MAX_OUTPUT_PORT_TYPE
data_ram_cantidad_o[3] <= Selector104.DB_MAX_OUTPUT_PORT_TYPE
data_ram_cantidad_o[4] <= Selector103.DB_MAX_OUTPUT_PORT_TYPE
data_ram_cantidad_o[5] <= Selector102.DB_MAX_OUTPUT_PORT_TYPE
data_ram_histograma_o[0] <= data_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_histograma_o[1] <= data_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_histograma_o[2] <= data_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_histograma_o[3] <= data_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_histograma_o[4] <= data_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_histograma_o[5] <= data_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_histograma_o[6] <= data_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_histograma_o[7] <= data_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_histograma_o[8] <= data_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_histograma_o[9] <= data_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_histograma_o[10] <= data_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_histograma_o[11] <= data_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_histograma_o[12] <= data_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
data_ram_histograma_o[13] <= data_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_histograma_o[0] <= addr_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_histograma_o[1] <= addr_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_histograma_o[2] <= addr_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_histograma_o[3] <= addr_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_histograma_o[4] <= addr_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_histograma_o[5] <= addr_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_histograma_o[6] <= addr_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_histograma_o[7] <= addr_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_histograma_o[8] <= addr_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
addr_ram_histograma_o[9] <= addr_ram_histograma_o.DB_MAX_OUTPUT_PORT_TYPE
selector_ram_histograma <= selector_ram_histograma.DB_MAX_OUTPUT_PORT_TYPE
we_histograma <= we_histograma.DB_MAX_OUTPUT_PORT_TYPE
fin_borrado <= fin_borrado.DB_MAX_OUTPUT_PORT_TYPE
fin_signal <= fin_signal.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack.DB_MAX_OUTPUT_PORT_TYPE


|test_sistema_completo_uart_2|uart_algo_nuevo:inst10
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
clk => state.CLK
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
reset => state.ACLR
rx_dv => reg_data.OUTPUTSELECT
rx_dv => reg_data.OUTPUTSELECT
rx_dv => reg_data.OUTPUTSELECT
rx_dv => reg_data.OUTPUTSELECT
rx_dv => reg_data.OUTPUTSELECT
rx_dv => reg_data.OUTPUTSELECT
rx_dv => reg_data.OUTPUTSELECT
rx_dv => reg_data.OUTPUTSELECT
rx_dv => state.DATAB
rx_byte[0] => reg_data.DATAB
rx_byte[1] => reg_data.DATAB
rx_byte[2] => reg_data.DATAB
rx_byte[3] => reg_data.DATAB
rx_byte[4] => reg_data.DATAB
rx_byte[5] => reg_data.DATAB
rx_byte[6] => reg_data.DATAB
rx_byte[7] => reg_data.DATAB
ack => state.DATAA
byte_o[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
byte_o[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
byte_o[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
byte_o[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
byte_o[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
byte_o[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
byte_o[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
byte_o[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
pix_valid <= state.DB_MAX_OUTPUT_PORT_TYPE


|test_sistema_completo_uart_2|UART_RX:inst11
i_Clk => r_RX_Byte[0].CLK
i_Clk => r_RX_Byte[1].CLK
i_Clk => r_RX_Byte[2].CLK
i_Clk => r_RX_Byte[3].CLK
i_Clk => r_RX_Byte[4].CLK
i_Clk => r_RX_Byte[5].CLK
i_Clk => r_RX_Byte[6].CLK
i_Clk => r_RX_Byte[7].CLK
i_Clk => r_Bit_Index[0].CLK
i_Clk => r_Bit_Index[1].CLK
i_Clk => r_Bit_Index[2].CLK
i_Clk => r_Clk_Count[0].CLK
i_Clk => r_Clk_Count[1].CLK
i_Clk => r_Clk_Count[2].CLK
i_Clk => r_Clk_Count[3].CLK
i_Clk => r_Clk_Count[4].CLK
i_Clk => r_Clk_Count[5].CLK
i_Clk => r_Clk_Count[6].CLK
i_Clk => r_Clk_Count[7].CLK
i_Clk => r_Clk_Count[8].CLK
i_Clk => r_RX_DV.CLK
i_Clk => r_RX_Data.CLK
i_Clk => r_RX_Data_R.CLK
i_Clk => r_SM_Main~1.DATAIN
i_RX_Serial => r_RX_Data_R.DATAIN
o_RX_DV <= r_RX_DV.DB_MAX_OUTPUT_PORT_TYPE
o_RX_Byte[0] <= r_RX_Byte[0].DB_MAX_OUTPUT_PORT_TYPE
o_RX_Byte[1] <= r_RX_Byte[1].DB_MAX_OUTPUT_PORT_TYPE
o_RX_Byte[2] <= r_RX_Byte[2].DB_MAX_OUTPUT_PORT_TYPE
o_RX_Byte[3] <= r_RX_Byte[3].DB_MAX_OUTPUT_PORT_TYPE
o_RX_Byte[4] <= r_RX_Byte[4].DB_MAX_OUTPUT_PORT_TYPE
o_RX_Byte[5] <= r_RX_Byte[5].DB_MAX_OUTPUT_PORT_TYPE
o_RX_Byte[6] <= r_RX_Byte[6].DB_MAX_OUTPUT_PORT_TYPE
o_RX_Byte[7] <= r_RX_Byte[7].DB_MAX_OUTPUT_PORT_TYPE


|test_sistema_completo_uart_2|ram:inst5
din[0] => mem.data_a[0].DATAIN
din[0] => mem.DATAIN
din[1] => mem.data_a[1].DATAIN
din[1] => mem.DATAIN1
din[2] => mem.data_a[2].DATAIN
din[2] => mem.DATAIN2
din[3] => mem.data_a[3].DATAIN
din[3] => mem.DATAIN3
din[4] => mem.data_a[4].DATAIN
din[4] => mem.DATAIN4
din[5] => mem.data_a[5].DATAIN
din[5] => mem.DATAIN5
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[8] => mem.RADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
addr[9] => mem.RADDR9
addr[10] => mem.waddr_a[10].DATAIN
addr[10] => mem.WADDR10
addr[10] => mem.RADDR10
write_en => mem.we_a.DATAIN
write_en => mem.WE
clk => mem.we_a.CLK
clk => mem.waddr_a[10].CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => mem.CLK0
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test_sistema_completo_uart_2|ram:inst3
din[0] => mem.data_a[0].DATAIN
din[0] => mem.DATAIN
din[1] => mem.data_a[1].DATAIN
din[1] => mem.DATAIN1
din[2] => mem.data_a[2].DATAIN
din[2] => mem.DATAIN2
din[3] => mem.data_a[3].DATAIN
din[3] => mem.DATAIN3
din[4] => mem.data_a[4].DATAIN
din[4] => mem.DATAIN4
din[5] => mem.data_a[5].DATAIN
din[5] => mem.DATAIN5
din[6] => mem.data_a[6].DATAIN
din[6] => mem.DATAIN6
din[7] => mem.data_a[7].DATAIN
din[7] => mem.DATAIN7
din[8] => mem.data_a[8].DATAIN
din[8] => mem.DATAIN8
din[9] => mem.data_a[9].DATAIN
din[9] => mem.DATAIN9
din[10] => mem.data_a[10].DATAIN
din[10] => mem.DATAIN10
din[11] => mem.data_a[11].DATAIN
din[11] => mem.DATAIN11
din[12] => mem.data_a[12].DATAIN
din[12] => mem.DATAIN12
din[13] => mem.data_a[13].DATAIN
din[13] => mem.DATAIN13
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[8] => mem.RADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
addr[9] => mem.RADDR9
addr[10] => mem.waddr_a[10].DATAIN
addr[10] => mem.WADDR10
addr[10] => mem.RADDR10
write_en => mem.we_a.DATAIN
write_en => mem.WE
clk => mem.we_a.CLK
clk => mem.waddr_a[10].CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => mem.CLK0
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test_sistema_completo_uart_2|ram:inst2
din[0] => mem.data_a[0].DATAIN
din[0] => mem.DATAIN
din[1] => mem.data_a[1].DATAIN
din[1] => mem.DATAIN1
din[2] => mem.data_a[2].DATAIN
din[2] => mem.DATAIN2
din[3] => mem.data_a[3].DATAIN
din[3] => mem.DATAIN3
din[4] => mem.data_a[4].DATAIN
din[4] => mem.DATAIN4
din[5] => mem.data_a[5].DATAIN
din[5] => mem.DATAIN5
din[6] => mem.data_a[6].DATAIN
din[6] => mem.DATAIN6
din[7] => mem.data_a[7].DATAIN
din[7] => mem.DATAIN7
din[8] => mem.data_a[8].DATAIN
din[8] => mem.DATAIN8
din[9] => mem.data_a[9].DATAIN
din[9] => mem.DATAIN9
din[10] => mem.data_a[10].DATAIN
din[10] => mem.DATAIN10
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[8] => mem.RADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
addr[9] => mem.RADDR9
addr[10] => mem.waddr_a[10].DATAIN
addr[10] => mem.WADDR10
addr[10] => mem.RADDR10
write_en => mem.we_a.DATAIN
write_en => mem.WE
clk => mem.we_a.CLK
clk => mem.waddr_a[10].CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => mem.CLK0
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test_sistema_completo_uart_2|uart_tx:inst12
clk => txd_reg.CLK
clk => cycle_counter[0].CLK
clk => cycle_counter[1].CLK
clk => cycle_counter[2].CLK
clk => cycle_counter[3].CLK
clk => cycle_counter[4].CLK
clk => cycle_counter[5].CLK
clk => cycle_counter[6].CLK
clk => cycle_counter[7].CLK
clk => cycle_counter[8].CLK
clk => cycle_counter[9].CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => data_to_send[0].CLK
clk => data_to_send[1].CLK
clk => data_to_send[2].CLK
clk => data_to_send[3].CLK
clk => data_to_send[4].CLK
clk => data_to_send[5].CLK
clk => data_to_send[6].CLK
clk => data_to_send[7].CLK
clk => fsm_state~1.DATAIN
resetn => txd_reg.OUTPUTSELECT
resetn => data_to_send.OUTPUTSELECT
resetn => data_to_send.OUTPUTSELECT
resetn => data_to_send.OUTPUTSELECT
resetn => data_to_send.OUTPUTSELECT
resetn => data_to_send.OUTPUTSELECT
resetn => data_to_send.OUTPUTSELECT
resetn => data_to_send.OUTPUTSELECT
resetn => data_to_send.OUTPUTSELECT
resetn => bit_counter.OUTPUTSELECT
resetn => bit_counter.OUTPUTSELECT
resetn => bit_counter.OUTPUTSELECT
resetn => bit_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => cycle_counter.OUTPUTSELECT
resetn => fsm_state.OUTPUTSELECT
resetn => fsm_state.OUTPUTSELECT
resetn => fsm_state.OUTPUTSELECT
resetn => fsm_state.OUTPUTSELECT
uart_txd <= txd_reg.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_busy <= uart_tx_busy.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_en => always1.IN0
uart_tx_en => Selector1.IN3
uart_tx_en => Selector0.IN1
uart_tx_data[0] => data_to_send.DATAB
uart_tx_data[1] => data_to_send.DATAB
uart_tx_data[2] => data_to_send.DATAB
uart_tx_data[3] => data_to_send.DATAB
uart_tx_data[4] => data_to_send.DATAB
uart_tx_data[5] => data_to_send.DATAB
uart_tx_data[6] => data_to_send.DATAB
uart_tx_data[7] => data_to_send.DATAB


|test_sistema_completo_uart_2|ack_sender:inst14
clk => tx_counter[0].CLK
clk => tx_counter[1].CLK
clk => tx_counter[2].CLK
clk => tx_counter[3].CLK
clk => tx_counter[4].CLK
clk => tx_counter[5].CLK
clk => tx_counter[6].CLK
clk => tx_counter[7].CLK
clk => tx_counter[8].CLK
clk => tx_counter[9].CLK
clk => tx_counter[10].CLK
clk => tx_counter[11].CLK
clk => tx_counter[12].CLK
clk => tx_counter[13].CLK
clk => tx_counter[14].CLK
clk => tx_counter[15].CLK
clk => tx_counter[16].CLK
clk => tx_counter[17].CLK
clk => tx_counter[18].CLK
clk => tx_counter[19].CLK
clk => tx_counter[20].CLK
clk => tx_counter[21].CLK
clk => tx_counter[22].CLK
clk => tx_counter[23].CLK
clk => tx_counter[24].CLK
clk => tx_counter[25].CLK
clk => tx_counter[26].CLK
clk => tx_counter[27].CLK
clk => tx_counter[28].CLK
clk => tx_counter[29].CLK
clk => tx_counter[30].CLK
clk => tx_counter[31].CLK
clk => uart_byte[0]~reg0.CLK
clk => uart_byte[1]~reg0.CLK
clk => uart_byte[2]~reg0.CLK
clk => uart_byte[3]~reg0.CLK
clk => uart_byte[4]~reg0.CLK
clk => uart_byte[5]~reg0.CLK
clk => uart_byte[6]~reg0.CLK
clk => uart_byte[7]~reg0.CLK
clk => tx_enable~reg0.CLK
clk => state~4.DATAIN
reset => tx_counter[0].ACLR
reset => tx_counter[1].ACLR
reset => tx_counter[2].ACLR
reset => tx_counter[3].ACLR
reset => tx_counter[4].ACLR
reset => tx_counter[5].ACLR
reset => tx_counter[6].ACLR
reset => tx_counter[7].ACLR
reset => tx_counter[8].ACLR
reset => tx_counter[9].ACLR
reset => tx_counter[10].ACLR
reset => tx_counter[11].ACLR
reset => tx_counter[12].ACLR
reset => tx_counter[13].ACLR
reset => tx_counter[14].ACLR
reset => tx_counter[15].ACLR
reset => tx_counter[16].ACLR
reset => tx_counter[17].ACLR
reset => tx_counter[18].ACLR
reset => tx_counter[19].ACLR
reset => tx_counter[20].ACLR
reset => tx_counter[21].ACLR
reset => tx_counter[22].ACLR
reset => tx_counter[23].ACLR
reset => tx_counter[24].ACLR
reset => tx_counter[25].ACLR
reset => tx_counter[26].ACLR
reset => tx_counter[27].ACLR
reset => tx_counter[28].ACLR
reset => tx_counter[29].ACLR
reset => tx_counter[30].ACLR
reset => tx_counter[31].ACLR
reset => uart_byte[0]~reg0.ACLR
reset => uart_byte[1]~reg0.ACLR
reset => uart_byte[2]~reg0.ACLR
reset => uart_byte[3]~reg0.ACLR
reset => uart_byte[4]~reg0.ACLR
reset => uart_byte[5]~reg0.ACLR
reset => uart_byte[6]~reg0.ACLR
reset => uart_byte[7]~reg0.ACLR
reset => tx_enable~reg0.ACLR
reset => state~6.DATAIN
trigger => process_0.IN0
uart_busy => state.OUTPUTSELECT
uart_busy => state.OUTPUTSELECT
uart_busy => state.OUTPUTSELECT
uart_busy => process_0.IN1
tx_enable <= tx_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_byte[0] <= uart_byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_byte[1] <= uart_byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_byte[2] <= uart_byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_byte[3] <= uart_byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_byte[4] <= uart_byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_byte[5] <= uart_byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_byte[6] <= uart_byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_byte[7] <= uart_byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test_sistema_completo_uart_2|ram:inst6
din[0] => mem.data_a[0].DATAIN
din[0] => mem.DATAIN
din[1] => mem.data_a[1].DATAIN
din[1] => mem.DATAIN1
din[2] => mem.data_a[2].DATAIN
din[2] => mem.DATAIN2
din[3] => mem.data_a[3].DATAIN
din[3] => mem.DATAIN3
din[4] => mem.data_a[4].DATAIN
din[4] => mem.DATAIN4
din[5] => mem.data_a[5].DATAIN
din[5] => mem.DATAIN5
din[6] => mem.data_a[6].DATAIN
din[6] => mem.DATAIN6
din[7] => mem.data_a[7].DATAIN
din[7] => mem.DATAIN7
din[8] => mem.data_a[8].DATAIN
din[8] => mem.DATAIN8
din[9] => mem.data_a[9].DATAIN
din[9] => mem.DATAIN9
din[10] => mem.data_a[10].DATAIN
din[10] => mem.DATAIN10
din[11] => mem.data_a[11].DATAIN
din[11] => mem.DATAIN11
din[12] => mem.data_a[12].DATAIN
din[12] => mem.DATAIN12
din[13] => mem.data_a[13].DATAIN
din[13] => mem.DATAIN13
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[8] => mem.RADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
addr[9] => mem.RADDR9
write_en => mem.we_a.DATAIN
write_en => mem.WE
clk => mem.we_a.CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => mem.CLK0
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test_sistema_completo_uart_2|access_ram:inst7
selector => addr_o.OUTPUTSELECT
selector => addr_o.OUTPUTSELECT
selector => addr_o.OUTPUTSELECT
selector => addr_o.OUTPUTSELECT
selector => addr_o.OUTPUTSELECT
selector => addr_o.OUTPUTSELECT
selector => addr_o.OUTPUTSELECT
selector => addr_o.OUTPUTSELECT
selector => addr_o.OUTPUTSELECT
selector => addr_o.OUTPUTSELECT
selector => data_o.OUTPUTSELECT
selector => data_o.OUTPUTSELECT
selector => data_o.OUTPUTSELECT
selector => data_o.OUTPUTSELECT
selector => data_o.OUTPUTSELECT
selector => data_o.OUTPUTSELECT
selector => data_o.OUTPUTSELECT
selector => data_o.OUTPUTSELECT
selector => data_o.OUTPUTSELECT
selector => data_o.OUTPUTSELECT
selector => data_o.OUTPUTSELECT
selector => data_o.OUTPUTSELECT
selector => data_o.OUTPUTSELECT
selector => data_o.OUTPUTSELECT
selector => r_w_o.OUTPUTSELECT
data_1[0] => data_o.DATAA
data_1[1] => data_o.DATAA
data_1[2] => data_o.DATAA
data_1[3] => data_o.DATAA
data_1[4] => data_o.DATAA
data_1[5] => data_o.DATAA
data_1[6] => data_o.DATAA
data_1[7] => data_o.DATAA
data_1[8] => data_o.DATAA
data_1[9] => data_o.DATAA
data_1[10] => data_o.DATAA
data_1[11] => data_o.DATAA
data_1[12] => data_o.DATAA
data_1[13] => data_o.DATAA
addr_1[0] => addr_o.DATAA
addr_1[1] => addr_o.DATAA
addr_1[2] => addr_o.DATAA
addr_1[3] => addr_o.DATAA
addr_1[4] => addr_o.DATAA
addr_1[5] => addr_o.DATAA
addr_1[6] => addr_o.DATAA
addr_1[7] => addr_o.DATAA
addr_1[8] => addr_o.DATAA
addr_1[9] => addr_o.DATAA
r_w_1 => r_w_o.DATAA
addr_2[0] => addr_o.DATAB
addr_2[1] => addr_o.DATAB
addr_2[2] => addr_o.DATAB
addr_2[3] => addr_o.DATAB
addr_2[4] => addr_o.DATAB
addr_2[5] => addr_o.DATAB
addr_2[6] => addr_o.DATAB
addr_2[7] => addr_o.DATAB
addr_2[8] => addr_o.DATAB
addr_2[9] => addr_o.DATAB
r_w_2 => r_w_o.DATAB
data_o[0] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
addr_o[0] <= addr_o.DB_MAX_OUTPUT_PORT_TYPE
addr_o[1] <= addr_o.DB_MAX_OUTPUT_PORT_TYPE
addr_o[2] <= addr_o.DB_MAX_OUTPUT_PORT_TYPE
addr_o[3] <= addr_o.DB_MAX_OUTPUT_PORT_TYPE
addr_o[4] <= addr_o.DB_MAX_OUTPUT_PORT_TYPE
addr_o[5] <= addr_o.DB_MAX_OUTPUT_PORT_TYPE
addr_o[6] <= addr_o.DB_MAX_OUTPUT_PORT_TYPE
addr_o[7] <= addr_o.DB_MAX_OUTPUT_PORT_TYPE
addr_o[8] <= addr_o.DB_MAX_OUTPUT_PORT_TYPE
addr_o[9] <= addr_o.DB_MAX_OUTPUT_PORT_TYPE
r_w_o <= r_w_o.DB_MAX_OUTPUT_PORT_TYPE


