Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Apr 06 15:01:01 2018
| Host         : Ericks-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              95 |           28 |
| Yes          | No                    | No                     |              30 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------+---------------------------+------------------+----------------+
|       Clock Signal       |    Enable Signal    |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------------------+---------------------+---------------------------+------------------+----------------+
|  snake/clockDiv/slow_clk |                     | snake/driver/vsync0       |                1 |              1 |
|  snake/clockDiv/slow_clk |                     | snake/driver/hsync0       |                1 |              1 |
|  final_clock             | snake/length        | snake/length[4]_i_1_n_0   |                2 |              4 |
|  snake/clockDiv/slow_clk |                     | snake/driver/G[3]_i_1_n_0 |                2 |              4 |
|  snake/clockDiv/slow_clk |                     | snake/driver/R[3]_i_1_n_0 |                2 |              4 |
|  snake/clockDiv/slow_clk |                     | snake/driver/B[3]_i_1_n_0 |                1 |              4 |
|  final_clock             |                     |                           |                3 |              6 |
|  clk_IBUF_BUFG           |                     |                           |                5 |              6 |
|  PS2Clk_IBUF_BUFG        | k/E[0]              |                           |                3 |              8 |
|  final_clock             | snake/X[10]_i_1_n_0 |                           |                9 |             11 |
|  final_clock             | snake/Y[10]_i_1_n_0 |                           |                5 |             11 |
| ~PS2Clk_IBUF_BUFG        |                     |                           |                9 |             19 |
|  snake/clockDiv/slow_clk |                     |                           |               10 |             20 |
|  clk_IBUF_BUFG           |                     | snake/clockdiv2/slowClk2  |                7 |             27 |
|  clk_IBUF_BUFG           |                     | snake/clockDiv/slowClk    |                7 |             27 |
|  clk_IBUF_BUFG           |                     | snake/clockDiv1/slowClk1  |                7 |             27 |
+--------------------------+---------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 4      |                     4 |
| 6      |                     2 |
| 8      |                     1 |
| 11     |                     2 |
| 16+    |                     5 |
+--------+-----------------------+


