[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ArrayUnit|RankUpdateUnit",
    "duplicate":"~ArrayUnit|ArrayUnit/Processor:Processor/ruu:RankUpdateUnit",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ArrayUnit|RankUpdateUnit_1",
    "duplicate":"~ArrayUnit|ArrayUnit/Processor_1:Processor_1/ruu:RankUpdateUnit",
    "index":0.4
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ArrayUnit|ArrayUnit>io_y",
    "sources":[
      "~ArrayUnit|ArrayUnit>io_R"
    ]
  }
]