Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Apr 07 23:54:12 2018
| Host         : DESKTOP-GCQM5UO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AUDIO_FX_TOP_control_sets_placed.rpt
| Design       : AUDIO_FX_TOP
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    27 |
| Unused register locations in slices containing registers |   131 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             135 |           58 |
| No           | No                    | Yes                    |               9 |            7 |
| No           | Yes                   | No                     |             116 |           35 |
| Yes          | No                    | No                     |              54 |           27 |
| Yes          | No                    | Yes                    |              87 |           32 |
| Yes          | Yes                   | No                     |              60 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+-----------------------------------------+------------------------------------+------------------+----------------+
|           Clock Signal          |              Enable Signal              |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+---------------------------------+-----------------------------------------+------------------------------------+------------------+----------------+
|  f2/clk_50M                     |                                         |                                    |                1 |              1 |
|  CLK_IBUF_BUFG                  | vp/paddle_reverse_i_1_n_0               | reset_IBUF                         |                1 |              1 |
|  u2/J_DA2_Pin4_OBUF             |                                         |                                    |                1 |              2 |
|  Hsync_reg_i_1_n_0              |                                         |                                    |                2 |              2 |
|  u2/J_DA2_Pin4_OBUF             | u2/shiftCounter[3]_i_1_n_0              | u2/temp1[15]_i_1_n_0               |                1 |              4 |
|  u2/J_DA2_Pin4_OBUF             | u2/temp2                                | u2/temp1[15]_i_1_n_0               |                1 |              4 |
|  seg_display/f3/scroll_reg[4]   |                                         |                                    |                2 |              5 |
|  seg_display/seg_reg[6]_i_2_n_0 |                                         |                                    |                2 |              7 |
|  CLK_IBUF_BUFG                  |                                         | reset_IBUF                         |                7 |              9 |
|  CLK_IBUF_BUFG                  | vp/vga_sync_unit/h_count_reg[9]_i_1_n_0 | reset_IBUF                         |                4 |             10 |
|  CLK_IBUF_BUFG                  | vp/vga_sync_unit/v_count_reg0           | reset_IBUF                         |                3 |             10 |
|  u2/J_DA2_Pin4_OBUF             | u2/temp2                                |                                    |                4 |             12 |
| ~u1/J_MIC3_Pin4_OBUF            |                                         |                                    |                5 |             12 |
|  CLK_IBUF_BUFG                  |                                         | J_MIC3_Pin1_OBUF_BUFG              |                3 |             12 |
|  CLK_IBUF_BUFG                  | ms/GEN/NOTE[11]_i_1_n_0                 |                                    |               10 |             12 |
|  CLK_IBUF_BUFG                  | vp/ms/GEN/NOTE[11]_i_1__0_n_0           |                                    |                8 |             12 |
|  CLK_IBUF_BUFG                  | vp/hit_reg_n_0                          |                                    |                5 |             18 |
|  SLOW_CLK                       | vp/paddle_x_r[10]_i_1_n_0               | reset_IBUF                         |                8 |             22 |
|  J_MIC3_Pin1_OBUF_BUFG          |                                         |                                    |               18 |             24 |
|  CLK_IBUF_BUFG                  | ms/GEN/COUNT[0]_i_2_n_0                 | ms/GEN/COUNT                       |                7 |             26 |
|  CLK_IBUF_BUFG                  | vp/note[6]                              | vp/ms/GEN/COUNT                    |                7 |             26 |
|  J_MIC3_Pin1_OBUF_BUFG          |                                         | a1/nolabel_line37/i[25]_i_1_n_0    |                8 |             26 |
|  J_MIC3_Pin1_OBUF_BUFG          |                                         | a1/nolabel_line37/j[25]_i_1_n_0    |                8 |             26 |
|  J_MIC3_Pin1_OBUF_BUFG          |                                         | a1/nolabel_line38/i[25]_i_1__0_n_0 |                8 |             26 |
|  J_MIC3_Pin1_OBUF_BUFG          |                                         | a1/nolabel_line38/j[25]_i_1__0_n_0 |                8 |             26 |
|  SLOW_CLK                       | vp/sel                                  | reset_IBUF                         |               16 |             44 |
|  CLK_IBUF_BUFG                  |                                         |                                    |               27 |             82 |
+---------------------------------+-----------------------------------------+------------------------------------+------------------+----------------+


