{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559692790225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559692790240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 23:59:48 2019 " "Processing started: Tue Jun 04 23:59:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559692790240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692790240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DemoFinal -c DemoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off DemoFinal -c DemoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692790240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559692790537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559692790537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4Bits-RTL " "Found design unit 1: Counter4Bits-RTL" {  } { { "Counter4Bits.vhd" "" { Text "D:/LSD/projeto_final/Fase2/Counter4Bits.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692798376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4Bits " "Found entity 1: Counter4Bits" {  } { { "Counter4Bits.vhd" "" { Text "D:/LSD/projeto_final/Fase2/Counter4Bits.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692798376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692798376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "en_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file en_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 en_gen-beh " "Found design unit 1: en_gen-beh" {  } { { "en_gen.vhd" "" { Text "D:/LSD/projeto_final/Fase2/en_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692798376 ""} { "Info" "ISGN_ENTITY_NAME" "1 en_gen " "Found entity 1: en_gen" {  } { { "en_gen.vhd" "" { Text "D:/LSD/projeto_final/Fase2/en_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692798376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692798376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/LSD/projeto_final/Fase2/Bin7SegDecoder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692798376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/LSD/projeto_final/Fase2/Bin7SegDecoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692798376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692798376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demofinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demofinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DemoFinal-shell " "Found design unit 1: DemoFinal-shell" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692798376 ""} { "Info" "ISGN_ENTITY_NAME" "1 DemoFinal " "Found entity 1: DemoFinal" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692798376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692798376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clk_pulse_seconds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/clk_pulse_seconds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_pulse_seconds-RTL " "Found design unit 1: clk_pulse_seconds-RTL" {  } { { "output_files/clk_pulse_seconds.vhd" "" { Text "D:/LSD/projeto_final/Fase2/output_files/clk_pulse_seconds.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692798376 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_pulse_seconds " "Found entity 1: clk_pulse_seconds" {  } { { "output_files/clk_pulse_seconds.vhd" "" { Text "D:/LSD/projeto_final/Fase2/output_files/clk_pulse_seconds.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692798376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692798376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lsd/mini-projeto/parte2/output_files/debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lsd/mini-projeto/parte2/output_files/debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "../../mini-projeto/Parte2/output_files/DebounceUnit.vhd" "" { Text "D:/LSD/mini-projeto/Parte2/output_files/DebounceUnit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692798376 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "../../mini-projeto/Parte2/output_files/DebounceUnit.vhd" "" { Text "D:/LSD/mini-projeto/Parte2/output_files/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692798376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692798376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctr_maquina.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctr_maquina.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ctr_Maquina-Behav " "Found design unit 1: Ctr_Maquina-Behav" {  } { { "Ctr_Maquina.vhd" "" { Text "D:/LSD/projeto_final/Fase2/Ctr_Maquina.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692798376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ctr_Maquina " "Found entity 1: Ctr_Maquina" {  } { { "Ctr_Maquina.vhd" "" { Text "D:/LSD/projeto_final/Fase2/Ctr_Maquina.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692798376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692798376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-Behavioural " "Found design unit 1: Mux2_1-Behavioural" {  } { { "Mux2_1.vhd" "" { Text "D:/LSD/projeto_final/Fase2/Mux2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692798376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "D:/LSD/projeto_final/Fase2/Mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692798376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692798376 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DemoFinal " "Elaborating entity \"DemoFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559692798407 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_led DemoFinal.vhd(23) " "Verilog HDL or VHDL warning at DemoFinal.vhd(23): object \"s_led\" assigned a value but never read" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559692798407 "|DemoFinal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_rco3 DemoFinal.vhd(40) " "Verilog HDL or VHDL warning at DemoFinal.vhd(40): object \"s_rco3\" assigned a value but never read" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559692798407 "|DemoFinal"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..0\] DemoFinal.vhd(8) " "Using initial value X (don't care) for net \"LEDG\[7..0\]\" at DemoFinal.vhd(8)" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692798407 "|DemoFinal"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..13\] DemoFinal.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[17..13\]\" at DemoFinal.vhd(9)" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692798407 "|DemoFinal"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[11\] DemoFinal.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[11\]\" at DemoFinal.vhd(9)" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692798407 "|DemoFinal"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8\] DemoFinal.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[8\]\" at DemoFinal.vhd(9)" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692798407 "|DemoFinal"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[5..0\] DemoFinal.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[5..0\]\" at DemoFinal.vhd(9)" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692798407 "|DemoFinal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "en_gen en_gen:clk A:beh " "Elaborating entity \"en_gen\" using architecture \"A:beh\" for hierarchy \"en_gen:clk\"" {  } { { "DemoFinal.vhd" "clk" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692798423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clk_pulse_seconds clk_pulse_seconds:clk_seconds A:rtl " "Elaborating entity \"clk_pulse_seconds\" using architecture \"A:rtl\" for hierarchy \"clk_pulse_seconds:clk_seconds\"" {  } { { "DemoFinal.vhd" "clk_seconds" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 62 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692798423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter4Bits Counter4Bits:count0 A:rtl " "Elaborating entity \"Counter4Bits\" using architecture \"A:rtl\" for hierarchy \"Counter4Bits:count0\"" {  } { { "DemoFinal.vhd" "count0" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692798423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter4Bits Counter4Bits:count1 A:rtl " "Elaborating entity \"Counter4Bits\" using architecture \"A:rtl\" for hierarchy \"Counter4Bits:count1\"" {  } { { "DemoFinal.vhd" "count1" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 84 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692798423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter4Bits Counter4Bits:count3 A:rtl " "Elaborating entity \"Counter4Bits\" using architecture \"A:rtl\" for hierarchy \"Counter4Bits:count3\"" {  } { { "DemoFinal.vhd" "count3" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692798438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter4Bits Counter4Bits:count4 A:rtl " "Elaborating entity \"Counter4Bits\" using architecture \"A:rtl\" for hierarchy \"Counter4Bits:count4\"" {  } { { "DemoFinal.vhd" "count4" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692798438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:deb A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:deb\"" {  } { { "DemoFinal.vhd" "deb" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 142 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692798438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Ctr_Maquina Ctr_Maquina:ctr_machine A:behav " "Elaborating entity \"Ctr_Maquina\" using architecture \"A:behav\" for hierarchy \"Ctr_Maquina:ctr_machine\"" {  } { { "DemoFinal.vhd" "ctr_machine" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 149 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692798454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2_1 Mux2_1:Mux0 A:behavioural " "Elaborating entity \"Mux2_1\" using architecture \"A:behavioural\" for hierarchy \"Mux2_1:Mux0\"" {  } { { "DemoFinal.vhd" "Mux0" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 167 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692798454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:s_units_decod A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:s_units_decod\"" {  } { { "DemoFinal.vhd" "s_units_decod" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 207 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692798470 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692799048 "|DemoFinal|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559692799048 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559692799110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559692799563 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692799563 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692799610 "|DemoFinal|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692799610 "|DemoFinal|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692799610 "|DemoFinal|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692799610 "|DemoFinal|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692799610 "|DemoFinal|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692799610 "|DemoFinal|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692799610 "|DemoFinal|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692799610 "|DemoFinal|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692799610 "|DemoFinal|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692799610 "|DemoFinal|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692799610 "|DemoFinal|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692799610 "|DemoFinal|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692799610 "|DemoFinal|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692799610 "|DemoFinal|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692799610 "|DemoFinal|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692799610 "|DemoFinal|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692799610 "|DemoFinal|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase2/DemoFinal.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692799610 "|DemoFinal|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559692799610 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "337 " "Implemented 337 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559692799610 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559692799610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "252 " "Implemented 252 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559692799610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559692799610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559692799610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 23:59:59 2019 " "Processing ended: Tue Jun 04 23:59:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559692799610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559692799610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559692799610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692799610 ""}
