# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LAB10.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../LAB10.srcs/TB_Mux_8_to_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../LAB10.srcs/TB_Mux_8_to_1/imports/new/Mux_8way_4bit.vhd" \
"../../../../LAB10.srcs/sources_1/new/quad_tri_state_buffer.vhd" \
"../../../../LAB10.srcs/TB_Mux_8_to_1/imports/LAB10.sim/TB_Mux_8_to_1.vhd" \

# Do not sort compile order
nosort
