--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml BH_com.twx BH_com.ncd -o BH_com.twr BH_com.pcf -ucf
BPC3003-Papilio_One-general.ucf

Design file:              BH_com.ncd
Physical constraint file: BH_com.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 211282 paths analyzed, 9400 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.300ns.
--------------------------------------------------------------------------------

Paths for end point Mram_boot479.WE (SLICE_X18Y85.SR), 92 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_waddr_6 (FF)
  Destination:          Mram_boot479.WE (RAM)
  Requirement:          31.250ns
  Data Path Delay:      18.297ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.103 - 0.106)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu_waddr_6 to Mram_boot479.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y33.YQ      Tcko                  0.652   cpu_waddr<7>
                                                       cpu_waddr_6
    SLICE_X22Y37.G2      net (fanout=11)       1.440   cpu_waddr<6>
    SLICE_X22Y37.Y       Tilo                  0.759   write_ctrl16
                                                       and0003_cmp_eq0000111
    SLICE_X33Y34.G2      net (fanout=4)        1.004   N1122
    SLICE_X33Y34.COUT    Topcyg                1.001   and0003_cmp_eq00001_wg_cy<5>
                                                       and0003_cmp_eq00001_wg_lut<5>
                                                       and0003_cmp_eq00001_wg_cy<5>
    SLICE_X22Y29.G3      net (fanout=29)       2.033   and0003_cmp_eq00001_wg_cy<5>
    SLICE_X22Y29.Y       Tilo                  0.759   write_ctrl8
                                                       _and00021
    SLICE_X33Y39.G1      net (fanout=16)       2.223   _and0002_0
    SLICE_X33Y39.Y       Tilo                  0.704   write_ctrl14
                                                       write_ctrl22
    SLICE_X18Y85.SR      net (fanout=32)       7.330   write_ctrl22
    SLICE_X18Y85.CLK     Tws                   0.392   N1551
                                                       Mram_boot479.WE
    -------------------------------------------------  ---------------------------
    Total                                     18.297ns (4.267ns logic, 14.030ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_waddr_1 (FF)
  Destination:          Mram_boot479.WE (RAM)
  Requirement:          31.250ns
  Data Path Delay:      18.023ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu_waddr_1 to Mram_boot479.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.YQ      Tcko                  0.587   cpu_waddr<1>
                                                       cpu_waddr_1
    SLICE_X33Y33.F3      net (fanout=772)      2.715   cpu_waddr<1>
    SLICE_X33Y33.COUT    Topcyf                1.162   and0003_cmp_eq00001_wg_cy<3>
                                                       and0003_cmp_eq00001_wg_lut<2>
                                                       and0003_cmp_eq00001_wg_cy<2>
                                                       and0003_cmp_eq00001_wg_cy<3>
    SLICE_X33Y34.CIN     net (fanout=1)        0.000   and0003_cmp_eq00001_wg_cy<3>
    SLICE_X33Y34.COUT    Tbyp                  0.118   and0003_cmp_eq00001_wg_cy<5>
                                                       and0003_cmp_eq00001_wg_cy<4>
                                                       and0003_cmp_eq00001_wg_cy<5>
    SLICE_X22Y29.G3      net (fanout=29)       2.033   and0003_cmp_eq00001_wg_cy<5>
    SLICE_X22Y29.Y       Tilo                  0.759   write_ctrl8
                                                       _and00021
    SLICE_X33Y39.G1      net (fanout=16)       2.223   _and0002_0
    SLICE_X33Y39.Y       Tilo                  0.704   write_ctrl14
                                                       write_ctrl22
    SLICE_X18Y85.SR      net (fanout=32)       7.330   write_ctrl22
    SLICE_X18Y85.CLK     Tws                   0.392   N1551
                                                       Mram_boot479.WE
    -------------------------------------------------  ---------------------------
    Total                                     18.023ns (3.722ns logic, 14.301ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_waddr_5 (FF)
  Destination:          Mram_boot479.WE (RAM)
  Requirement:          31.250ns
  Data Path Delay:      17.623ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu_waddr_5 to Mram_boot479.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.XQ      Tcko                  0.592   cpu_waddr<5>
                                                       cpu_waddr_5
    SLICE_X22Y37.G4      net (fanout=11)       0.826   cpu_waddr<5>
    SLICE_X22Y37.Y       Tilo                  0.759   write_ctrl16
                                                       and0003_cmp_eq0000111
    SLICE_X33Y34.G2      net (fanout=4)        1.004   N1122
    SLICE_X33Y34.COUT    Topcyg                1.001   and0003_cmp_eq00001_wg_cy<5>
                                                       and0003_cmp_eq00001_wg_lut<5>
                                                       and0003_cmp_eq00001_wg_cy<5>
    SLICE_X22Y29.G3      net (fanout=29)       2.033   and0003_cmp_eq00001_wg_cy<5>
    SLICE_X22Y29.Y       Tilo                  0.759   write_ctrl8
                                                       _and00021
    SLICE_X33Y39.G1      net (fanout=16)       2.223   _and0002_0
    SLICE_X33Y39.Y       Tilo                  0.704   write_ctrl14
                                                       write_ctrl22
    SLICE_X18Y85.SR      net (fanout=32)       7.330   write_ctrl22
    SLICE_X18Y85.CLK     Tws                   0.392   N1551
                                                       Mram_boot479.WE
    -------------------------------------------------  ---------------------------
    Total                                     17.623ns (4.207ns logic, 13.416ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point Mram_boot431.WE (SLICE_X12Y85.SR), 92 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_waddr_6 (FF)
  Destination:          Mram_boot431.WE (RAM)
  Requirement:          31.250ns
  Data Path Delay:      18.012ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu_waddr_6 to Mram_boot431.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y33.YQ      Tcko                  0.652   cpu_waddr<7>
                                                       cpu_waddr_6
    SLICE_X22Y37.G2      net (fanout=11)       1.440   cpu_waddr<6>
    SLICE_X22Y37.Y       Tilo                  0.759   write_ctrl16
                                                       and0003_cmp_eq0000111
    SLICE_X33Y34.G2      net (fanout=4)        1.004   N1122
    SLICE_X33Y34.COUT    Topcyg                1.001   and0003_cmp_eq00001_wg_cy<5>
                                                       and0003_cmp_eq00001_wg_lut<5>
                                                       and0003_cmp_eq00001_wg_cy<5>
    SLICE_X22Y29.G3      net (fanout=29)       2.033   and0003_cmp_eq00001_wg_cy<5>
    SLICE_X22Y29.Y       Tilo                  0.759   write_ctrl8
                                                       _and00021
    SLICE_X33Y39.G1      net (fanout=16)       2.223   _and0002_0
    SLICE_X33Y39.Y       Tilo                  0.704   write_ctrl14
                                                       write_ctrl22
    SLICE_X12Y85.SR      net (fanout=32)       7.045   write_ctrl22
    SLICE_X12Y85.CLK     Tws                   0.392   N1455
                                                       Mram_boot431.WE
    -------------------------------------------------  ---------------------------
    Total                                     18.012ns (4.267ns logic, 13.745ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_waddr_1 (FF)
  Destination:          Mram_boot431.WE (RAM)
  Requirement:          31.250ns
  Data Path Delay:      17.738ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu_waddr_1 to Mram_boot431.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.YQ      Tcko                  0.587   cpu_waddr<1>
                                                       cpu_waddr_1
    SLICE_X33Y33.F3      net (fanout=772)      2.715   cpu_waddr<1>
    SLICE_X33Y33.COUT    Topcyf                1.162   and0003_cmp_eq00001_wg_cy<3>
                                                       and0003_cmp_eq00001_wg_lut<2>
                                                       and0003_cmp_eq00001_wg_cy<2>
                                                       and0003_cmp_eq00001_wg_cy<3>
    SLICE_X33Y34.CIN     net (fanout=1)        0.000   and0003_cmp_eq00001_wg_cy<3>
    SLICE_X33Y34.COUT    Tbyp                  0.118   and0003_cmp_eq00001_wg_cy<5>
                                                       and0003_cmp_eq00001_wg_cy<4>
                                                       and0003_cmp_eq00001_wg_cy<5>
    SLICE_X22Y29.G3      net (fanout=29)       2.033   and0003_cmp_eq00001_wg_cy<5>
    SLICE_X22Y29.Y       Tilo                  0.759   write_ctrl8
                                                       _and00021
    SLICE_X33Y39.G1      net (fanout=16)       2.223   _and0002_0
    SLICE_X33Y39.Y       Tilo                  0.704   write_ctrl14
                                                       write_ctrl22
    SLICE_X12Y85.SR      net (fanout=32)       7.045   write_ctrl22
    SLICE_X12Y85.CLK     Tws                   0.392   N1455
                                                       Mram_boot431.WE
    -------------------------------------------------  ---------------------------
    Total                                     17.738ns (3.722ns logic, 14.016ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_waddr_5 (FF)
  Destination:          Mram_boot431.WE (RAM)
  Requirement:          31.250ns
  Data Path Delay:      17.338ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu_waddr_5 to Mram_boot431.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.XQ      Tcko                  0.592   cpu_waddr<5>
                                                       cpu_waddr_5
    SLICE_X22Y37.G4      net (fanout=11)       0.826   cpu_waddr<5>
    SLICE_X22Y37.Y       Tilo                  0.759   write_ctrl16
                                                       and0003_cmp_eq0000111
    SLICE_X33Y34.G2      net (fanout=4)        1.004   N1122
    SLICE_X33Y34.COUT    Topcyg                1.001   and0003_cmp_eq00001_wg_cy<5>
                                                       and0003_cmp_eq00001_wg_lut<5>
                                                       and0003_cmp_eq00001_wg_cy<5>
    SLICE_X22Y29.G3      net (fanout=29)       2.033   and0003_cmp_eq00001_wg_cy<5>
    SLICE_X22Y29.Y       Tilo                  0.759   write_ctrl8
                                                       _and00021
    SLICE_X33Y39.G1      net (fanout=16)       2.223   _and0002_0
    SLICE_X33Y39.Y       Tilo                  0.704   write_ctrl14
                                                       write_ctrl22
    SLICE_X12Y85.SR      net (fanout=32)       7.045   write_ctrl22
    SLICE_X12Y85.CLK     Tws                   0.392   N1455
                                                       Mram_boot431.WE
    -------------------------------------------------  ---------------------------
    Total                                     17.338ns (4.207ns logic, 13.131ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point Mram_boot463.WE (SLICE_X18Y73.SR), 92 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_waddr_6 (FF)
  Destination:          Mram_boot463.WE (RAM)
  Requirement:          31.250ns
  Data Path Delay:      17.830ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.096 - 0.106)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu_waddr_6 to Mram_boot463.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y33.YQ      Tcko                  0.652   cpu_waddr<7>
                                                       cpu_waddr_6
    SLICE_X22Y37.G2      net (fanout=11)       1.440   cpu_waddr<6>
    SLICE_X22Y37.Y       Tilo                  0.759   write_ctrl16
                                                       and0003_cmp_eq0000111
    SLICE_X33Y34.G2      net (fanout=4)        1.004   N1122
    SLICE_X33Y34.COUT    Topcyg                1.001   and0003_cmp_eq00001_wg_cy<5>
                                                       and0003_cmp_eq00001_wg_lut<5>
                                                       and0003_cmp_eq00001_wg_cy<5>
    SLICE_X22Y29.G3      net (fanout=29)       2.033   and0003_cmp_eq00001_wg_cy<5>
    SLICE_X22Y29.Y       Tilo                  0.759   write_ctrl8
                                                       _and00021
    SLICE_X33Y39.G1      net (fanout=16)       2.223   _and0002_0
    SLICE_X33Y39.Y       Tilo                  0.704   write_ctrl14
                                                       write_ctrl22
    SLICE_X18Y73.SR      net (fanout=32)       6.863   write_ctrl22
    SLICE_X18Y73.CLK     Tws                   0.392   N1519
                                                       Mram_boot463.WE
    -------------------------------------------------  ---------------------------
    Total                                     17.830ns (4.267ns logic, 13.563ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_waddr_1 (FF)
  Destination:          Mram_boot463.WE (RAM)
  Requirement:          31.250ns
  Data Path Delay:      17.556ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu_waddr_1 to Mram_boot463.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.YQ      Tcko                  0.587   cpu_waddr<1>
                                                       cpu_waddr_1
    SLICE_X33Y33.F3      net (fanout=772)      2.715   cpu_waddr<1>
    SLICE_X33Y33.COUT    Topcyf                1.162   and0003_cmp_eq00001_wg_cy<3>
                                                       and0003_cmp_eq00001_wg_lut<2>
                                                       and0003_cmp_eq00001_wg_cy<2>
                                                       and0003_cmp_eq00001_wg_cy<3>
    SLICE_X33Y34.CIN     net (fanout=1)        0.000   and0003_cmp_eq00001_wg_cy<3>
    SLICE_X33Y34.COUT    Tbyp                  0.118   and0003_cmp_eq00001_wg_cy<5>
                                                       and0003_cmp_eq00001_wg_cy<4>
                                                       and0003_cmp_eq00001_wg_cy<5>
    SLICE_X22Y29.G3      net (fanout=29)       2.033   and0003_cmp_eq00001_wg_cy<5>
    SLICE_X22Y29.Y       Tilo                  0.759   write_ctrl8
                                                       _and00021
    SLICE_X33Y39.G1      net (fanout=16)       2.223   _and0002_0
    SLICE_X33Y39.Y       Tilo                  0.704   write_ctrl14
                                                       write_ctrl22
    SLICE_X18Y73.SR      net (fanout=32)       6.863   write_ctrl22
    SLICE_X18Y73.CLK     Tws                   0.392   N1519
                                                       Mram_boot463.WE
    -------------------------------------------------  ---------------------------
    Total                                     17.556ns (3.722ns logic, 13.834ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_waddr_5 (FF)
  Destination:          Mram_boot463.WE (RAM)
  Requirement:          31.250ns
  Data Path Delay:      17.156ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu_waddr_5 to Mram_boot463.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.XQ      Tcko                  0.592   cpu_waddr<5>
                                                       cpu_waddr_5
    SLICE_X22Y37.G4      net (fanout=11)       0.826   cpu_waddr<5>
    SLICE_X22Y37.Y       Tilo                  0.759   write_ctrl16
                                                       and0003_cmp_eq0000111
    SLICE_X33Y34.G2      net (fanout=4)        1.004   N1122
    SLICE_X33Y34.COUT    Topcyg                1.001   and0003_cmp_eq00001_wg_cy<5>
                                                       and0003_cmp_eq00001_wg_lut<5>
                                                       and0003_cmp_eq00001_wg_cy<5>
    SLICE_X22Y29.G3      net (fanout=29)       2.033   and0003_cmp_eq00001_wg_cy<5>
    SLICE_X22Y29.Y       Tilo                  0.759   write_ctrl8
                                                       _and00021
    SLICE_X33Y39.G1      net (fanout=16)       2.223   _and0002_0
    SLICE_X33Y39.Y       Tilo                  0.704   write_ctrl14
                                                       write_ctrl22
    SLICE_X18Y73.SR      net (fanout=32)       6.863   write_ctrl22
    SLICE_X18Y73.CLK     Tws                   0.392   N1519
                                                       Mram_boot463.WE
    -------------------------------------------------  ---------------------------
    Total                                     17.156ns (4.207ns logic, 12.949ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Mram_boot363.SLICEM_G (SLICE_X24Y47.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.876ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_wdata_22 (FF)
  Destination:          Mram_boot363.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.877ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.019 - 0.018)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cpu_wdata_22 to Mram_boot363.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y48.XQ      Tcko                  0.473   cpu_wdata<22>
                                                       cpu_wdata_22
    SLICE_X24Y47.BY      net (fanout=29)       0.531   cpu_wdata<22>
    SLICE_X24Y47.CLK     Tdh         (-Th)     0.127   N1319
                                                       Mram_boot363.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.877ns (0.346ns logic, 0.531ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point Mram_boot365.SLICEM_G (SLICE_X24Y46.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.876ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_wdata_22 (FF)
  Destination:          Mram_boot365.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.877ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.019 - 0.018)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cpu_wdata_22 to Mram_boot365.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y48.XQ      Tcko                  0.473   cpu_wdata<22>
                                                       cpu_wdata_22
    SLICE_X24Y46.BY      net (fanout=29)       0.531   cpu_wdata<22>
    SLICE_X24Y46.CLK     Tdh         (-Th)     0.127   N1323
                                                       Mram_boot365.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.877ns (0.346ns logic, 0.531ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point Mram_boot363.SLICEM_F (SLICE_X24Y47.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_wdata_22 (FF)
  Destination:          Mram_boot363.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.892ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.019 - 0.018)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cpu_wdata_22 to Mram_boot363.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y48.XQ      Tcko                  0.473   cpu_wdata<22>
                                                       cpu_wdata_22
    SLICE_X24Y47.BY      net (fanout=29)       0.531   cpu_wdata<22>
    SLICE_X24Y47.CLK     Tdh         (-Th)     0.112   N1319
                                                       Mram_boot363.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.892ns (0.361ns logic, 0.531ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.083ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_B)
  Physical resource: Mmult_cpu_wdata_mult0000_submult_0/CLK
  Logical resource: Mmult_cpu_wdata_mult0000_submult_0/CLK
  Location pin: MULT18X18_X0Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 27.083ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_B)
  Physical resource: Mmult_cpu_wdata_mult0000_submult_1/CLK
  Logical resource: Mmult_cpu_wdata_mult0000_submult_1/CLK
  Location pin: MULT18X18_X0Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 27.083ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_A)
  Physical resource: Mmult_cpu_wdata_mult0000_submult_01/CLK
  Logical resource: Mmult_cpu_wdata_mult0000_submult_01/CLK
  Location pin: MULT18X18_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.300|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 211282 paths, 0 nets, and 8495 connections

Design statistics:
   Minimum period:  18.300ns{1}   (Maximum frequency:  54.645MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr  4 23:20:44 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 130 MB



