#!/bin/bash -f
#*********************************************************************************************************
# Vivado (TM) v2018.3 (64-bit)
#
# Filename    : design_1.sh
# Simulator   : Synopsys Verilog Compiler Simulator
# Description : Simulation script for compiling, elaborating and verifying the project source files.
#               The script will automatically create the design libraries sub-directories in the run
#               directory, add the library logical mappings in the simulator setup file, create default
#               'do/prj' file, execute compilation, elaboration and simulation steps.
#
# Generated by Vivado on Wed Feb 05 23:39:56 CST 2020
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
#
# Copyright 1986-2018 Xilinx, Inc. All Rights Reserved. 
#
# usage: design_1.sh [-help]
# usage: design_1.sh [-lib_map_path]
# usage: design_1.sh [-noclean_files]
# usage: design_1.sh [-reset_run]
#
# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the
# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the
# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch
# that points to these libraries and rerun export_simulation. For more information about this switch please
# type 'export_simulation -help' in the Tcl shell.
#
# You can also point to the simulation libraries by either replacing the <SPECIFY_COMPILED_LIB_PATH> in this
# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when
# executing this script. Please type 'design_1.sh -help' for more information.
#
# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)'
#
#*********************************************************************************************************

# Directory path for design sources and include directories (if any) wrt this path
ref_dir="."

# Override directory with 'export_sim_ref_dir' env path value if set in the shell
if [[ (! -z "$export_sim_ref_dir") && ($export_sim_ref_dir != "") ]]; then
  ref_dir="$export_sim_ref_dir"
fi

# Command line options
vlogan_opts="-full64"
vhdlan_opts="-full64"
vcs_elab_opts="-full64 -debug_pp -t ps -licqueue -l elaborate.log"
vcs_sim_opts="-ucli -licqueue -l simulate.log"

# Design libraries
design_libs=(xilinx_vip xbip_utils_v3_0_9 axi_utils_v2_0_5 xbip_pipe_v3_0_5 xbip_dsp48_wrapper_v3_0_4 xbip_dsp48_addsub_v3_0_5 xbip_dsp48_multadd_v3_0_5 xbip_bram18k_v3_0_5 mult_gen_v12_0_14 floating_point_v7_1_7 xil_defaultlib generic_baseblocks_v2_1_0 axi_infrastructure_v1_1_0 axi_register_slice_v2_1_18 fifo_generator_v13_2_3 axi_data_fifo_v2_1_17 axi_crossbar_v2_1_19 lib_cdc_v1_0_2 proc_sys_reset_v5_0_13 lib_pkg_v1_0_2 lib_fifo_v1_0_12 lib_srl_fifo_v1_0_2 axi_datamover_v5_1_20 axi_sg_v4_1_11 axi_dma_v7_1_19 axi_vip_v1_1_4 processing_system7_vip_v1_0_6 xlconcat_v2_1_1 axi_protocol_converter_v2_1_18 axi_clock_converter_v2_1_17 blk_mem_gen_v8_4_2 axi_dwidth_converter_v2_1_18 axi_mmu_v2_1_16)

# Simulation root library directory
sim_lib_dir="vcs_lib"

# Script info
echo -e "design_1.sh - Script generated by export_simulation (Vivado v2018.3 (64-bit)-id)\n"

# Main steps
run()
{
  check_args $# $1
  setup $1 $2
  compile
  elaborate
  simulate
}

# RUN_STEP: <compile>
compile()
{
  # Compile design files
  vlogan -work xilinx_vip $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
    "/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
    "/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
    "/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
    "/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
    "/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
    "/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/hdl/axi_vip_if.sv" \
    "/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/hdl/clk_vip_if.sv" \
    "/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/hdl/rst_vip_if.sv" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xbip_utils_v3_0_9 $vhdlan_opts \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/0da8/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work axi_utils_v2_0_5 $vhdlan_opts \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec8e/hdl/axi_utils_v2_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_pipe_v3_0_5 $vhdlan_opts \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_dsp48_wrapper_v3_0_4 $vhdlan_opts \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_dsp48_addsub_v3_0_5 $vhdlan_opts \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/a04b/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_dsp48_multadd_v3_0_5 $vhdlan_opts \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b226/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_bram18k_v3_0_5 $vhdlan_opts \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c08f/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work mult_gen_v12_0_14 $vhdlan_opts \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6bb5/hdl/mult_gen_v12_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work floating_point_v7_1_7 $vhdlan_opts \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/acc.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/blockControl.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/calc.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/execute.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/execute_Block_codeRe.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/execute_entry195.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w1_d128_A.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d2_A.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d2_A_x.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d3_A.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d3_A_x.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w27_d1024_A.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w32_d2_A.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w32_d2_A_x.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/fifo_w32_d128_A.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_AXILiteS_s_axi.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fpext_32ns_64_1_1.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fptrunc_64ns_32_2_1.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_27ns_54_7_1.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP_mul_27ns_29ns_56_3_1.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/getConductances.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/getTotalCurrent.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/getVoltages.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/I_calc.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/I_calc_F_temp_data.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/indexGeneration.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/readCalcData.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/readVoltages.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_acc_U0.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_calc_U0.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_execute_Block_codeRe_U0.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_I_calc_U0.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/start_for_indexGeneration_U0.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read_entry190203.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read_voltagesBackup.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/V_read_voltagesBackup_memcore.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/writeV2calc.v" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/verilog/GapJunctionIP.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fexp_11_full_dsp_32.vhd" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_dadd_6_full_dsp_64.vhd" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fptrunc_0_no_dsp_64.vhd" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fadd_6_full_dsp_32.vhd" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fpext_0_no_dsp_32.vhd" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fmul_2_max_dsp_32.vhd" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_dmul_7_max_dsp_64.vhd" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/bdb7/hdl/ip/GapJunctionIP_ap_fsub_6_full_dsp_32.vhd" \
    "$ref_dir/../../../bd/design_1/ip/design_1_GapJunctionIP_0_0/sim/design_1_GapJunctionIP_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work generic_baseblocks_v2_1_0 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_infrastructure_v1_1_0 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_register_slice_v2_1_18 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work fifo_generator_v13_2_3 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/64f4/simulation/fifo_generator_vlog_beh.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work fifo_generator_v13_2_3 $vhdlan_opts \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/64f4/hdl/fifo_generator_v13_2_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work fifo_generator_v13_2_3 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/64f4/hdl/fifo_generator_v13_2_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_data_fifo_v2_1_17 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_crossbar_v2_1_19 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work lib_cdc_v1_0_2 $vhdlan_opts \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work proc_sys_reset_v5_0_13 $vhdlan_opts \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work lib_pkg_v1_0_2 $vhdlan_opts \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work lib_fifo_v1_0_12 $vhdlan_opts \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/544a/hdl/lib_fifo_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work lib_srl_fifo_v1_0_2 $vhdlan_opts \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work axi_datamover_v5_1_20 $vhdlan_opts \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/dfb3/hdl/axi_datamover_v5_1_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work axi_sg_v4_1_11 $vhdlan_opts \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/efa7/hdl/axi_sg_v4_1_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work axi_dma_v7_1_19 $vhdlan_opts \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/09b0/hdl/axi_dma_v7_1_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_vip_v1_1_4 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/98af/hdl/axi_vip_v1_1_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work processing_system7_vip_v1_0_6 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xlconcat_v2_1_1 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xlconcat_0_1/sim/design_1_xlconcat_0_1.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_protocol_converter_v2_1_18 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_clock_converter_v2_1_17 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/693a/hdl/axi_clock_converter_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work blk_mem_gen_v8_4_2 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/37c2/simulation/blk_mem_gen_v8_4.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_dwidth_converter_v2_1_18 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_mmu_v2_1_16 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" +incdir+"$ref_dir/../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" +incdir+"/opt/Xilinx_2018/Vivado/2018.3/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_s00_mmu_0/sim/design_1_s00_mmu_0.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_s01_mmu_0/sim/design_1_s01_mmu_0.v" \
    "$ref_dir/../../../bd/design_1/sim/design_1.v" \
  2>&1 | tee -a vlogan.log


  vlogan -work xil_defaultlib $vlogan_opts +v2k \
    glbl.v \
  2>&1 | tee -a vlogan.log

}

# RUN_STEP: <elaborate>
elaborate()
{
  vcs $vcs_elab_opts xil_defaultlib.design_1 xil_defaultlib.glbl -o design_1_simv
}

# RUN_STEP: <simulate>
simulate()
{
  ./design_1_simv $vcs_sim_opts -do simulate.do
}

# STEP: setup
setup()
{
  case $1 in
    "-lib_map_path" )
      if [[ ($2 == "") ]]; then
        echo -e "ERROR: Simulation library directory path not specified (type \"./design_1.sh -help\" for more information)\n"
        exit 1
      fi
      create_lib_mappings $2
    ;;
    "-reset_run" )
      reset_run
      echo -e "INFO: Simulation run files deleted.\n"
      exit 0
    ;;
    "-noclean_files" )
      # do not remove previous data
    ;;
    * )
      create_lib_mappings $2
  esac

  create_lib_dir

  # Add any setup/initialization commands here:-

  # <user specific commands>

}

# Define design library mappings
create_lib_mappings()
{
  file="synopsys_sim.setup"
  if [[ -e $file ]]; then
    if [[ ($1 == "") ]]; then
      return
    else
      rm -rf $file
    fi
  fi

  touch $file

  if [[ ($1 != "") ]]; then
    lib_map_path="$1"
  else
    lib_map_path="/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.cache/compile_simlib/vcs"
  fi

  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    mapping="$lib:$sim_lib_dir/$lib"
    echo $mapping >> $file
  done

  if [[ ($lib_map_path != "") ]]; then
    incl_ref="OTHERS=$lib_map_path/synopsys_sim.setup"
    echo $incl_ref >> $file
  fi
}

# Create design library directory paths
create_lib_dir()
{
  if [[ -e $sim_lib_dir ]]; then
    rm -rf $sim_lib_dir
  fi

  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    lib_dir="$sim_lib_dir/$lib"
    if [[ ! -e $lib_dir ]]; then
      mkdir -p $lib_dir
    fi
  done
}

# Delete generated data from the previous run
reset_run()
{
  files_to_remove=(ucli.key design_1_simv vlogan.log vhdlan.log compile.log elaborate.log simulate.log .vlogansetup.env .vlogansetup.args .vcs_lib_lock scirocco_command.log 64 AN.DB csrc design_1_simv.daidir)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done

  create_lib_dir
}

# Check command line arguments
check_args()
{
  if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then
    echo -e "ERROR: Unknown option specified '$2' (type \"./design_1.sh -help\" for more information)\n"
    exit 1
  fi

  if [[ ($2 == "-help" || $2 == "-h") ]]; then
    usage
  fi
}

# Script usage
usage()
{
  msg="Usage: design_1.sh [-help]\n\
Usage: design_1.sh [-lib_map_path]\n\
Usage: design_1.sh [-reset_run]\n\
Usage: design_1.sh [-noclean_files]\n\n\
[-help] -- Print help information for this script\n\n\
[-lib_map_path <path>] -- Compiled simulation library directory path. The simulation library is compiled\n\
using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\
[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\
from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\
-noclean_files switch.\n\n\
[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n"
  echo -e $msg
  exit 1
}

# Launch script
run $1 $2
