$date
	Thu Sep 22 15:58:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module convert_tb $end
$var wire 4 ! b [3:0] $end
$var reg 4 " a [3:0] $end
$scope module uut $end
$var wire 4 # a [3:0] $end
$var wire 4 $ b [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 $
b1010 #
b1010 "
b110 !
$end
#20
b11 !
b11 $
b101 "
b101 #
#40
b100 !
b100 $
b100 "
b100 #
#60
b1 !
b1 $
b111 "
b111 #
#80
b111 !
b111 $
b1001 "
b1001 #
#100
