<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/mips/isa_traits.hh</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>arch/mips/isa_traits.hh</h1><code>#include &quot;<a class="el" href="arch_2mips_2types_8hh_source.html">arch/mips/types.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="base_2types_8hh_source.html">base/types.hh</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="static__inst__fwd_8hh_source.html">cpu/static_inst_fwd.hh</a>&quot;</code><br/>

<p><a href="mips_2isa__traits_8hh_source.html">ソースコードを見る。</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>ネームスペース</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">namespace &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceLittleEndianGuest.html">LittleEndianGuest</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">namespace &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html">MipsISA</a></td></tr>
<tr><td colspan="2"><h2>マクロ定義</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="mips_2isa__traits_8hh.html#aae21ac6833454e7ead9810c372658afc">ISA_HAS_DELAY_SLOT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td colspan="2"><h2>列挙型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558c">InterruptLevels</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca8db7857d98d7e42b3e02bed7c3c540ba">INTLEVEL_SOFTWARE_MIN</a> =  4, 
<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca9918551eda4baa1f4e11aaf334bb894b">INTLEVEL_SOFTWARE_MAX</a> =  19, 
<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558cafc78264c66a1ac704f17daa5fa9f9260">INTLEVEL_EXTERNAL_MIN</a> =  20, 
<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558cae599256ab529cbe8194cbdde120144f5">INTLEVEL_EXTERNAL_MAX</a> =  34, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558cadce4ff34f9aaeca71ba8d90672214bec">INTLEVEL_IRQ0</a> =  20, 
<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558cad864f4251825107a9b1858c1fbc868c5">INTLEVEL_IRQ1</a> =  21, 
<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca0fed6fcec83dc8d0bd48f50010ad9d0d">INTINDEX_ETHERNET</a> =  0, 
<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca34f32f6cdf764c379b096e418b18f9c3">INTINDEX_SCSI</a> =  1, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558caadce35d59b8bb4154d22aa7f6ab9036e">INTLEVEL_IRQ2</a> =  22, 
<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca01099931d96b93a7403c65cd2ff5985d">INTLEVEL_IRQ3</a> =  23, 
<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca6443c5917158463950c92bf8ec28a6eb">INTLEVEL_SERIAL</a> =  33, 
<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca1b6c9928bdb9383e27bba1338b3f7e02">NumInterruptLevels</a> =  INTLEVEL_EXTERNAL_MAX, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca8db7857d98d7e42b3e02bed7c3c540ba">INTLEVEL_SOFTWARE_MIN</a> =  4, 
<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca9918551eda4baa1f4e11aaf334bb894b">INTLEVEL_SOFTWARE_MAX</a> =  19, 
<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558cafc78264c66a1ac704f17daa5fa9f9260">INTLEVEL_EXTERNAL_MIN</a> =  20, 
<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558cae599256ab529cbe8194cbdde120144f5">INTLEVEL_EXTERNAL_MAX</a> =  34, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558cadce4ff34f9aaeca71ba8d90672214bec">INTLEVEL_IRQ0</a> =  20, 
<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558cad864f4251825107a9b1858c1fbc868c5">INTLEVEL_IRQ1</a> =  21, 
<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca0fed6fcec83dc8d0bd48f50010ad9d0d">INTINDEX_ETHERNET</a> =  0, 
<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca34f32f6cdf764c379b096e418b18f9c3">INTINDEX_SCSI</a> =  1, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558caadce35d59b8bb4154d22aa7f6ab9036e">INTLEVEL_IRQ2</a> =  22, 
<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca01099931d96b93a7403c65cd2ff5985d">INTLEVEL_IRQ3</a> =  23, 
<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca6443c5917158463950c92bf8ec28a6eb">INTLEVEL_SERIAL</a> =  33, 
<a class="el" href="namespaceMipsISA.html#aa201d1f9b8ac67b80bdf6c08f370558ca1b6c9928bdb9383e27bba1338b3f7e02">NumInterruptLevels</a> =  INTLEVEL_EXTERNAL_MAX
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a19269c193c0c4866cdc4e5abd433f9fc">mode_type</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespaceMipsISA.html#a19269c193c0c4866cdc4e5abd433f9fcaf9ca40d36bda60aea728f69a10a455a1">mode_kernel</a> =  0, 
<a class="el" href="namespaceMipsISA.html#a19269c193c0c4866cdc4e5abd433f9fcab3d3f3b4766251166f2c8057fa484f19">mode_supervisor</a> =  1, 
<a class="el" href="namespaceMipsISA.html#a19269c193c0c4866cdc4e5abd433f9fca7f68981a5aa91b746361d036f7e44f50">mode_user</a> =  2, 
<a class="el" href="namespaceMipsISA.html#a19269c193c0c4866cdc4e5abd433f9fca8dadb017a33541c825091bafb0339e4c">mode_debug</a> =  3, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceMipsISA.html#a19269c193c0c4866cdc4e5abd433f9fcaf97df9db0535ca522f7b8d2a6fa203f4">mode_number</a>, 
<a class="el" href="namespaceMipsISA.html#a19269c193c0c4866cdc4e5abd433f9fcaf9ca40d36bda60aea728f69a10a455a1">mode_kernel</a> =  0, 
<a class="el" href="namespaceMipsISA.html#a19269c193c0c4866cdc4e5abd433f9fcab3d3f3b4766251166f2c8057fa484f19">mode_supervisor</a> =  1, 
<a class="el" href="namespaceMipsISA.html#a19269c193c0c4866cdc4e5abd433f9fca7f68981a5aa91b746361d036f7e44f50">mode_user</a> =  2, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespaceMipsISA.html#a19269c193c0c4866cdc4e5abd433f9fca8dadb017a33541c825091bafb0339e4c">mode_debug</a> =  3, 
<a class="el" href="namespaceMipsISA.html#a19269c193c0c4866cdc4e5abd433f9fcaf97df9db0535ca522f7b8d2a6fa203f4">mode_number</a>
<br/>
 }</td></tr>
<tr><td colspan="2"><h2>関数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a294cc8fc1febc2b191de37fe26cccecf">decodeInst</a> (ExtMachInst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#af5384b2f3700f6a096ef6b0ccb6dfe89">Phys2K0Seg</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#ad4889586a6df5d65ddc6b5e084a79055">VAddrImpl</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a6a3762cb0de8ab43a6041339c5b38ba0">VAddrVPN</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a2644e6b57b6479a8274c7c0c5b8bb8c3">VAddrOffset</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td colspan="2"><h2>変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a6eacddc1d6d191380d9afdac5920ea48">PageShift</a> = 13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#ad9d6a4d965e107c9a7214f096107296b">PageBytes</a> = ULL(1) &lt;&lt; PageShift</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#ac2d47d845cf48dbc176f717bb7d50a7f">Page_Mask</a> = ~(PageBytes - 1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a51e1064f1269394dc26702651be5061f">PageOffset</a> = PageBytes - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#af2c06ba3a5eb15cdac25d21b735b7161">PteShift</a> = 3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a9f060ccda225dfb28dff712695adab46">NPtePageShift</a> = PageShift - PteShift</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#ae295358052b4e754e08cd5cd763c212a">NPtePage</a> = ULL(1) &lt;&lt; NPtePageShift</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a11ac2316fa90081132b648e36e4dd11b">PteMask</a> = NPtePage - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a9d54e751f7acdb2ea3b820539047d085">USegBase</a> = ULL(0x0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a42b44a1d23d813c474aef63cd9c7a729">USegEnd</a> = ULL(0x7FFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a38ea65b3cfd9a327455141035c4393ea">KSeg0End</a> = ULL(0x9FFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a5c564cd116eed9a5e53455bb05c172dd">KSeg0Base</a> = ULL(0x80000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a600dd0a3afcfca38ac64b6e81fe2dec9">KSeg0Mask</a> = ULL(0x1FFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a8dea782f9c049005da962641bed6fabe">KSeg1End</a> = ULL(0xBFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a03b2e8fb6bf515015926b3c4251b9c0f">KSeg1Base</a> = ULL(0xA0000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#ad90b05c1f6375f46c143d07924601551">KSeg1Mask</a> = ULL(0x1FFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a403fce24705117c576c91259ed1fe53e">KSSegEnd</a> = ULL(0xDFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#aa0fc64a650db916ba182c49770748467">KSSegBase</a> = ULL(0xC0000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a1d52f1ba85447a440e326de0bda5f360">KSeg3End</a> = ULL(0xFFFFFFFF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a53c72053cff8d2410c867bd04c7e8838">KSeg3Base</a> = ULL(0xE0000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a10ace529e46442ee4127c149da6513af">VABits</a> = 32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a61386a9be90bc58024550fdbeb6ebaee">PABits</a> = 32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a3d31b41fa4d20dbbd91b61d7df201ac9">VAddrImplMask</a> = (ULL(1) &lt;&lt; VABits) - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#abf1ec857b893186376e563b0da26ec1b">VAddrUnImplMask</a> = ~VAddrImplMask</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#abb8b7685b079953e35015543262458e2">PAddrImplMask</a> = (ULL(1) &lt;&lt; PABits) - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const ExtMachInst&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a8d1e39e0ea757dcc9725c6ccd81dd4c4">NoopMachInst</a> = 0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a554fef169d109a5ccb7ce0dd6a43e521">LogVMPageSize</a> = 13</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a891eaf95159d764e6efae501c2860a3a">VMPageSize</a> = (1 &lt;&lt; LogVMPageSize)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a518c446960e93d236b89246eabc20298">BranchPredAddrShiftAmt</a> = 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a8f4ba87c53caab23396d3b86b672b0fb">MachineBytes</a> = 4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#ad7cbfaab22a0fe402fee6c200d5334ad">WordBytes</a> = 4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#af80fe89d59e1ea6cc089048f7e6ce436">HalfwordBytes</a> = 2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a41548456e714690f506fe7d7b12a6c46">ByteBytes</a> = 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#aba6031cb7b02bf6b349b736f4076d640">ANNOTE_NONE</a> = 0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a447da7e9cffb00a93289a24c904056a7">ITOUCH_ANNOTE</a> = 0xffffffff</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a1c3adbc67ce574fe545e332d3bc677be">HasUnalignedMemAcc</a> = true</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a9faf3aac879cfa867d4ae15d4119c45e">CurThreadInfoImplemented</a> = false</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceMipsISA.html#a7e5bf2f33f34327efc1eeccbb0c1141f">CurThreadInfoReg</a> = -1</td></tr>
</table>
<hr/><h2>マクロ定義</h2>
<a class="anchor" id="aae21ac6833454e7ead9810c372658afc"></a><!-- doxytag: member="isa_traits.hh::ISA_HAS_DELAY_SLOT" ref="aae21ac6833454e7ead9810c372658afc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISA_HAS_DELAY_SLOT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
