/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [51:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [6:0] celloutsig_0_20z;
  wire [19:0] celloutsig_0_21z;
  reg [8:0] celloutsig_0_22z;
  reg [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [19:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [10:0] celloutsig_0_31z;
  wire [12:0] celloutsig_0_32z;
  reg [15:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [30:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  reg [3:0] celloutsig_0_41z;
  wire [22:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [4:0] celloutsig_1_6z;
  reg [8:0] celloutsig_1_8z;
  wire [34:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = celloutsig_1_0z[0] ? celloutsig_1_0z[2] : celloutsig_1_0z[3];
  assign celloutsig_0_12z = celloutsig_0_4z ? celloutsig_0_5z : celloutsig_0_9z;
  assign celloutsig_0_19z = celloutsig_0_3z ? celloutsig_0_16z : in_data[45];
  assign celloutsig_0_28z = !(celloutsig_0_8z[1] ? celloutsig_0_26z : celloutsig_0_16z);
  assign celloutsig_0_3z = !(celloutsig_0_0z ? in_data[61] : celloutsig_0_0z);
  assign celloutsig_1_13z = !(celloutsig_1_9z[6] ? celloutsig_1_3z : celloutsig_1_6z[2]);
  assign celloutsig_0_6z = !(celloutsig_0_5z ? celloutsig_0_0z : celloutsig_0_2z[17]);
  assign celloutsig_0_24z = !(celloutsig_0_9z ? celloutsig_0_6z : celloutsig_0_3z);
  assign celloutsig_0_30z = ~celloutsig_0_22z[1];
  assign celloutsig_1_5z = ~celloutsig_1_0z[2];
  assign celloutsig_0_0z = ~((in_data[18] | in_data[72]) & (in_data[61] | in_data[55]));
  assign celloutsig_0_4z = ~((celloutsig_0_0z | celloutsig_0_2z[13]) & (celloutsig_0_3z | celloutsig_0_0z));
  assign celloutsig_1_2z = ~((in_data[146] | celloutsig_1_1z) & (in_data[160] | celloutsig_1_0z[0]));
  assign celloutsig_0_11z = ~((in_data[46] | celloutsig_0_4z) & (celloutsig_0_0z | celloutsig_0_3z));
  assign celloutsig_0_16z = celloutsig_0_10z[4:0] && celloutsig_0_10z[5:1];
  assign celloutsig_0_42z = celloutsig_0_18z[43:21] % { 1'h1, in_data[11:9], celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_32z, celloutsig_0_40z };
  assign celloutsig_1_9z = { in_data[183:154], celloutsig_1_0z, celloutsig_1_3z } % { 1'h1, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_9z[30:28], celloutsig_1_13z, celloutsig_1_11z } % { 1'h1, celloutsig_1_9z[8:7], celloutsig_1_6z };
  assign celloutsig_1_18z = celloutsig_1_14z % { 1'h1, celloutsig_1_8z[6:0] };
  assign celloutsig_0_18z = { celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_8z } % { 1'h1, celloutsig_0_2z[15:0], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_8z = celloutsig_0_0z ? { in_data[7:1], celloutsig_0_7z, celloutsig_0_4z } : { celloutsig_0_2z[17:11], celloutsig_0_6z, 1'h0, celloutsig_0_3z, 1'h0 };
  assign celloutsig_0_17z = celloutsig_0_15z[0] ? in_data[56:52] : { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_3z = { in_data[188], celloutsig_1_2z, celloutsig_1_0z } != { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[136:112], celloutsig_1_3z, celloutsig_1_2z } != { in_data[110:99], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_26z = celloutsig_0_18z[2:0] != { celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_6z };
  assign celloutsig_0_2z = - { in_data[72:55], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_25z = - { celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_34z = celloutsig_0_16z & celloutsig_0_19z;
  assign celloutsig_0_40z = celloutsig_0_32z[9] & celloutsig_0_12z;
  assign celloutsig_0_5z = celloutsig_0_0z & celloutsig_0_4z;
  assign celloutsig_0_9z = in_data[8] & celloutsig_0_4z;
  assign celloutsig_0_13z = celloutsig_0_0z & celloutsig_0_6z;
  assign celloutsig_0_31z = { celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_19z } <<< { celloutsig_0_8z[6:4], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_28z, celloutsig_0_17z };
  assign celloutsig_0_32z = { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_26z } <<< { celloutsig_0_2z[7:1], celloutsig_0_10z };
  assign celloutsig_0_35z = { celloutsig_0_18z[30:20], celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_31z } <<< { celloutsig_0_33z[10:0], celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_30z, celloutsig_0_26z };
  assign celloutsig_1_0z = in_data[140:137] <<< in_data[154:151];
  assign celloutsig_1_11z = in_data[185:182] <<< in_data[185:182];
  assign celloutsig_1_12z = { celloutsig_1_11z[1:0], celloutsig_1_1z } <<< celloutsig_1_6z[3:1];
  assign celloutsig_1_19z = { celloutsig_1_9z[8:4], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z } <<< { celloutsig_1_18z[7:1], celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_13z };
  assign celloutsig_0_7z = { in_data[37], celloutsig_0_0z, celloutsig_0_4z } <<< celloutsig_0_2z[12:10];
  assign celloutsig_0_10z = { celloutsig_0_7z[2:1], celloutsig_0_7z, celloutsig_0_0z } <<< { celloutsig_0_2z[5:2], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_15z = { celloutsig_0_2z[16:13], celloutsig_0_4z, celloutsig_0_4z } <<< { in_data[94:91], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_21z = { celloutsig_0_10z[4:0], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z } <<< in_data[67:48];
  always_latch
    if (clkin_data[32]) celloutsig_0_33z = 16'h0000;
    else if (celloutsig_1_19z[0]) celloutsig_0_33z = { celloutsig_0_21z[8:0], celloutsig_0_20z };
  always_latch
    if (clkin_data[32]) celloutsig_0_41z = 4'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_41z = { celloutsig_0_35z[28:27], celloutsig_0_37z, celloutsig_0_14z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 5'h00;
    else if (clkin_data[0]) celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z };
  always_latch
    if (clkin_data[64]) celloutsig_1_8z = 9'h000;
    else if (clkin_data[0]) celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_20z = 7'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_20z = { celloutsig_0_8z[6:5], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_12z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_22z = 9'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_22z = { celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_19z };
  always_latch
    if (clkin_data[32]) celloutsig_0_23z = 5'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_23z = { celloutsig_0_8z[7:6], celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_3z };
  assign celloutsig_0_37z = ~((celloutsig_0_23z[1] & celloutsig_0_15z[2]) | (celloutsig_0_34z & celloutsig_0_12z));
  assign celloutsig_0_14z = ~((celloutsig_0_4z & celloutsig_0_3z) | (celloutsig_0_2z[5] & celloutsig_0_4z));
  assign { out_data[135:128], out_data[107:96], out_data[35:32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
