// Seed: 1786190710
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    input  wand  id_2,
    output wand  id_3
);
  wire id_5;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd65,
    parameter id_12 = 32'd14,
    parameter id_4  = 32'd26,
    parameter id_5  = 32'd86
) (
    input tri _id_0,
    output wor id_1,
    input supply1 id_2,
    input tri id_3,
    input wire _id_4,
    input supply0 _id_5
);
  logic [7:0][-1 : id_5  -  id_0] id_7;
  assign id_1 = -1;
  parameter [id_0 : -1] id_8 = -1;
  function reg id_9;
    logic id_10;
    begin : LABEL_0
      id_10 <= id_7[""-1 :-1]++;
      id_9 = id_9;
    end
  endfunction
  wire id_11;
  _id_12(
      id_8 + id_8
  );
  wire [id_4 : 1  +  (  id_12  )  ==  -1] id_13;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_3,
      id_1
  );
  assign id_1 = (id_7);
  initial begin
    id_9();
  end
endmodule
