Analysis & Synthesis report for c5gx_devkit_DUT
Wed May 06 23:09:03 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|state
 11. State Machine - |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated
 19. Source assignments for myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated
 20. Source assignments for myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated
 21. Source assignments for sld_signaltap:auto_signaltap_0
 22. Source assignments for myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0|shift_taps_90v:auto_generated|altsyncram_pu91:altsyncram5
 23. Parameter Settings for User Entity Instance: clock_divider_v1:inst0
 24. Parameter Settings for User Entity Instance: sw_debouncer:inst0a|clock_divider_v1:inst0
 25. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|clock_divider_v1:inst1
 26. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|clock_divider_v1:inst2
 27. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|binary_counter_v1:inst3
 28. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0aa
 32. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab
 33. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa
 34. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab
 35. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac
 36. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad
 37. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1
 38. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2
 39. Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|binary_counter_v1:inst3
 40. Parameter Settings for User Entity Instance: PLL_devkit:inst2|PLL_devkit_0002:pll_devkit_inst|altera_pll:altera_pll_i
 41. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 42. Parameter Settings for Inferred Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0
 43. altsyncram Parameter Settings by Entity Instance
 44. altshift_taps Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|binary_counter_v1:inst3"
 46. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2"
 47. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1"
 48. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad"
 49. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac"
 50. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab"
 51. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa"
 52. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab"
 53. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0aa"
 54. Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5"
 55. Port Connectivity Checks: "myGalvo_v2:inst1|galvo_memory:inst4"
 56. Port Connectivity Checks: "myGalvo_v2:inst1|binary_counter_v1:inst3"
 57. Signal Tap Logic Analyzer Settings
 58. Post-Synthesis Netlist Statistics for Top Partition
 59. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 60. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 61. Elapsed Time Per Partition
 62. Connections to In-System Debugging Instance "auto_signaltap_0"
 63. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May 06 23:09:03 2020       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; c5gx_devkit_DUT                             ;
; Top-level Entity Name           ; c5gx_devkit_DUT                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1414                                        ;
; Total pins                      ; 53                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 807,412                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; c5gx_devkit_DUT    ; c5gx_devkit_DUT    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; sw_debouncer.vhd                                                   ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/sw_debouncer.vhd                                                   ;             ;
; ../myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd         ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd                            ;             ;
; ../myPreciousLib/serializer_v1/serializer_v1.vhd                   ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/serializer_v1/serializer_v1.vhd                                      ;             ;
; ../myPreciousLib/shift_reg1bit.vhd                                 ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/shift_reg1bit.vhd                                                    ;             ;
; ../myPreciousLib/pulse_gen_ena.vhd                                 ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/pulse_gen_ena.vhd                                                    ;             ;
; ../myGalvo_v2/frame_generator_xy2.vhd                              ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd                                                 ;             ;
; ../myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v                      ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v                                         ;             ;
; ../myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v                        ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v                                           ;             ;
; ../myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v                            ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v                                               ;             ;
; ../myGalvo_v2/galvo_memory.vhd                                     ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd                                                        ;             ;
; ../myPreciousLib/binary_counter_v1/binary_counter_v1.vhd           ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/binary_counter_v1/binary_counter_v1.vhd                              ;             ;
; ../myGalvo_v2/myGalvo_v2.vhd                                       ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd                                                          ;             ;
; ../myPreciousLib/dff2_sync.vhd                                     ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/dff2_sync.vhd                                                        ;             ;
; clock_divider_v1/clock_divider_v1.v                                ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/clock_divider_v1/clock_divider_v1.v                                ;             ;
; c5gx_devkit_DUT.vhd                                                ; yes             ; User VHDL File                               ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd                                                ;             ;
; PLL_devkit/PLL_devkit.v                                            ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit.v                                            ; PLL_devkit  ;
; PLL_devkit/PLL_devkit/PLL_devkit_0002.v                            ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit/PLL_devkit_0002.v                            ; PLL_devkit  ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                     ;             ;
; db/altsyncram_5sv1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf                                             ;             ;
; ./ram_init_posx.hex                                                ; yes             ; Auto-Found Memory Initialization File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/ram_init_posx.hex                                                  ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/decode_5la.tdf                                                  ;             ;
; db/mux_4hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/mux_4hb.tdf                                                     ;             ;
; db/altsyncram_6sv1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf                                             ;             ;
; ./ram_init_posy.hex                                                ; yes             ; Auto-Found Memory Initialization File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/ram_init_posy.hex                                                  ;             ;
; db/altsyncram_k502.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf                                             ;             ;
; ./ram_init_linesync.hex                                            ; yes             ; Auto-Found Memory Initialization File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/ram_init_linesync.hex                                              ;             ;
; db/mux_efb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/mux_efb.tdf                                                     ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                           ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                              ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                 ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                 ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                                       ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                              ;             ;
; db/sld_ela_trigger_rgp.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/sld_ela_trigger_rgp.tdf                                         ;             ;
; db/sld_reserved_c5gx_devkit_dut_auto_signaltap_0_1_a8d5.v          ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/sld_reserved_c5gx_devkit_dut_auto_signaltap_0_1_a8d5.v          ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                            ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                     ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                           ;             ;
; db/altsyncram_4i84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_4i84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                     ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                   ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                      ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                              ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                   ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                      ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                                       ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                                     ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                                     ;             ;
; db/mux_flc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/mux_flc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                   ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                                       ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                  ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                  ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                  ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                     ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                  ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                          ;             ;
; db/cntr_89i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_89i.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_82j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_82j.tdf                                                    ;             ;
; db/cntr_29i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_29i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                      ; altera_sld  ;
; db/ip/sld5e2d7827/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                 ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                ;             ;
; db/shift_taps_90v.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/shift_taps_90v.tdf                                              ;             ;
; db/altsyncram_pu91.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_pu91.tdf                                             ;             ;
; db/cntr_1lf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_1lf.tdf                                                    ;             ;
; db/cmpr_h9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_h9c.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 822                                                                                     ;
;                                             ;                                                                                         ;
; Combinational ALUT usage for logic          ; 836                                                                                     ;
;     -- 7 input functions                    ; 20                                                                                      ;
;     -- 6 input functions                    ; 122                                                                                     ;
;     -- 5 input functions                    ; 108                                                                                     ;
;     -- 4 input functions                    ; 62                                                                                      ;
;     -- <=3 input functions                  ; 524                                                                                     ;
;                                             ;                                                                                         ;
; Dedicated logic registers                   ; 1414                                                                                    ;
;                                             ;                                                                                         ;
; I/O pins                                    ; 53                                                                                      ;
; Total MLAB memory bits                      ; 0                                                                                       ;
; Total block memory bits                     ; 807412                                                                                  ;
;                                             ;                                                                                         ;
; Total DSP Blocks                            ; 0                                                                                       ;
;                                             ;                                                                                         ;
; Total PLLs                                  ; 1                                                                                       ;
;     -- PLLs                                 ; 1                                                                                       ;
;                                             ;                                                                                         ;
; Maximum fan-out node                        ; PLL_devkit:inst2|PLL_devkit_0002:pll_devkit_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 940                                                                                     ;
; Total fan-out                               ; 10576                                                                                   ;
; Average fan-out                             ; 4.23                                                                                    ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                           ; Entity Name                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; |c5gx_devkit_DUT                                                                                                                        ; 836 (4)             ; 1414 (0)                  ; 807412            ; 0          ; 53   ; 0            ; |c5gx_devkit_DUT                                                                                                                                                                                                                                                                                                                                                                                              ; c5gx_devkit_DUT                                      ; work         ;
;    |PLL_devkit:inst2|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|PLL_devkit:inst2                                                                                                                                                                                                                                                                                                                                                                             ; PLL_devkit                                           ; PLL_devkit   ;
;       |PLL_devkit_0002:pll_devkit_inst|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|PLL_devkit:inst2|PLL_devkit_0002:pll_devkit_inst                                                                                                                                                                                                                                                                                                                                             ; PLL_devkit_0002                                      ; PLL_devkit   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|PLL_devkit:inst2|PLL_devkit_0002:pll_devkit_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                     ; altera_pll                                           ; work         ;
;    |clock_divider_v1:inst0|                                                                                                             ; 41 (41)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|clock_divider_v1:inst0                                                                                                                                                                                                                                                                                                                                                                       ; clock_divider_v1                                     ; work         ;
;    |myGalvo_v2:inst1|                                                                                                                   ; 399 (0)             ; 436 (2)                   ; 541172            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1                                                                                                                                                                                                                                                                                                                                                                             ; myGalvo_v2                                           ; work         ;
;       |binary_counter_v1:inst3|                                                                                                         ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|binary_counter_v1:inst3                                                                                                                                                                                                                                                                                                                                                     ; binary_counter_v1                                    ; work         ;
;       |clock_divider_v1:inst1|                                                                                                          ; 34 (34)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|clock_divider_v1:inst1                                                                                                                                                                                                                                                                                                                                                      ; clock_divider_v1                                     ; work         ;
;       |clock_divider_v1:inst2|                                                                                                          ; 35 (35)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|clock_divider_v1:inst2                                                                                                                                                                                                                                                                                                                                                      ; clock_divider_v1                                     ; work         ;
;       |dff2_sync:inst0c|                                                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|dff2_sync:inst0c                                                                                                                                                                                                                                                                                                                                                            ; dff2_sync                                            ; work         ;
;       |frame_generator_xy2:inst5|                                                                                                       ; 277 (6)             ; 360 (69)                  ; 500               ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5                                                                                                                                                                                                                                                                                                                                                   ; frame_generator_xy2                                  ; work         ;
;          |binary_counter_v1:inst3|                                                                                                      ; 8 (8)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|binary_counter_v1:inst3                                                                                                                                                                                                                                                                                                                           ; binary_counter_v1                                    ; work         ;
;          |parity_bit_calc_sm:inst1|                                                                                                     ; 62 (62)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1                                                                                                                                                                                                                                                                                                                          ; parity_bit_calc_sm                                   ; work         ;
;          |parity_bit_calc_sm:inst2|                                                                                                     ; 61 (61)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2                                                                                                                                                                                                                                                                                                                          ; parity_bit_calc_sm                                   ; work         ;
;          |pulse_gen_ena:inst001|                                                                                                        ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|pulse_gen_ena:inst001                                                                                                                                                                                                                                                                                                                             ; pulse_gen_ena                                        ; work         ;
;          |pulse_gen_ena:inst00|                                                                                                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|pulse_gen_ena:inst00                                                                                                                                                                                                                                                                                                                              ; pulse_gen_ena                                        ; work         ;
;          |serializer_v1:inst1aa|                                                                                                        ; 42 (42)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa                                                                                                                                                                                                                                                                                                                             ; serializer_v1                                        ; work         ;
;          |serializer_v1:inst1ab|                                                                                                        ; 42 (42)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab                                                                                                                                                                                                                                                                                                                             ; serializer_v1                                        ; work         ;
;          |serializer_v1:inst1ac|                                                                                                        ; 15 (15)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac                                                                                                                                                                                                                                                                                                                             ; serializer_v1                                        ; work         ;
;          |serializer_v1:inst1ad|                                                                                                        ; 15 (15)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad                                                                                                                                                                                                                                                                                                                             ; serializer_v1                                        ; work         ;
;          |shift_reg1bit:inst0aa|                                                                                                        ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0aa                                                                                                                                                                                                                                                                                                                             ; shift_reg1bit                                        ; work         ;
;          |shift_reg1bit:inst0ab|                                                                                                        ; 25 (0)              ; 18 (0)                    ; 500               ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab                                                                                                                                                                                                                                                                                                                             ; shift_reg1bit                                        ; work         ;
;             |altshift_taps:sr_rtl_0|                                                                                                    ; 25 (0)              ; 18 (0)                    ; 500               ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0                                                                                                                                                                                                                                                                                                      ; altshift_taps                                        ; work         ;
;                |shift_taps_90v:auto_generated|                                                                                          ; 25 (14)             ; 18 (9)                    ; 500               ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0|shift_taps_90v:auto_generated                                                                                                                                                                                                                                                                        ; shift_taps_90v                                       ; work         ;
;                   |altsyncram_pu91:altsyncram5|                                                                                         ; 0 (0)               ; 0 (0)                     ; 500               ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0|shift_taps_90v:auto_generated|altsyncram_pu91:altsyncram5                                                                                                                                                                                                                                            ; altsyncram_pu91                                      ; work         ;
;                   |cntr_1lf:cntr1|                                                                                                      ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0|shift_taps_90v:auto_generated|cntr_1lf:cntr1                                                                                                                                                                                                                                                         ; cntr_1lf                                             ; work         ;
;       |galvo_memory:inst4|                                                                                                              ; 35 (0)              ; 2 (0)                     ; 540672            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4                                                                                                                                                                                                                                                                                                                                                          ; galvo_memory                                         ; work         ;
;          |RAM16kx16bits:inst1|                                                                                                          ; 16 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1                                                                                                                                                                                                                                                                                                                                      ; RAM16kx16bits                                        ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 16 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                      ; altsyncram                                           ; work         ;
;                |altsyncram_5sv1:auto_generated|                                                                                         ; 16 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated                                                                                                                                                                                                                                                                       ; altsyncram_5sv1                                      ; work         ;
;                   |mux_4hb:mux3|                                                                                                        ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|mux_4hb:mux3                                                                                                                                                                                                                                                          ; mux_4hb                                              ; work         ;
;          |RAM16kx16bitsA:inst2|                                                                                                         ; 16 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2                                                                                                                                                                                                                                                                                                                                     ; RAM16kx16bitsA                                       ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 16 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                     ; altsyncram                                           ; work         ;
;                |altsyncram_6sv1:auto_generated|                                                                                         ; 16 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated                                                                                                                                                                                                                                                                      ; altsyncram_6sv1                                      ; work         ;
;                   |mux_4hb:mux3|                                                                                                        ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|mux_4hb:mux3                                                                                                                                                                                                                                                         ; mux_4hb                                              ; work         ;
;          |RAM16kx1bit:inst3|                                                                                                            ; 3 (0)               ; 2 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3                                                                                                                                                                                                                                                                                                                                        ; RAM16kx1bit                                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 3 (0)               ; 2 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                        ; altsyncram                                           ; work         ;
;                |altsyncram_k502:auto_generated|                                                                                         ; 3 (0)               ; 2 (2)                     ; 16384             ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated                                                                                                                                                                                                                                                                         ; altsyncram_k502                                      ; work         ;
;                   |decode_5la:rden_decode_b|                                                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|decode_5la:rden_decode_b                                                                                                                                                                                                                                                ; decode_5la                                           ; work         ;
;                   |mux_efb:mux3|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|mux_efb:mux3                                                                                                                                                                                                                                                            ; mux_efb                                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                             ; sld_hub                                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                             ; alt_sld_fab_with_jtag_input                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                          ; alt_sld_fab                                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                      ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                          ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                             ; sld_jtag_hub                                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                     ; sld_rom_sr                                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                   ; sld_shadow_jsm                                       ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 262 (2)             ; 830 (76)                  ; 266240            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                               ; sld_signaltap                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 260 (0)             ; 754 (0)                   ; 266240            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                         ; sld_signaltap_impl                                   ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 260 (67)            ; 754 (344)                 ; 266240            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                  ; sld_signaltap_implb                                  ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                   ; altdpram                                             ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                               ; lpm_decode                                           ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                     ; decode_vnf                                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 266240            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                  ; altsyncram                                           ; work         ;
;                |altsyncram_4i84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 266240            ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4i84:auto_generated                                                                                                                                                                                                   ; altsyncram_4i84                                      ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                   ; lpm_shiftreg                                         ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                     ; lpm_shiftreg                                         ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                          ; serial_crc_16                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 83 (83)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                       ; sld_buffer_manager                                   ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 23 (1)              ; 75 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                      ; sld_ela_control                                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                              ; lpm_shiftreg                                         ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 21 (0)              ; 59 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                           ; sld_ela_trigger                                      ; work         ;
;                   |sld_ela_trigger_rgp:auto_generated|                                                                                  ; 21 (0)              ; 59 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated                                                                                                                                        ; sld_ela_trigger_rgp                                  ; work         ;
;                      |sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|                                                   ; 21 (11)             ; 59 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1                                                                         ; sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_12|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_15|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_18|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_21|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_21                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_24|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_24                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                         ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_6|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                          ; lpm_shiftreg                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_9|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                          ; lpm_shiftreg                                         ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_alt_reduction:unary_1                                               ; sld_alt_reduction                                    ; work         ;
;                         |sld_mbpmg:mbpm_11|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_11                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_11|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_14|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_14                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_14|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_17|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_17                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_17|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_20|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_20                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_20|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_23|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_23                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_23|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_26|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_26                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_26|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_29|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_29                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_29|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_2|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_2                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_2|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_32|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_32                                                       ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_32|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_5|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_5                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_5|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                         |sld_mbpmg:mbpm_8|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_8                                                        ; sld_mbpmg                                            ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1|sld_mbpmg:mbpm_8|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                            ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                        ; sld_ela_trigger_flow_mgr                             ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                ; lpm_shiftreg                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 44 (11)             ; 140 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                 ; sld_offload_buffer_mgr                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                       ; lpm_counter                                          ; work         ;
;                   |cntr_89i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated                                                                                                               ; cntr_89i                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                ; lpm_counter                                          ; work         ;
;                   |cntr_82j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated                                                                                                                                        ; cntr_82j                                             ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                      ; lpm_counter                                          ; work         ;
;                   |cntr_29i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated                                                                                                                              ; cntr_29i                                             ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                         ; lpm_counter                                          ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                 ; cntr_kri                                             ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                ; lpm_shiftreg                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 65 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                 ; lpm_shiftreg                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                              ; lpm_shiftreg                                         ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                            ; sld_rom_sr                                           ; work         ;
;    |sw_debouncer:inst0a|                                                                                                                ; 39 (0)              ; 29 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sw_debouncer:inst0a                                                                                                                                                                                                                                                                                                                                                                          ; sw_debouncer                                         ; work         ;
;       |clock_divider_v1:inst0|                                                                                                          ; 39 (39)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |c5gx_devkit_DUT|sw_debouncer:inst0a|clock_divider_v1:inst0                                                                                                                                                                                                                                                                                                                                                   ; clock_divider_v1                                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------+
; myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0|shift_taps_90v:auto_generated|altsyncram_pu91:altsyncram5|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 500          ; 1            ; 500          ; 1            ; 500    ; None                    ;
; myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; 16384        ; 16           ; 16384        ; 16           ; 262144 ; ./ram_init_posx.hex     ;
; myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 16384        ; 16           ; 16384        ; 16           ; 262144 ; ./ram_init_posy.hex     ;
; myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 16384        ; 1            ; 16384        ; 1            ; 16384  ; ./ram_init_linesync.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4i84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 65           ; 4096         ; 65           ; 266240 ; None                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                       ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                  ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                              ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                    ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                  ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                    ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_rgp:auto_generated|sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5:mgl_prim1 ;                         ;
; Altera ; altera_pll   ; 17.1    ; N/A          ; N/A          ; |c5gx_devkit_DUT|PLL_devkit:inst2                                                                                                                                                                                                                                                                                                     ; PLL_devkit/PLL_devkit.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|state                       ;
+-------------------+-----------+----------+----------+----------+----------+----------+----------+------------+-------------------+
; Name              ; state.s23 ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0 ; state.idle ; state.reset_state ;
+-------------------+-----------+----------+----------+----------+----------+----------+----------+------------+-------------------+
; state.reset_state ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0          ; 0                 ;
; state.idle        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1          ; 1                 ;
; state.s0          ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0          ; 1                 ;
; state.s1          ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0          ; 1                 ;
; state.s2          ; 0         ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0          ; 1                 ;
; state.s3          ; 0         ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0          ; 1                 ;
; state.s4          ; 0         ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0          ; 1                 ;
; state.s5          ; 0         ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0          ; 1                 ;
; state.s23         ; 1         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0          ; 1                 ;
+-------------------+-----------+----------+----------+----------+----------+----------+----------+------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|state                       ;
+-------------------+-----------+----------+----------+----------+----------+----------+----------+------------+-------------------+
; Name              ; state.s23 ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0 ; state.idle ; state.reset_state ;
+-------------------+-----------+----------+----------+----------+----------+----------+----------+------------+-------------------+
; state.reset_state ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0          ; 0                 ;
; state.idle        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1          ; 1                 ;
; state.s0          ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0          ; 1                 ;
; state.s1          ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0          ; 1                 ;
; state.s2          ; 0         ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0          ; 1                 ;
; state.s3          ; 0         ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0          ; 1                 ;
; state.s4          ; 0         ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0          ; 1                 ;
; state.s5          ; 0         ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0          ; 1                 ;
; state.s23         ; 1         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0          ; 1                 ;
+-------------------+-----------+----------+----------+----------+----------+----------+----------+------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[18,19]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[18,19]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|word_in_reg[18,19]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|word_in_reg[18,19]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|word_in_reg[18,19]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|word_in_reg[18,19]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[17]                                                                                                                                    ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[17]                                                                                                                                    ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|cr                                                                                                                                           ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_sync_xy2_reg                                                                                                                           ;
; myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|address_reg_b[0]                                                 ; Merged with myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|address_reg_b[0]                                                   ;
; myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|address_reg_b[0]                                                ; Merged with myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|address_reg_b[0]                                                   ;
; myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|out_address_reg_b[0]                                             ; Merged with myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|out_address_reg_b[0]                                               ;
; myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|out_address_reg_b[0]                                            ; Merged with myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|out_address_reg_b[0]                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[0]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[0]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[1]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[1]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[2]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[2]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[3]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[3]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[4]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[4]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[5]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[5]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[6]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[6]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[7]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[7]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[8]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[8]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[9]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[9]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[10]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[10]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[11]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[11]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[12]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[12]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[13]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[13]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[14]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[14]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[15]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[15]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[16]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[16]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[17]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[17]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[18]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[18]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[19]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[19]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[20]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[20]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[21]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[21]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[22]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[22]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[23]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[23]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[24]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[24]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[25]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[25]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[26]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[26]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[27]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[27]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[28]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[28]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[29]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[29]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[30]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[30]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|index[31]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[31]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|word_in_reg[17]                                                                                                        ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|word_in_reg[17]                                                                                                        ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|busy                                                                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|busy                                                                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|word_in_reg[18]                                                                                                     ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|word_in_reg[17]                                                                                                     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|bit_out_done                                                                                                           ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|bit_out_done                                                                                                           ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|word_in_reg[18]                                                                                                     ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|word_in_reg[17]                                                                                                     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|word_in_reg[17]                                                                                                        ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|word_in_reg[17]                                                                                                        ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|busy                                                                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|busy                                                                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[0]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[0]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[1]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[1]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[2]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[2]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[3]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[3]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[4]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[4]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[5]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[5]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[6]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[6]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[7]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[7]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[8]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[8]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[9]                                                                                                               ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[9]                                                                                                               ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[10]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[10]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[11]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[11]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[12]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[12]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[13]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[13]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[14]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[14]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[15]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[15]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[16]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[16]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[17]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[17]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[18]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[18]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[19]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[19]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[20]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[20]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[21]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[21]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[22]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[22]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[23]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[23]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[24]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[24]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[25]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[25]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[26]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[26]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[27]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[27]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[28]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[28]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[29]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[29]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[30]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[30]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|index[31]                                                                                                              ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[31]                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|bit_out_done                                                                                                           ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|bit_out_done                                                                                                           ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|word_in_reg[17]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|word_in_reg[17]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|state.reset_state                                                                                                   ; Merged with myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|state.reset_state                                                                                                   ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[1..18]                                                                                                  ; Lost fanout                                                                                                                                                                                         ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[1..18]                                                                                                  ; Lost fanout                                                                                                                                                                                         ;
; Total Number of Removed Registers = 129                                                                                                                                                 ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 28                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[18]                                                                          ; Lost Fanouts              ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[17],                                                                          ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[16],                                                                          ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[15],                                                                          ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[14],                                                                          ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[13],                                                                          ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[12],                                                                          ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[11],                                                                          ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[10],                                                                          ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[9],                                                                           ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[8],                                                                           ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[7],                                                                           ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[6],                                                                           ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[5],                                                                           ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[4],                                                                           ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[3],                                                                           ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[2],                                                                           ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|num_of_ones[1]                                                                            ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[18]                                                                          ; Lost Fanouts              ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[17],                                                                          ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[16],                                                                          ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[15],                                                                          ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[14],                                                                          ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[13],                                                                          ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[12],                                                                          ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[11],                                                                          ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[10],                                                                          ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[9],                                                                           ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[8],                                                                           ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[7],                                                                           ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[6],                                                                           ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[5],                                                                           ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[4],                                                                           ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[3],                                                                           ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[2],                                                                           ;
;                                                                                                                                                              ;                           ; myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|num_of_ones[1]                                                                            ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[19]                                                                                                         ; Stuck at GND              ; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|word_in_reg[19],                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in ; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|word_in_reg[19]                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[18]                                                                                                         ; Stuck at GND              ; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|word_in_reg[18],                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in ; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|word_in_reg[18]                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[19]                                                                                                         ; Stuck at GND              ; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|word_in_reg[19],                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in ; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|word_in_reg[19]                                                                              ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[18]                                                                                                         ; Stuck at GND              ; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad|word_in_reg[18],                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in ; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac|word_in_reg[18]                                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1414  ;
; Number of registers using Synchronous Clear  ; 361   ;
; Number of registers using Synchronous Load   ; 206   ;
; Number of registers using Asynchronous Clear ; 603   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 653   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_sync_xy2_reg                                                                                                                                                                                                                                                                   ; 9       ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[4]                                                                                                                                                                                                                                                       ; 7       ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa|index[2]                                                                                                                                                                                                                                                       ; 5       ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[4]                                                                                                                                                                                                                                                       ; 7       ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab|index[2]                                                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 20                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                         ;
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+
; Register Name                                                               ; Megafunction                                                              ; Type       ;
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+
; myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|sr[0..499] ; myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|sr_rtl_0 ; SHIFT_TAPS ;
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |c5gx_devkit_DUT|myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[13]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|binary_counter_v1:inst3|cnt[0]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|index[10]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|index[13]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2|state                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |c5gx_devkit_DUT|myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1|state                                                                                                                                                                                                                                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |c5gx_devkit_DUT|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |c5gx_devkit_DUT|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0|shift_taps_90v:auto_generated|altsyncram_pu91:altsyncram5 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider_v1:inst0 ;
+----------------+----------+-----------------------------------------+
; Parameter Name ; Value    ; Type                                    ;
+----------------+----------+-----------------------------------------+
; DIVISOR        ; 50000000 ; Signed Integer                          ;
+----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sw_debouncer:inst0a|clock_divider_v1:inst0 ;
+----------------+----------+-------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                        ;
+----------------+----------+-------------------------------------------------------------+
; DIVISOR        ; 25000000 ; Signed Integer                                              ;
+----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|clock_divider_v1:inst1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DIVISOR        ; 25    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|clock_divider_v1:inst2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DIVISOR        ; 20    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|binary_counter_v1:inst3 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; num_bits       ; 14    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                           ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                           ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; ./ram_init_posx.hex  ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_5sv1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; ./ram_init_posy.hex  ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_6sv1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                ;
+------------------------------------+-------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT               ; Untyped                                                             ;
; WIDTH_A                            ; 1                       ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 14                      ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 16384                   ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                             ;
; WIDTH_B                            ; 1                       ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 14                      ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 16384                   ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                             ;
; OUTDATA_REG_B                      ; CLOCK1                  ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                             ;
; INIT_FILE                          ; ./ram_init_linesync.hex ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                  ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                  ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_k502         ; Untyped                                                             ;
+------------------------------------+-------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0aa ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; num_stages     ; 22    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; num_stages     ; 500   ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; data_width     ; 20    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; data_width     ; 20    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; data_width     ; 20    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; data_width     ; 20    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; num_bits       ; 19    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; num_bits       ; 19    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|binary_counter_v1:inst3 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; num_bits       ; 5     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_devkit:inst2|PLL_devkit_0002:pll_devkit_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                  ;
+--------------------------------------+------------------------+-------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                ;
; fractional_vco_multiplier            ; false                  ; String                                                ;
; pll_type                             ; General                ; String                                                ;
; pll_subtype                          ; General                ; String                                                ;
; number_of_clocks                     ; 1                      ; Signed Integer                                        ;
; operation_mode                       ; direct                 ; String                                                ;
; deserialization_factor               ; 4                      ; Signed Integer                                        ;
; data_rate                            ; 0                      ; Signed Integer                                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                        ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                                ;
; phase_shift0                         ; 0 ps                   ; String                                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                ;
; phase_shift1                         ; 0 ps                   ; String                                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                ;
; phase_shift2                         ; 0 ps                   ; String                                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                ;
; phase_shift3                         ; 0 ps                   ; String                                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                ;
; phase_shift4                         ; 0 ps                   ; String                                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                ;
; phase_shift5                         ; 0 ps                   ; String                                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                ;
; phase_shift6                         ; 0 ps                   ; String                                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                ;
; phase_shift7                         ; 0 ps                   ; String                                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                ;
; phase_shift8                         ; 0 ps                   ; String                                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                ;
; phase_shift9                         ; 0 ps                   ; String                                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                ;
; phase_shift10                        ; 0 ps                   ; String                                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                ;
; phase_shift11                        ; 0 ps                   ; String                                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                ;
; phase_shift12                        ; 0 ps                   ; String                                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                ;
; phase_shift13                        ; 0 ps                   ; String                                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                ;
; phase_shift14                        ; 0 ps                   ; String                                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                ;
; phase_shift15                        ; 0 ps                   ; String                                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                ;
; phase_shift16                        ; 0 ps                   ; String                                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                ;
; phase_shift17                        ; 0 ps                   ; String                                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                                        ;
; clock_name_0                         ;                        ; String                                                ;
; clock_name_1                         ;                        ; String                                                ;
; clock_name_2                         ;                        ; String                                                ;
; clock_name_3                         ;                        ; String                                                ;
; clock_name_4                         ;                        ; String                                                ;
; clock_name_5                         ;                        ; String                                                ;
; clock_name_6                         ;                        ; String                                                ;
; clock_name_7                         ;                        ; String                                                ;
; clock_name_8                         ;                        ; String                                                ;
; clock_name_global_0                  ; false                  ; String                                                ;
; clock_name_global_1                  ; false                  ; String                                                ;
; clock_name_global_2                  ; false                  ; String                                                ;
; clock_name_global_3                  ; false                  ; String                                                ;
; clock_name_global_4                  ; false                  ; String                                                ;
; clock_name_global_5                  ; false                  ; String                                                ;
; clock_name_global_6                  ; false                  ; String                                                ;
; clock_name_global_7                  ; false                  ; String                                                ;
; clock_name_global_8                  ; false                  ; String                                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                        ;
; m_cnt_bypass_en                      ; false                  ; String                                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                        ;
; n_cnt_bypass_en                      ; false                  ; String                                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                                        ;
; pll_slf_rst                          ; false                  ; String                                                ;
; pll_bw_sel                           ; low                    ; String                                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                ;
+--------------------------------------+------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                          ;
+-------------------------------------------------+-------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                 ; Type           ;
+-------------------------------------------------+-------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                         ; String         ;
; sld_node_info                                   ; 805334528                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                     ; Signed Integer ;
; sld_data_bits                                   ; 65                                                    ; Untyped        ;
; sld_trigger_bits                                ; 11                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                     ; Untyped        ;
; sld_sample_depth                                ; 4096                                                  ; Untyped        ;
; sld_segment_size                                ; 4096                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                  ; String         ;
; sld_inversion_mask_length                       ; 26                                                    ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000                            ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 65                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                     ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                   ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                ;
; TAP_DISTANCE   ; 500            ; Untyped                                                                                                ;
; WIDTH          ; 1              ; Untyped                                                                                                ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                ;
; CBXI_PARAMETER ; shift_taps_90v ; Untyped                                                                                                ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                        ;
; Entity Instance                           ; myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                       ;
;     -- NUMWORDS_A                         ; 16384                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 16                                                                                       ;
;     -- NUMWORDS_B                         ; 16384                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                       ;
;     -- NUMWORDS_A                         ; 16384                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 16                                                                                       ;
;     -- NUMWORDS_B                         ; 16384                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                ;
;     -- WIDTH_A                            ; 1                                                                                        ;
;     -- NUMWORDS_A                         ; 16384                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 16384                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                  ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                       ;
; Entity Instance            ; myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                       ;
;     -- TAP_DISTANCE        ; 500                                                                                     ;
;     -- WIDTH               ; 1                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|binary_counter_v1:inst3"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst2"                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; word_in[18..17] ; Input  ; Info     ; Stuck at GND                                                                        ;
; word_in[16]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; p_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; num_of_ones_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; index_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busy_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1"                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; word_in[18..17] ; Input  ; Info     ; Stuck at GND                                                                        ;
; word_in[16]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; num_of_ones_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; index_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busy_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ad"                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; bit_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ac"                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; bit_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1ab"                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; bit_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa"                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; bit_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0aa" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|frame_generator_xy2:inst5"                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; posx_reg_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; posy_reg_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; line_sync_reg_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; p1_out            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; p2_out            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; word1_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; word2_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|galvo_memory:inst4" ;
+------------------+-------+----------+---------------------------+
; Port             ; Type  ; Severity ; Details                   ;
+------------------+-------+----------+---------------------------+
; wraddr           ; Input ; Info     ; Stuck at GND              ;
; wrclk            ; Input ; Info     ; Stuck at GND              ;
; wren             ; Input ; Info     ; Stuck at GND              ;
; ram_posx_in      ; Input ; Info     ; Stuck at GND              ;
; ram_posy_in      ; Input ; Info     ; Stuck at GND              ;
; ram_line_sync_in ; Input ; Info     ; Stuck at GND              ;
+------------------+-------+----------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myGalvo_v2:inst1|binary_counter_v1:inst3"                                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 11                  ; 65               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 493                         ;
;     CLR               ; 64                          ;
;     ENA               ; 6                           ;
;     ENA CLR           ; 153                         ;
;     ENA CLR SCLR      ; 100                         ;
;     ENA SCLR          ; 14                          ;
;     SCLR              ; 121                         ;
;     plain             ; 35                          ;
; arriav_lcell_comb     ; 483                         ;
;     arith             ; 249                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 246                         ;
;         3 data inputs ; 2                           ;
;     extend            ; 20                          ;
;         7 data inputs ; 20                          ;
;     normal            ; 214                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 41                          ;
;         4 data inputs ; 17                          ;
;         5 data inputs ; 41                          ;
;         6 data inputs ; 47                          ;
; boundary_port         ; 115                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 67                          ;
;                       ;                             ;
; Max LUT depth         ; 4.20                        ;
; Average LUT depth     ; 2.42                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 830                                                    ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 113                                                    ;
;     ENA               ; 79                                                     ;
;     ENA CLR           ; 92                                                     ;
;     ENA CLR SCLR      ; 37                                                     ;
;     ENA SCLR          ; 37                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 38                                                     ;
;     SCLR SLD          ; 12                                                     ;
;     plain             ; 383                                                    ;
; arriav_lcell_comb     ; 262                                                    ;
;     arith             ; 97                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 92                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 165                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 13                                                     ;
;         2 data inputs ; 6                                                      ;
;         3 data inputs ; 11                                                     ;
;         4 data inputs ; 28                                                     ;
;         5 data inputs ; 42                                                     ;
;         6 data inputs ; 63                                                     ;
; boundary_port         ; 301                                                    ;
; stratixv_ram_block    ; 65                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.22                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 91                                       ;
;     normal            ; 91                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 18                                       ;
;         3 data inputs ; 14                                       ;
;         4 data inputs ; 17                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 12                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.32                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; Top                            ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                            ;
+------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------+---------+
; Name                                                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                       ; Details ;
+------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------+---------+
; PLL_devkit:inst2|outclk_0                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_devkit:inst2|PLL_devkit_0002:pll_devkit_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; ledg0                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; key0                                                                                    ; N/A     ;
; ledg0                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; key0                                                                                    ; N/A     ;
; ledr0                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock_divider_v1:inst0|LessThan1~5_wirecell                                             ; N/A     ;
; ledr0                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clock_divider_v1:inst0|LessThan1~5_wirecell                                             ; N/A     ;
; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[0]                                         ; N/A     ;
; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[10]                                        ; N/A     ;
; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[11]                                        ; N/A     ;
; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[12]                                        ; N/A     ;
; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[13]                                        ; N/A     ;
; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[1]                                         ; N/A     ;
; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[2]                                         ; N/A     ;
; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[3]                                         ; N/A     ;
; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[4]                                         ; N/A     ;
; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[5]                                         ; N/A     ;
; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[6]                                         ; N/A     ;
; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[7]                                         ; N/A     ;
; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[8]                                         ; N/A     ;
; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|binary_counter_v1:inst3|cnt[9]                                         ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[0]                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[10]                                    ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[11]                                    ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[12]                                    ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[13]                                    ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[14]                                    ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[15]                                    ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[16]                                    ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[17]                                    ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[1]                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[2]                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[3]                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[4]                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[5]                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[6]                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[7]                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[8]                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[9]                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[0]                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[10]                                    ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[11]                                    ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[12]                                    ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[13]                                    ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[14]                                    ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[15]                                    ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[16]                                    ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word1[17]                                    ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[1]                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[2]                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[3]                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[4]                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[5]                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[6]                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[7]                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[8]                                     ; N/A     ;
; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|word2[9]                                     ; N/A     ;
; myGalvo_v2:inst1|galvo_busy                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|galvo_busy                                                             ; N/A     ;
; myGalvo_v2:inst1|galvo_busy                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|galvo_busy                                                             ; N/A     ;
; myGalvo_v2:inst1|galvo_clock_xy2                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_clock_xy2                              ; N/A     ;
; myGalvo_v2:inst1|galvo_clock_xy2                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_clock_xy2                              ; N/A     ;
; myGalvo_v2:inst1|galvo_line_sync                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|line_sync_reg                                ; N/A     ;
; myGalvo_v2:inst1|galvo_line_sync                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|line_sync_reg                                ; N/A     ;
; myGalvo_v2:inst1|galvo_sync_xy2                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_sync_xy2_reg~_wirecell                 ; N/A     ;
; myGalvo_v2:inst1|galvo_sync_xy2                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_sync_xy2_reg~_wirecell                 ; N/A     ;
; myGalvo_v2:inst1|galvo_xdata_xy2                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_xdata_xy2                              ; N/A     ;
; myGalvo_v2:inst1|galvo_xdata_xy2                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_xdata_xy2                              ; N/A     ;
; myGalvo_v2:inst1|galvo_ydata_xy2                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_ydata_xy2                              ; N/A     ;
; myGalvo_v2:inst1|galvo_ydata_xy2                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|frame_generator_xy2:inst5|galvo_ydata_xy2                              ; N/A     ;
; myGalvo_v2:inst1|resetn                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|resetn                                                                 ; N/A     ;
; myGalvo_v2:inst1|resetn                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; myGalvo_v2:inst1|resetn                                                                 ; N/A     ;
; sw0                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw0                                                                                     ; N/A     ;
; sw0                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sw0                                                                                     ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; key0                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; key0                                                                                    ; N/A     ;
; key0                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; key0                                                                                    ; N/A     ;
+------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed May 06 23:08:22 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off c5gx_devkit_DUT -c c5gx_devkit_DUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file sw_debouncer.vhd
    Info (12022): Found design unit 1: sw_debouncer-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/sw_debouncer.vhd Line: 20
    Info (12023): Found entity 1: sw_debouncer File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/sw_debouncer.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/parity_bit_calc_sm/parity_bit_calc_sm.vhd
    Info (12022): Found design unit 1: parity_bit_calc_sm-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd Line: 38
    Info (12023): Found entity 1: parity_bit_calc_sm File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/parity_bit_calc_sm/parity_bit_calc_sm.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/serializer_v1/serializer_v1.vhd
    Info (12022): Found design unit 1: serializer_v1-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/serializer_v1/serializer_v1.vhd Line: 29
    Info (12023): Found entity 1: serializer_v1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/serializer_v1/serializer_v1.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/shift_reg1bit.vhd
    Info (12022): Found design unit 1: shift_reg1bit-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/shift_reg1bit.vhd Line: 52
    Info (12023): Found entity 1: shift_reg1bit File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/shift_reg1bit.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/pulse_gen_ena.vhd
    Info (12022): Found design unit 1: pulse_gen_ena-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/pulse_gen_ena.vhd Line: 23
    Info (12023): Found entity 1: pulse_gen_ena File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/pulse_gen_ena.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/frame_generator_xy2.vhd
    Info (12022): Found design unit 1: frame_generator_xy2-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd Line: 39
    Info (12023): Found entity 1: frame_generator_xy2 File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/ram16kx16bitsa/ram16kx16bitsa.v
    Info (12023): Found entity 1: RAM16kx16bitsA File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/ram16kx16bits/ram16kx16bits.v
    Info (12023): Found entity 1: RAM16kx16bits File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/ram16kx1bit/ram16kx1bit.v
    Info (12023): Found entity 1: RAM16kx1bit File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/galvo_memory.vhd
    Info (12022): Found design unit 1: galvo_memory-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd Line: 34
    Info (12023): Found entity 1: galvo_memory File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/binary_counter_v1/binary_counter_v1.vhd
    Info (12022): Found design unit 1: binary_counter_v1-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/binary_counter_v1/binary_counter_v1.vhd Line: 26
    Info (12023): Found entity 1: binary_counter_v1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/binary_counter_v1/binary_counter_v1.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mygalvo_v2/mygalvo_v2.vhd
    Info (12022): Found design unit 1: myGalvo_v2-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd Line: 65
    Info (12023): Found entity 1: myGalvo_v2 File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /intelfpga_lite/17.1/quartus/mydev/mypreciouslib/dff2_sync.vhd
    Info (12022): Found design unit 1: dff2_sync-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/dff2_sync.vhd Line: 20
    Info (12023): Found entity 1: dff2_sync File: C:/intelFPGA_lite/17.1/quartus/MyDev/myPreciousLib/dff2_sync.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider_v1/clock_divider_v1.v
    Info (12023): Found entity 1: clock_divider_v1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/clock_divider_v1/clock_divider_v1.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file c5gx_devkit_dut.vhd
    Info (12022): Found design unit 1: c5gx_devkit_DUT-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 24
    Info (12023): Found entity 1: c5gx_devkit_DUT File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll_devkit/pll_devkit.v
    Info (12023): Found entity 1: PLL_devkit File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_devkit/pll_devkit/pll_devkit_0002.v
    Info (12023): Found entity 1: PLL_devkit_0002 File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit/PLL_devkit_0002.v Line: 2
Info (12127): Elaborating entity "c5gx_devkit_DUT" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal "ledg1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal "ledg2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal "ledg3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal "ledr1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal "ledr2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal "ledr3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
Warning (10873): Using initial value X (don't care) for net "gpio_d[35..9]" at c5gx_devkit_DUT.vhd(19) File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
Warning (10873): Using initial value X (don't care) for net "gpio_d[7]" at c5gx_devkit_DUT.vhd(19) File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
Warning (10873): Using initial value X (don't care) for net "gpio_d[5]" at c5gx_devkit_DUT.vhd(19) File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
Warning (10873): Using initial value X (don't care) for net "gpio_d[3]" at c5gx_devkit_DUT.vhd(19) File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
Warning (10873): Using initial value X (don't care) for net "gpio_d[1]" at c5gx_devkit_DUT.vhd(19) File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
Info (12128): Elaborating entity "clock_divider_v1" for hierarchy "clock_divider_v1:inst0" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 89
Info (12128): Elaborating entity "sw_debouncer" for hierarchy "sw_debouncer:inst0a" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 96
Info (12128): Elaborating entity "clock_divider_v1" for hierarchy "sw_debouncer:inst0a|clock_divider_v1:inst0" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/sw_debouncer.vhd Line: 37
Info (12128): Elaborating entity "myGalvo_v2" for hierarchy "myGalvo_v2:inst1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 107
Warning (10036): Verilog HDL or VHDL warning at myGalvo_v2.vhd(74): object "gnd36" assigned a value but never read File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd Line: 74
Info (12128): Elaborating entity "dff2_sync" for hierarchy "myGalvo_v2:inst1|dff2_sync:inst0c" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd Line: 218
Info (12128): Elaborating entity "clock_divider_v1" for hierarchy "myGalvo_v2:inst1|clock_divider_v1:inst1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd Line: 246
Info (12128): Elaborating entity "clock_divider_v1" for hierarchy "myGalvo_v2:inst1|clock_divider_v1:inst2" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd Line: 253
Info (12128): Elaborating entity "binary_counter_v1" for hierarchy "myGalvo_v2:inst1|binary_counter_v1:inst3" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd Line: 264
Info (12128): Elaborating entity "galvo_memory" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd Line: 275
Info (12128): Elaborating entity "RAM16kx16bits" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd Line: 97
Info (12128): Elaborating entity "altsyncram" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v Line: 93
Info (12130): Elaborated megafunction instantiation "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v Line: 93
Info (12133): Instantiated megafunction "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bits/RAM16kx16bits.v Line: 93
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ram_init_posx.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5sv1.tdf
    Info (12023): Found entity 1: altsyncram_5sv1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_5sv1" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|decode_5la:decode2" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/mux_4hb.tdf Line: 22
Info (12128): Elaborating entity "mux_4hb" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|mux_4hb:mux3" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 48
Info (12128): Elaborating entity "RAM16kx16bitsA" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd Line: 110
Info (12128): Elaborating entity "altsyncram" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v Line: 93
Info (12130): Elaborated megafunction instantiation "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v Line: 93
Info (12133): Instantiated megafunction "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx16bitsA/RAM16kx16bitsA.v Line: 93
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ram_init_posy.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6sv1.tdf
    Info (12023): Found entity 1: altsyncram_6sv1 File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_6sv1" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RAM16kx1bit" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/galvo_memory.vhd Line: 123
Info (12128): Elaborating entity "altsyncram" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v Line: 93
Info (12130): Elaborated megafunction instantiation "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v Line: 93
Info (12133): Instantiated megafunction "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/RAM16kx1bit/RAM16kx1bit.v Line: 93
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "./ram_init_linesync.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k502.tdf
    Info (12023): Found entity 1: altsyncram_k502 File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_k502" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_efb.tdf
    Info (12023): Found entity 1: mux_efb File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/mux_efb.tdf Line: 22
Info (12128): Elaborating entity "mux_efb" for hierarchy "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|mux_efb:mux3" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf Line: 48
Info (12128): Elaborating entity "frame_generator_xy2" for hierarchy "myGalvo_v2:inst1|frame_generator_xy2:inst5" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/myGalvo_v2.vhd Line: 296
Warning (10036): Verilog HDL or VHDL warning at frame_generator_xy2.vhd(136): object "p2_valid" assigned a value but never read File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd Line: 136
Info (12128): Elaborating entity "pulse_gen_ena" for hierarchy "myGalvo_v2:inst1|frame_generator_xy2:inst5|pulse_gen_ena:inst00" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd Line: 172
Info (12128): Elaborating entity "shift_reg1bit" for hierarchy "myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0aa" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd Line: 212
Info (12128): Elaborating entity "shift_reg1bit" for hierarchy "myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd Line: 223
Info (12128): Elaborating entity "serializer_v1" for hierarchy "myGalvo_v2:inst1|frame_generator_xy2:inst5|serializer_v1:inst1aa" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd Line: 235
Info (12128): Elaborating entity "parity_bit_calc_sm" for hierarchy "myGalvo_v2:inst1|frame_generator_xy2:inst5|parity_bit_calc_sm:inst1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd Line: 295
Info (12128): Elaborating entity "binary_counter_v1" for hierarchy "myGalvo_v2:inst1|frame_generator_xy2:inst5|binary_counter_v1:inst3" File: C:/intelFPGA_lite/17.1/quartus/MyDev/myGalvo_v2/frame_generator_xy2.vhd Line: 327
Info (12128): Elaborating entity "PLL_devkit" for hierarchy "PLL_devkit:inst2" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 120
Info (12128): Elaborating entity "PLL_devkit_0002" for hierarchy "PLL_devkit:inst2|PLL_devkit_0002:pll_devkit_inst" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_devkit:inst2|PLL_devkit_0002:pll_devkit_inst|altera_pll:altera_pll_i" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit/PLL_devkit_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_devkit:inst2|PLL_devkit_0002:pll_devkit_inst|altera_pll:altera_pll_i" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit/PLL_devkit_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL_devkit:inst2|PLL_devkit_0002:pll_devkit_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/PLL_devkit/PLL_devkit/PLL_devkit_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_rgp.tdf
    Info (12023): Found entity 1: sld_ela_trigger_rgp File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/sld_ela_trigger_rgp.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_c5gx_devkit_dut_auto_signaltap_0_1_a8d5.v
    Info (12023): Found entity 1: sld_reserved_c5gx_devkit_DUT_auto_signaltap_0_1_a8d5 File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/sld_reserved_c5gx_devkit_dut_auto_signaltap_0_1_a8d5.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4i84.tdf
    Info (12023): Found entity 1: altsyncram_4i84 File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_4i84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/mux_flc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf
    Info (12023): Found entity 1: cntr_89i File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_89i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_f9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf
    Info (12023): Found entity 1: cntr_82j File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_82j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_29i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.05.06.23:08:46 Progress: Loading sld5e2d7827/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|sr_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 500
        Info (286033): Parameter WIDTH set to 1
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0"
Info (12133): Instantiated megafunction "myGalvo_v2:inst1|frame_generator_xy2:inst5|shift_reg1bit:inst0ab|altshift_taps:sr_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "500"
    Info (12134): Parameter "WIDTH" = "1"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_90v.tdf
    Info (12023): Found entity 1: shift_taps_90v File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/shift_taps_90v.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pu91.tdf
    Info (12023): Found entity 1: altsyncram_pu91 File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_pu91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1lf.tdf
    Info (12023): Found entity 1: cntr_1lf File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_1lf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_h9c.tdf Line: 22
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ledg1" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
    Warning (13410): Pin "ledg2" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
    Warning (13410): Pin "ledg3" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
    Warning (13410): Pin "ledr1" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
    Warning (13410): Pin "ledr2" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
    Warning (13410): Pin "ledr3" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 18
    Warning (13410): Pin "gpio_d[1]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[3]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[5]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[7]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[9]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[10]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[11]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[12]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[13]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[14]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[15]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[16]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[17]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[18]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[19]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[20]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[21]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[22]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[23]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[24]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[25]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[26]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[27]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[28]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[29]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[30]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[31]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[32]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[33]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[34]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
    Warning (13410): Pin "gpio_d[35]" is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 19
Info (17049): 36 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 109 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|ram_block1a1" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf Line: 84
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx1bit:inst3|altsyncram:altsyncram_component|altsyncram_k502:auto_generated|ram_block1a0" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k502.tdf Line: 49
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a25" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 924
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a9" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 364
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a26" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 959
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a10" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 399
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a27" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 994
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a11" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 434
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a28" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 1029
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a12" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 469
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a29" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 1064
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a13" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 504
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a30" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 1099
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a14" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 539
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a31" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 1134
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a15" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 574
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a16" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 609
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a0" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 49
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a17" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 644
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a1" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 84
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a18" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 679
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a2" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 119
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a19" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 714
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a3" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 154
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a20" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 749
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a4" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 189
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a21" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 784
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a5" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 224
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a22" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 819
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a6" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 259
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a23" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 854
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a7" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 294
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a24" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 889
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bits:inst1|altsyncram:altsyncram_component|altsyncram_5sv1:auto_generated|ram_block1a8" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_5sv1.tdf Line: 329
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a25" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 924
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a9" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 364
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a26" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 959
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a10" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 399
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a27" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 994
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a11" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 434
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a28" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 1029
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a12" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 469
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a29" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 1064
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a13" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 504
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a30" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 1099
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a14" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 539
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a31" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 1134
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a15" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 574
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a16" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 609
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a0" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 49
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a17" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 644
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a1" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 84
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a18" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 679
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a2" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 119
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a19" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 714
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a3" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 154
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a20" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 749
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a4" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 189
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a21" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 784
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a5" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 224
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a22" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 819
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a6" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 259
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a23" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 854
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a7" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 294
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a24" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 889
Warning (15400): WYSIWYG primitive "myGalvo_v2:inst1|galvo_memory:inst4|RAM16kx16bitsA:inst2|altsyncram:altsyncram_component|altsyncram_6sv1:auto_generated|ram_block1a8" has a port clk0 that is stuck at GND File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_6sv1.tdf Line: 329
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 17
    Warning (15610): No output dependent on input pin "key2" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 17
    Warning (15610): No output dependent on input pin "key3" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 17
    Warning (15610): No output dependent on input pin "sw1" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 17
    Warning (15610): No output dependent on input pin "sw2" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 17
    Warning (15610): No output dependent on input pin "sw3" File: C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd Line: 17
Info (21057): Implemented 1921 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 45 output pins
    Info (21061): Implemented 1730 logic cells
    Info (21064): Implemented 132 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings
    Info: Peak virtual memory: 4988 megabytes
    Info: Processing ended: Wed May 06 23:09:03 2020
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:01:06


