// Seed: 89300283
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output tri1 id_2,
    output logic id_3,
    input supply1 id_4,
    input supply0 id_5,
    input logic id_6,
    input supply1 id_7
);
  wire id_9;
  module_0(
      id_9, id_9, id_9, id_9, id_9
  );
  always_latch @(posedge 1'b0 + id_7) begin
    id_3 <= id_6;
  end
endmodule
