{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1492482338921 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Vending_Machine EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design Vending_Machine" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1492482339072 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1492482339202 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1492482339215 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492482339467 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1492482339467 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492482339469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492482339469 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492482339469 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1492482339469 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 46 " "No exact pin location assignment(s) for 46 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[0\] " "Pin P\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { P[0] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[1\] " "Pin P\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { P[1] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[2\] " "Pin P\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { P[2] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[3\] " "Pin P\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { P[3] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[4\] " "Pin P\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { P[4] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[5\] " "Pin P\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { P[5] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[6\] " "Pin P\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { P[6] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P\[7\] " "Pin P\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { P[7] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[0\] " "Pin E\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { E[0] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[1\] " "Pin E\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { E[1] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[2\] " "Pin E\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { E[2] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[3\] " "Pin E\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { E[3] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[4\] " "Pin E\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { E[4] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[5\] " "Pin E\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { E[5] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[6\] " "Pin E\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { E[6] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[7\] " "Pin E\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { E[7] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 10 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[0\] " "Pin D\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { D[0] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[1\] " "Pin D\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { D[1] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 11 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { rst } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Choice " "Pin Choice not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { Choice } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Choice } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[0\] " "Pin S1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S1[0] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[0\] " "Pin S0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S0[0] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[7\] " "Pin S1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S1[7] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[7\] " "Pin S0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S0[7] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[6\] " "Pin S1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S1[6] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[6\] " "Pin S0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S0[6] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[5\] " "Pin S1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S1[5] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[5\] " "Pin S0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S0[5] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[4\] " "Pin S1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S1[4] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[4\] " "Pin S0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S0[4] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[3\] " "Pin S1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S1[3] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[3\] " "Pin S0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S0[3] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[2\] " "Pin S1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S1[2] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[2\] " "Pin S0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S0[2] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[1\] " "Pin S1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S1[1] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[1\] " "Pin S0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { S0[1] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Pin C not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { C } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[0\] " "Pin V\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { V[0] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { V[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[1\] " "Pin V\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { V[1] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { V[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[2\] " "Pin V\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { V[2] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { V[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[3\] " "Pin V\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { V[3] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { V[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[4\] " "Pin V\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { V[4] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { V[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[5\] " "Pin V\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { V[5] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { V[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[6\] " "Pin V\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { V[6] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { V[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V\[7\] " "Pin V\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { V[7] } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { V[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492482339537 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1492482339537 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Vending_Machine.sdc " "Synopsys Design Constraints File file not found: 'Vending_Machine.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1492482339697 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1492482339698 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1492482339700 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492482339715 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492482339715 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1492482339804 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492482339805 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492482339806 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492482339807 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492482339808 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1492482339809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1492482339810 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1492482339811 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1492482339812 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1492482339812 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1492482339812 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "45 unused 3.3V 27 18 0 " "Number of I/O pins in group: 45 (unused VREF, 3.3V VCCIO, 27 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1492482339815 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1492482339815 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1492482339815 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1492482339816 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1492482339816 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1492482339816 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1492482339816 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1492482339816 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1492482339816 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492482339851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1492482340247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492482340320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1492482340343 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1492482340780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492482340780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1492482340859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1492482342562 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1492482342562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492482342675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1492482342677 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1492482342677 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1492482342683 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492482342686 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P\[0\] 0 " "Pin \"P\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492482342691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P\[1\] 0 " "Pin \"P\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492482342691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P\[2\] 0 " "Pin \"P\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492482342691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P\[3\] 0 " "Pin \"P\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492482342691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P\[4\] 0 " "Pin \"P\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492482342691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P\[5\] 0 " "Pin \"P\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492482342691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P\[6\] 0 " "Pin \"P\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492482342691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "P\[7\] 0 " "Pin \"P\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492482342691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E\[0\] 0 " "Pin \"E\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492482342691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E\[1\] 0 " "Pin \"E\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492482342691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E\[2\] 0 " "Pin \"E\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492482342691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E\[3\] 0 " "Pin \"E\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492482342691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E\[4\] 0 " "Pin \"E\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492482342691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E\[5\] 0 " "Pin \"E\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492482342691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E\[6\] 0 " "Pin \"E\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492482342691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E\[7\] 0 " "Pin \"E\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492482342691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[0\] 0 " "Pin \"D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492482342691 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[1\] 0 " "Pin \"D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492482342691 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1492482342691 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492482342753 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492482342769 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492482342816 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492482342953 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1492482342989 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/output_files/Vending_Machine.fit.smsg " "Generated suppressed messages file C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/output_files/Vending_Machine.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1492482343127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "767 " "Peak virtual memory: 767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492482343332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 22:25:43 2017 " "Processing ended: Mon Apr 17 22:25:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492482343332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492482343332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492482343332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1492482343332 ""}
