#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xcfcc70 .scope module, "ICESTORM_LC" "ICESTORM_LC" 2 668;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0"
    .port_info 1 /INPUT 1 "I1"
    .port_info 2 /INPUT 1 "I2"
    .port_info 3 /INPUT 1 "I3"
    .port_info 4 /INPUT 1 "CIN"
    .port_info 5 /INPUT 1 "CLK"
    .port_info 6 /INPUT 1 "CEN"
    .port_info 7 /INPUT 1 "SR"
    .port_info 8 /OUTPUT 1 "LO"
    .port_info 9 /OUTPUT 1 "O"
    .port_info 10 /OUTPUT 1 "COUT"
P_0xd44b20 .param/l "ASYNC_SR" 0 2 678, C4<0>;
P_0xd44b60 .param/l "CARRY_ENABLE" 0 2 675, C4<0>;
P_0xd44ba0 .param/l "DFF_ENABLE" 0 2 676, C4<0>;
P_0xd44be0 .param/l "LUT_INIT" 0 2 672, C4<0000000000000000>;
P_0xd44c20 .param/l "NEG_CLK" 0 2 674, C4<0>;
P_0xd44c60 .param/l "SET_NORESET" 0 2 677, C4<0>;
L_0xd8ad00 .functor BUFZ 1, L_0xd8ab80, C4<0>, C4<0>, C4<0>;
o0x7fe629468078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fe62941f0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xd8adc0 .functor XOR 1, o0x7fe629468078, L_0x7fe62941f0f0, C4<0>, C4<0>;
L_0xd8aeb0 .functor BUFZ 1, L_0xd8ab80, C4<0>, C4<0>, C4<0>;
o0x7fe629468018 .functor BUFZ 1, C4<z>; HiZ drive
v0xd511a0_0 .net "CEN", 0 0, o0x7fe629468018;  0 drivers
o0x7fe629468048 .functor BUFZ 1, C4<z>; HiZ drive
v0xd3f290_0 .net "CIN", 0 0, o0x7fe629468048;  0 drivers
v0xd3ff20_0 .net "CLK", 0 0, o0x7fe629468078;  0 drivers
L_0x7fe62941f018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd3e0d0_0 .net "COUT", 0 0, L_0x7fe62941f018;  1 drivers
o0x7fe6294680d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd420c0_0 .net "I0", 0 0, o0x7fe6294680d8;  0 drivers
o0x7fe629468108 .functor BUFZ 1, C4<z>; HiZ drive
v0xd45cd0_0 .net "I1", 0 0, o0x7fe629468108;  0 drivers
o0x7fe629468138 .functor BUFZ 1, C4<z>; HiZ drive
v0xcfdd10_0 .net "I2", 0 0, o0x7fe629468138;  0 drivers
o0x7fe629468168 .functor BUFZ 1, C4<z>; HiZ drive
v0xd66740_0 .net "I3", 0 0, o0x7fe629468168;  0 drivers
v0xd66800_0 .net "LO", 0 0, L_0xd8ad00;  1 drivers
v0xd668c0_0 .net "O", 0 0, L_0xd8aeb0;  1 drivers
o0x7fe6294681f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd66980_0 .net "SR", 0 0, o0x7fe6294681f8;  0 drivers
v0xd66a40_0 .net *"_s11", 3 0, L_0xd8a450;  1 drivers
v0xd66b20_0 .net *"_s15", 1 0, L_0xd8a690;  1 drivers
v0xd66c00_0 .net *"_s17", 1 0, L_0xd8a780;  1 drivers
L_0x7fe62941f060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xd66ce0_0 .net/2u *"_s2", 7 0, L_0x7fe62941f060;  1 drivers
v0xd66dc0_0 .net *"_s21", 0 0, L_0xd8a9a0;  1 drivers
v0xd66ea0_0 .net *"_s23", 0 0, L_0xd8aae0;  1 drivers
v0xd66f80_0 .net/2u *"_s28", 0 0, L_0x7fe62941f0f0;  1 drivers
L_0x7fe62941f0a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xd67060_0 .net/2u *"_s4", 7 0, L_0x7fe62941f0a8;  1 drivers
v0xd67140_0 .net *"_s9", 3 0, L_0xd8a360;  1 drivers
v0xd67220_0 .net "lut_o", 0 0, L_0xd8ab80;  1 drivers
v0xd672e0_0 .net "lut_s1", 1 0, L_0xd8a860;  1 drivers
v0xd673c0_0 .net "lut_s2", 3 0, L_0xd8a4f0;  1 drivers
v0xd674a0_0 .net "lut_s3", 7 0, L_0xd8a210;  1 drivers
v0xd67580_0 .var "o_reg", 0 0;
v0xd67640_0 .net "polarized_clk", 0 0, L_0xd8adc0;  1 drivers
E_0xc71250 .event posedge, v0xd66980_0, v0xd67640_0;
E_0xc71920 .event posedge, v0xd67640_0;
L_0xd8a210 .functor MUXZ 8, L_0x7fe62941f0a8, L_0x7fe62941f060, o0x7fe629468168, C4<>;
L_0xd8a360 .part L_0xd8a210, 4, 4;
L_0xd8a450 .part L_0xd8a210, 0, 4;
L_0xd8a4f0 .functor MUXZ 4, L_0xd8a450, L_0xd8a360, o0x7fe629468138, C4<>;
L_0xd8a690 .part L_0xd8a4f0, 2, 2;
L_0xd8a780 .part L_0xd8a4f0, 0, 2;
L_0xd8a860 .functor MUXZ 2, L_0xd8a780, L_0xd8a690, o0x7fe629468108, C4<>;
L_0xd8a9a0 .part L_0xd8a860, 1, 1;
L_0xd8aae0 .part L_0xd8a860, 0, 1;
L_0xd8ab80 .functor MUXZ 1, L_0xd8aae0, L_0xd8a9a0, o0x7fe6294680d8, C4<>;
S_0xd43330 .scope module, "SB_CARRY" "SB_CARRY" 2 129;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CO"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "CI"
o0x7fe629468768 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fe629468798 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd8af20 .functor AND 1, o0x7fe629468768, o0x7fe629468798, C4<1>, C4<1>;
L_0xd8b020 .functor OR 1, o0x7fe629468768, o0x7fe629468798, C4<0>, C4<0>;
o0x7fe629468708 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd8b160 .functor AND 1, L_0xd8b020, o0x7fe629468708, C4<1>, C4<1>;
L_0xd8b220 .functor OR 1, L_0xd8af20, L_0xd8b160, C4<0>, C4<0>;
v0xd67860_0 .net "CI", 0 0, o0x7fe629468708;  0 drivers
v0xd67940_0 .net "CO", 0 0, L_0xd8b220;  1 drivers
v0xd67a00_0 .net "I0", 0 0, o0x7fe629468768;  0 drivers
v0xd67aa0_0 .net "I1", 0 0, o0x7fe629468798;  0 drivers
v0xd67b60_0 .net *"_s0", 0 0, L_0xd8af20;  1 drivers
v0xd67c20_0 .net *"_s2", 0 0, L_0xd8b020;  1 drivers
v0xd67ce0_0 .net *"_s4", 0 0, L_0xd8b160;  1 drivers
S_0xd4a8b0 .scope module, "SB_DFF" "SB_DFF" 2 135;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x7fe629468918 .functor BUFZ 1, C4<z>; HiZ drive
v0xd67e60_0 .net "C", 0 0, o0x7fe629468918;  0 drivers
o0x7fe629468948 .functor BUFZ 1, C4<z>; HiZ drive
v0xd67f40_0 .net "D", 0 0, o0x7fe629468948;  0 drivers
v0xd68000_0 .var "Q", 0 0;
E_0xc70dd0 .event posedge, v0xd67e60_0;
S_0xd4e520 .scope module, "SB_DFFE" "SB_DFFE" 2 141;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x7fe629468a38 .functor BUFZ 1, C4<z>; HiZ drive
v0xd68180_0 .net "C", 0 0, o0x7fe629468a38;  0 drivers
o0x7fe629468a68 .functor BUFZ 1, C4<z>; HiZ drive
v0xd68260_0 .net "D", 0 0, o0x7fe629468a68;  0 drivers
o0x7fe629468a98 .functor BUFZ 1, C4<z>; HiZ drive
v0xd68320_0 .net "E", 0 0, o0x7fe629468a98;  0 drivers
v0xd683c0_0 .var "Q", 0 0;
E_0xd68120 .event posedge, v0xd68180_0;
S_0xd3d8d0 .scope module, "SB_DFFER" "SB_DFFER" 2 195;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7fe629468bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd68580_0 .net "C", 0 0, o0x7fe629468bb8;  0 drivers
o0x7fe629468be8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd68660_0 .net "D", 0 0, o0x7fe629468be8;  0 drivers
o0x7fe629468c18 .functor BUFZ 1, C4<z>; HiZ drive
v0xd68720_0 .net "E", 0 0, o0x7fe629468c18;  0 drivers
v0xd687c0_0 .var "Q", 0 0;
o0x7fe629468c78 .functor BUFZ 1, C4<z>; HiZ drive
v0xd68880_0 .net "R", 0 0, o0x7fe629468c78;  0 drivers
E_0xd68500 .event posedge, v0xd68880_0, v0xd68580_0;
S_0xd417a0 .scope module, "SB_DFFES" "SB_DFFES" 2 215;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7fe629468d98 .functor BUFZ 1, C4<z>; HiZ drive
v0xd68a60_0 .net "C", 0 0, o0x7fe629468d98;  0 drivers
o0x7fe629468dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd68b40_0 .net "D", 0 0, o0x7fe629468dc8;  0 drivers
o0x7fe629468df8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd68c00_0 .net "E", 0 0, o0x7fe629468df8;  0 drivers
v0xd68ca0_0 .var "Q", 0 0;
o0x7fe629468e58 .functor BUFZ 1, C4<z>; HiZ drive
v0xd68d60_0 .net "S", 0 0, o0x7fe629468e58;  0 drivers
E_0xd689e0 .event posedge, v0xd68d60_0, v0xd68a60_0;
S_0xd2a4a0 .scope module, "SB_DFFESR" "SB_DFFESR" 2 184;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7fe629468f78 .functor BUFZ 1, C4<z>; HiZ drive
v0xd68f40_0 .net "C", 0 0, o0x7fe629468f78;  0 drivers
o0x7fe629468fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd69020_0 .net "D", 0 0, o0x7fe629468fa8;  0 drivers
o0x7fe629468fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd690e0_0 .net "E", 0 0, o0x7fe629468fd8;  0 drivers
v0xd69180_0 .var "Q", 0 0;
o0x7fe629469038 .functor BUFZ 1, C4<z>; HiZ drive
v0xd69240_0 .net "R", 0 0, o0x7fe629469038;  0 drivers
E_0xd68ec0 .event posedge, v0xd68f40_0;
S_0xd29df0 .scope module, "SB_DFFESS" "SB_DFFESS" 2 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7fe629469158 .functor BUFZ 1, C4<z>; HiZ drive
v0xd69420_0 .net "C", 0 0, o0x7fe629469158;  0 drivers
o0x7fe629469188 .functor BUFZ 1, C4<z>; HiZ drive
v0xd69500_0 .net "D", 0 0, o0x7fe629469188;  0 drivers
o0x7fe6294691b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd695c0_0 .net "E", 0 0, o0x7fe6294691b8;  0 drivers
v0xd69660_0 .var "Q", 0 0;
o0x7fe629469218 .functor BUFZ 1, C4<z>; HiZ drive
v0xd69720_0 .net "S", 0 0, o0x7fe629469218;  0 drivers
E_0xd693a0 .event posedge, v0xd69420_0;
S_0xd17210 .scope module, "SB_DFFN" "SB_DFFN" 2 226;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x7fe629469338 .functor BUFZ 1, C4<z>; HiZ drive
v0xd69950_0 .net "C", 0 0, o0x7fe629469338;  0 drivers
o0x7fe629469368 .functor BUFZ 1, C4<z>; HiZ drive
v0xd69a30_0 .net "D", 0 0, o0x7fe629469368;  0 drivers
v0xd69af0_0 .var "Q", 0 0;
E_0xd698d0 .event negedge, v0xd69950_0;
S_0xd04200 .scope module, "SB_DFFNE" "SB_DFFNE" 2 232;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x7fe629469458 .functor BUFZ 1, C4<z>; HiZ drive
v0xd69c70_0 .net "C", 0 0, o0x7fe629469458;  0 drivers
o0x7fe629469488 .functor BUFZ 1, C4<z>; HiZ drive
v0xd69d50_0 .net "D", 0 0, o0x7fe629469488;  0 drivers
o0x7fe6294694b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd69e10_0 .net "E", 0 0, o0x7fe6294694b8;  0 drivers
v0xd69eb0_0 .var "Q", 0 0;
E_0xd69c10 .event negedge, v0xd69c70_0;
S_0xcf3f50 .scope module, "SB_DFFNER" "SB_DFFNER" 2 286;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7fe6294695d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6a070_0 .net "C", 0 0, o0x7fe6294695d8;  0 drivers
o0x7fe629469608 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6a150_0 .net "D", 0 0, o0x7fe629469608;  0 drivers
o0x7fe629469638 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6a210_0 .net "E", 0 0, o0x7fe629469638;  0 drivers
v0xd6a2b0_0 .var "Q", 0 0;
o0x7fe629469698 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6a370_0 .net "R", 0 0, o0x7fe629469698;  0 drivers
E_0xd69ff0/0 .event negedge, v0xd6a070_0;
E_0xd69ff0/1 .event posedge, v0xd6a370_0;
E_0xd69ff0 .event/or E_0xd69ff0/0, E_0xd69ff0/1;
S_0xd3cd30 .scope module, "SB_DFFNES" "SB_DFFNES" 2 306;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7fe6294697b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6a5a0_0 .net "C", 0 0, o0x7fe6294697b8;  0 drivers
o0x7fe6294697e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6a680_0 .net "D", 0 0, o0x7fe6294697e8;  0 drivers
o0x7fe629469818 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6a740_0 .net "E", 0 0, o0x7fe629469818;  0 drivers
v0xd6a7e0_0 .var "Q", 0 0;
o0x7fe629469878 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6a8a0_0 .net "S", 0 0, o0x7fe629469878;  0 drivers
E_0xd6a520/0 .event negedge, v0xd6a5a0_0;
E_0xd6a520/1 .event posedge, v0xd6a8a0_0;
E_0xd6a520 .event/or E_0xd6a520/0, E_0xd6a520/1;
S_0xd2ac40 .scope module, "SB_DFFNESR" "SB_DFFNESR" 2 275;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7fe629469998 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6aad0_0 .net "C", 0 0, o0x7fe629469998;  0 drivers
o0x7fe6294699c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6abb0_0 .net "D", 0 0, o0x7fe6294699c8;  0 drivers
o0x7fe6294699f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6ac70_0 .net "E", 0 0, o0x7fe6294699f8;  0 drivers
v0xd6ad10_0 .var "Q", 0 0;
o0x7fe629469a58 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6add0_0 .net "R", 0 0, o0x7fe629469a58;  0 drivers
E_0xd6aa50 .event negedge, v0xd6aad0_0;
S_0xd2a860 .scope module, "SB_DFFNESS" "SB_DFFNESS" 2 295;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7fe629469b78 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6b000_0 .net "C", 0 0, o0x7fe629469b78;  0 drivers
o0x7fe629469ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6b0e0_0 .net "D", 0 0, o0x7fe629469ba8;  0 drivers
o0x7fe629469bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6b1a0_0 .net "E", 0 0, o0x7fe629469bd8;  0 drivers
v0xd6b240_0 .var "Q", 0 0;
o0x7fe629469c38 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6b300_0 .net "S", 0 0, o0x7fe629469c38;  0 drivers
E_0xd6af80 .event negedge, v0xd6b000_0;
S_0xd179b0 .scope module, "SB_DFFNR" "SB_DFFNR" 2 248;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7fe629469d58 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6b530_0 .net "C", 0 0, o0x7fe629469d58;  0 drivers
o0x7fe629469d88 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6b610_0 .net "D", 0 0, o0x7fe629469d88;  0 drivers
v0xd6b6d0_0 .var "Q", 0 0;
o0x7fe629469de8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6b770_0 .net "R", 0 0, o0x7fe629469de8;  0 drivers
E_0xd6b4b0/0 .event negedge, v0xd6b530_0;
E_0xd6b4b0/1 .event posedge, v0xd6b770_0;
E_0xd6b4b0 .event/or E_0xd6b4b0/0, E_0xd6b4b0/1;
S_0xd175d0 .scope module, "SB_DFFNS" "SB_DFFNS" 2 266;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7fe629469ed8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6b960_0 .net "C", 0 0, o0x7fe629469ed8;  0 drivers
o0x7fe629469f08 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6ba40_0 .net "D", 0 0, o0x7fe629469f08;  0 drivers
v0xd6bb00_0 .var "Q", 0 0;
o0x7fe629469f68 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6bba0_0 .net "S", 0 0, o0x7fe629469f68;  0 drivers
E_0xd6b8e0/0 .event negedge, v0xd6b960_0;
E_0xd6b8e0/1 .event posedge, v0xd6bba0_0;
E_0xd6b8e0 .event/or E_0xd6b8e0/0, E_0xd6b8e0/1;
S_0xd04a30 .scope module, "SB_DFFNSR" "SB_DFFNSR" 2 239;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7fe62946a058 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6bd90_0 .net "C", 0 0, o0x7fe62946a058;  0 drivers
o0x7fe62946a088 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6be70_0 .net "D", 0 0, o0x7fe62946a088;  0 drivers
v0xd6bf30_0 .var "Q", 0 0;
o0x7fe62946a0e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6bfd0_0 .net "R", 0 0, o0x7fe62946a0e8;  0 drivers
E_0xd6bd10 .event negedge, v0xd6bd90_0;
S_0xd04650 .scope module, "SB_DFFNSS" "SB_DFFNSS" 2 257;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7fe62946a1d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6c1c0_0 .net "C", 0 0, o0x7fe62946a1d8;  0 drivers
o0x7fe62946a208 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6c2a0_0 .net "D", 0 0, o0x7fe62946a208;  0 drivers
v0xd6c360_0 .var "Q", 0 0;
o0x7fe62946a268 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6c400_0 .net "S", 0 0, o0x7fe62946a268;  0 drivers
E_0xd6c140 .event negedge, v0xd6c1c0_0;
S_0xd03ea0 .scope module, "SB_DFFR" "SB_DFFR" 2 157;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7fe62946a358 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6c5f0_0 .net "C", 0 0, o0x7fe62946a358;  0 drivers
o0x7fe62946a388 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6c6d0_0 .net "D", 0 0, o0x7fe62946a388;  0 drivers
v0xd6c790_0 .var "Q", 0 0;
o0x7fe62946a3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6c830_0 .net "R", 0 0, o0x7fe62946a3e8;  0 drivers
E_0xd6c570 .event posedge, v0xd6c830_0, v0xd6c5f0_0;
S_0xd01310 .scope module, "SB_DFFS" "SB_DFFS" 2 175;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7fe62946a4d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6ca20_0 .net "C", 0 0, o0x7fe62946a4d8;  0 drivers
o0x7fe62946a508 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6cb00_0 .net "D", 0 0, o0x7fe62946a508;  0 drivers
v0xd6cbc0_0 .var "Q", 0 0;
o0x7fe62946a568 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6cc60_0 .net "S", 0 0, o0x7fe62946a568;  0 drivers
E_0xd6c9a0 .event posedge, v0xd6cc60_0, v0xd6ca20_0;
S_0xd03a00 .scope module, "SB_DFFSR" "SB_DFFSR" 2 148;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7fe62946a658 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6ce50_0 .net "C", 0 0, o0x7fe62946a658;  0 drivers
o0x7fe62946a688 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6cf30_0 .net "D", 0 0, o0x7fe62946a688;  0 drivers
v0xd6cff0_0 .var "Q", 0 0;
o0x7fe62946a6e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6d090_0 .net "R", 0 0, o0x7fe62946a6e8;  0 drivers
E_0xd6cdd0 .event posedge, v0xd6ce50_0;
S_0xd02cb0 .scope module, "SB_DFFSS" "SB_DFFSS" 2 166;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7fe62946a7d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6d280_0 .net "C", 0 0, o0x7fe62946a7d8;  0 drivers
o0x7fe62946a808 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6d360_0 .net "D", 0 0, o0x7fe62946a808;  0 drivers
v0xd6d420_0 .var "Q", 0 0;
o0x7fe62946a868 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6d4c0_0 .net "S", 0 0, o0x7fe62946a868;  0 drivers
E_0xd6d200 .event posedge, v0xd6d280_0;
S_0xd01fe0 .scope module, "SB_GB" "SB_GB" 2 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
o0x7fe62946a988 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd8b360 .functor BUFZ 1, o0x7fe62946a988, C4<0>, C4<0>, C4<0>;
v0xd6d630_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0xd8b360;  1 drivers
v0xd6d710_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o0x7fe62946a988;  0 drivers
S_0xcfcfe0 .scope module, "SB_GB_IO" "SB_GB_IO" 2 73;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 3 /INPUT 1 "CLOCK_ENABLE"
    .port_info 4 /INPUT 1 "INPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_CLK"
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 7 /INPUT 1 "D_OUT_0"
    .port_info 8 /INPUT 1 "D_OUT_1"
    .port_info 9 /OUTPUT 1 "D_IN_0"
    .port_info 10 /OUTPUT 1 "D_IN_1"
P_0xd2bd90 .param/str "IO_STANDARD" 0 2 89, "SB_LVCMOS";
P_0xd2bdd0 .param/l "NEG_TRIGGER" 0 2 88, C4<0>;
P_0xd2be10 .param/l "PIN_TYPE" 0 2 86, C4<000000>;
P_0xd2be50 .param/l "PULLUP" 0 2 87, C4<0>;
o0x7fe62946abc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd8b3d0 .functor BUFZ 1, o0x7fe62946abc8, C4<0>, C4<0>, C4<0>;
o0x7fe62946aa18 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6f4f0_0 .net "CLOCK_ENABLE", 0 0, o0x7fe62946aa18;  0 drivers
v0xd6f5b0_0 .net "D_IN_0", 0 0, L_0xd8b4c0;  1 drivers
v0xd6f650_0 .net "D_IN_1", 0 0, L_0xd8b580;  1 drivers
o0x7fe62946aaa8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6f750_0 .net "D_OUT_0", 0 0, o0x7fe62946aaa8;  0 drivers
o0x7fe62946aad8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6f820_0 .net "D_OUT_1", 0 0, o0x7fe62946aad8;  0 drivers
v0xd6f8c0_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0xd8b3d0;  1 drivers
o0x7fe62946ab08 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6f960_0 .net "INPUT_CLK", 0 0, o0x7fe62946ab08;  0 drivers
o0x7fe62946ab38 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6fa30_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7fe62946ab38;  0 drivers
o0x7fe62946ab68 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6fb00_0 .net "OUTPUT_CLK", 0 0, o0x7fe62946ab68;  0 drivers
o0x7fe62946ab98 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6fbd0_0 .net "OUTPUT_ENABLE", 0 0, o0x7fe62946ab98;  0 drivers
v0xd6fca0_0 .net "PACKAGE_PIN", 0 0, o0x7fe62946abc8;  0 drivers
S_0xd6d830 .scope module, "IO" "SB_IO" 2 98, 2 7 0, S_0xcfcfe0;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 2 /INPUT 1 "CLOCK_ENABLE"
    .port_info 3 /INPUT 1 "INPUT_CLK"
    .port_info 4 /INPUT 1 "OUTPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 6 /INPUT 1 "D_OUT_0"
    .port_info 7 /INPUT 1 "D_OUT_1"
    .port_info 8 /OUTPUT 1 "D_IN_0"
    .port_info 9 /OUTPUT 1 "D_IN_1"
P_0xd6da00 .param/str "IO_STANDARD" 0 2 22, "SB_LVCMOS";
P_0xd6da40 .param/l "NEG_TRIGGER" 0 2 21, C4<0>;
P_0xd6da80 .param/l "PIN_TYPE" 0 2 19, C4<000000>;
P_0xd6dac0 .param/l "PULLUP" 0 2 20, C4<0>;
L_0xd8b4c0 .functor BUFZ 1, v0xd6eb20_0, C4<0>, C4<0>, C4<0>;
L_0xd8b580 .functor BUFZ 1, v0xd6ebe0_0, C4<0>, C4<0>, C4<0>;
v0xd6e370_0 .net "CLOCK_ENABLE", 0 0, o0x7fe62946aa18;  alias, 0 drivers
v0xd6e430_0 .net "D_IN_0", 0 0, L_0xd8b4c0;  alias, 1 drivers
v0xd6e4f0_0 .net "D_IN_1", 0 0, L_0xd8b580;  alias, 1 drivers
v0xd6e590_0 .net "D_OUT_0", 0 0, o0x7fe62946aaa8;  alias, 0 drivers
v0xd6e650_0 .net "D_OUT_1", 0 0, o0x7fe62946aad8;  alias, 0 drivers
v0xd6e760_0 .net "INPUT_CLK", 0 0, o0x7fe62946ab08;  alias, 0 drivers
v0xd6e820_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7fe62946ab38;  alias, 0 drivers
v0xd6e8e0_0 .net "OUTPUT_CLK", 0 0, o0x7fe62946ab68;  alias, 0 drivers
v0xd6e9a0_0 .net "OUTPUT_ENABLE", 0 0, o0x7fe62946ab98;  alias, 0 drivers
v0xd6ea60_0 .net "PACKAGE_PIN", 0 0, o0x7fe62946abc8;  alias, 0 drivers
v0xd6eb20_0 .var "din_0", 0 0;
v0xd6ebe0_0 .var "din_1", 0 0;
v0xd6eca0_0 .var "din_q_0", 0 0;
v0xd6ed60_0 .var "din_q_1", 0 0;
v0xd6ee20_0 .var "dout", 0 0;
v0xd6eee0_0 .var "dout_q_0", 0 0;
v0xd6efa0_0 .var "dout_q_1", 0 0;
v0xd6f170_0 .var "outclk_delayed_1", 0 0;
v0xd6f230_0 .var "outclk_delayed_2", 0 0;
v0xd6f2f0_0 .var "outena_q", 0 0;
E_0xd6db90 .event edge, v0xd6f230_0, v0xd6eee0_0, v0xd6efa0_0;
E_0xd6de80 .event edge, v0xd6f170_0;
E_0xd6dee0 .event edge, v0xd6e8e0_0;
E_0xd6df40 .event edge, v0xd6e820_0, v0xd6eca0_0, v0xd6ed60_0;
S_0xd6dfd0 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0xd6d830;
 .timescale 0 0;
E_0xd6e1a0 .event posedge, v0xd6e8e0_0;
E_0xd6e220 .event negedge, v0xd6e8e0_0;
E_0xd6e280 .event negedge, v0xd6e760_0;
E_0xd6e2e0 .event posedge, v0xd6e760_0;
S_0xcfeb40 .scope module, "SB_LUT4" "SB_LUT4" 2 121;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /INPUT 1 "I3"
P_0xd04020 .param/l "LUT_INIT" 0 2 122, C4<0000000000000000>;
o0x7fe62946b1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6fd90_0 .net "I0", 0 0, o0x7fe62946b1f8;  0 drivers
o0x7fe62946b228 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6fe70_0 .net "I1", 0 0, o0x7fe62946b228;  0 drivers
o0x7fe62946b258 .functor BUFZ 1, C4<z>; HiZ drive
v0xd6ff30_0 .net "I2", 0 0, o0x7fe62946b258;  0 drivers
o0x7fe62946b288 .functor BUFZ 1, C4<z>; HiZ drive
v0xd70000_0 .net "I3", 0 0, o0x7fe62946b288;  0 drivers
v0xd700c0_0 .net "O", 0 0, L_0xd8c050;  1 drivers
L_0x7fe62941f138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xd70180_0 .net/2u *"_s0", 7 0, L_0x7fe62941f138;  1 drivers
v0xd70260_0 .net *"_s13", 1 0, L_0xd8bb60;  1 drivers
v0xd70340_0 .net *"_s15", 1 0, L_0xd8bc50;  1 drivers
v0xd70420_0 .net *"_s19", 0 0, L_0xd8be70;  1 drivers
L_0x7fe62941f180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xd70500_0 .net/2u *"_s2", 7 0, L_0x7fe62941f180;  1 drivers
v0xd705e0_0 .net *"_s21", 0 0, L_0xd8bfb0;  1 drivers
v0xd706c0_0 .net *"_s7", 3 0, L_0xd8b830;  1 drivers
v0xd707a0_0 .net *"_s9", 3 0, L_0xd8b920;  1 drivers
v0xd70880_0 .net "s1", 1 0, L_0xd8bd30;  1 drivers
v0xd70960_0 .net "s2", 3 0, L_0xd8b9c0;  1 drivers
v0xd70a40_0 .net "s3", 7 0, L_0xd8b690;  1 drivers
L_0xd8b690 .functor MUXZ 8, L_0x7fe62941f180, L_0x7fe62941f138, o0x7fe62946b288, C4<>;
L_0xd8b830 .part L_0xd8b690, 4, 4;
L_0xd8b920 .part L_0xd8b690, 0, 4;
L_0xd8b9c0 .functor MUXZ 4, L_0xd8b920, L_0xd8b830, o0x7fe62946b258, C4<>;
L_0xd8bb60 .part L_0xd8b9c0, 2, 2;
L_0xd8bc50 .part L_0xd8b9c0, 0, 2;
L_0xd8bd30 .functor MUXZ 2, L_0xd8bc50, L_0xd8bb60, o0x7fe62946b228, C4<>;
L_0xd8be70 .part L_0xd8bd30, 1, 1;
L_0xd8bfb0 .part L_0xd8bd30, 0, 1;
L_0xd8c050 .functor MUXZ 1, L_0xd8bfb0, L_0xd8be70, o0x7fe62946b1f8, C4<>;
S_0xcfe760 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 2 806;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0xc80bc0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 823, "FIXED";
P_0xc80c00 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 824, "FIXED";
P_0xc80c40 .param/l "DIVF" 0 2 831, C4<0000000>;
P_0xc80c80 .param/l "DIVQ" 0 2 832, C4<000>;
P_0xc80cc0 .param/l "DIVR" 0 2 830, C4<0000>;
P_0xc80d00 .param/l "ENABLE_ICEGATE_PORTA" 0 2 834, C4<0>;
P_0xc80d40 .param/l "ENABLE_ICEGATE_PORTB" 0 2 835, C4<0>;
P_0xc80d80 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 837, +C4<00000000000000000000000000000001>;
P_0xc80dc0 .param/l "FDA_FEEDBACK" 0 2 826, C4<0000>;
P_0xc80e00 .param/l "FDA_RELATIVE" 0 2 827, C4<0000>;
P_0xc80e40 .param/str "FEEDBACK_PATH" 0 2 822, "SIMPLE";
P_0xc80e80 .param/l "FILTER_RANGE" 0 2 833, C4<000>;
P_0xc80ec0 .param/str "PLLOUT_SELECT_PORTA" 0 2 828, "GENCLK";
P_0xc80f00 .param/str "PLLOUT_SELECT_PORTB" 0 2 829, "GENCLK";
P_0xc80f40 .param/l "SHIFTREG_DIV_MODE" 0 2 825, C4<0>;
P_0xc80f80 .param/l "TEST_MODE" 0 2 836, C4<0>;
o0x7fe62946b5e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd70bc0_0 .net "BYPASS", 0 0, o0x7fe62946b5e8;  0 drivers
o0x7fe62946b618 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xd70ca0_0 .net "DYNAMICDELAY", 7 0, o0x7fe62946b618;  0 drivers
o0x7fe62946b648 .functor BUFZ 1, C4<z>; HiZ drive
v0xd70d80_0 .net "EXTFEEDBACK", 0 0, o0x7fe62946b648;  0 drivers
o0x7fe62946b678 .functor BUFZ 1, C4<z>; HiZ drive
v0xd70e20_0 .net "LATCHINPUTVALUE", 0 0, o0x7fe62946b678;  0 drivers
o0x7fe62946b6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd70ee0_0 .net "LOCK", 0 0, o0x7fe62946b6a8;  0 drivers
o0x7fe62946b6d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd70fa0_0 .net "PLLOUTCOREA", 0 0, o0x7fe62946b6d8;  0 drivers
o0x7fe62946b708 .functor BUFZ 1, C4<z>; HiZ drive
v0xd71060_0 .net "PLLOUTCOREB", 0 0, o0x7fe62946b708;  0 drivers
o0x7fe62946b738 .functor BUFZ 1, C4<z>; HiZ drive
v0xd71120_0 .net "PLLOUTGLOBALA", 0 0, o0x7fe62946b738;  0 drivers
o0x7fe62946b768 .functor BUFZ 1, C4<z>; HiZ drive
v0xd711e0_0 .net "PLLOUTGLOBALB", 0 0, o0x7fe62946b768;  0 drivers
o0x7fe62946b798 .functor BUFZ 1, C4<z>; HiZ drive
v0xd712a0_0 .net "REFERENCECLK", 0 0, o0x7fe62946b798;  0 drivers
o0x7fe62946b7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd71360_0 .net "RESETB", 0 0, o0x7fe62946b7c8;  0 drivers
o0x7fe62946b7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd71420_0 .net "SCLK", 0 0, o0x7fe62946b7f8;  0 drivers
o0x7fe62946b828 .functor BUFZ 1, C4<z>; HiZ drive
v0xd714e0_0 .net "SDI", 0 0, o0x7fe62946b828;  0 drivers
o0x7fe62946b858 .functor BUFZ 1, C4<z>; HiZ drive
v0xd715a0_0 .net "SDO", 0 0, o0x7fe62946b858;  0 drivers
S_0xcef0f0 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 2 841;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0xd52bd0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 858, "FIXED";
P_0xd52c10 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 859, "FIXED";
P_0xd52c50 .param/l "DIVF" 0 2 866, C4<0000000>;
P_0xd52c90 .param/l "DIVQ" 0 2 867, C4<000>;
P_0xd52cd0 .param/l "DIVR" 0 2 865, C4<0000>;
P_0xd52d10 .param/l "ENABLE_ICEGATE_PORTA" 0 2 869, C4<0>;
P_0xd52d50 .param/l "ENABLE_ICEGATE_PORTB" 0 2 870, C4<0>;
P_0xd52d90 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 872, +C4<00000000000000000000000000000001>;
P_0xd52dd0 .param/l "FDA_FEEDBACK" 0 2 861, C4<0000>;
P_0xd52e10 .param/l "FDA_RELATIVE" 0 2 862, C4<0000>;
P_0xd52e50 .param/str "FEEDBACK_PATH" 0 2 857, "SIMPLE";
P_0xd52e90 .param/l "FILTER_RANGE" 0 2 868, C4<000>;
P_0xd52ed0 .param/str "PLLOUT_SELECT_PORTA" 0 2 863, "GENCLK";
P_0xd52f10 .param/str "PLLOUT_SELECT_PORTB" 0 2 864, "GENCLK";
P_0xd52f50 .param/l "SHIFTREG_DIV_MODE" 0 2 860, C4<00>;
P_0xd52f90 .param/l "TEST_MODE" 0 2 871, C4<0>;
o0x7fe62946bb28 .functor BUFZ 1, C4<z>; HiZ drive
v0xd718a0_0 .net "BYPASS", 0 0, o0x7fe62946bb28;  0 drivers
o0x7fe62946bb58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xd71980_0 .net "DYNAMICDELAY", 7 0, o0x7fe62946bb58;  0 drivers
o0x7fe62946bb88 .functor BUFZ 1, C4<z>; HiZ drive
v0xd71a60_0 .net "EXTFEEDBACK", 0 0, o0x7fe62946bb88;  0 drivers
o0x7fe62946bbb8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd71b00_0 .net "LATCHINPUTVALUE", 0 0, o0x7fe62946bbb8;  0 drivers
o0x7fe62946bbe8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd71bc0_0 .net "LOCK", 0 0, o0x7fe62946bbe8;  0 drivers
o0x7fe62946bc18 .functor BUFZ 1, C4<z>; HiZ drive
v0xd71c80_0 .net "PACKAGEPIN", 0 0, o0x7fe62946bc18;  0 drivers
o0x7fe62946bc48 .functor BUFZ 1, C4<z>; HiZ drive
v0xd71d40_0 .net "PLLOUTCOREA", 0 0, o0x7fe62946bc48;  0 drivers
o0x7fe62946bc78 .functor BUFZ 1, C4<z>; HiZ drive
v0xd71e00_0 .net "PLLOUTCOREB", 0 0, o0x7fe62946bc78;  0 drivers
o0x7fe62946bca8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd71ec0_0 .net "PLLOUTGLOBALA", 0 0, o0x7fe62946bca8;  0 drivers
o0x7fe62946bcd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd71f80_0 .net "PLLOUTGLOBALB", 0 0, o0x7fe62946bcd8;  0 drivers
o0x7fe62946bd08 .functor BUFZ 1, C4<z>; HiZ drive
v0xd72040_0 .net "RESETB", 0 0, o0x7fe62946bd08;  0 drivers
o0x7fe62946bd38 .functor BUFZ 1, C4<z>; HiZ drive
v0xd72100_0 .net "SCLK", 0 0, o0x7fe62946bd38;  0 drivers
o0x7fe62946bd68 .functor BUFZ 1, C4<z>; HiZ drive
v0xd721c0_0 .net "SDI", 0 0, o0x7fe62946bd68;  0 drivers
o0x7fe62946bd98 .functor BUFZ 1, C4<z>; HiZ drive
v0xd72280_0 .net "SDO", 0 0, o0x7fe62946bd98;  0 drivers
S_0xd46970 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 2 772;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0xc725d0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 789, "FIXED";
P_0xc72610 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 790, "FIXED";
P_0xc72650 .param/l "DIVF" 0 2 796, C4<0000000>;
P_0xc72690 .param/l "DIVQ" 0 2 797, C4<000>;
P_0xc726d0 .param/l "DIVR" 0 2 795, C4<0000>;
P_0xc72710 .param/l "ENABLE_ICEGATE_PORTA" 0 2 799, C4<0>;
P_0xc72750 .param/l "ENABLE_ICEGATE_PORTB" 0 2 800, C4<0>;
P_0xc72790 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 802, +C4<00000000000000000000000000000001>;
P_0xc727d0 .param/l "FDA_FEEDBACK" 0 2 792, C4<0000>;
P_0xc72810 .param/l "FDA_RELATIVE" 0 2 793, C4<0000>;
P_0xc72850 .param/str "FEEDBACK_PATH" 0 2 788, "SIMPLE";
P_0xc72890 .param/l "FILTER_RANGE" 0 2 798, C4<000>;
P_0xc728d0 .param/str "PLLOUT_SELECT_PORTB" 0 2 794, "GENCLK";
P_0xc72910 .param/l "SHIFTREG_DIV_MODE" 0 2 791, C4<0>;
P_0xc72950 .param/l "TEST_MODE" 0 2 801, C4<0>;
o0x7fe62946c068 .functor BUFZ 1, C4<z>; HiZ drive
v0xd72500_0 .net "BYPASS", 0 0, o0x7fe62946c068;  0 drivers
o0x7fe62946c098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xd725e0_0 .net "DYNAMICDELAY", 7 0, o0x7fe62946c098;  0 drivers
o0x7fe62946c0c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd726c0_0 .net "EXTFEEDBACK", 0 0, o0x7fe62946c0c8;  0 drivers
o0x7fe62946c0f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd72760_0 .net "LATCHINPUTVALUE", 0 0, o0x7fe62946c0f8;  0 drivers
o0x7fe62946c128 .functor BUFZ 1, C4<z>; HiZ drive
v0xd72820_0 .net "LOCK", 0 0, o0x7fe62946c128;  0 drivers
o0x7fe62946c158 .functor BUFZ 1, C4<z>; HiZ drive
v0xd728e0_0 .net "PACKAGEPIN", 0 0, o0x7fe62946c158;  0 drivers
o0x7fe62946c188 .functor BUFZ 1, C4<z>; HiZ drive
v0xd729a0_0 .net "PLLOUTCOREA", 0 0, o0x7fe62946c188;  0 drivers
o0x7fe62946c1b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd72a60_0 .net "PLLOUTCOREB", 0 0, o0x7fe62946c1b8;  0 drivers
o0x7fe62946c1e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd72b20_0 .net "PLLOUTGLOBALA", 0 0, o0x7fe62946c1e8;  0 drivers
o0x7fe62946c218 .functor BUFZ 1, C4<z>; HiZ drive
v0xd72be0_0 .net "PLLOUTGLOBALB", 0 0, o0x7fe62946c218;  0 drivers
o0x7fe62946c248 .functor BUFZ 1, C4<z>; HiZ drive
v0xd72ca0_0 .net "RESETB", 0 0, o0x7fe62946c248;  0 drivers
o0x7fe62946c278 .functor BUFZ 1, C4<z>; HiZ drive
v0xd72d60_0 .net "SCLK", 0 0, o0x7fe62946c278;  0 drivers
o0x7fe62946c2a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd72e20_0 .net "SDI", 0 0, o0x7fe62946c2a8;  0 drivers
o0x7fe62946c2d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd72ee0_0 .net "SDO", 0 0, o0x7fe62946c2d8;  0 drivers
S_0xd51370 .scope module, "SB_PLL40_CORE" "SB_PLL40_CORE" 2 710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0xc18930 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 725, "FIXED";
P_0xc18970 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 726, "FIXED";
P_0xc189b0 .param/l "DIVF" 0 2 732, C4<0000000>;
P_0xc189f0 .param/l "DIVQ" 0 2 733, C4<000>;
P_0xc18a30 .param/l "DIVR" 0 2 731, C4<0000>;
P_0xc18a70 .param/l "ENABLE_ICEGATE" 0 2 735, C4<0>;
P_0xc18ab0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 737, +C4<00000000000000000000000000000001>;
P_0xc18af0 .param/l "FDA_FEEDBACK" 0 2 728, C4<0000>;
P_0xc18b30 .param/l "FDA_RELATIVE" 0 2 729, C4<0000>;
P_0xc18b70 .param/str "FEEDBACK_PATH" 0 2 724, "SIMPLE";
P_0xc18bb0 .param/l "FILTER_RANGE" 0 2 734, C4<000>;
P_0xc18bf0 .param/str "PLLOUT_SELECT" 0 2 730, "GENCLK";
P_0xc18c30 .param/l "SHIFTREG_DIV_MODE" 0 2 727, C4<0>;
P_0xc18c70 .param/l "TEST_MODE" 0 2 736, C4<0>;
o0x7fe62946c5a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd731e0_0 .net "BYPASS", 0 0, o0x7fe62946c5a8;  0 drivers
o0x7fe62946c5d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xd732c0_0 .net "DYNAMICDELAY", 7 0, o0x7fe62946c5d8;  0 drivers
o0x7fe62946c608 .functor BUFZ 1, C4<z>; HiZ drive
v0xd733a0_0 .net "EXTFEEDBACK", 0 0, o0x7fe62946c608;  0 drivers
o0x7fe62946c638 .functor BUFZ 1, C4<z>; HiZ drive
v0xd73440_0 .net "LATCHINPUTVALUE", 0 0, o0x7fe62946c638;  0 drivers
o0x7fe62946c668 .functor BUFZ 1, C4<z>; HiZ drive
v0xd73500_0 .net "LOCK", 0 0, o0x7fe62946c668;  0 drivers
o0x7fe62946c698 .functor BUFZ 1, C4<z>; HiZ drive
v0xd735c0_0 .net "PLLOUTCORE", 0 0, o0x7fe62946c698;  0 drivers
o0x7fe62946c6c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd73680_0 .net "PLLOUTGLOBAL", 0 0, o0x7fe62946c6c8;  0 drivers
o0x7fe62946c6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd73740_0 .net "REFERENCECLK", 0 0, o0x7fe62946c6f8;  0 drivers
o0x7fe62946c728 .functor BUFZ 1, C4<z>; HiZ drive
v0xd73800_0 .net "RESETB", 0 0, o0x7fe62946c728;  0 drivers
o0x7fe62946c758 .functor BUFZ 1, C4<z>; HiZ drive
v0xd738c0_0 .net "SCLK", 0 0, o0x7fe62946c758;  0 drivers
o0x7fe62946c788 .functor BUFZ 1, C4<z>; HiZ drive
v0xd73980_0 .net "SDI", 0 0, o0x7fe62946c788;  0 drivers
o0x7fe62946c7b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd73a40_0 .net "SDO", 0 0, o0x7fe62946c7b8;  0 drivers
S_0xd29a10 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 2 741;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0xc1b8e0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 756, "FIXED";
P_0xc1b920 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 757, "FIXED";
P_0xc1b960 .param/l "DIVF" 0 2 763, C4<0000000>;
P_0xc1b9a0 .param/l "DIVQ" 0 2 764, C4<000>;
P_0xc1b9e0 .param/l "DIVR" 0 2 762, C4<0000>;
P_0xc1ba20 .param/l "ENABLE_ICEGATE" 0 2 766, C4<0>;
P_0xc1ba60 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 768, +C4<00000000000000000000000000000001>;
P_0xc1baa0 .param/l "FDA_FEEDBACK" 0 2 759, C4<0000>;
P_0xc1bae0 .param/l "FDA_RELATIVE" 0 2 760, C4<0000>;
P_0xc1bb20 .param/str "FEEDBACK_PATH" 0 2 755, "SIMPLE";
P_0xc1bb60 .param/l "FILTER_RANGE" 0 2 765, C4<000>;
P_0xc1bba0 .param/str "PLLOUT_SELECT" 0 2 761, "GENCLK";
P_0xc1bbe0 .param/l "SHIFTREG_DIV_MODE" 0 2 758, C4<0>;
P_0xc1bc20 .param/l "TEST_MODE" 0 2 767, C4<0>;
o0x7fe62946ca28 .functor BUFZ 1, C4<z>; HiZ drive
v0xd73c80_0 .net "BYPASS", 0 0, o0x7fe62946ca28;  0 drivers
o0x7fe62946ca58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xd73d60_0 .net "DYNAMICDELAY", 7 0, o0x7fe62946ca58;  0 drivers
o0x7fe62946ca88 .functor BUFZ 1, C4<z>; HiZ drive
v0xd73e40_0 .net "EXTFEEDBACK", 0 0, o0x7fe62946ca88;  0 drivers
o0x7fe62946cab8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd73ee0_0 .net "LATCHINPUTVALUE", 0 0, o0x7fe62946cab8;  0 drivers
o0x7fe62946cae8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd73fa0_0 .net "LOCK", 0 0, o0x7fe62946cae8;  0 drivers
o0x7fe62946cb18 .functor BUFZ 1, C4<z>; HiZ drive
v0xd74060_0 .net "PACKAGEPIN", 0 0, o0x7fe62946cb18;  0 drivers
o0x7fe62946cb48 .functor BUFZ 1, C4<z>; HiZ drive
v0xd74120_0 .net "PLLOUTCORE", 0 0, o0x7fe62946cb48;  0 drivers
o0x7fe62946cb78 .functor BUFZ 1, C4<z>; HiZ drive
v0xd741e0_0 .net "PLLOUTGLOBAL", 0 0, o0x7fe62946cb78;  0 drivers
o0x7fe62946cba8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd742a0_0 .net "RESETB", 0 0, o0x7fe62946cba8;  0 drivers
o0x7fe62946cbd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd74360_0 .net "SCLK", 0 0, o0x7fe62946cbd8;  0 drivers
o0x7fe62946cc08 .functor BUFZ 1, C4<z>; HiZ drive
v0xd74420_0 .net "SDI", 0 0, o0x7fe62946cc08;  0 drivers
o0x7fe62946cc38 .functor BUFZ 1, C4<z>; HiZ drive
v0xd744e0_0 .net "SDO", 0 0, o0x7fe62946cc38;  0 drivers
S_0xd42fb0 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 2 480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xd52fe0 .param/l "INIT_0" 0 2 491, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53020 .param/l "INIT_1" 0 2 492, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53060 .param/l "INIT_2" 0 2 493, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd530a0 .param/l "INIT_3" 0 2 494, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd530e0 .param/l "INIT_4" 0 2 495, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53120 .param/l "INIT_5" 0 2 496, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53160 .param/l "INIT_6" 0 2 497, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd531a0 .param/l "INIT_7" 0 2 498, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd531e0 .param/l "INIT_8" 0 2 499, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53220 .param/l "INIT_9" 0 2 500, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53260 .param/l "INIT_A" 0 2 501, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd532a0 .param/l "INIT_B" 0 2 502, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd532e0 .param/l "INIT_C" 0 2 503, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53320 .param/l "INIT_D" 0 2 504, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53360 .param/l "INIT_E" 0 2 505, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd533a0 .param/l "INIT_F" 0 2 506, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd533e0 .param/l "READ_MODE" 0 2 489, +C4<00000000000000000000000000000000>;
P_0xd53420 .param/l "WRITE_MODE" 0 2 488, +C4<00000000000000000000000000000000>;
o0x7fe62946d3b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd9c3d0 .functor NOT 1, o0x7fe62946d3b8, C4<0>, C4<0>, C4<0>;
o0x7fe62946cea8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xd77ed0_0 .net "MASK", 15 0, o0x7fe62946cea8;  0 drivers
o0x7fe62946ced8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xd77fb0_0 .net "RADDR", 10 0, o0x7fe62946ced8;  0 drivers
o0x7fe62946cf38 .functor BUFZ 1, C4<z>; HiZ drive
v0xd78080_0 .net "RCLKE", 0 0, o0x7fe62946cf38;  0 drivers
v0xd78180_0 .net "RCLKN", 0 0, o0x7fe62946d3b8;  0 drivers
v0xd78220_0 .net "RDATA", 15 0, L_0xd9c310;  1 drivers
o0x7fe62946cfc8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd782c0_0 .net "RE", 0 0, o0x7fe62946cfc8;  0 drivers
o0x7fe62946d028 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xd78390_0 .net "WADDR", 10 0, o0x7fe62946d028;  0 drivers
o0x7fe62946d058 .functor BUFZ 1, C4<z>; HiZ drive
v0xd78460_0 .net "WCLK", 0 0, o0x7fe62946d058;  0 drivers
o0x7fe62946d088 .functor BUFZ 1, C4<z>; HiZ drive
v0xd78530_0 .net "WCLKE", 0 0, o0x7fe62946d088;  0 drivers
o0x7fe62946d0b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xd78600_0 .net "WDATA", 15 0, o0x7fe62946d0b8;  0 drivers
o0x7fe62946d118 .functor BUFZ 1, C4<z>; HiZ drive
v0xd786d0_0 .net "WE", 0 0, o0x7fe62946d118;  0 drivers
S_0xd74720 .scope module, "RAM" "SB_RAM40_4K" 2 527, 2 317 0, S_0xd42fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xd748c0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd74900 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd74940 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd74980 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd749c0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd74a00 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd74a40 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd74a80 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd74ac0 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd74b00 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd74b40 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd74b80 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd74bc0 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd74c00 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd74c40 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd74c80 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd74cc0 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0xd74d00 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0xd76dc0_0 .net "MASK", 15 0, o0x7fe62946cea8;  alias, 0 drivers
v0xd76e80_0 .net "RADDR", 10 0, o0x7fe62946ced8;  alias, 0 drivers
v0xd76f60_0 .net "RCLK", 0 0, L_0xd9c3d0;  1 drivers
v0xd77030_0 .net "RCLKE", 0 0, o0x7fe62946cf38;  alias, 0 drivers
v0xd770f0_0 .net "RDATA", 15 0, L_0xd9c310;  alias, 1 drivers
v0xd77220_0 .var "RDATA_I", 15 0;
v0xd77300_0 .net "RE", 0 0, o0x7fe62946cfc8;  alias, 0 drivers
L_0x7fe62941f1c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd773c0_0 .net "RMASK_I", 15 0, L_0x7fe62941f1c8;  1 drivers
v0xd774a0_0 .net "WADDR", 10 0, o0x7fe62946d028;  alias, 0 drivers
v0xd77580_0 .net "WCLK", 0 0, o0x7fe62946d058;  alias, 0 drivers
v0xd77640_0 .net "WCLKE", 0 0, o0x7fe62946d088;  alias, 0 drivers
v0xd77700_0 .net "WDATA", 15 0, o0x7fe62946d0b8;  alias, 0 drivers
v0xd777e0_0 .net "WDATA_I", 15 0, L_0xd9c2a0;  1 drivers
v0xd778c0_0 .net "WE", 0 0, o0x7fe62946d118;  alias, 0 drivers
v0xd77980_0 .net "WMASK_I", 15 0, L_0xd8c1d0;  1 drivers
v0xd77a60_0 .var/i "i", 31 0;
v0xd77b40 .array "memory", 255 0, 15 0;
E_0xd76530 .event posedge, v0xd76f60_0;
E_0xd765b0 .event posedge, v0xd77580_0;
S_0xd76610 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0xd74720;
 .timescale 0 0;
L_0xd8c1d0 .functor BUFZ 16, o0x7fe62946cea8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xd76800 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0xd74720;
 .timescale 0 0;
S_0xd769f0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0xd74720;
 .timescale 0 0;
L_0xd9c2a0 .functor BUFZ 16, o0x7fe62946d0b8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xd76bf0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0xd74720;
 .timescale 0 0;
L_0xd9c310 .functor BUFZ 16, v0xd77220_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xc1eeb0 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 2 604;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xd53880 .param/l "INIT_0" 0 2 615, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd538c0 .param/l "INIT_1" 0 2 616, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53900 .param/l "INIT_2" 0 2 617, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53940 .param/l "INIT_3" 0 2 618, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53980 .param/l "INIT_4" 0 2 619, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd539c0 .param/l "INIT_5" 0 2 620, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53a00 .param/l "INIT_6" 0 2 621, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53a40 .param/l "INIT_7" 0 2 622, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53a80 .param/l "INIT_8" 0 2 623, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53ac0 .param/l "INIT_9" 0 2 624, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53b00 .param/l "INIT_A" 0 2 625, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53b40 .param/l "INIT_B" 0 2 626, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53b80 .param/l "INIT_C" 0 2 627, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53bc0 .param/l "INIT_D" 0 2 628, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53c00 .param/l "INIT_E" 0 2 629, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53c40 .param/l "INIT_F" 0 2 630, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53c80 .param/l "READ_MODE" 0 2 613, +C4<00000000000000000000000000000000>;
P_0xd53cc0 .param/l "WRITE_MODE" 0 2 612, +C4<00000000000000000000000000000000>;
o0x7fe62946db08 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd9c6e0 .functor NOT 1, o0x7fe62946db08, C4<0>, C4<0>, C4<0>;
o0x7fe62946db38 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd9c780 .functor NOT 1, o0x7fe62946db38, C4<0>, C4<0>, C4<0>;
o0x7fe62946d5f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xd7c0b0_0 .net "MASK", 15 0, o0x7fe62946d5f8;  0 drivers
o0x7fe62946d628 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xd7c190_0 .net "RADDR", 10 0, o0x7fe62946d628;  0 drivers
o0x7fe62946d688 .functor BUFZ 1, C4<z>; HiZ drive
v0xd7c260_0 .net "RCLKE", 0 0, o0x7fe62946d688;  0 drivers
v0xd7c360_0 .net "RCLKN", 0 0, o0x7fe62946db08;  0 drivers
v0xd7c400_0 .net "RDATA", 15 0, L_0xd9c620;  1 drivers
o0x7fe62946d718 .functor BUFZ 1, C4<z>; HiZ drive
v0xd7c4a0_0 .net "RE", 0 0, o0x7fe62946d718;  0 drivers
o0x7fe62946d778 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xd7c570_0 .net "WADDR", 10 0, o0x7fe62946d778;  0 drivers
o0x7fe62946d7d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd7c640_0 .net "WCLKE", 0 0, o0x7fe62946d7d8;  0 drivers
v0xd7c710_0 .net "WCLKN", 0 0, o0x7fe62946db38;  0 drivers
o0x7fe62946d808 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xd7c7b0_0 .net "WDATA", 15 0, o0x7fe62946d808;  0 drivers
o0x7fe62946d868 .functor BUFZ 1, C4<z>; HiZ drive
v0xd7c880_0 .net "WE", 0 0, o0x7fe62946d868;  0 drivers
S_0xd78840 .scope module, "RAM" "SB_RAM40_4K" 2 651, 2 317 0, S_0xc1eeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xd789e0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd78a20 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd78a60 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd78aa0 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd78ae0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd78b20 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd78b60 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd78ba0 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd78be0 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd78c20 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd78c60 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd78ca0 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd78ce0 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd78d20 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd78d60 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd78da0 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd78de0 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0xd78e20 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0xd7afa0_0 .net "MASK", 15 0, o0x7fe62946d5f8;  alias, 0 drivers
v0xd7b060_0 .net "RADDR", 10 0, o0x7fe62946d628;  alias, 0 drivers
v0xd7b140_0 .net "RCLK", 0 0, L_0xd9c6e0;  1 drivers
v0xd7b210_0 .net "RCLKE", 0 0, o0x7fe62946d688;  alias, 0 drivers
v0xd7b2d0_0 .net "RDATA", 15 0, L_0xd9c620;  alias, 1 drivers
v0xd7b400_0 .var "RDATA_I", 15 0;
v0xd7b4e0_0 .net "RE", 0 0, o0x7fe62946d718;  alias, 0 drivers
L_0x7fe62941f210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd7b5a0_0 .net "RMASK_I", 15 0, L_0x7fe62941f210;  1 drivers
v0xd7b680_0 .net "WADDR", 10 0, o0x7fe62946d778;  alias, 0 drivers
v0xd7b760_0 .net "WCLK", 0 0, L_0xd9c780;  1 drivers
v0xd7b820_0 .net "WCLKE", 0 0, o0x7fe62946d7d8;  alias, 0 drivers
v0xd7b8e0_0 .net "WDATA", 15 0, o0x7fe62946d808;  alias, 0 drivers
v0xd7b9c0_0 .net "WDATA_I", 15 0, L_0xd9c530;  1 drivers
v0xd7baa0_0 .net "WE", 0 0, o0x7fe62946d868;  alias, 0 drivers
v0xd7bb60_0 .net "WMASK_I", 15 0, L_0xd9c440;  1 drivers
v0xd7bc40_0 .var/i "i", 31 0;
v0xd7bd20 .array "memory", 255 0, 15 0;
E_0xd7a710 .event posedge, v0xd7b140_0;
E_0xd7a790 .event posedge, v0xd7b760_0;
S_0xd7a7f0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0xd78840;
 .timescale 0 0;
L_0xd9c440 .functor BUFZ 16, o0x7fe62946d5f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xd7a9e0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0xd78840;
 .timescale 0 0;
S_0xd7abd0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0xd78840;
 .timescale 0 0;
L_0xd9c530 .functor BUFZ 16, o0x7fe62946d808, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xd7add0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0xd78840;
 .timescale 0 0;
L_0xd9c620 .functor BUFZ 16, v0xd7b400_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xc07220 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 2 542;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xd53d10 .param/l "INIT_0" 0 2 553, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53d50 .param/l "INIT_1" 0 2 554, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53d90 .param/l "INIT_2" 0 2 555, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53dd0 .param/l "INIT_3" 0 2 556, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53e10 .param/l "INIT_4" 0 2 557, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53e50 .param/l "INIT_5" 0 2 558, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53e90 .param/l "INIT_6" 0 2 559, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53ed0 .param/l "INIT_7" 0 2 560, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53f10 .param/l "INIT_8" 0 2 561, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53f50 .param/l "INIT_9" 0 2 562, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53f90 .param/l "INIT_A" 0 2 563, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd53fd0 .param/l "INIT_B" 0 2 564, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd54010 .param/l "INIT_C" 0 2 565, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd54050 .param/l "INIT_D" 0 2 566, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd54090 .param/l "INIT_E" 0 2 567, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd540d0 .param/l "INIT_F" 0 2 568, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd54110 .param/l "READ_MODE" 0 2 551, +C4<00000000000000000000000000000000>;
P_0xd54150 .param/l "WRITE_MODE" 0 2 550, +C4<00000000000000000000000000000000>;
o0x7fe62946e288 .functor BUFZ 1, C4<z>; HiZ drive
L_0xd9caa0 .functor NOT 1, o0x7fe62946e288, C4<0>, C4<0>, C4<0>;
o0x7fe62946dd78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xd802a0_0 .net "MASK", 15 0, o0x7fe62946dd78;  0 drivers
o0x7fe62946dda8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xd80380_0 .net "RADDR", 10 0, o0x7fe62946dda8;  0 drivers
o0x7fe62946ddd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd80450_0 .net "RCLK", 0 0, o0x7fe62946ddd8;  0 drivers
o0x7fe62946de08 .functor BUFZ 1, C4<z>; HiZ drive
v0xd80550_0 .net "RCLKE", 0 0, o0x7fe62946de08;  0 drivers
v0xd80620_0 .net "RDATA", 15 0, L_0xd9c9e0;  1 drivers
o0x7fe62946de98 .functor BUFZ 1, C4<z>; HiZ drive
v0xd806c0_0 .net "RE", 0 0, o0x7fe62946de98;  0 drivers
o0x7fe62946def8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xd80790_0 .net "WADDR", 10 0, o0x7fe62946def8;  0 drivers
o0x7fe62946df58 .functor BUFZ 1, C4<z>; HiZ drive
v0xd80860_0 .net "WCLKE", 0 0, o0x7fe62946df58;  0 drivers
v0xd80930_0 .net "WCLKN", 0 0, o0x7fe62946e288;  0 drivers
o0x7fe62946df88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xd809d0_0 .net "WDATA", 15 0, o0x7fe62946df88;  0 drivers
o0x7fe62946dfe8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd80aa0_0 .net "WE", 0 0, o0x7fe62946dfe8;  0 drivers
S_0xd7ca30 .scope module, "RAM" "SB_RAM40_4K" 2 589, 2 317 0, S_0xc07220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xd7cbd0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd7cc10 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd7cc50 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd7cc90 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd7ccd0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd7cd10 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd7cd50 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd7cd90 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd7cdd0 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd7ce10 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd7ce50 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd7ce90 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd7ced0 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd7cf10 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd7cf50 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd7cf90 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xd7cfd0 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0xd7d010 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0xd7f190_0 .net "MASK", 15 0, o0x7fe62946dd78;  alias, 0 drivers
v0xd7f250_0 .net "RADDR", 10 0, o0x7fe62946dda8;  alias, 0 drivers
v0xd7f330_0 .net "RCLK", 0 0, o0x7fe62946ddd8;  alias, 0 drivers
v0xd7f400_0 .net "RCLKE", 0 0, o0x7fe62946de08;  alias, 0 drivers
v0xd7f4c0_0 .net "RDATA", 15 0, L_0xd9c9e0;  alias, 1 drivers
v0xd7f5f0_0 .var "RDATA_I", 15 0;
v0xd7f6d0_0 .net "RE", 0 0, o0x7fe62946de98;  alias, 0 drivers
L_0x7fe62941f258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd7f790_0 .net "RMASK_I", 15 0, L_0x7fe62941f258;  1 drivers
v0xd7f870_0 .net "WADDR", 10 0, o0x7fe62946def8;  alias, 0 drivers
v0xd7f950_0 .net "WCLK", 0 0, L_0xd9caa0;  1 drivers
v0xd7fa10_0 .net "WCLKE", 0 0, o0x7fe62946df58;  alias, 0 drivers
v0xd7fad0_0 .net "WDATA", 15 0, o0x7fe62946df88;  alias, 0 drivers
v0xd7fbb0_0 .net "WDATA_I", 15 0, L_0xd9c940;  1 drivers
v0xd7fc90_0 .net "WE", 0 0, o0x7fe62946dfe8;  alias, 0 drivers
v0xd7fd50_0 .net "WMASK_I", 15 0, L_0xd9c850;  1 drivers
v0xd7fe30_0 .var/i "i", 31 0;
v0xd7ff10 .array "memory", 255 0, 15 0;
E_0xd7e900 .event posedge, v0xd7f330_0;
E_0xd7e980 .event posedge, v0xd7f950_0;
S_0xd7e9e0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0xd7ca30;
 .timescale 0 0;
L_0xd9c850 .functor BUFZ 16, o0x7fe62946dd78, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xd7ebd0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0xd7ca30;
 .timescale 0 0;
S_0xd7edc0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0xd7ca30;
 .timescale 0 0;
L_0xd9c940 .functor BUFZ 16, o0x7fe62946df88, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xd7efc0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0xd7ca30;
 .timescale 0 0;
L_0xd9c9e0 .functor BUFZ 16, v0xd7f5f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xc85510 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 2 878;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BOOT"
    .port_info 1 /INPUT 1 "S1"
    .port_info 2 /INPUT 1 "S0"
o0x7fe62946e4c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd80c10_0 .net "BOOT", 0 0, o0x7fe62946e4c8;  0 drivers
o0x7fe62946e4f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd80cf0_0 .net "S0", 0 0, o0x7fe62946e4f8;  0 drivers
o0x7fe62946e528 .functor BUFZ 1, C4<z>; HiZ drive
v0xd80db0_0 .net "S1", 0 0, o0x7fe62946e528;  0 drivers
S_0xc85690 .scope module, "doodle_line_follower" "doodle_line_follower" 3 21;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "swh1"
    .port_info 2 /INPUT 1 "swh2"
    .port_info 3 /INPUT 1 "r_ir"
    .port_info 4 /INPUT 1 "l_ir"
    .port_info 5 /OUTPUT 1 "r_leg"
    .port_info 6 /OUTPUT 1 "l_leg"
    .port_info 7 /OUTPUT 1 "c_leg"
    .port_info 8 /OUTPUT 8 "led"
L_0xd9d310 .functor AND 1, v0xd81ee0_0, v0xd88b70_0, C4<1>, C4<1>;
L_0xd9d660 .functor AND 1, v0xd81720_0, v0xd88b70_0, C4<1>, C4<1>;
L_0xd9daa0 .functor BUFZ 8, v0xd81310_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0xd88db0_0 .net "c_leg", 0 0, v0xd85d20_0;  1 drivers
o0x7fe62946e768 .functor BUFZ 1, C4<z>; HiZ drive
v0xd88e70_0 .net "clk", 0 0, o0x7fe62946e768;  0 drivers
o0x7fe62946e7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xd88f10_0 .net "l_ir", 0 0, o0x7fe62946e7c8;  0 drivers
v0xd89010_0 .net "l_leg", 0 0, v0xd87200_0;  1 drivers
v0xd890e0_0 .net "l_out_debouncer", 0 0, v0xd81720_0;  1 drivers
v0xd891d0_0 .net "led", 7 0, L_0xd9daa0;  1 drivers
v0xd89270_0 .net "out_counter", 7 0, v0xd81310_0;  1 drivers
v0xd893a0_0 .net "out_flip_flop", 0 0, v0xd88b70_0;  1 drivers
v0xd89470_0 .net "out_init_timer", 0 0, L_0xd9cde0;  1 drivers
v0xd895a0_0 .net "out_pump_speed", 0 0, L_0xd9cc40;  1 drivers
v0xd89640_0 .net "out_rom_c", 7 0, v0xd83b80_0;  1 drivers
v0xd89730_0 .net "out_rom_l", 7 0, v0xd84260_0;  1 drivers
v0xd89820_0 .net "out_rom_r", 7 0, v0xd848d0_0;  1 drivers
o0x7fe62946e948 .functor BUFZ 1, C4<z>; HiZ drive
v0xd89910_0 .net "r_ir", 0 0, o0x7fe62946e948;  0 drivers
v0xd899b0_0 .net "r_leg", 0 0, v0xd885b0_0;  1 drivers
v0xd89a50_0 .net "r_out_debouncer", 0 0, v0xd81ee0_0;  1 drivers
o0x7fe62946e618 .functor BUFZ 1, C4<z>; HiZ drive
v0xd89af0_0 .net "swh1", 0 0, o0x7fe62946e618;  0 drivers
o0x7fe62946f878 .functor BUFZ 1, C4<z>; HiZ drive
v0xd89ca0_0 .net "swh2", 0 0, o0x7fe62946f878;  0 drivers
S_0xd80f00 .scope module, "counter" "counter" 3 54, 4 15 0, S_0xc85690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 8 "value"
v0xd81170_0 .net "clk", 0 0, L_0xd9cc40;  alias, 1 drivers
v0xd81250_0 .net "rst", 0 0, o0x7fe62946e618;  alias, 0 drivers
v0xd81310_0 .var "value", 7 0;
E_0xd810f0 .event posedge, v0xd81170_0;
S_0xd81480 .scope module, "debouncerL_ir" "debouncer" 3 101, 5 5 0, S_0xc85690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0xd81720_0 .var "btn_out_r", 0 0;
v0xd81800_0 .var "btn_prev", 0 0;
v0xd818c0_0 .net "clk", 0 0, o0x7fe62946e768;  alias, 0 drivers
v0xd81990_0 .var "counter", 16 0;
v0xd81a70_0 .net "in", 0 0, o0x7fe62946e7c8;  alias, 0 drivers
v0xd81b80_0 .net "out", 0 0, v0xd81720_0;  alias, 1 drivers
E_0xd816a0 .event posedge, v0xd818c0_0;
S_0xd81cc0 .scope module, "debouncerR_ir" "debouncer" 3 108, 5 5 0, S_0xc85690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0xd81ee0_0 .var "btn_out_r", 0 0;
v0xd81fa0_0 .var "btn_prev", 0 0;
v0xd82060_0 .net "clk", 0 0, o0x7fe62946e768;  alias, 0 drivers
v0xd82160_0 .var "counter", 16 0;
v0xd82200_0 .net "in", 0 0, o0x7fe62946e948;  alias, 0 drivers
v0xd82310_0 .net "out", 0 0, v0xd81ee0_0;  alias, 1 drivers
S_0xd82450 .scope module, "pump_init_timer" "pump_bits" 3 85, 6 18 0, S_0xc85690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "clk_out"
P_0xd82620 .param/l "M" 0 6 21, +C4<00000100110001001011010000000000>;
P_0xd82660 .param/l "N" 1 6 24, +C4<00000000000000000000000000011011>;
L_0xd9cde0 .functor BUFZ 1, v0xd828d0_0, C4<0>, C4<0>, C4<0>;
v0xd828d0_0 .var "T", 0 0;
v0xd829b0_0 .net "clk", 0 0, o0x7fe62946e768;  alias, 0 drivers
v0xd82ac0_0 .net "clk_doublehz", 0 0, L_0xd9cce0;  1 drivers
v0xd82b60_0 .net "clk_out", 0 0, L_0xd9cde0;  alias, 1 drivers
v0xd82c00_0 .var "divcounter", 26 0;
E_0xd82850 .event posedge, v0xd82ac0_0;
L_0xd9cce0 .part v0xd82c00_0, 26, 1;
S_0xd82d90 .scope module, "pump_speed" "pump_bits" 3 47, 6 18 0, S_0xc85690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "clk_out"
P_0xd82700 .param/l "M" 0 6 21, +C4<00000000000011000011010100000000>;
P_0xd82740 .param/l "N" 1 6 24, +C4<00000000000000000000000000010100>;
L_0xd9cc40 .functor BUFZ 1, v0xd831a0_0, C4<0>, C4<0>, C4<0>;
v0xd831a0_0 .var "T", 0 0;
v0xd83280_0 .net "clk", 0 0, o0x7fe62946e768;  alias, 0 drivers
v0xd83340_0 .net "clk_doublehz", 0 0, L_0xd9cb40;  1 drivers
v0xd83410_0 .net "clk_out", 0 0, L_0xd9cc40;  alias, 1 drivers
v0xd834e0_0 .var "divcounter", 19 0;
E_0xd83120 .event posedge, v0xd83340_0;
L_0xd9cb40 .part v0xd834e0_0, 19, 1;
S_0xd83630 .scope module, "rom_center_leg" "rom" 3 76, 7 17 0, S_0xc85690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "adress"
    .port_info 2 /OUTPUT 8 "out"
P_0xd83800 .param/str "ROMFILE" 0 7 24, "./romlists/romm.list";
v0xd83a00_0 .net "adress", 7 0, v0xd81310_0;  alias, 1 drivers
v0xd83ae0_0 .net "clk", 0 0, o0x7fe62946e768;  alias, 0 drivers
v0xd83b80_0 .var "out", 7 0;
v0xd83c20 .array "rom", 31 0, 7 0;
E_0xd83910 .event negedge, v0xd818c0_0;
S_0xd83d60 .scope module, "rom_left_leg" "rom" 3 69, 7 17 0, S_0xc85690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "adress"
    .port_info 2 /OUTPUT 8 "out"
P_0xd83ee0 .param/str "ROMFILE" 0 7 24, "./romlists/romlistl.list";
v0xd84070_0 .net "adress", 7 0, v0xd81310_0;  alias, 1 drivers
v0xd841a0_0 .net "clk", 0 0, o0x7fe62946e768;  alias, 0 drivers
v0xd84260_0 .var "out", 7 0;
v0xd84300 .array "rom", 31 0, 7 0;
S_0xd84440 .scope module, "rom_righ_leg" "rom" 3 62, 7 17 0, S_0xc85690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "adress"
    .port_info 2 /OUTPUT 8 "out"
P_0xd84610 .param/str "ROMFILE" 0 7 24, "./romlists/romlistr.list";
v0xd84730_0 .net "adress", 7 0, v0xd81310_0;  alias, 1 drivers
v0xd84810_0 .net "clk", 0 0, o0x7fe62946e768;  alias, 0 drivers
v0xd848d0_0 .var "out", 7 0;
v0xd84970 .array "rom", 31 0, 7 0;
S_0xd84ab0 .scope module, "servo_center_leg" "servopwm" 3 132, 8 22 0, S_0xc85690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "angle"
    .port_info 2 /INPUT 1 "enable_mov"
    .port_info 3 /OUTPUT 1 "servo"
P_0xd84d10 .param/l "BIT0" 1 8 38, +C4<00000000000000000000000000000000>;
P_0xd84d50 .param/l "BIT1" 1 8 41, +C4<00000000000000000000000011111111>;
P_0xd84d90 .param/l "BITH" 1 8 44, +C4<00000000000000000000000001111111>;
P_0xd84dd0 .param/l "M" 1 8 76, +C4<00000000000000000000000001011110>;
P_0xd84e10 .param/l "N" 1 8 77, +C4<00000000000000000000000000000111>;
P_0xd84e50 .param/l "home_pos" 0 8 35, +C4<00000000000000000000000001111111>;
P_0xd84e90 .param/l "max_angle" 0 8 34, +C4<00000000000000000000000011111111>;
P_0xd84ed0 .param/l "min_angle" 0 8 33, +C4<00000000000000000000000000000000>;
L_0x7fe62941f450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd853e0_0 .net/2u *"_s0", 0 0, L_0x7fe62941f450;  1 drivers
v0xd854c0_0 .net *"_s2", 8 0, L_0xd9d770;  1 drivers
L_0x7fe62941f498 .functor BUFT 1, C4<000101110>, C4<0>, C4<0>, C4<0>;
v0xd855a0_0 .net/2u *"_s4", 8 0, L_0x7fe62941f498;  1 drivers
v0xd85690_0 .net "angle", 7 0, v0xd83b80_0;  alias, 1 drivers
v0xd85780_0 .var "angle_counter", 10 0;
v0xd85840_0 .net "clk", 0 0, o0x7fe62946e768;  alias, 0 drivers
v0xd858e0_0 .var "divcounter", 6 0;
L_0x7fe62941f4e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xd859c0_0 .net "enable_mov", 0 0, L_0x7fe62941f4e0;  1 drivers
v0xd85a80_0 .var "last_pos", 7 0;
v0xd85b60_0 .var "pos", 7 0;
v0xd85c40_0 .net "pose", 8 0, L_0xd9d970;  1 drivers
v0xd85d20_0 .var "servo", 0 0;
v0xd85de0_0 .var "tic", 0 0;
L_0xd9d770 .concat [ 8 1 0 0], v0xd85b60_0, L_0x7fe62941f450;
L_0xd9d970 .arith/sum 9, L_0xd9d770, L_0x7fe62941f498;
S_0xd85f20 .scope module, "servo_left_leg" "servopwm" 3 124, 8 22 0, S_0xc85690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "angle"
    .port_info 2 /INPUT 1 "enable_mov"
    .port_info 3 /OUTPUT 1 "servo"
P_0xd860a0 .param/l "BIT0" 1 8 38, +C4<00000000000000000000000000000000>;
P_0xd860e0 .param/l "BIT1" 1 8 41, +C4<00000000000000000000000011111111>;
P_0xd86120 .param/l "BITH" 1 8 44, +C4<00000000000000000000000001111111>;
P_0xd86160 .param/l "M" 1 8 76, +C4<00000000000000000000000001011110>;
P_0xd861a0 .param/l "N" 1 8 77, +C4<00000000000000000000000000000111>;
P_0xd861e0 .param/l "home_pos" 0 8 35, +C4<00000000000000000000000001111111>;
P_0xd86220 .param/l "max_angle" 0 8 34, +C4<00000000000000000000000011111111>;
P_0xd86260 .param/l "min_angle" 0 8 33, +C4<00000000000000000000000000000000>;
L_0x7fe62941f3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd86740_0 .net/2u *"_s0", 0 0, L_0x7fe62941f3c0;  1 drivers
v0xd86840_0 .net *"_s2", 8 0, L_0xd9d470;  1 drivers
L_0x7fe62941f408 .functor BUFT 1, C4<000101110>, C4<0>, C4<0>, C4<0>;
v0xd86920_0 .net/2u *"_s4", 8 0, L_0x7fe62941f408;  1 drivers
v0xd86a10_0 .net "angle", 7 0, v0xd84260_0;  alias, 1 drivers
v0xd86b00_0 .var "angle_counter", 10 0;
v0xd86c10_0 .net "clk", 0 0, o0x7fe62946e768;  alias, 0 drivers
v0xd86dc0_0 .var "divcounter", 6 0;
v0xd86ea0_0 .net "enable_mov", 0 0, L_0xd9d660;  1 drivers
v0xd86f60_0 .var "last_pos", 7 0;
v0xd87040_0 .var "pos", 7 0;
v0xd87120_0 .net "pose", 8 0, L_0xd9d560;  1 drivers
v0xd87200_0 .var "servo", 0 0;
v0xd872c0_0 .var "tic", 0 0;
L_0xd9d470 .concat [ 8 1 0 0], v0xd87040_0, L_0x7fe62941f3c0;
L_0xd9d560 .arith/sum 9, L_0xd9d470, L_0x7fe62941f408;
S_0xd87400 .scope module, "servo_right_leg" "servopwm" 3 116, 8 22 0, S_0xc85690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "angle"
    .port_info 2 /INPUT 1 "enable_mov"
    .port_info 3 /OUTPUT 1 "servo"
P_0xd87580 .param/l "BIT0" 1 8 38, +C4<00000000000000000000000000000000>;
P_0xd875c0 .param/l "BIT1" 1 8 41, +C4<00000000000000000000000011111111>;
P_0xd87600 .param/l "BITH" 1 8 44, +C4<00000000000000000000000001111111>;
P_0xd87640 .param/l "M" 1 8 76, +C4<00000000000000000000000001011110>;
P_0xd87680 .param/l "N" 1 8 77, +C4<00000000000000000000000000000111>;
P_0xd876c0 .param/l "home_pos" 0 8 35, +C4<00000000000000000000000001111111>;
P_0xd87700 .param/l "max_angle" 0 8 34, +C4<00000000000000000000000011111111>;
P_0xd87740 .param/l "min_angle" 0 8 33, +C4<00000000000000000000000000000000>;
L_0x7fe62941f330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd87c00_0 .net/2u *"_s0", 0 0, L_0x7fe62941f330;  1 drivers
v0xd87d00_0 .net *"_s2", 8 0, L_0xd9d090;  1 drivers
L_0x7fe62941f378 .functor BUFT 1, C4<000101110>, C4<0>, C4<0>, C4<0>;
v0xd87de0_0 .net/2u *"_s4", 8 0, L_0x7fe62941f378;  1 drivers
v0xd87ed0_0 .net "angle", 7 0, v0xd848d0_0;  alias, 1 drivers
v0xd87fc0_0 .var "angle_counter", 10 0;
v0xd880d0_0 .net "clk", 0 0, o0x7fe62946e768;  alias, 0 drivers
v0xd88170_0 .var "divcounter", 6 0;
v0xd88250_0 .net "enable_mov", 0 0, L_0xd9d310;  1 drivers
v0xd88310_0 .var "last_pos", 7 0;
v0xd883f0_0 .var "pos", 7 0;
v0xd884d0_0 .net "pose", 8 0, L_0xd9d1e0;  1 drivers
v0xd885b0_0 .var "servo", 0 0;
v0xd88670_0 .var "tic", 0 0;
L_0xd9d090 .concat [ 8 1 0 0], v0xd883f0_0, L_0x7fe62941f330;
L_0xd9d1e0 .arith/sum 9, L_0xd9d090, L_0x7fe62941f378;
S_0xd887b0 .scope module, "timer_flip_flop" "flip_flop" 3 91, 9 3 0, S_0xc85690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0xd889e0_0 .net "clk", 0 0, L_0xd9cde0;  alias, 1 drivers
L_0x7fe62941f2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xd88ad0_0 .net "d", 0 0, L_0x7fe62941f2a0;  1 drivers
v0xd88b70_0 .var "q", 0 0;
L_0x7fe62941f2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd88c40_0 .net "reset", 0 0, L_0x7fe62941f2e8;  1 drivers
E_0xd838d0 .event posedge, v0xd82b60_0;
S_0xc8b580 .scope module, "prescaler" "prescaler" 10 20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /OUTPUT 1 "clk_out"
P_0xd04bb0 .param/l "N" 0 10 25, +C4<00000000000000000000000000010110>;
o0x7fe62946fa58 .functor BUFZ 1, C4<z>; HiZ drive
v0xd89e90_0 .net "clk_in", 0 0, o0x7fe62946fa58;  0 drivers
v0xd89f70_0 .net "clk_out", 0 0, L_0xd9dbb0;  1 drivers
v0xd8a030_0 .var "count", 21 0;
E_0xd83fe0 .event posedge, v0xd89e90_0;
L_0xd9dbb0 .part v0xd8a030_0, 21, 1;
    .scope S_0xcfcc70;
T_0 ;
    %wait E_0xc71920;
    %load/vec4 v0xd511a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0xd66980_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0xd67220_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0xd67580_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xcfcc70;
T_1 ;
    %wait E_0xc71250;
    %load/vec4 v0xd66980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd67580_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xd511a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0xd67220_0;
    %assign/vec4 v0xd67580_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xd4a8b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd68000_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0xd4a8b0;
T_3 ;
    %wait E_0xc70dd0;
    %load/vec4 v0xd67f40_0;
    %assign/vec4 v0xd68000_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0xd4e520;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd683c0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0xd4e520;
T_5 ;
    %wait E_0xd68120;
    %load/vec4 v0xd68320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0xd68260_0;
    %assign/vec4 v0xd683c0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xd3d8d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd687c0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0xd3d8d0;
T_7 ;
    %wait E_0xd68500;
    %load/vec4 v0xd68880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd687c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xd68720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0xd68660_0;
    %assign/vec4 v0xd687c0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xd417a0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd68ca0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0xd417a0;
T_9 ;
    %wait E_0xd689e0;
    %load/vec4 v0xd68d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd68ca0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xd68c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0xd68b40_0;
    %assign/vec4 v0xd68ca0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xd2a4a0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd69180_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0xd2a4a0;
T_11 ;
    %wait E_0xd68ec0;
    %load/vec4 v0xd690e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xd69240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd69180_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0xd69020_0;
    %assign/vec4 v0xd69180_0, 0;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xd29df0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd69660_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0xd29df0;
T_13 ;
    %wait E_0xd693a0;
    %load/vec4 v0xd695c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xd69720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd69660_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0xd69500_0;
    %assign/vec4 v0xd69660_0, 0;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xd17210;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd69af0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0xd17210;
T_15 ;
    %wait E_0xd698d0;
    %load/vec4 v0xd69a30_0;
    %assign/vec4 v0xd69af0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0xd04200;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd69eb0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0xd04200;
T_17 ;
    %wait E_0xd69c10;
    %load/vec4 v0xd69e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0xd69d50_0;
    %assign/vec4 v0xd69eb0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xcf3f50;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6a2b0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0xcf3f50;
T_19 ;
    %wait E_0xd69ff0;
    %load/vec4 v0xd6a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd6a2b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0xd6a210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0xd6a150_0;
    %assign/vec4 v0xd6a2b0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xd3cd30;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6a7e0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0xd3cd30;
T_21 ;
    %wait E_0xd6a520;
    %load/vec4 v0xd6a8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd6a7e0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0xd6a740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0xd6a680_0;
    %assign/vec4 v0xd6a7e0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xd2ac40;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6ad10_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0xd2ac40;
T_23 ;
    %wait E_0xd6aa50;
    %load/vec4 v0xd6ac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0xd6add0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd6ad10_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0xd6abb0_0;
    %assign/vec4 v0xd6ad10_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0xd2a860;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6b240_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0xd2a860;
T_25 ;
    %wait E_0xd6af80;
    %load/vec4 v0xd6b1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0xd6b300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd6b240_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0xd6b0e0_0;
    %assign/vec4 v0xd6b240_0, 0;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0xd179b0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6b6d0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0xd179b0;
T_27 ;
    %wait E_0xd6b4b0;
    %load/vec4 v0xd6b770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd6b6d0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0xd6b610_0;
    %assign/vec4 v0xd6b6d0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0xd175d0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6bb00_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0xd175d0;
T_29 ;
    %wait E_0xd6b8e0;
    %load/vec4 v0xd6bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd6bb00_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0xd6ba40_0;
    %assign/vec4 v0xd6bb00_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0xd04a30;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6bf30_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0xd04a30;
T_31 ;
    %wait E_0xd6bd10;
    %load/vec4 v0xd6bfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd6bf30_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0xd6be70_0;
    %assign/vec4 v0xd6bf30_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0xd04650;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6c360_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0xd04650;
T_33 ;
    %wait E_0xd6c140;
    %load/vec4 v0xd6c400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd6c360_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0xd6c2a0_0;
    %assign/vec4 v0xd6c360_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0xd03ea0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6c790_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0xd03ea0;
T_35 ;
    %wait E_0xd6c570;
    %load/vec4 v0xd6c830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd6c790_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0xd6c6d0_0;
    %assign/vec4 v0xd6c790_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0xd01310;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6cbc0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0xd01310;
T_37 ;
    %wait E_0xd6c9a0;
    %load/vec4 v0xd6cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd6cbc0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0xd6cb00_0;
    %assign/vec4 v0xd6cbc0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0xd03a00;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6cff0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0xd03a00;
T_39 ;
    %wait E_0xd6cdd0;
    %load/vec4 v0xd6d090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd6cff0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0xd6cf30_0;
    %assign/vec4 v0xd6cff0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0xd02cb0;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6d420_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0xd02cb0;
T_41 ;
    %wait E_0xd6d200;
    %load/vec4 v0xd6d4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd6d420_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0xd6d360_0;
    %assign/vec4 v0xd6d420_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0xd6dfd0;
T_42 ;
    %wait E_0xd6e2e0;
    %load/vec4 v0xd6e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0xd6ea60_0;
    %assign/vec4 v0xd6eca0_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0xd6dfd0;
T_43 ;
    %wait E_0xd6e280;
    %load/vec4 v0xd6e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0xd6ea60_0;
    %assign/vec4 v0xd6ed60_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0xd6dfd0;
T_44 ;
    %wait E_0xd6e1a0;
    %load/vec4 v0xd6e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0xd6e590_0;
    %assign/vec4 v0xd6eee0_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0xd6dfd0;
T_45 ;
    %wait E_0xd6e220;
    %load/vec4 v0xd6e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0xd6e650_0;
    %assign/vec4 v0xd6efa0_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0xd6dfd0;
T_46 ;
    %wait E_0xd6e1a0;
    %load/vec4 v0xd6e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0xd6e9a0_0;
    %assign/vec4 v0xd6f2f0_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0xd6d830;
T_47 ;
    %wait E_0xd6df40;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0xd6e820_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_47.0, 9;
    %load/vec4 v0xd6eca0_0;
    %store/vec4 v0xd6eb20_0, 0, 1;
T_47.0 ;
    %load/vec4 v0xd6ed60_0;
    %store/vec4 v0xd6ebe0_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0xd6d830;
T_48 ;
    %wait E_0xd6dee0;
    %load/vec4 v0xd6e8e0_0;
    %assign/vec4 v0xd6f170_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0xd6d830;
T_49 ;
    %wait E_0xd6de80;
    %load/vec4 v0xd6f170_0;
    %assign/vec4 v0xd6f230_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0xd6d830;
T_50 ;
    %wait E_0xd6db90;
    %load/vec4 v0xd6f230_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_50.0, 9;
    %load/vec4 v0xd6eee0_0;
    %jmp/1 T_50.1, 9;
T_50.0 ; End of true expr.
    %load/vec4 v0xd6efa0_0;
    %jmp/0 T_50.1, 9;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0xd6ee20_0, 0, 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0xd74720;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd77a60_0, 0, 32;
T_51.0 ;
    %load/vec4 v0xd77a60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_51.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd77a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0xd77a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd77a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0xd77a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd77a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0xd77a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd77a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0xd77a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd77a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0xd77a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd77a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0xd77a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd77a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0xd77a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd77a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0xd77a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd77a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0xd77a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd77a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0xd77a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd77a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0xd77a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd77a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0xd77a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd77a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0xd77a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd77a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0xd77a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd77a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0xd77a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd77a60_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0xd77a60_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 0, 4;
    %load/vec4 v0xd77a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd77a60_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %end;
    .thread T_51;
    .scope S_0xd74720;
T_52 ;
    %wait E_0xd765b0;
    %load/vec4 v0xd778c0_0;
    %load/vec4 v0xd77640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0xd77980_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0xd777e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0xd774a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 0, 4;
T_52.2 ;
    %load/vec4 v0xd77980_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0xd777e0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0xd774a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 4, 5;
T_52.4 ;
    %load/vec4 v0xd77980_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v0xd777e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xd774a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 4, 5;
T_52.6 ;
    %load/vec4 v0xd77980_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %load/vec4 v0xd777e0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xd774a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 4, 5;
T_52.8 ;
    %load/vec4 v0xd77980_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.10, 8;
    %load/vec4 v0xd777e0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0xd774a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 4, 5;
T_52.10 ;
    %load/vec4 v0xd77980_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.12, 8;
    %load/vec4 v0xd777e0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0xd774a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 4, 5;
T_52.12 ;
    %load/vec4 v0xd77980_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.14, 8;
    %load/vec4 v0xd777e0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0xd774a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 4, 5;
T_52.14 ;
    %load/vec4 v0xd77980_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.16, 8;
    %load/vec4 v0xd777e0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0xd774a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 4, 5;
T_52.16 ;
    %load/vec4 v0xd77980_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.18, 8;
    %load/vec4 v0xd777e0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0xd774a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 4, 5;
T_52.18 ;
    %load/vec4 v0xd77980_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.20, 8;
    %load/vec4 v0xd777e0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0xd774a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 4, 5;
T_52.20 ;
    %load/vec4 v0xd77980_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.22, 8;
    %load/vec4 v0xd777e0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0xd774a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 4, 5;
T_52.22 ;
    %load/vec4 v0xd77980_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.24, 8;
    %load/vec4 v0xd777e0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0xd774a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 4, 5;
T_52.24 ;
    %load/vec4 v0xd77980_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.26, 8;
    %load/vec4 v0xd777e0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0xd774a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 4, 5;
T_52.26 ;
    %load/vec4 v0xd77980_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.28, 8;
    %load/vec4 v0xd777e0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0xd774a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 4, 5;
T_52.28 ;
    %load/vec4 v0xd77980_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.30, 8;
    %load/vec4 v0xd777e0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0xd774a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 4, 5;
T_52.30 ;
    %load/vec4 v0xd77980_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.32, 8;
    %load/vec4 v0xd777e0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0xd774a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd77b40, 4, 5;
T_52.32 ;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0xd74720;
T_53 ;
    %wait E_0xd76530;
    %load/vec4 v0xd77300_0;
    %load/vec4 v0xd77030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0xd76e80_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0xd77b40, 4;
    %load/vec4 v0xd773c0_0;
    %inv;
    %and;
    %assign/vec4 v0xd77220_0, 0;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0xd78840;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd7bc40_0, 0, 32;
T_54.0 ;
    %load/vec4 v0xd7bc40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7bc40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0xd7bc40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7bc40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0xd7bc40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7bc40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0xd7bc40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7bc40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0xd7bc40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7bc40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0xd7bc40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7bc40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0xd7bc40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7bc40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0xd7bc40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7bc40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0xd7bc40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7bc40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0xd7bc40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7bc40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0xd7bc40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7bc40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0xd7bc40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7bc40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0xd7bc40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7bc40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0xd7bc40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7bc40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0xd7bc40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7bc40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0xd7bc40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7bc40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0xd7bc40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 0, 4;
    %load/vec4 v0xd7bc40_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd7bc40_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %end;
    .thread T_54;
    .scope S_0xd78840;
T_55 ;
    %wait E_0xd7a790;
    %load/vec4 v0xd7baa0_0;
    %load/vec4 v0xd7b820_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0xd7bb60_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0xd7b9c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0xd7b680_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 0, 4;
T_55.2 ;
    %load/vec4 v0xd7bb60_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v0xd7b9c0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0xd7b680_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 4, 5;
T_55.4 ;
    %load/vec4 v0xd7bb60_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v0xd7b9c0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xd7b680_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 4, 5;
T_55.6 ;
    %load/vec4 v0xd7bb60_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %load/vec4 v0xd7b9c0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xd7b680_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 4, 5;
T_55.8 ;
    %load/vec4 v0xd7bb60_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.10, 8;
    %load/vec4 v0xd7b9c0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0xd7b680_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 4, 5;
T_55.10 ;
    %load/vec4 v0xd7bb60_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.12, 8;
    %load/vec4 v0xd7b9c0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0xd7b680_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 4, 5;
T_55.12 ;
    %load/vec4 v0xd7bb60_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.14, 8;
    %load/vec4 v0xd7b9c0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0xd7b680_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 4, 5;
T_55.14 ;
    %load/vec4 v0xd7bb60_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %load/vec4 v0xd7b9c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0xd7b680_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 4, 5;
T_55.16 ;
    %load/vec4 v0xd7bb60_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.18, 8;
    %load/vec4 v0xd7b9c0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0xd7b680_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 4, 5;
T_55.18 ;
    %load/vec4 v0xd7bb60_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.20, 8;
    %load/vec4 v0xd7b9c0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0xd7b680_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 4, 5;
T_55.20 ;
    %load/vec4 v0xd7bb60_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.22, 8;
    %load/vec4 v0xd7b9c0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0xd7b680_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 4, 5;
T_55.22 ;
    %load/vec4 v0xd7bb60_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.24, 8;
    %load/vec4 v0xd7b9c0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0xd7b680_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 4, 5;
T_55.24 ;
    %load/vec4 v0xd7bb60_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.26, 8;
    %load/vec4 v0xd7b9c0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0xd7b680_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 4, 5;
T_55.26 ;
    %load/vec4 v0xd7bb60_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.28, 8;
    %load/vec4 v0xd7b9c0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0xd7b680_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 4, 5;
T_55.28 ;
    %load/vec4 v0xd7bb60_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.30, 8;
    %load/vec4 v0xd7b9c0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0xd7b680_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 4, 5;
T_55.30 ;
    %load/vec4 v0xd7bb60_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.32, 8;
    %load/vec4 v0xd7b9c0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0xd7b680_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7bd20, 4, 5;
T_55.32 ;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0xd78840;
T_56 ;
    %wait E_0xd7a710;
    %load/vec4 v0xd7b4e0_0;
    %load/vec4 v0xd7b210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0xd7b060_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0xd7bd20, 4;
    %load/vec4 v0xd7b5a0_0;
    %inv;
    %and;
    %assign/vec4 v0xd7b400_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0xd7ca30;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd7fe30_0, 0, 32;
T_57.0 ;
    %load/vec4 v0xd7fe30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_57.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7fe30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0xd7fe30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7fe30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0xd7fe30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7fe30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0xd7fe30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7fe30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0xd7fe30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7fe30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0xd7fe30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7fe30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0xd7fe30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7fe30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0xd7fe30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7fe30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0xd7fe30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7fe30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0xd7fe30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7fe30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0xd7fe30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7fe30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0xd7fe30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7fe30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0xd7fe30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7fe30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0xd7fe30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7fe30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0xd7fe30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7fe30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0xd7fe30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xd7fe30_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0xd7fe30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 0, 4;
    %load/vec4 v0xd7fe30_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd7fe30_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_0xd7ca30;
T_58 ;
    %wait E_0xd7e980;
    %load/vec4 v0xd7fc90_0;
    %load/vec4 v0xd7fa10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0xd7fd50_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0xd7fbb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0xd7f870_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 0, 4;
T_58.2 ;
    %load/vec4 v0xd7fd50_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v0xd7fbb0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0xd7f870_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 4, 5;
T_58.4 ;
    %load/vec4 v0xd7fd50_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %load/vec4 v0xd7fbb0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xd7f870_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 4, 5;
T_58.6 ;
    %load/vec4 v0xd7fd50_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.8, 8;
    %load/vec4 v0xd7fbb0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xd7f870_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 4, 5;
T_58.8 ;
    %load/vec4 v0xd7fd50_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.10, 8;
    %load/vec4 v0xd7fbb0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0xd7f870_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 4, 5;
T_58.10 ;
    %load/vec4 v0xd7fd50_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.12, 8;
    %load/vec4 v0xd7fbb0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0xd7f870_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 4, 5;
T_58.12 ;
    %load/vec4 v0xd7fd50_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.14, 8;
    %load/vec4 v0xd7fbb0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0xd7f870_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 4, 5;
T_58.14 ;
    %load/vec4 v0xd7fd50_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.16, 8;
    %load/vec4 v0xd7fbb0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0xd7f870_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 4, 5;
T_58.16 ;
    %load/vec4 v0xd7fd50_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.18, 8;
    %load/vec4 v0xd7fbb0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0xd7f870_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 4, 5;
T_58.18 ;
    %load/vec4 v0xd7fd50_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.20, 8;
    %load/vec4 v0xd7fbb0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0xd7f870_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 4, 5;
T_58.20 ;
    %load/vec4 v0xd7fd50_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.22, 8;
    %load/vec4 v0xd7fbb0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0xd7f870_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 4, 5;
T_58.22 ;
    %load/vec4 v0xd7fd50_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.24, 8;
    %load/vec4 v0xd7fbb0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0xd7f870_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 4, 5;
T_58.24 ;
    %load/vec4 v0xd7fd50_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.26, 8;
    %load/vec4 v0xd7fbb0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0xd7f870_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 4, 5;
T_58.26 ;
    %load/vec4 v0xd7fd50_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.28, 8;
    %load/vec4 v0xd7fbb0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0xd7f870_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 4, 5;
T_58.28 ;
    %load/vec4 v0xd7fd50_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.30, 8;
    %load/vec4 v0xd7fbb0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0xd7f870_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 4, 5;
T_58.30 ;
    %load/vec4 v0xd7fd50_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.32, 8;
    %load/vec4 v0xd7fbb0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0xd7f870_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xd7ff10, 4, 5;
T_58.32 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0xd7ca30;
T_59 ;
    %wait E_0xd7e900;
    %load/vec4 v0xd7f6d0_0;
    %load/vec4 v0xd7f400_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0xd7f250_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0xd7ff10, 4;
    %load/vec4 v0xd7f790_0;
    %inv;
    %and;
    %assign/vec4 v0xd7f5f0_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0xd82d90;
T_60 ;
    %wait E_0xd816a0;
    %load/vec4 v0xd834e0_0;
    %pad/u 32;
    %cmpi/e 799999, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_60.0, 8;
    %pushi/vec4 0, 0, 20;
    %jmp/1 T_60.1, 8;
T_60.0 ; End of true expr.
    %load/vec4 v0xd834e0_0;
    %addi 1, 0, 20;
    %jmp/0 T_60.1, 8;
 ; End of false expr.
    %blend;
T_60.1;
    %assign/vec4 v0xd834e0_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0xd82d90;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd831a0_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0xd82d90;
T_62 ;
    %wait E_0xd83120;
    %load/vec4 v0xd831a0_0;
    %inv;
    %assign/vec4 v0xd831a0_0, 0;
    %jmp T_62;
    .thread T_62;
    .scope S_0xd80f00;
T_63 ;
    %wait E_0xd810f0;
    %load/vec4 v0xd81250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_63.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xd81310_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0xd81310_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xd81310_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0xd84440;
T_64 ;
    %wait E_0xd83910;
    %ix/getv 4, v0xd84730_0;
    %load/vec4a v0xd84970, 4;
    %assign/vec4 v0xd848d0_0, 0;
    %jmp T_64;
    .thread T_64;
    .scope S_0xd84440;
T_65 ;
    %vpi_call 7 37 "$readmemh", P_0xd84610, v0xd84970 {0 0 0};
    %end;
    .thread T_65;
    .scope S_0xd83d60;
T_66 ;
    %wait E_0xd83910;
    %ix/getv 4, v0xd84070_0;
    %load/vec4a v0xd84300, 4;
    %assign/vec4 v0xd84260_0, 0;
    %jmp T_66;
    .thread T_66;
    .scope S_0xd83d60;
T_67 ;
    %vpi_call 7 37 "$readmemh", P_0xd83ee0, v0xd84300 {0 0 0};
    %end;
    .thread T_67;
    .scope S_0xd83630;
T_68 ;
    %wait E_0xd83910;
    %ix/getv 4, v0xd83a00_0;
    %load/vec4a v0xd83c20, 4;
    %assign/vec4 v0xd83b80_0, 0;
    %jmp T_68;
    .thread T_68;
    .scope S_0xd83630;
T_69 ;
    %vpi_call 7 37 "$readmemh", P_0xd83800, v0xd83c20 {0 0 0};
    %end;
    .thread T_69;
    .scope S_0xd82450;
T_70 ;
    %wait E_0xd816a0;
    %load/vec4 v0xd82c00_0;
    %pad/u 32;
    %cmpi/e 79999999, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_70.0, 8;
    %pushi/vec4 0, 0, 27;
    %jmp/1 T_70.1, 8;
T_70.0 ; End of true expr.
    %load/vec4 v0xd82c00_0;
    %addi 1, 0, 27;
    %jmp/0 T_70.1, 8;
 ; End of false expr.
    %blend;
T_70.1;
    %assign/vec4 v0xd82c00_0, 0;
    %jmp T_70;
    .thread T_70;
    .scope S_0xd82450;
T_71 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd828d0_0, 0, 1;
    %end;
    .thread T_71;
    .scope S_0xd82450;
T_72 ;
    %wait E_0xd82850;
    %load/vec4 v0xd828d0_0;
    %inv;
    %assign/vec4 v0xd828d0_0, 0;
    %jmp T_72;
    .thread T_72;
    .scope S_0xd887b0;
T_73 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd88b70_0, 0, 1;
    %end;
    .thread T_73;
    .scope S_0xd887b0;
T_74 ;
    %wait E_0xd838d0;
    %load/vec4 v0xd88c40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_74.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd88b70_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0xd88ad0_0;
    %assign/vec4 v0xd88b70_0, 0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0xd81480;
T_75 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd81800_0, 0, 1;
    %end;
    .thread T_75;
    .scope S_0xd81480;
T_76 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd81720_0, 0, 1;
    %end;
    .thread T_76;
    .scope S_0xd81480;
T_77 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0xd81990_0, 0, 17;
    %end;
    .thread T_77;
    .scope S_0xd81480;
T_78 ;
    %wait E_0xd816a0;
    %load/vec4 v0xd81800_0;
    %load/vec4 v0xd81a70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0xd81990_0, 0;
    %load/vec4 v0xd81a70_0;
    %assign/vec4 v0xd81800_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0xd81990_0;
    %parti/s 1, 16, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_78.2, 4;
    %load/vec4 v0xd81990_0;
    %addi 1, 0, 17;
    %assign/vec4 v0xd81990_0, 0;
    %jmp T_78.3;
T_78.2 ;
    %load/vec4 v0xd81800_0;
    %assign/vec4 v0xd81720_0, 0;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0xd81cc0;
T_79 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd81fa0_0, 0, 1;
    %end;
    .thread T_79;
    .scope S_0xd81cc0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd81ee0_0, 0, 1;
    %end;
    .thread T_80;
    .scope S_0xd81cc0;
T_81 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0xd82160_0, 0, 17;
    %end;
    .thread T_81;
    .scope S_0xd81cc0;
T_82 ;
    %wait E_0xd816a0;
    %load/vec4 v0xd81fa0_0;
    %load/vec4 v0xd82200_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0xd82160_0, 0;
    %load/vec4 v0xd82200_0;
    %assign/vec4 v0xd81fa0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0xd82160_0;
    %parti/s 1, 16, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_82.2, 4;
    %load/vec4 v0xd82160_0;
    %addi 1, 0, 17;
    %assign/vec4 v0xd82160_0, 0;
    %jmp T_82.3;
T_82.2 ;
    %load/vec4 v0xd81fa0_0;
    %assign/vec4 v0xd81ee0_0, 0;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0xd87400;
T_83 ;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0xd88310_0, 0, 8;
    %end;
    .thread T_83;
    .scope S_0xd87400;
T_84 ;
    %wait E_0xd816a0;
    %load/vec4 v0xd88250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_84.0, 4;
    %load/vec4 v0xd88310_0;
    %assign/vec4 v0xd883f0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0xd87ed0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_84.2, 5;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0xd883f0_0, 0;
    %jmp T_84.3;
T_84.2 ;
    %load/vec4 v0xd87ed0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_84.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xd883f0_0, 0;
    %jmp T_84.5;
T_84.4 ;
    %load/vec4 v0xd87ed0_0;
    %assign/vec4 v0xd883f0_0, 0;
    %load/vec4 v0xd87ed0_0;
    %assign/vec4 v0xd88310_0, 0;
T_84.5 ;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0xd87400;
T_85 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xd88170_0, 0, 7;
    %end;
    .thread T_85;
    .scope S_0xd87400;
T_86 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd88670_0, 0, 1;
    %end;
    .thread T_86;
    .scope S_0xd87400;
T_87 ;
    %wait E_0xd816a0;
    %load/vec4 v0xd88170_0;
    %pad/u 32;
    %pushi/vec4 92, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0xd88670_0, 0;
    %jmp T_87;
    .thread T_87;
    .scope S_0xd87400;
T_88 ;
    %wait E_0xd816a0;
    %load/vec4 v0xd88670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd88170_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0xd88170_0;
    %addi 1, 0, 7;
    %assign/vec4 v0xd88170_0, 0;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0xd87400;
T_89 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0xd87fc0_0, 0, 11;
    %end;
    .thread T_89;
    .scope S_0xd87400;
T_90 ;
    %wait E_0xd816a0;
    %load/vec4 v0xd88670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0xd87fc0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0xd87fc0_0, 0;
T_90.0 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0xd87400;
T_91 ;
    %wait E_0xd816a0;
    %load/vec4 v0xd87fc0_0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0xd884d0_0;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0xd885b0_0, 0;
    %jmp T_91;
    .thread T_91;
    .scope S_0xd85f20;
T_92 ;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0xd86f60_0, 0, 8;
    %end;
    .thread T_92;
    .scope S_0xd85f20;
T_93 ;
    %wait E_0xd816a0;
    %load/vec4 v0xd86ea0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.0, 4;
    %load/vec4 v0xd86f60_0;
    %assign/vec4 v0xd87040_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0xd86a10_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_93.2, 5;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0xd87040_0, 0;
    %jmp T_93.3;
T_93.2 ;
    %load/vec4 v0xd86a10_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_93.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xd87040_0, 0;
    %jmp T_93.5;
T_93.4 ;
    %load/vec4 v0xd86a10_0;
    %assign/vec4 v0xd87040_0, 0;
    %load/vec4 v0xd86a10_0;
    %assign/vec4 v0xd86f60_0, 0;
T_93.5 ;
T_93.3 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0xd85f20;
T_94 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xd86dc0_0, 0, 7;
    %end;
    .thread T_94;
    .scope S_0xd85f20;
T_95 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd872c0_0, 0, 1;
    %end;
    .thread T_95;
    .scope S_0xd85f20;
T_96 ;
    %wait E_0xd816a0;
    %load/vec4 v0xd86dc0_0;
    %pad/u 32;
    %pushi/vec4 92, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0xd872c0_0, 0;
    %jmp T_96;
    .thread T_96;
    .scope S_0xd85f20;
T_97 ;
    %wait E_0xd816a0;
    %load/vec4 v0xd872c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd86dc0_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0xd86dc0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0xd86dc0_0, 0;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0xd85f20;
T_98 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0xd86b00_0, 0, 11;
    %end;
    .thread T_98;
    .scope S_0xd85f20;
T_99 ;
    %wait E_0xd816a0;
    %load/vec4 v0xd872c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %load/vec4 v0xd86b00_0;
    %addi 1, 0, 11;
    %assign/vec4 v0xd86b00_0, 0;
T_99.0 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0xd85f20;
T_100 ;
    %wait E_0xd816a0;
    %load/vec4 v0xd86b00_0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0xd87120_0;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0xd87200_0, 0;
    %jmp T_100;
    .thread T_100;
    .scope S_0xd84ab0;
T_101 ;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0xd85a80_0, 0, 8;
    %end;
    .thread T_101;
    .scope S_0xd84ab0;
T_102 ;
    %wait E_0xd816a0;
    %load/vec4 v0xd859c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_102.0, 4;
    %load/vec4 v0xd85a80_0;
    %assign/vec4 v0xd85b60_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0xd85690_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_102.2, 5;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0xd85b60_0, 0;
    %jmp T_102.3;
T_102.2 ;
    %load/vec4 v0xd85690_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_102.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xd85b60_0, 0;
    %jmp T_102.5;
T_102.4 ;
    %load/vec4 v0xd85690_0;
    %assign/vec4 v0xd85b60_0, 0;
    %load/vec4 v0xd85690_0;
    %assign/vec4 v0xd85a80_0, 0;
T_102.5 ;
T_102.3 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0xd84ab0;
T_103 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xd858e0_0, 0, 7;
    %end;
    .thread T_103;
    .scope S_0xd84ab0;
T_104 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd85de0_0, 0, 1;
    %end;
    .thread T_104;
    .scope S_0xd84ab0;
T_105 ;
    %wait E_0xd816a0;
    %load/vec4 v0xd858e0_0;
    %pad/u 32;
    %pushi/vec4 92, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0xd85de0_0, 0;
    %jmp T_105;
    .thread T_105;
    .scope S_0xd84ab0;
T_106 ;
    %wait E_0xd816a0;
    %load/vec4 v0xd85de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xd858e0_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0xd858e0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0xd858e0_0, 0;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0xd84ab0;
T_107 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0xd85780_0, 0, 11;
    %end;
    .thread T_107;
    .scope S_0xd84ab0;
T_108 ;
    %wait E_0xd816a0;
    %load/vec4 v0xd85de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %load/vec4 v0xd85780_0;
    %addi 1, 0, 11;
    %assign/vec4 v0xd85780_0, 0;
T_108.0 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0xd84ab0;
T_109 ;
    %wait E_0xd816a0;
    %load/vec4 v0xd85780_0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0xd85c40_0;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0xd85d20_0, 0;
    %jmp T_109;
    .thread T_109;
    .scope S_0xc8b580;
T_110 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0xd8a030_0, 0, 22;
    %end;
    .thread T_110;
    .scope S_0xc8b580;
T_111 ;
    %wait E_0xd83fe0;
    %load/vec4 v0xd8a030_0;
    %addi 1, 0, 22;
    %assign/vec4 v0xd8a030_0, 0;
    %jmp T_111;
    .thread T_111;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "/home/jcarolinares/.apio/packages/toolchain-iverilog/vlib/cells_sim.v";
    "doodle_line_follower.v";
    "counter.v";
    "debouncer.v";
    "pump_bits.v";
    "rom.v";
    "servopwm.v";
    "flip-flop-b.v";
    "prescaler.v";
