{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1677378487984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1677378487985 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BCDcount 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"BCDcount\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1677378487995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677378488042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677378488042 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1677378488322 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1677378488351 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1677378488806 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1677378493243 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK_50~inputCLKENA0 29 global CLKCTRL_G6 " "CLK_50~inputCLKENA0 with 29 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1677378493353 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1677378493353 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677378493353 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1677378493356 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677378493357 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677378493358 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1677378493358 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1677378493358 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1677378493359 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "The Timing Analyzer is analyzing 45 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1677378494011 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCDcount.sdc " "Synopsys Design Constraints File file not found: 'BCDcount.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1677378494012 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1677378494012 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~10\|combout " "Node \"AM_PM_Flag~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494015 ""} { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~2\|datad " "Node \"AM_PM_Flag~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494015 ""} { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~2\|combout " "Node \"AM_PM_Flag~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494015 ""} { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~10\|datae " "Node \"AM_PM_Flag~10\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494015 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494015 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[3\]~14\|combout " "Node \"ML_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494015 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~28\|datac " "Node \"ML_Digit~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494015 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~28\|combout " "Node \"ML_Digit~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494015 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[3\]~14\|datad " "Node \"ML_Digit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494015 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494015 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[2\]~10\|combout " "Node \"ML_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~27\|datac " "Node \"ML_Digit~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~27\|combout " "Node \"ML_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[2\]~10\|datad " "Node \"ML_Digit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[1\]~6\|combout " "Node \"ML_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~26\|datac " "Node \"ML_Digit~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~26\|combout " "Node \"ML_Digit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[1\]~6\|datad " "Node \"ML_Digit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[0\]~2\|combout " "Node \"ML_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~25\|datac " "Node \"ML_Digit~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~25\|combout " "Node \"ML_Digit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[0\]~2\|datad " "Node \"ML_Digit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[3\]~14\|combout " "Node \"SL_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~27\|datac " "Node \"SL_Digit~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~27\|combout " "Node \"SL_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[3\]~14\|datad " "Node \"SL_Digit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[2\]~10\|combout " "Node \"SL_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~26\|datac " "Node \"SL_Digit~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~26\|combout " "Node \"SL_Digit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[2\]~10\|datad " "Node \"SL_Digit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[1\]~6\|combout " "Node \"SL_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~25\|datac " "Node \"SL_Digit~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~25\|combout " "Node \"SL_Digit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[1\]~6\|datad " "Node \"SL_Digit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[0\]~2\|combout " "Node \"SL_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~24\|datac " "Node \"SL_Digit~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~24\|combout " "Node \"SL_Digit~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[0\]~2\|datad " "Node \"SL_Digit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494016 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[3\]~14\|combout " "Node \"SH_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~32\|datac " "Node \"SH_Digit~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~32\|combout " "Node \"SH_Digit~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[3\]~14\|datad " "Node \"SH_Digit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494017 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[2\]~10\|combout " "Node \"SH_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~31\|datac " "Node \"SH_Digit~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~31\|combout " "Node \"SH_Digit~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[2\]~10\|datad " "Node \"SH_Digit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494017 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[1\]~6\|combout " "Node \"SH_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~30\|datac " "Node \"SH_Digit~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~30\|combout " "Node \"SH_Digit~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[1\]~6\|datad " "Node \"SH_Digit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494017 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[0\]~2\|combout " "Node \"SH_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~29\|datac " "Node \"SH_Digit~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~29\|combout " "Node \"SH_Digit~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[0\]~2\|datad " "Node \"SH_Digit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494017 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[3\]~14\|combout " "Node \"MH_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~30\|datac " "Node \"MH_Digit~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~30\|combout " "Node \"MH_Digit~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[3\]~14\|datad " "Node \"MH_Digit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494017 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494017 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[2\]~10\|combout " "Node \"MH_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~29\|datac " "Node \"MH_Digit~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~29\|combout " "Node \"MH_Digit~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[2\]~10\|datad " "Node \"MH_Digit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494018 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[1\]~6\|combout " "Node \"MH_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~28\|datac " "Node \"MH_Digit~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~28\|combout " "Node \"MH_Digit~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[1\]~6\|datad " "Node \"MH_Digit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494018 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[0\]~2\|combout " "Node \"MH_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~27\|datac " "Node \"MH_Digit~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~27\|combout " "Node \"MH_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[0\]~2\|datad " "Node \"MH_Digit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494018 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HH_Digit\[1\]~2\|combout " "Node \"HH_Digit\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~14\|datab " "Node \"HH_Digit~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~14\|combout " "Node \"HH_Digit~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit\[1\]~2\|datad " "Node \"HH_Digit\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494018 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HH_Digit\[0\]~6\|combout " "Node \"HH_Digit\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~16\|datab " "Node \"HH_Digit~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~16\|combout " "Node \"HH_Digit~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit\[0\]~6\|datad " "Node \"HH_Digit\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494018 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[3\]~2\|combout " "Node \"HL_Digit\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~25\|datab " "Node \"HL_Digit~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~25\|combout " "Node \"HL_Digit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[3\]~2\|datad " "Node \"HL_Digit\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494018 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[2\]~6\|combout " "Node \"HL_Digit\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~27\|datab " "Node \"HL_Digit~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~27\|combout " "Node \"HL_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[2\]~6\|datad " "Node \"HL_Digit\[2\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494018 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494018 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[1\]~10\|combout " "Node \"HL_Digit\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494019 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~29\|datab " "Node \"HL_Digit~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494019 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~29\|combout " "Node \"HL_Digit~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494019 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[1\]~10\|datad " "Node \"HL_Digit\[1\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494019 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494019 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[0\]~14\|combout " "Node \"HL_Digit\[0\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494019 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~30\|datac " "Node \"HL_Digit~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494019 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~30\|combout " "Node \"HL_Digit~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494019 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[0\]~14\|datad " "Node \"HL_Digit\[0\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677378494019 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 48 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677378494019 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1677378494022 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1677378494023 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1677378494024 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1677378494029 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1677378494029 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1677378494029 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677378494099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1677378496459 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1677378496716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677378497645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1677378498618 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1677378499601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677378499601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1677378500793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1677378503928 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1677378503928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1677378514331 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1677378514331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677378514335 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.25 " "Total time spent on timing analysis during the Fitter is 1.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1677378516449 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677378516464 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677378517034 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677378517035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677378517593 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677378521652 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/output_files/BCDcount.fit.smsg " "Generated suppressed messages file C:/Users/mmwil/Desktop/CPEN 312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/output_files/BCDcount.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1677378521921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 120 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6271 " "Peak virtual memory: 6271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677378522520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 18:28:42 2023 " "Processing ended: Sat Feb 25 18:28:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677378522520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677378522520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677378522520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1677378522520 ""}
