Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: stopwatch_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stopwatch_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stopwatch_top"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : stopwatch_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/kv/EE 324/STOP/sev.v" into library work
Parsing module <sev_seg_display>.
Analyzing Verilog file "/home/kv/EE 324/STOP/controller.v" into library work
Parsing module <stopwatch_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <stopwatch_top>.

Elaborating module <sev_seg_display>.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/STOP/sev.v" Line 49: Result of 19-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/STOP/controller.v" Line 210: Result of 20-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/STOP/controller.v" Line 240: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/STOP/controller.v" Line 244: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/STOP/controller.v" Line 247: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/STOP/controller.v" Line 251: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/STOP/controller.v" Line 255: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/STOP/controller.v" Line 273: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/STOP/controller.v" Line 277: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/STOP/controller.v" Line 280: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/STOP/controller.v" Line 284: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/kv/EE 324/STOP/controller.v" Line 288: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stopwatch_top>.
    Related source file is "/home/kv/EE 324/STOP/controller.v".
    Found 2-bit register for signal <current>.
    Found 2-bit register for signal <sel>.
    Found 19-bit register for signal <ticker>.
    Found 4-bit register for signal <count0>.
    Found 4-bit register for signal <count1>.
    Found 4-bit register for signal <count2>.
    Found 4-bit register for signal <count3>.
    Found 1-bit register for signal <startTemp3>.
    Found 1-bit register for signal <stopTemp2>.
    Found 1-bit register for signal <stopTemp3>.
    Found 1-bit register for signal <incTemp2>.
    Found 1-bit register for signal <incTemp3>.
    Found 4-bit register for signal <ld>.
    Found 1-bit register for signal <startTemp2>.
    Found finite state machine <FSM_0> for signal <current>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 19-bit adder for signal <ticker[18]_GND_1_o_add_24_OUT> created at line 210.
    Found 4-bit adder for signal <led[3]_GND_1_o_add_62_OUT> created at line 273.
    Found 4-bit adder for signal <count3[3]_GND_1_o_add_63_OUT> created at line 277.
    Found 4-bit adder for signal <count2[3]_GND_1_o_add_66_OUT> created at line 280.
    Found 4-bit adder for signal <count1[3]_GND_1_o_add_70_OUT> created at line 284.
    Found 4-bit adder for signal <count0[3]_GND_1_o_add_75_OUT> created at line 288.
    Found 2-bit 4-to-1 multiplexer for signal <selNext> created at line 104.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <stopwatch_top> synthesized.

Synthesizing Unit <sev_seg_display>.
    Related source file is "/home/kv/EE 324/STOP/sev.v".
    Found 18-bit register for signal <count>.
    Found 18-bit adder for signal <count[17]_GND_2_o_add_0_OUT> created at line 49.
    Found 16x7-bit Read Only RAM for signal <temp>
    Found 4x5-bit Read Only RAM for signal <_n0031>
    Found 1-bit 4-to-1 multiplexer for signal <seg<3>> created at line 96.
    Found 1-bit 4-to-1 multiplexer for signal <seg<2>> created at line 96.
    Found 1-bit 4-to-1 multiplexer for signal <seg<1>> created at line 96.
    Found 1-bit 4-to-1 multiplexer for signal <seg<0>> created at line 96.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <sev_seg_display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x5-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 7
 18-bit adder                                          : 1
 19-bit adder                                          : 1
 4-bit adder                                           : 5
# Registers                                            : 14
 1-bit register                                        : 6
 18-bit register                                       : 1
 19-bit register                                       : 1
 2-bit register                                        : 1
 4-bit register                                        : 5
# Multiplexers                                         : 17
 1-bit 4-to-1 multiplexer                              : 4
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 3
 2-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <sev_seg_display>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0031> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 5-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_temp> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <seg>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <temp>          |          |
    -----------------------------------------------------------------------
Unit <sev_seg_display> synthesized (advanced).

Synthesizing (advanced) Unit <stopwatch_top>.
The following registers are absorbed into counter <ticker>: 1 register on signal <ticker>.
The following registers are absorbed into counter <count0>: 1 register on signal <count0>.
The following registers are absorbed into counter <count1>: 1 register on signal <count1>.
The following registers are absorbed into counter <count2>: 1 register on signal <count2>.
The following registers are absorbed into counter <count3>: 1 register on signal <count3>.
The following registers are absorbed into counter <led>: 1 register on signal <led>.
Unit <stopwatch_top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x5-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 7
 18-bit up counter                                     : 1
 19-bit up counter                                     : 1
 4-bit up counter                                      : 5
# Registers                                            : 8
 Flip-Flops                                            : 8
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 4-to-1 multiplexer                              : 4
 2-bit 2-to-1 multiplexer                              : 2
 2-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------

Optimizing unit <stopwatch_top> ...
WARNING:Xst:1710 - FF/Latch <ticker_17> (without init value) has a constant value of 0 in block <stopwatch_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ticker_18> (without init value) has a constant value of 0 in block <stopwatch_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stopwatch_top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 65
 Flip-Flops                                            : 65

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : stopwatch_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 191
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 33
#      LUT2                        : 6
#      LUT3                        : 8
#      LUT4                        : 12
#      LUT5                        : 13
#      LUT6                        : 46
#      MUXCY                       : 33
#      VCC                         : 1
#      XORCY                       : 35
# FlipFlops/Latches                : 65
#      FD                          : 6
#      FDC                         : 39
#      FDCE                        : 16
#      FDE                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 4
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              65  out of  18224     0%  
 Number of Slice LUTs:                  121  out of   9112     1%  
    Number used as Logic:               121  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    125
   Number with an unused Flip Flop:      60  out of    125    48%  
   Number with an unused LUT:             4  out of    125     3%  
   Number of fully used LUT-FF pairs:    61  out of    125    48%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 65    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.172ns (Maximum Frequency: 162.022MHz)
   Minimum input arrival time before clock: 5.221ns
   Maximum output required time after clock: 9.441ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 6.172ns (frequency: 162.022MHz)
  Total number of paths / destination ports: 2141 / 82
-------------------------------------------------------------------------
Delay:               6.172ns (Levels of Logic = 4)
  Source:            ticker_11 (FF)
  Destination:       ticker_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: ticker_11 to ticker_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   1.196  ticker_11 (ticker_11)
     LUT5:I0->O           19   0.254   1.489  click<18>3 (click<18>2)
     LUT3:I0->O            1   0.235   0.682  click<18>4 (click)
     LUT6:I5->O           17   0.254   1.209  _n0198_inv1 (_n0198_inv)
     LUT6:I5->O            1   0.254   0.000  ticker_16_rstpot (ticker_16_rstpot)
     FDC:D                     0.074          ticker_16
    ----------------------------------------
    Total                      6.172ns (1.596ns logic, 4.576ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 62 / 62
-------------------------------------------------------------------------
Offset:              5.221ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       led_1 (FF)
  Destination Clock: clock rising

  Data Path: reset to led_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            56   1.328   2.096  reset_IBUF (reset_IBUF)
     LUT3:I0->O            4   0.235   1.234  _n0286_inv1_SW1 (N2)
     LUT6:I1->O            1   0.254   0.000  led_1_dpot (led_1_dpot)
     FDE:D                     0.074          led_1
    ----------------------------------------
    Total                      5.221ns (1.891ns logic, 3.330ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 468 / 16
-------------------------------------------------------------------------
Offset:              9.441ns (Levels of Logic = 5)
  Source:            startTemp3 (FF)
  Destination:       d (PAD)
  Source Clock:      clock rising

  Data Path: startTemp3 to d
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.196  startTemp3 (startTemp3)
     LUT6:I1->O            1   0.254   0.682  Mmux_selNext21 (Mmux_selNext2)
     LUT5:I4->O           13   0.254   1.098  Mmux_selNext22 (selNext<1>)
     LUT6:I5->O            6   0.254   1.331  sSegDisplay/Mmux_seg<0>122 (sSegDisplay/seg<2>)
     LUT6:I0->O            1   0.254   0.681  sSegDisplay/Mram_temp31 (d_OBUF)
     OBUF:I->O                 2.912          d_OBUF (d)
    ----------------------------------------
    Total                      9.441ns (4.453ns logic, 4.988ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    6.172|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 8.62 secs
 
--> 


Total memory usage is 390956 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    2 (   0 filtered)

