#!/usr/bin/env python3
"""
æµ‹è¯•é«˜çº§ä¿®å¤æ•ˆæœ - é’ˆå¯¹ä¾èµ–å…³ç³»å’Œç¼–è¯‘é”™è¯¯ç†è§£
å¤ç°ç”¨æˆ·åˆ†æä¸­çš„å…·ä½“é—®é¢˜åœºæ™¯
"""

import sys
import asyncio
import logging
import tempfile
import shutil
from pathlib import Path

# æ·»åŠ é¡¹ç›®æ ¹ç›®å½•åˆ°Pythonè·¯å¾„
project_root = Path(__file__).parent
sys.path.insert(0, str(project_root))

from config.config import FrameworkConfig
from core.enhanced_centralized_coordinator import EnhancedCentralizedCoordinator
from extensions.test_driven_coordinator import TestDrivenCoordinator, TestDrivenConfig
from core.file_manager import get_file_manager, initialize_file_manager
from extensions.test_analyzer import TestAnalyzer
from extensions.verilog_dependency_analyzer import VerilogDependencyAnalyzer


def setup_logging():
    """è®¾ç½®è¯¦ç»†æ—¥å¿—"""
    logging.basicConfig(
        level=logging.INFO,
        format='%(asctime)s - %(name)s - %(levelname)s - %(message)s',
        handlers=[
            logging.StreamHandler(),
            logging.FileHandler('test_advanced_fixes.log')
        ]
    )


def create_problematic_design():
    """åˆ›å»ºç”¨æˆ·åˆ†æä¸­æåˆ°çš„problematicè®¾è®¡ï¼šç¼ºå°‘full_adderå­æ¨¡å—çš„simple_8bit_adder"""
    file_manager = get_file_manager()
    
    print("ğŸ—ï¸ åˆ›å»ºé—®é¢˜è®¾è®¡æ–‡ä»¶ï¼ˆç¼ºå°‘ä¾èµ–ï¼‰...")
    
    # åˆ›å»ºä¸€ä¸ªå¼•ç”¨äº†full_adderä½†æ²¡æœ‰å®šä¹‰çš„8ä½åŠ æ³•å™¨
    problematic_design = """module simple_8bit_adder(
    input [7:0] a, b,
    input cin,
    output [7:0] sum,
    output cout
);
    wire [7:0] carry;
    
    // å®ä¾‹åŒ–8ä¸ªfull_adderï¼Œä½†æ²¡æœ‰æä¾›full_adderçš„å®šä¹‰
    genvar i;
    generate
        for (i = 0; i < 8; i = i + 1) begin : adder_stage
            if (i == 0) begin
                full_adder fa (
                    .a(a[i]),
                    .b(b[i]), 
                    .cin(cin),
                    .sum(sum[i]),
                    .cout(carry[i])
                );
            end else begin
                full_adder fa (
                    .a(a[i]),
                    .b(b[i]),
                    .cin(carry[i-1]),
                    .sum(sum[i]),
                    .cout(carry[i])
                );
            end
        end
    endgenerate
    
    assign cout = carry[7];
endmodule"""

    design_file_ref = file_manager.save_file(
        content=problematic_design,
        filename="simple_8bit_adder_problematic.v",
        file_type="verilog",
        created_by="enhanced_real_verilog_agent",
        description="é—®é¢˜è®¾è®¡æ–‡ä»¶ - ç¼ºå°‘full_adderä¾èµ–"
    )
    
    print(f"  âœ… åˆ›å»ºé—®é¢˜è®¾è®¡æ–‡ä»¶: {design_file_ref.file_path}")
    
    return design_file_ref


def create_complete_design():
    """åˆ›å»ºå®Œæ•´çš„è®¾è®¡æ–‡ä»¶ï¼ˆåŒ…å«ä¾èµ–ï¼‰"""
    file_manager = get_file_manager()
    
    print("ğŸ”§ åˆ›å»ºå®Œæ•´è®¾è®¡æ–‡ä»¶ï¼ˆåŒ…å«ä¾èµ–ï¼‰...")
    
    # åˆ›å»ºåŒ…å«full_adderå®šä¹‰çš„å®Œæ•´è®¾è®¡
    complete_design = """// Full Adder module definition
module full_adder(
    input a, b, cin,
    output sum, cout
);
    assign sum = a ^ b ^ cin;
    assign cout = (a & b) | (b & cin) | (a & cin);
endmodule

// 8-bit adder using full_adder modules
module simple_8bit_adder(
    input [7:0] a, b,
    input cin,
    output [7:0] sum,
    output cout
);
    wire [7:0] carry;
    
    // å®ä¾‹åŒ–8ä¸ªfull_adder
    genvar i;
    generate
        for (i = 0; i < 8; i = i + 1) begin : adder_stage
            if (i == 0) begin
                full_adder fa (
                    .a(a[i]),
                    .b(b[i]), 
                    .cin(cin),
                    .sum(sum[i]),
                    .cout(carry[i])
                );
            end else begin
                full_adder fa (
                    .a(a[i]),
                    .b(b[i]),
                    .cin(carry[i-1]),
                    .sum(sum[i]),
                    .cout(carry[i])
                );
            end
        end
    endgenerate
    
    assign cout = carry[7];
endmodule"""

    complete_file_ref = file_manager.save_file(
        content=complete_design,
        filename="simple_8bit_adder_complete.v",
        file_type="verilog",
        created_by="enhanced_real_verilog_agent",
        description="å®Œæ•´è®¾è®¡æ–‡ä»¶ - åŒ…å«full_adderä¾èµ–"
    )
    
    print(f"  âœ… åˆ›å»ºå®Œæ•´è®¾è®¡æ–‡ä»¶: {complete_file_ref.file_path}")
    
    return complete_file_ref


def create_testbench():
    """åˆ›å»ºæµ‹è¯•å°æ–‡ä»¶"""
    file_manager = get_file_manager()
    
    print("ğŸ§ª åˆ›å»ºæµ‹è¯•å°æ–‡ä»¶...")
    
    testbench_content = """module simple_8bit_adder_tb;
    reg [7:0] a, b;
    reg cin;
    wire [7:0] sum;
    wire cout;
    
    // å®ä¾‹åŒ–è¢«æµ‹è¯•æ¨¡å—
    simple_8bit_adder uut (
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout)
    );
    
    initial begin
        $dumpfile("simple_8bit_adder.vcd");
        $dumpvars(0, simple_8bit_adder_tb);
        
        // æµ‹è¯•ç”¨ä¾‹
        $display("å¼€å§‹8ä½åŠ æ³•å™¨æµ‹è¯•...");
        
        // æµ‹è¯•1: ç®€å•åŠ æ³•
        a = 8'h0F; b = 8'h10; cin = 0; #10;
        $display("Test 1: %h + %h + %b = %h (cout=%b)", a, b, cin, sum, cout);
        
        // æµ‹è¯•2: å¸¦è¿›ä½
        a = 8'hFF; b = 8'h01; cin = 0; #10;
        $display("Test 2: %h + %h + %b = %h (cout=%b)", a, b, cin, sum, cout);
        
        // æµ‹è¯•3: æœ€å¤§å€¼
        a = 8'hFF; b = 8'hFF; cin = 1; #10;
        $display("Test 3: %h + %h + %b = %h (cout=%b)", a, b, cin, sum, cout);
        
        $display("æµ‹è¯•å®Œæˆ");
        $finish;
    end
endmodule"""

    testbench_ref = file_manager.save_file(
        content=testbench_content,
        filename="simple_8bit_adder_tb.v",
        file_type="testbench",
        created_by="enhanced_real_code_reviewer",
        description="8ä½åŠ æ³•å™¨æµ‹è¯•å°"
    )
    
    print(f"  âœ… åˆ›å»ºæµ‹è¯•å°æ–‡ä»¶: {testbench_ref.file_path}")
    
    return testbench_ref


async def test_dependency_analysis():
    """æµ‹è¯•ä¾èµ–åˆ†æåŠŸèƒ½"""
    print("\n" + "="*60)
    print("ğŸ” æµ‹è¯•Verilogä¾èµ–åˆ†æåŠŸèƒ½")
    print("="*60)
    
    analyzer = VerilogDependencyAnalyzer()
    
    # è·å–æ–‡ä»¶
    file_manager = get_file_manager()
    verilog_files = file_manager.get_files_by_type("verilog")
    
    print(f"ğŸ“Š åˆ†æ {len(verilog_files)} ä¸ªVerilogæ–‡ä»¶...")
    
    for file_ref in verilog_files:
        print(f"\nğŸ” åˆ†ææ–‡ä»¶: {Path(file_ref.file_path).name}")
        modules = analyzer.analyze_file(file_ref.file_path)
        
        for module in modules:
            print(f"  ğŸ“¦ æ¨¡å—: {module.name}")
            print(f"    - ç±»å‹: {'æµ‹è¯•å°' if module.is_testbench else 'è®¾è®¡æ¨¡å—'}")
            print(f"    - ä¾èµ–: {list(module.dependencies) if module.dependencies else 'æ— '}")
    
    # æŸ¥æ‰¾é¡¶å±‚æ¨¡å—
    top_modules = analyzer.find_top_level_modules()
    print(f"\nğŸ¯ é¡¶å±‚æ¨¡å—: {top_modules}")
    
    return {
        "total_files": len(verilog_files),
        "total_modules": len(analyzer.modules),
        "top_level_modules": top_modules
    }


async def test_problematic_compilation():
    """æµ‹è¯•é—®é¢˜ç¼–è¯‘åœºæ™¯ï¼ˆç¼ºå°‘ä¾èµ–ï¼‰"""
    print("\n" + "="*60)
    print("âŒ æµ‹è¯•é—®é¢˜ç¼–è¯‘åœºæ™¯ï¼ˆç¼ºå°‘ä¾èµ–ï¼‰")
    print("="*60)
    
    analyzer = TestAnalyzer()
    file_manager = get_file_manager()
    
    # è·å–é—®é¢˜è®¾è®¡æ–‡ä»¶
    verilog_files = file_manager.get_files_by_type("verilog")
    problematic_file = None
    testbench_file = None
    
    for file_ref in verilog_files:
        if "problematic" in file_ref.file_path:
            problematic_file = file_ref
        
    testbench_files = file_manager.get_files_by_type("testbench")
    if testbench_files:
        testbench_file = testbench_files[0]
    
    if not problematic_file or not testbench_file:
        print("âŒ æœªæ‰¾åˆ°é—®é¢˜æ–‡ä»¶æˆ–æµ‹è¯•å°æ–‡ä»¶")
        return {"status": "files_not_found"}
    
    print(f"ğŸ¯ æµ‹è¯•æ–‡ä»¶: {Path(problematic_file.file_path).name}")
    print(f"ğŸ§ª æµ‹è¯•å°: {Path(testbench_file.file_path).name}")
    
    # æ„å»ºæ–‡ä»¶å¼•ç”¨
    design_refs = [{
        "file_path": problematic_file.file_path,
        "file_type": problematic_file.file_type,
        "file_id": problematic_file.file_id
    }]
    
    try:
        result = await analyzer.run_with_user_testbench(
            design_refs,
            testbench_file.file_path
        )
        
        print(f"\nğŸ“Š ç¼–è¯‘ç»“æœ:")
        print(f"  - æˆåŠŸ: {result.get('success', False)}")
        print(f"  - é˜¶æ®µ: {result.get('stage', 'unknown')}")
        
        # åˆ†æä¾èµ–åˆ†æç»“æœ
        dep_analysis = result.get('dependency_analysis', {})
        if dep_analysis:
            print(f"\nğŸ” ä¾èµ–åˆ†æç»“æœ:")
            print(f"  - å…¼å®¹æ€§: {dep_analysis.get('compatible', 'unknown')}")
            print(f"  - ç¼ºå¤±ä¾èµ–: {dep_analysis.get('missing_dependencies', [])}")
            print(f"  - é™„åŠ æ–‡ä»¶: {len(dep_analysis.get('additional_files', []))} ä¸ª")
            
            issues = dep_analysis.get('issues', [])
            if issues:
                print(f"  - å‘ç°é—®é¢˜:")
                for i, issue in enumerate(issues, 1):
                    print(f"    {i}. {issue}")
            
            suggestions = dep_analysis.get('suggestions', [])
            if suggestions:
                print(f"  - ä¿®å¤å»ºè®®:")
                for i, suggestion in enumerate(suggestions, 1):
                    print(f"    {i}. {suggestion}")
        
        if not result.get("success"):
            error = result.get("error", "unknown")
            print(f"  - é”™è¯¯: {error}")
            
            # åˆ†æè¯¦ç»†çš„ç¼–è¯‘é”™è¯¯
            if result.get("compile_stderr"):
                print(f"  - ç¼–è¯‘é”™è¯¯è¯¦æƒ…: {result.get('compile_stderr', '')[:200]}...")
            
            # æ£€æŸ¥æ˜¯å¦æœ‰æ™ºèƒ½é”™è¯¯åˆ†æ
            if "failure_reasons" in result:
                print(f"  - å¤±è´¥åŸå› åˆ†æ: {result.get('failure_reasons', [])}")
            
            if "suggestions" in result:
                print(f"  - æ™ºèƒ½å»ºè®®: {result.get('suggestions', [])[:3]}")  # æ˜¾ç¤ºå‰3æ¡å»ºè®®
        
        return {
            "status": "completed",
            "success": result.get("success", False),
            "has_dependency_analysis": bool(dep_analysis),
            "has_intelligent_suggestions": bool(result.get("suggestions")),
            "missing_dependencies": dep_analysis.get("missing_dependencies", [])
        }
        
    except Exception as e:
        print(f"âŒ æµ‹è¯•å¼‚å¸¸: {str(e)}")
        return {"status": "exception", "error": str(e)}


async def test_complete_compilation():
    """æµ‹è¯•å®Œæ•´ç¼–è¯‘åœºæ™¯ï¼ˆåŒ…å«ä¾èµ–ï¼‰"""
    print("\n" + "="*60)
    print("âœ… æµ‹è¯•å®Œæ•´ç¼–è¯‘åœºæ™¯ï¼ˆåŒ…å«ä¾èµ–ï¼‰")
    print("="*60)
    
    analyzer = TestAnalyzer()
    file_manager = get_file_manager()
    
    # è·å–å®Œæ•´è®¾è®¡æ–‡ä»¶
    verilog_files = file_manager.get_files_by_type("verilog")
    complete_file = None
    testbench_file = None
    
    for file_ref in verilog_files:
        if "complete" in file_ref.file_path:
            complete_file = file_ref
    
    testbench_files = file_manager.get_files_by_type("testbench") 
    if testbench_files:
        testbench_file = testbench_files[0]
    
    if not complete_file or not testbench_file:
        print("âŒ æœªæ‰¾åˆ°å®Œæ•´æ–‡ä»¶æˆ–æµ‹è¯•å°æ–‡ä»¶")
        return {"status": "files_not_found"}
    
    print(f"ğŸ¯ æµ‹è¯•æ–‡ä»¶: {Path(complete_file.file_path).name}")
    print(f"ğŸ§ª æµ‹è¯•å°: {Path(testbench_file.file_path).name}")
    
    # æ„å»ºæ–‡ä»¶å¼•ç”¨
    design_refs = [{
        "file_path": complete_file.file_path,
        "file_type": complete_file.file_type,
        "file_id": complete_file.file_id
    }]
    
    try:
        result = await analyzer.run_with_user_testbench(
            design_refs,
            testbench_file.file_path
        )
        
        print(f"\nğŸ“Š ç¼–è¯‘ç»“æœ:")
        print(f"  - æˆåŠŸ: {result.get('success', False)}")
        print(f"  - æµ‹è¯•é€šè¿‡: {result.get('all_tests_passed', False)}")
        
        if result.get("success"):
            if result.get('simulation_stdout'):
                stdout_lines = result.get('simulation_stdout', '').split('\n')[:5]
                print(f"  - ä»¿çœŸè¾“å‡ºå‰5è¡Œ:")
                for line in stdout_lines:
                    if line.strip():
                        print(f"    {line}")
        
        # æ£€æŸ¥ä¾èµ–åˆ†æç»“æœ
        dep_analysis = result.get('dependency_analysis', {})
        if dep_analysis:
            print(f"\nğŸ” ä¾èµ–åˆ†æç»“æœ:")
            print(f"  - å…¼å®¹æ€§: {dep_analysis.get('compatible', 'unknown')}")
            print(f"  - è®¾è®¡æ¨¡å—: {dep_analysis.get('design_modules', [])}")
            print(f"  - æµ‹è¯•å°æ¨¡å—: {dep_analysis.get('testbench_modules', [])}")
        
        return {
            "status": "completed",
            "success": result.get("success", False),
            "all_tests_passed": result.get("all_tests_passed", False)
        }
        
    except Exception as e:
        print(f"âŒ æµ‹è¯•å¼‚å¸¸: {str(e)}")
        return {"status": "exception", "error": str(e)}


async def test_testbench_strategy():
    """æµ‹è¯•testbenché€‰æ‹©ç­–ç•¥"""
    print("\n" + "="*60)
    print("ğŸ¯ æµ‹è¯•Testbenché€‰æ‹©ç­–ç•¥")
    print("="*60)
    
    # åˆ›å»ºTDDåè°ƒå™¨
    config = FrameworkConfig.from_env()
    base_coordinator = EnhancedCentralizedCoordinator(config)
    tdd_config = TestDrivenConfig(max_iterations=1)
    tdd_coordinator = TestDrivenCoordinator(base_coordinator, tdd_config)
    
    # æ¨¡æ‹Ÿä¸åŒè¿­ä»£çš„testbenchç­–ç•¥
    file_manager = get_file_manager()
    testbench_files = file_manager.get_files_by_type("testbench")
    
    if not testbench_files:
        print("âŒ æ²¡æœ‰æµ‹è¯•å°æ–‡ä»¶ç”¨äºæµ‹è¯•")
        return {"status": "no_testbench"}
    
    user_testbench = testbench_files[0].file_path
    current_testbench = testbench_files[0].file_path  # æ¨¡æ‹Ÿæ™ºèƒ½ä½“ç”Ÿæˆçš„
    
    print("ğŸ§ª æµ‹è¯•ä¸åŒè¿­ä»£çš„testbenché€‰æ‹©ç­–ç•¥:")
    
    strategies = []
    for iteration in [1, 2, 3]:
        strategy = tdd_coordinator._determine_testbench_strategy(
            iteration, user_testbench, current_testbench
        )
        
        print(f"\n  ç¬¬{iteration}æ¬¡è¿­ä»£:")
        print(f"    - ç­–ç•¥: {strategy['strategy']}")
        print(f"    - è¯´æ˜: {strategy['reason']}")
        print(f"    - é€‰æ‹©: {Path(strategy['selected_testbench']).name if strategy['selected_testbench'] else 'æ— '}")
        
        strategies.append(strategy)
    
    return {
        "status": "completed",
        "strategies": strategies
    }


async def main():
    """ä¸»æµ‹è¯•æµç¨‹"""
    print("ğŸš€ é«˜çº§ä¿®å¤æ•ˆæœæµ‹è¯•")
    print("=" * 60)
    
    # è®¾ç½®æ—¥å¿—
    setup_logging()
    
    # åˆå§‹åŒ–æ–‡ä»¶ç®¡ç†å™¨ï¼ˆä½¿ç”¨ä¸´æ—¶ç›®å½•é¿å…æ±¡æŸ“ï¼‰
    temp_workspace = Path(tempfile.mkdtemp(prefix="tdd_advanced_test_"))
    initialize_file_manager(temp_workspace)
    print(f"ğŸ“ ä½¿ç”¨ä¸´æ—¶å·¥ä½œç©ºé—´: {temp_workspace}")
    
    try:
        # 1. åˆ›å»ºæµ‹è¯•æ•°æ®
        print("\nğŸ—ï¸ æ­¥éª¤1: åˆ›å»ºæµ‹è¯•æ•°æ®")
        problematic_file = create_problematic_design()
        complete_file = create_complete_design()  
        testbench_file = create_testbench()
        
        # 2. æµ‹è¯•ä¾èµ–åˆ†æ
        print("\nğŸ” æ­¥éª¤2: æµ‹è¯•ä¾èµ–åˆ†æåŠŸèƒ½")
        dependency_result = await test_dependency_analysis()
        
        # 3. æµ‹è¯•é—®é¢˜ç¼–è¯‘åœºæ™¯
        print("\nâŒ æ­¥éª¤3: æµ‹è¯•é—®é¢˜ç¼–è¯‘åœºæ™¯")
        problematic_result = await test_problematic_compilation()
        
        # 4. æµ‹è¯•å®Œæ•´ç¼–è¯‘åœºæ™¯
        print("\nâœ… æ­¥éª¤4: æµ‹è¯•å®Œæ•´ç¼–è¯‘åœºæ™¯")
        complete_result = await test_complete_compilation()
        
        # 5. æµ‹è¯•testbenchç­–ç•¥
        print("\nğŸ¯ æ­¥éª¤5: æµ‹è¯•Testbenchç­–ç•¥")
        strategy_result = await test_testbench_strategy()
        
        # 6. ç»“æœæ±‡æ€»
        print("\n" + "="*60)
        print("ğŸ“Š é«˜çº§ä¿®å¤æµ‹è¯•ç»“æœæ±‡æ€»")
        print("="*60)
        
        print(f"ğŸ” ä¾èµ–åˆ†ææµ‹è¯•:")
        print(f"  - æ–‡ä»¶æ•°é‡: {dependency_result['total_files']}")
        print(f"  - æ¨¡å—æ•°é‡: {dependency_result['total_modules']}")
        print(f"  - é¡¶å±‚æ¨¡å—: {dependency_result['top_level_modules']}")
        
        print(f"\nâŒ é—®é¢˜ç¼–è¯‘æµ‹è¯•:")
        print(f"  - æ‰§è¡ŒçŠ¶æ€: {problematic_result['status']}")
        if problematic_result['status'] == 'completed':
            print(f"  - ç¼–è¯‘æˆåŠŸ: {problematic_result['success']}")
            print(f"  - æœ‰ä¾èµ–åˆ†æ: {problematic_result['has_dependency_analysis']}")
            print(f"  - æœ‰æ™ºèƒ½å»ºè®®: {problematic_result['has_intelligent_suggestions']}")
            print(f"  - ç¼ºå¤±ä¾èµ–: {problematic_result['missing_dependencies']}")
        
        print(f"\nâœ… å®Œæ•´ç¼–è¯‘æµ‹è¯•:")
        print(f"  - æ‰§è¡ŒçŠ¶æ€: {complete_result['status']}")
        if complete_result['status'] == 'completed':
            print(f"  - ç¼–è¯‘æˆåŠŸ: {complete_result['success']}")
            print(f"  - æµ‹è¯•é€šè¿‡: {complete_result['all_tests_passed']}")
        
        print(f"\nğŸ¯ Testbenchç­–ç•¥æµ‹è¯•:")
        print(f"  - æ‰§è¡ŒçŠ¶æ€: {strategy_result['status']}")
        
        # 7. éªŒè¯ä¿®å¤æ•ˆæœ
        print(f"\nâœ… é«˜çº§ä¿®å¤æ•ˆæœéªŒè¯:")
        
        fixes_working = 0
        total_fixes = 4
        
        # ä¾èµ–åˆ†æåŠŸèƒ½
        if dependency_result['total_modules'] > 0:
            print(f"  âœ… ä¾èµ–åˆ†æåŠŸèƒ½: è¯†åˆ«äº† {dependency_result['total_modules']} ä¸ªæ¨¡å—")
            fixes_working += 1
        else:
            print(f"  âš ï¸ ä¾èµ–åˆ†æåŠŸèƒ½: æœªèƒ½è¯†åˆ«æ¨¡å—")
        
        # é—®é¢˜æ£€æµ‹å’Œå»ºè®®
        if (problematic_result['status'] == 'completed' and 
            problematic_result['has_dependency_analysis'] and
            problematic_result['has_intelligent_suggestions']):
            print(f"  âœ… æ™ºèƒ½é”™è¯¯åˆ†æ: æ£€æµ‹åˆ°ä¾èµ–é—®é¢˜å¹¶æä¾›å»ºè®®")
            fixes_working += 1
        else:
            print(f"  âš ï¸ æ™ºèƒ½é”™è¯¯åˆ†æ: åŠŸèƒ½ä¸å®Œæ•´")
        
        # å®Œæ•´ç¼–è¯‘æˆåŠŸ
        if (complete_result['status'] == 'completed' and 
            complete_result['success']):
            print(f"  âœ… å®Œæ•´ç¼–è¯‘: åŒ…å«ä¾èµ–çš„è®¾è®¡ç¼–è¯‘æˆåŠŸ")
            fixes_working += 1
        else:
            print(f"  âš ï¸ å®Œæ•´ç¼–è¯‘: ä»æœ‰é—®é¢˜")
        
        # Testbenchç­–ç•¥
        if strategy_result['status'] == 'completed':
            print(f"  âœ… Testbenchç­–ç•¥: ç»Ÿä¸€ç­–ç•¥è¿è¡Œæ­£å¸¸")
            fixes_working += 1
        else:
            print(f"  âš ï¸ Testbenchç­–ç•¥: åŠŸèƒ½å¼‚å¸¸")
        
        success_rate = fixes_working / total_fixes
        print(f"\nğŸ¯ é«˜çº§ä¿®å¤æˆåŠŸç‡: {fixes_working}/{total_fixes} ({success_rate*100:.1f}%)")
        
        if success_rate >= 0.75:
            print("âœ… é«˜çº§ä¿®å¤æ•ˆæœä¼˜ç§€ï¼è§£å†³äº†ä¾èµ–åˆ†æå’Œé”™è¯¯ç†è§£é—®é¢˜")
        elif success_rate >= 0.5:
            print("ğŸ”„ é«˜çº§ä¿®å¤æ•ˆæœè‰¯å¥½ï¼Œè¿˜æœ‰æå‡ç©ºé—´")
        else:
            print("âš ï¸ é«˜çº§ä¿®å¤æ•ˆæœæœ‰å¾…æ”¹è¿›")
        
    finally:
        # æ¸…ç†ä¸´æ—¶æ–‡ä»¶
        try:
            shutil.rmtree(temp_workspace)
            print(f"\nğŸ§¹ æ¸…ç†ä¸´æ—¶å·¥ä½œç©ºé—´: {temp_workspace}")
        except:
            pass


if __name__ == "__main__":
    asyncio.run(main())