# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2023.09
# platform  : Linux 4.19.0-20-amd64
# version   : 2023.09 FCS 64 bits
# build date: 2023.09.27 19:40:18 UTC
# ----------------------------------------
# started   : 2025-12-01 18:51:46 UTC
# hostname  : joc044.(none)
# pid       : 13744
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:32851' '-style' 'windows' '-data' 'AAAA7HicfYwxCsJQEETfJ8TawtIrRDQQFElhk04JSWGbIqhElIiKRRo9qjf5mXwJaOMMM8PuDmuA+GmtxcFrZEPWbMhJ5ClbJSyJCFkwZcVMPnGaS5Hm/1cH8/4kseEbJnv9JPh9sa940ogjBwr2XHjo752Sk/YDAkcYc6bS9kqtTuclO25iralDC2qgGlo=' '-proj' '/home/joc/piezo/microprocessor_fibonacci_dd2025/fv/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/joc/piezo/microprocessor_fibonacci_dd2025/fv/jgproject/.tmp/.initCmds.tcl' 'jg_fpv.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2023 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/joc/piezo/microprocessor_fibonacci_dd2025/fv/jgproject/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/joc/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% set sepIdx [lsearch $argv ---]
1
% if {$sepIdx == -1 || [expr {$sepIdx + 1}] >= [llength $argv]} {
  puts "-Uso: jg -tcl jg_fpv.tcl --- <nombre_top_module>" 
  exit 1
}
% set FV_TOP [lindex $argv [expr {$sepIdx + 1}]]
microprocessor
% 
% ### add here secundary files for analysis if needed
% 
% ### ----------------------------------
% 
% set RTL_DIR "/home/joc/piezo/microprocessor_fibonacci_dd2025/rtl"
/home/joc/piezo/microprocessor_fibonacci_dd2025/rtl
% set FV_DIR  "/home/joc/piezo/microprocessor_fibonacci_dd2025/fv"
/home/joc/piezo/microprocessor_fibonacci_dd2025/fv
% 
% foreach f {
  defines.svh
  mux.sv
  program_counter.sv
  physical_register_file.sv
  instruction_memory.sv
  imm_gen.sv
  alu.sv
  control_unit.sv
  microprocessor_top.sv
} {
  eval analyze -sv $RTL_DIR/$f
}
[-- (VERI-1482)] Analyzing Verilog file '/edatools/cdnc/JASPER2309/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/joc/piezo/microprocessor_fibonacci_dd2025/rtl/defines.svh'
[-- (VERI-1482)] Analyzing Verilog file '/home/joc/piezo/microprocessor_fibonacci_dd2025/rtl/mux.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/joc/piezo/microprocessor_fibonacci_dd2025/rtl/program_counter.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/joc/piezo/microprocessor_fibonacci_dd2025/rtl/physical_register_file.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/joc/piezo/microprocessor_fibonacci_dd2025/rtl/instruction_memory.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/joc/piezo/microprocessor_fibonacci_dd2025/rtl/imm_gen.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/joc/piezo/microprocessor_fibonacci_dd2025/rtl/alu.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/joc/piezo/microprocessor_fibonacci_dd2025/rtl/control_unit.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/joc/piezo/microprocessor_fibonacci_dd2025/rtl/microprocessor_top.sv'
[INFO (VERI-1328)] /home/joc/piezo/microprocessor_fibonacci_dd2025/rtl/microprocessor_top.sv(11): analyzing included file '/home/joc/piezo/microprocessor_fibonacci_dd2025/rtl/defines.svh'
% 
% eval analyze -sv $FV_DIR/fv_$FV_TOP.sv
ERROR (ESW046): The file "/home/joc/piezo/microprocessor_fibonacci_dd2025/fv/fv_microprocessor.sv" does not exist.

ERROR: problem encountered at line 31 in file jg_fpv.tcl

INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL018): The peak resident set memory use for this session was 0.388 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
