#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2018.06
# platform  : Linux 3.10.0-957.21.3.el7.x86_64
# version   : 2018.06p002 64 bits
# build date: 2018.08.27 18:04:53 PDT
#----------------------------------------
# started Fri Dec 16 20:16:24 GMT 2022
# hostname  : ee-mill3.ee.ic.ac.uk
# pid       : 112112
# arguments : '-label' 'session_0' '-console' 'ee-mill3.ee.ic.ac.uk:38896' '-style' 'windows' '-data' 'AQAAADx/////AAAAAAAAA3oBAAAAEABMAE0AUgBFAE0ATwBWAEU=' '-proj' '/home/mp619/nfshome/ELEC70048_HWSW_Verification/Hardware/AHB_peripherals_files/rtl/AHB_VGA/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/mp619/nfshome/ELEC70048_HWSW_Verification/Hardware/AHB_peripherals_files/rtl/AHB_VGA/jgproject/.tmp/.initCmds.tcl' 'AHBVGA.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2018 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/mp619/nfshome/ELEC70048_HWSW_Verification/Hardware/AHB_peripherals_files/rtl/AHB_VGA/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/mp619/.config/jasper/jaspergold.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% analyze -clear
% analyze -sv -f ahbvga_form.vc
[-- (VERI-1482)] Analyzing Verilog file '/usr/local/cadence/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'AHBVGADLS.sv'
[-- (VERI-1482)] Analyzing Verilog file 'AHBVGASYS.v'
[-- (VERI-1482)] Analyzing Verilog file 'vga_sync.v'
[-- (VERI-1482)] Analyzing Verilog file 'vga_image.v'
[-- (VERI-1482)] Analyzing Verilog file 'vga_console.v'
[-- (VERI-1482)] Analyzing Verilog file 'font_rom.v'
[-- (VERI-1482)] Analyzing Verilog file 'dual_port_ram_sync.v'
[-- (VERI-1482)] Analyzing Verilog file 'counter.v'
% elaborate -bbox_m test -top AHBVGADLS
INFO (ISW003): Top module name is "AHBVGADLS".
[WARN (VERI-1927)] vga_sync.v(80): port 'COUNT' remains unconnected for this instance
[WARN (VERI-1927)] vga_sync.v(101): port 'TRIG_OUT' remains unconnected for this instance
[INFO (VERI-1018)] AHBVGADLS.sv(1): compiling module 'AHBVGADLS'
[INFO (VERI-1018)] AHBVGASYS.v(38): compiling module 'AHBVGA'
[INFO (VERI-1018)] vga_sync.v(37): compiling module 'VGAInterface'
[INFO (VERI-1018)] counter.v(38): compiling module 'GenericCounter:(COUNTER_WIDTH=1,COUNTER_MAX=1)'
[WARN (VERI-1209)] counter.v(66): expression size 32 truncated to fit in target size 1
[WARN (VERI-9028)] vga_sync.v(80): missing/open ports on instance FreqDivider of module GenericCounter
[INFO (VERI-1018)] counter.v(38): compiling module 'GenericCounter:(COUNTER_WIDTH=10,COUNTER_MAX=10'b1100100000)'
[INFO (VERI-1018)] counter.v(38): compiling module 'GenericCounter:(COUNTER_WIDTH=10,COUNTER_MAX=10'b1000001101)'
[WARN (VERI-9028)] vga_sync.v(101): missing/open ports on instance VertAddrCounter of module GenericCounter
[INFO (VERI-1018)] vga_console.v(38): compiling module 'vga_console'
[INFO (VERI-1018)] font_rom.v(37): compiling module 'font_rom'
[INFO (VERI-1018)] dual_port_ram_sync.v(37): compiling module 'dual_port_ram_sync:(ADDR_WIDTH=12,DATA_WIDTH=7)'
[WARN (VERI-9033)] dual_port_ram_sync.v(53): array ram (size 28672) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[WARN (VERI-1209)] vga_console.v(155): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] vga_console.v(158): expression size 32 truncated to fit in target size 5
[INFO (VERI-1018)] vga_image.v(38): compiling module 'vga_image'
[WARN (VERI-1209)] vga_image.v(62): expression size 32 truncated to fit in target size 16
[INFO (VERI-1018)] dual_port_ram_sync.v(37): compiling module 'dual_port_ram_sync:(ADDR_WIDTH=15)'
[WARN (VERI-1330)] vga_image.v(71): actual bit length 16 differs from formal bit length 15 for port 'addr_b'
[WARN (VERI-1209)] vga_image.v(80): expression size 32 truncated to fit in target size 10
[WARN (VERI-1330)] AHBVGASYS.v(126): actual bit length 14 differs from formal bit length 16 for port 'address'
AHBVGADLS
[<embedded>] % 
[<embedded>] % # Setup global clocks and resets
[<embedded>] % clock HCLK
[<embedded>] % reset -expression !(HRESETn)
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
[<embedded>] % 
[<embedded>] % # Setup task
[<embedded>] % task -set <embedded>
<embedded>
[<embedded>] % set_proofgrid_max_jobs 4
[<embedded>] % set_proofgrid_max_local_jobs 4
[<embedded>] % 
[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 7 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 5 analyzed.
INFO (IRS018): Reset analysis simulation executed for 4 iterations. Assigned values for 283 of 511 design flops, 0 of 0 design latches, 5219 of 5219 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    proofgrid_max_jobs            = 4
    max engine jobs               = auto (max 4)
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 2.147s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.01 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.N: Proof Simplification Iteration 4	[0.02 s]
0.0.N: Proof Simplification Iteration 5	[0.03 s]
0.0.N: Proof Simplification Iteration 6	[0.04 s]
0.0.N: Proof Simplification Iteration 7	[0.05 s]
0.0.N: Proof Simplification Iteration 8	[0.05 s]
0.0.N: Proof Simplification Iteration 9	[0.06 s]
0.0.N: Proof Simplification Iteration 10	[0.07 s]
0.0.N: Proof Simplification Iteration 11	[0.07 s]
0.0.N: Proof Simplification Iteration 12	[0.08 s]
0.0.N: Proof Simplification Iteration 13	[0.09 s]
0.0.N: Proof Simplification Iteration 14	[0.10 s]
0.0.N: Proof Simplification Iteration 15	[0.10 s]
0.0.N: Proof Simplification Iteration 16	[0.11 s]
0.0.N: Proof Simplification Iteration 17	[0.12 s]
0.0.N: Proof Simplification Iteration 18	[0.13 s]
0.0.N: Proof Simplification Iteration 19	[0.13 s]
0.0.N: Proof Simplification Iteration 20	[0.14 s]
0.0.N: Proof Simplification Iteration 21	[0.15 s]
0.0.N: Proof Simplification Iteration 22	[0.15 s]
0.0.N: Proof Simplification Iteration 23	[0.16 s]
0.0.N: Proof Simplification Iteration 24	[0.17 s]
0.0.N: Proof Simplification Iteration 25	[0.18 s]
0.0.N: Proof Simplification Iteration 26	[0.19 s]
0.0.N: Proof Simplification Iteration 27	[0.20 s]
0.0.N: Proof Simplification Iteration 28	[0.20 s]
0.0.N: Proof Simplification Iteration 29	[0.21 s]
0.0.N: Proof Simplification Iteration 30	[0.22 s]
0.0.N: Proof Simplification Iteration 31	[0.23 s]
0.0.N: Proof Simplification Iteration 32	[0.23 s]
0.0.N: Proof Simplification Iteration 33	[0.24 s]
0.0.N: Proof Simplification Iteration 34	[0.25 s]
0.0.N: Proof Simplification Iteration 35	[0.25 s]
0.0.N: Proof Simplification Iteration 36	[0.26 s]
0.0.N: Proof Simplification Iteration 37	[0.27 s]
0.0.N: Proof Simplification Iteration 38	[0.28 s]
0.0.N: Proof Simplification Iteration 39	[0.28 s]
0.0.N: Proof Simplification Iteration 40	[0.29 s]
0.0.N: Proof Simplification Iteration 41	[0.30 s]
0.0.N: Proof Simplification Iteration 42	[0.30 s]
0.0.N: Proof Simplification Iteration 43	[0.31 s]
0.0.N: Proof Simplification Iteration 44	[0.32 s]
0.0.N: Proof Simplification Iteration 45	[0.33 s]
0.0.N: Proof Simplification Iteration 46	[0.33 s]
0.0.N: Proof Simplification Iteration 47	[0.34 s]
0.0.N: Proof Simplification Iteration 48	[0.35 s]
0.0.N: Proof Simplification Iteration 49	[0.35 s]
0.0.N: Proof Simplification Iteration 50	[0.36 s]
0.0.N: Proof Simplification Iteration 51	[0.37 s]
0.0.N: Proof Simplification Iteration 52	[0.38 s]
0.0.N: Proof Simplification Iteration 53	[0.38 s]
0.0.N: Proof Simplification Iteration 54	[0.39 s]
0.0.N: Proof Simplification Iteration 55	[0.40 s]
0.0.N: Proof Simplification Iteration 56	[0.41 s]
0.0.N: Proof Simplification Iteration 57	[0.41 s]
0.0.N: Proof Simplification Iteration 58	[0.42 s]
0.0.N: Proof Simplification Iteration 59	[0.43 s]
0.0.N: Proof Simplification Iteration 60	[0.43 s]
0.0.N: Proof Simplification Iteration 61	[0.44 s]
0.0.N: Proof Simplification Iteration 62	[0.45 s]
0.0.N: Proof Simplification Iteration 63	[0.46 s]
0.0.N: Proof Simplification Iteration 64	[0.46 s]
0.0.N: Proof Simplification Iteration 65	[0.47 s]
0.0.N: Proof Simplification Iteration 66	[0.48 s]
0.0.N: Proof Simplification Iteration 67	[0.48 s]
0.0.N: Proof Simplification Iteration 68	[0.49 s]
0.0.N: Proof Simplification Iteration 69	[0.50 s]
0.0.N: Proof Simplification Iteration 70	[0.51 s]
0.0.N: Proof Simplification Iteration 71	[0.51 s]
0.0.N: Proof Simplification Iteration 72	[0.52 s]
0.0.N: Proof Simplification Iteration 73	[0.53 s]
0.0.N: Proof Simplification Iteration 74	[0.53 s]
0.0.N: Proof Simplification Iteration 75	[0.54 s]
0.0.N: Proof Simplification Iteration 76	[0.55 s]
0.0.N: Proof Simplification Iteration 77	[0.56 s]
0.0.N: Proof Simplification Iteration 78	[0.56 s]
0.0.N: Proof Simplification Iteration 79	[0.57 s]
0.0.N: Proof Simplification Iteration 80	[0.58 s]
0.0.N: Proof Simplification Iteration 81	[0.58 s]
0.0.N: Proof Simplification Iteration 82	[0.59 s]
0.0.N: Proof Simplification Iteration 83	[0.60 s]
0.0.N: Proof Simplification Iteration 84	[0.60 s]
0.0.N: Proof Simplification Iteration 85	[0.61 s]
0.0.N: Proof Simplification Iteration 86	[0.62 s]
0.0.N: Proof Simplification Iteration 87	[0.63 s]
0.0.N: Proof Simplification Iteration 88	[0.64 s]
0.0.N: Proof Simplification Iteration 89	[0.64 s]
0.0.N: Proof Simplification Iteration 90	[0.65 s]
0.0.N: Proof Simplification Iteration 91	[0.66 s]
0.0.N: Proof Simplification Iteration 92	[0.66 s]
0.0.N: Proof Simplification Iteration 93	[0.67 s]
0.0.N: Proof Simplification Iteration 94	[0.68 s]
0.0.N: Proof Simplification Iteration 95	[0.68 s]
0.0.N: Proof Simplification Iteration 96	[0.69 s]
0.0.N: Proof Simplification Iteration 97	[0.70 s]
0.0.N: Proof Simplification Iteration 98	[0.70 s]
0.0.N: Proof Simplification Iteration 99	[0.71 s]
0.0.N: Proof Simplification Iteration 100	[0.72 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.76 s
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4
0: ProofGrid is starting event handling
0: ProofGrid usable level: 3
0.0.Hp: Proofgrid shell started at 114169@ee-mill3.ee.ic.ac.uk(local) jg_112112_ee-mill3.ee.ic.ac.uk_1
0: ProofGrid usable level: 2
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: ProofGrid usable level: 1
0.0.N: Proofgrid shell started at 114168@ee-mill3.ee.ic.ac.uk(local) jg_112112_ee-mill3.ee.ic.ac.uk_1
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "AHBVGADLS.check_dls"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Ht: Proofgrid shell started at 114182@ee-mill3.ee.ic.ac.uk(local) jg_112112_ee-mill3.ee.ic.ac.uk_1
0.0.B: Proofgrid shell started at 114183@ee-mill3.ee.ic.ac.uk(local) jg_112112_ee-mill3.ee.ic.ac.uk_1
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  3	[0.03 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "AHBVGADLS.check_dls"	[0.00 s].
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.Hp: Trace Attempt  1	[0.19 s]
0.0.Ht: Trace Attempt  1	[0.18 s]
0.0.Ht: Trace Attempt  2	[0.18 s]
0.0.Ht: Trace Attempt  3	[0.18 s]
0.0.Ht: Trace Attempt  4	[0.19 s]
0.0.Ht: Trace Attempt  5	[0.19 s]
0.0.Hp: A proof was found: No trace exists. [0.38 s]
INFO (IPF057): 0.0.Hp: The property "AHBVGADLS.check_dls" was proven in 0.36 s.
0.0.B: Stopped processing property "AHBVGADLS.check_dls"	[0.33 s].
0.0.B: Starting proof for property "AHBVGADLS.check_dls:precondition1"	[0.00 s].
0.0.N: Stopped processing property "AHBVGADLS.check_dls"	[0.36 s].
0.0.N: Starting proof for property "AHBVGADLS.check_dls:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt 32	[0.35 s]
0.0.Ht: A trace with 32 cycles was found. [0.38 s]
INFO (IPF047): 0.0.Ht: The cover property "AHBVGADLS.check_dls:precondition1" was covered in 32 cycles in 0.40 s.
0.0.B: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt 33	[0.38 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Stopped processing property "AHBVGADLS.check_dls:precondition1"	[0.07 s].
0.0.B: Starting proof for property "AHBVGADLS.check_hsync"	[0.00 s].
0.0.N: Stopped processing property "AHBVGADLS.check_dls:precondition1"	[0.07 s].
0.0.N: Starting proof for property "AHBVGADLS.check_hsync"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Trace Attempt  5	[0.04 s]
0: ProofGrid usable level: 1
0.0.Hp: A proof was found: No trace exists. [1.12 s]
INFO (IPF057): 0.0.Hp: The property "AHBVGADLS.check_hsync" was proven in 1.10 s.
0.0.B: Stopped processing property "AHBVGADLS.check_hsync"	[0.67 s].
0.0.B: Starting proof for property "AHBVGADLS.check_hsync:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Stopped processing property "AHBVGADLS.check_hsync"	[0.67 s].
0.0.N: Starting proof for property "AHBVGADLS.check_hsync:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.B: Trace Attempt 107	[0.99 s]
0.0.B: Per property time limit expired (1.00 s) [1.01 s]
0.0.B: Stopped processing property "AHBVGADLS.check_hsync:precondition1"	[1.01 s].
0.0.B: Starting proof for property "AHBVGADLS.check_hsync:precondition2"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt 39	[0.95 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "AHBVGADLS.check_hsync:precondition1"	[1.01 s].
0.0.N: Starting proof for property "AHBVGADLS.check_hsync:precondition2"	[0.00 s].
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Ht: Trace Attempt 1,797	[2.15 s]
0.0.Ht: A trace with 1797 cycles was found. [2.15 s]
INFO (IPF047): 0.0.Ht: The cover property "AHBVGADLS.check_hysnc_pulse:precondition1" was covered in 1797 cycles in 2.87 s.
0.0.Ht: Trace Attempt 1,798	[2.78 s]
0.0.B: Trace Attempt 135	[0.99 s]
0.0.B: Per property time limit expired (1.00 s) [1.01 s]
0.0.B: Stopped processing property "AHBVGADLS.check_hsync:precondition2"	[1.01 s].
0.0.B: Starting proof for property "AHBVGADLS.check_hysnc_pulse"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "AHBVGADLS.check_hsync:precondition2"	[1.04 s].
0.0.N: Starting proof for property "AHBVGADLS.check_hysnc_pulse"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt 347	[1.00 s]
0.0.B: Per property time limit expired (1.00 s) [1.00 s]
0.0.B: Stopped processing property "AHBVGADLS.check_hysnc_pulse"	[1.00 s].
0.0.B: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.0.B: Starting proof for property "AHBVGADLS.check_hsync:precondition1"	[0.00 s].
0.0.N: Stopped processing property "AHBVGADLS.check_hysnc_pulse"	[0.97 s].
0.0.N: Next scan (1) will use per property time limit: 1s * 10 ^ 1 = 10s
0.0.N: Starting proof for property "AHBVGADLS.check_hsync:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.Ht: Trace Attempt 3,207	[4.35 s]
0.0.Ht: A trace with 3207 cycles was found. [4.36 s]
INFO (IPF047): 0.0.Ht: The cover property "AHBVGADLS.check_hsync:precondition1" was covered in 3207 cycles in 5.77 s.
INFO (IPF047): 0.0.Ht: The cover property "AHBVGADLS.check_hsync:precondition2" was covered in 3207 cycles in 5.77 s.
0.0.Ht: Trace Attempt 3,208	[5.66 s]
0.0.B: Stopped processing property "AHBVGADLS.check_hsync:precondition1"	[1.69 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "AHBVGADLS.check_hysnc_pulse"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "AHBVGADLS.check_hsync:precondition1"	[1.69 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "AHBVGADLS.check_hysnc_pulse"	[0.00 s].
0.0.Ht: Trace Attempt 22,945	[9.66 s]
0.0.B: Trace Attempt 668	[4.01 s]
0.0.N: Trace Attempt 142	[4.08 s]
0.0.B: Trace Attempt 940	[8.01 s]
0.0.N: Trace Attempt 180	[8.13 s]
0.0.N: Trace Attempt  1	[10.00 s]
0.0.N: Trace Attempt  2	[10.00 s]
0.0.N: Trace Attempt  3	[10.00 s]
0.0.Ht: Trace Attempt 49,103	[16.39 s]
0.0.N: Trace Attempt  1	[11.65 s]
0.0.N: Trace Attempt  2	[11.65 s]
0.0.N: Trace Attempt  3	[11.65 s]
0.0.B: Trace Attempt 1,166	[12.02 s]
0.0.Ht: Trace Attempt 65,537	[19.57 s]
0.0.Ht: Internal limit reached at cycle 65536. [19.48 s]
WARNING (WPF043): 0.0.Ht: Internal limit reached at cycle 65536. Engine has exited.
0.0.Ht: Exited with Success (@ 19.84 s)
0.0.Ht: Completed, Restart ignored.
0.0.B: Trace Attempt 1,354	[16.03 s]
0.0.B: Trace Attempt 1,531	[20.04 s]
0.0.B: Trace Attempt 1,705	[24.05 s]
0.0.B: Trace Attempt 1,857	[28.07 s]
0.0.B: Trace Attempt 1,995	[32.08 s]
0.0.B: Trace Attempt 2,132	[36.10 s]
0.0.N: Trace Attempt 249	[37.17 s]
0.0.B: Trace Attempt 2,261	[40.10 s]
0.0.B: Trace Attempt 2,374	[44.13 s]
0.0.N: Trace Attempt 321	[44.61 s]
0.0.B: Trace Attempt 2,487	[48.16 s]
0.0.B: Trace Attempt 2,593	[52.19 s]
0.0.N: Trace Attempt 405	[55.98 s]
0.0.B: Trace Attempt 2,698	[56.20 s]
0.0.B: Trace Attempt 2,799	[60.23 s]
0.0.B: Trace Attempt 2,904	[64.26 s]
0.0.B: Trace Attempt 3,008	[68.27 s]
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO (IPF144): 0: Initiating shutdown of proof [74.64]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [74.42 s]
0.0.B: Stopped processing property "AHBVGADLS.check_hysnc_pulse"	[68.88 s].
0.0.B: Trace Attempt 3,020	[68.86 s]
0.0.B: All properties either determined or skipped. [74.45 s]
0.0.B: Exited with Success (@ 74.72 s)
0.0.Hp: Exited with Success (@ 74.74 s)
0.0.N: Stopped processing property "AHBVGADLS.check_hysnc_pulse"	[68.97 s].
0.0.N: All properties either determined or skipped. [74.60 s]
0.0.N: Exited with Success (@ 74.84 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4
     unexpected terminations                       :   1
     times jobs hit internal limit                 :   1
     jobs where 1 minute load exceeded core count  :   4
     jobs where 15 minute load exceeded core count :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.08       74.80        0.00       99.90 %
     Hp        0.03       74.66        0.00       99.96 %
     Ht        0.04       19.57        0.00       99.81 %
      B        0.04       74.67        0.00       99.95 %
    all        0.05       60.92        0.00       99.92 %

    Data read    : 16.04 MiB
    Data written : 3.01 MiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 7
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (33.3333%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO: Proof threads stopped.
