Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Oct 31 20:03:40 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/1029/default_mul11/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  121         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (121)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (121)
5. checking no_input_delay (21)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (121)
--------------------------
 There are 121 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src13_reg[0]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src14_reg[0]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src15_reg[0]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src16_reg[0]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src17_reg[0]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src18_reg[0]/C
src18_reg[1]/C
src18_reg[2]/C
src19_reg[0]/C
src19_reg[1]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (121)
--------------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src13_reg[0]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src14_reg[0]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src15_reg[0]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src16_reg[0]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src17_reg[0]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src18_reg[0]/D
src18_reg[1]/D
src18_reg[2]/D
src19_reg[0]/D
src19_reg[1]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  143          inf        0.000                      0                  143           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src6_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.280ns  (logic 5.703ns (46.437%)  route 6.578ns (53.563%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE                         0.000     0.000 r  src6_reg[2]/C
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[2]/Q
                         net (fo=7, routed)           1.082     1.475    compressor/gpc1/src6[2]
    SLICE_X2Y73                                                       r  compressor/gpc1/lut5_prop0/I2
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.097     1.572 r  compressor/gpc1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.572    compressor/gpc1/lut5_prop0_n_0
    SLICE_X2Y73                                                       r  compressor/gpc1/carry4_inst0/S[0]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     2.026 r  compressor/gpc1/carry4_inst0/O[3]
                         net (fo=6, routed)           0.626     2.652    compressor/gpc50/lut5_prop3_0[0]
    SLICE_X3Y73                                                       r  compressor/gpc50/lut5_prop3/I1
    SLICE_X3Y73          LUT5 (Prop_lut5_I1_O)        0.222     2.874 r  compressor/gpc50/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.874    compressor/gpc50/lut5_prop3_n_0
    SLICE_X3Y73                                                       r  compressor/gpc50/carry4_inst0/S[3]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.173 r  compressor/gpc50/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.847     4.020    compressor/gpc97/src2[5]
    SLICE_X4Y73                                                       r  compressor/gpc97/lut5_prop3/I4
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.097     4.117 r  compressor/gpc97/lut5_prop3/O
                         net (fo=1, routed)           0.000     4.117    compressor/gpc97/lut5_prop3_n_0
    SLICE_X4Y73                                                       r  compressor/gpc97/carry4_inst0/S[3]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.416 r  compressor/gpc97/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.972     5.388    compressor/gpc136/src0[1]
    SLICE_X2Y75                                                       r  compressor/gpc136/lut4_prop0/I3
    SLICE_X2Y75          LUT4 (Prop_lut4_I3_O)        0.097     5.485 r  compressor/gpc136/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.485    compressor/gpc136/lut4_prop0_n_0
    SLICE_X2Y75                                                       r  compressor/gpc136/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     5.891 r  compressor/gpc136/carry4_inst0/O[2]
                         net (fo=2, routed)           0.591     6.482    compressor/gpc161/lut4_prop3_0[2]
    SLICE_X1Y75                                                       r  compressor/gpc161/lut4_prop3/I3
    SLICE_X1Y75          LUT4 (Prop_lut4_I3_O)        0.217     6.699 r  compressor/gpc161/lut4_prop3/O
                         net (fo=1, routed)           0.000     6.699    compressor/gpc161/lut4_prop3_n_0
    SLICE_X1Y75                                                       r  compressor/gpc161/carry4_inst0/S[3]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.998 r  compressor/gpc161/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.717     7.715    compressor/gpc185/src0[2]
    SLICE_X0Y75                                                       r  compressor/gpc185/lut2_prop0/I1
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.097     7.812 r  compressor/gpc185/lut2_prop0/O
                         net (fo=1, routed)           0.000     7.812    compressor/gpc185/lut2_prop0_n_0
    SLICE_X0Y75                                                       r  compressor/gpc185/carry4_inst0/S[0]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     8.115 r  compressor/gpc185/carry4_inst0/O[1]
                         net (fo=1, routed)           1.743     9.858    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.423    12.280 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.280    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.207ns  (logic 5.834ns (47.794%)  route 6.373ns (52.206%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE                         0.000     0.000 r  src6_reg[2]/C
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[2]/Q
                         net (fo=7, routed)           1.082     1.475    compressor/gpc1/src6[2]
    SLICE_X2Y73                                                       r  compressor/gpc1/lut5_prop0/I2
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.097     1.572 r  compressor/gpc1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.572    compressor/gpc1/lut5_prop0_n_0
    SLICE_X2Y73                                                       r  compressor/gpc1/carry4_inst0/S[0]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     2.026 r  compressor/gpc1/carry4_inst0/O[3]
                         net (fo=6, routed)           0.626     2.652    compressor/gpc50/lut5_prop3_0[0]
    SLICE_X3Y73                                                       r  compressor/gpc50/lut5_prop3/I1
    SLICE_X3Y73          LUT5 (Prop_lut5_I1_O)        0.222     2.874 r  compressor/gpc50/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.874    compressor/gpc50/lut5_prop3_n_0
    SLICE_X3Y73                                                       r  compressor/gpc50/carry4_inst0/S[3]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.173 r  compressor/gpc50/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.847     4.020    compressor/gpc97/src2[5]
    SLICE_X4Y73                                                       r  compressor/gpc97/lut5_prop3/I4
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.097     4.117 r  compressor/gpc97/lut5_prop3/O
                         net (fo=1, routed)           0.000     4.117    compressor/gpc97/lut5_prop3_n_0
    SLICE_X4Y73                                                       r  compressor/gpc97/carry4_inst0/S[3]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.416 r  compressor/gpc97/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.972     5.388    compressor/gpc136/src0[1]
    SLICE_X2Y75                                                       r  compressor/gpc136/lut4_prop0/I3
    SLICE_X2Y75          LUT4 (Prop_lut4_I3_O)        0.097     5.485 r  compressor/gpc136/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.485    compressor/gpc136/lut4_prop0_n_0
    SLICE_X2Y75                                                       r  compressor/gpc136/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     5.891 r  compressor/gpc136/carry4_inst0/O[2]
                         net (fo=2, routed)           0.591     6.482    compressor/gpc161/lut4_prop3_0[2]
    SLICE_X1Y75                                                       r  compressor/gpc161/lut4_prop3/I3
    SLICE_X1Y75          LUT4 (Prop_lut4_I3_O)        0.217     6.699 r  compressor/gpc161/lut4_prop3/O
                         net (fo=1, routed)           0.000     6.699    compressor/gpc161/lut4_prop3_n_0
    SLICE_X1Y75                                                       r  compressor/gpc161/carry4_inst0/S[3]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.998 r  compressor/gpc161/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.717     7.715    compressor/gpc185/src0[2]
    SLICE_X0Y75                                                       r  compressor/gpc185/lut2_prop0/I1
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.097     7.812 r  compressor/gpc185/lut2_prop0/O
                         net (fo=1, routed)           0.000     7.812    compressor/gpc185/lut2_prop0_n_0
    SLICE_X0Y75                                                       r  compressor/gpc185/carry4_inst0/S[0]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     8.264 r  compressor/gpc185/carry4_inst0/O[3]
                         net (fo=1, routed)           1.538     9.802    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.405    12.207 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.207    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.175ns  (logic 5.798ns (47.623%)  route 6.377ns (52.377%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE                         0.000     0.000 r  src6_reg[2]/C
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[2]/Q
                         net (fo=7, routed)           1.082     1.475    compressor/gpc1/src6[2]
    SLICE_X2Y73                                                       r  compressor/gpc1/lut5_prop0/I2
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.097     1.572 r  compressor/gpc1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.572    compressor/gpc1/lut5_prop0_n_0
    SLICE_X2Y73                                                       r  compressor/gpc1/carry4_inst0/S[0]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     2.026 r  compressor/gpc1/carry4_inst0/O[3]
                         net (fo=6, routed)           0.626     2.652    compressor/gpc50/lut5_prop3_0[0]
    SLICE_X3Y73                                                       r  compressor/gpc50/lut5_prop3/I1
    SLICE_X3Y73          LUT5 (Prop_lut5_I1_O)        0.222     2.874 r  compressor/gpc50/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.874    compressor/gpc50/lut5_prop3_n_0
    SLICE_X3Y73                                                       r  compressor/gpc50/carry4_inst0/S[3]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.173 r  compressor/gpc50/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.847     4.020    compressor/gpc97/src2[5]
    SLICE_X4Y73                                                       r  compressor/gpc97/lut5_prop3/I4
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.097     4.117 r  compressor/gpc97/lut5_prop3/O
                         net (fo=1, routed)           0.000     4.117    compressor/gpc97/lut5_prop3_n_0
    SLICE_X4Y73                                                       r  compressor/gpc97/carry4_inst0/S[3]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.416 r  compressor/gpc97/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.972     5.388    compressor/gpc136/src0[1]
    SLICE_X2Y75                                                       r  compressor/gpc136/lut4_prop0/I3
    SLICE_X2Y75          LUT4 (Prop_lut4_I3_O)        0.097     5.485 r  compressor/gpc136/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.485    compressor/gpc136/lut4_prop0_n_0
    SLICE_X2Y75                                                       r  compressor/gpc136/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     5.891 r  compressor/gpc136/carry4_inst0/O[2]
                         net (fo=2, routed)           0.591     6.482    compressor/gpc161/lut4_prop3_0[2]
    SLICE_X1Y75                                                       r  compressor/gpc161/lut4_prop3/I3
    SLICE_X1Y75          LUT4 (Prop_lut4_I3_O)        0.217     6.699 r  compressor/gpc161/lut4_prop3/O
                         net (fo=1, routed)           0.000     6.699    compressor/gpc161/lut4_prop3_n_0
    SLICE_X1Y75                                                       r  compressor/gpc161/carry4_inst0/S[3]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.998 r  compressor/gpc161/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.717     7.715    compressor/gpc185/src0[2]
    SLICE_X0Y75                                                       r  compressor/gpc185/lut2_prop0/I1
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.097     7.812 r  compressor/gpc185/lut2_prop0/O
                         net (fo=1, routed)           0.000     7.812    compressor/gpc185/lut2_prop0_n_0
    SLICE_X0Y75                                                       r  compressor/gpc185/carry4_inst0/S[0]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     8.219 r  compressor/gpc185/carry4_inst0/O[2]
                         net (fo=1, routed)           1.542     9.761    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.414    12.175 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.175    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.124ns  (logic 5.643ns (46.539%)  route 6.482ns (53.461%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE                         0.000     0.000 r  src6_reg[2]/C
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[2]/Q
                         net (fo=7, routed)           1.082     1.475    compressor/gpc1/src6[2]
    SLICE_X2Y73                                                       r  compressor/gpc1/lut5_prop0/I2
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.097     1.572 r  compressor/gpc1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.572    compressor/gpc1/lut5_prop0_n_0
    SLICE_X2Y73                                                       r  compressor/gpc1/carry4_inst0/S[0]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     2.026 r  compressor/gpc1/carry4_inst0/O[3]
                         net (fo=6, routed)           0.626     2.652    compressor/gpc50/lut5_prop3_0[0]
    SLICE_X3Y73                                                       r  compressor/gpc50/lut5_prop3/I1
    SLICE_X3Y73          LUT5 (Prop_lut5_I1_O)        0.222     2.874 r  compressor/gpc50/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.874    compressor/gpc50/lut5_prop3_n_0
    SLICE_X3Y73                                                       r  compressor/gpc50/carry4_inst0/S[3]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.173 r  compressor/gpc50/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.847     4.020    compressor/gpc97/src2[5]
    SLICE_X4Y73                                                       r  compressor/gpc97/lut5_prop3/I4
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.097     4.117 r  compressor/gpc97/lut5_prop3/O
                         net (fo=1, routed)           0.000     4.117    compressor/gpc97/lut5_prop3_n_0
    SLICE_X4Y73                                                       r  compressor/gpc97/carry4_inst0/S[3]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.416 r  compressor/gpc97/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.972     5.388    compressor/gpc136/src0[1]
    SLICE_X2Y75                                                       r  compressor/gpc136/lut4_prop0/I3
    SLICE_X2Y75          LUT4 (Prop_lut4_I3_O)        0.097     5.485 r  compressor/gpc136/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.485    compressor/gpc136/lut4_prop0_n_0
    SLICE_X2Y75                                                       r  compressor/gpc136/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     5.891 r  compressor/gpc136/carry4_inst0/O[2]
                         net (fo=2, routed)           0.591     6.482    compressor/gpc161/lut4_prop3_0[2]
    SLICE_X1Y75                                                       r  compressor/gpc161/lut4_prop3/I3
    SLICE_X1Y75          LUT4 (Prop_lut4_I3_O)        0.217     6.699 r  compressor/gpc161/lut4_prop3/O
                         net (fo=1, routed)           0.000     6.699    compressor/gpc161/lut4_prop3_n_0
    SLICE_X1Y75                                                       r  compressor/gpc161/carry4_inst0/S[3]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.998 r  compressor/gpc161/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.717     7.715    compressor/gpc185/src0[2]
    SLICE_X0Y75                                                       r  compressor/gpc185/lut2_prop0/I1
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.097     7.812 r  compressor/gpc185/lut2_prop0/O
                         net (fo=1, routed)           0.000     7.812    compressor/gpc185/lut2_prop0_n_0
    SLICE_X0Y75                                                       r  compressor/gpc185/carry4_inst0/S[0]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.207 r  compressor/gpc185/carry4_inst0/CO[3]
                         net (fo=1, routed)           1.647     9.854    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.271    12.124 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.124    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.993ns  (logic 5.578ns (46.506%)  route 6.416ns (53.494%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE                         0.000     0.000 r  src6_reg[2]/C
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[2]/Q
                         net (fo=7, routed)           1.082     1.475    compressor/gpc1/src6[2]
    SLICE_X2Y73                                                       r  compressor/gpc1/lut5_prop0/I2
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.097     1.572 r  compressor/gpc1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.572    compressor/gpc1/lut5_prop0_n_0
    SLICE_X2Y73                                                       r  compressor/gpc1/carry4_inst0/S[0]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     2.026 r  compressor/gpc1/carry4_inst0/O[3]
                         net (fo=6, routed)           0.626     2.652    compressor/gpc50/lut5_prop3_0[0]
    SLICE_X3Y73                                                       r  compressor/gpc50/lut5_prop3/I1
    SLICE_X3Y73          LUT5 (Prop_lut5_I1_O)        0.222     2.874 r  compressor/gpc50/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.874    compressor/gpc50/lut5_prop3_n_0
    SLICE_X3Y73                                                       r  compressor/gpc50/carry4_inst0/S[3]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.173 r  compressor/gpc50/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.847     4.020    compressor/gpc97/src2[5]
    SLICE_X4Y73                                                       r  compressor/gpc97/lut5_prop3/I4
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.097     4.117 r  compressor/gpc97/lut5_prop3/O
                         net (fo=1, routed)           0.000     4.117    compressor/gpc97/lut5_prop3_n_0
    SLICE_X4Y73                                                       r  compressor/gpc97/carry4_inst0/S[3]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.416 r  compressor/gpc97/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.972     5.388    compressor/gpc136/src0[1]
    SLICE_X2Y75                                                       r  compressor/gpc136/lut4_prop0/I3
    SLICE_X2Y75          LUT4 (Prop_lut4_I3_O)        0.097     5.485 r  compressor/gpc136/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.485    compressor/gpc136/lut4_prop0_n_0
    SLICE_X2Y75                                                       r  compressor/gpc136/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     5.891 r  compressor/gpc136/carry4_inst0/O[2]
                         net (fo=2, routed)           0.591     6.482    compressor/gpc161/lut4_prop3_0[2]
    SLICE_X1Y75                                                       r  compressor/gpc161/lut4_prop3/I3
    SLICE_X1Y75          LUT4 (Prop_lut4_I3_O)        0.217     6.699 r  compressor/gpc161/lut4_prop3/O
                         net (fo=1, routed)           0.000     6.699    compressor/gpc161/lut4_prop3_n_0
    SLICE_X1Y75                                                       r  compressor/gpc161/carry4_inst0/S[3]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.998 r  compressor/gpc161/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.717     7.715    compressor/gpc185/src0[2]
    SLICE_X0Y75                                                       r  compressor/gpc185/lut2_prop0/I1
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.097     7.812 r  compressor/gpc185/lut2_prop0/O
                         net (fo=1, routed)           0.000     7.812    compressor/gpc185/lut2_prop0_n_0
    SLICE_X0Y75                                                       r  compressor/gpc185/carry4_inst0/S[0]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     7.999 r  compressor/gpc185/carry4_inst0/O[0]
                         net (fo=1, routed)           1.581     9.580    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.414    11.993 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.993    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.051ns  (logic 5.266ns (47.656%)  route 5.784ns (52.344%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT4=2 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE                         0.000     0.000 r  src6_reg[2]/C
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[2]/Q
                         net (fo=7, routed)           1.082     1.475    compressor/gpc1/src6[2]
    SLICE_X2Y73                                                       r  compressor/gpc1/lut5_prop0/I2
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.097     1.572 r  compressor/gpc1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.572    compressor/gpc1/lut5_prop0_n_0
    SLICE_X2Y73                                                       r  compressor/gpc1/carry4_inst0/S[0]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     2.026 r  compressor/gpc1/carry4_inst0/O[3]
                         net (fo=6, routed)           0.626     2.652    compressor/gpc50/lut5_prop3_0[0]
    SLICE_X3Y73                                                       r  compressor/gpc50/lut5_prop3/I1
    SLICE_X3Y73          LUT5 (Prop_lut5_I1_O)        0.222     2.874 r  compressor/gpc50/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.874    compressor/gpc50/lut5_prop3_n_0
    SLICE_X3Y73                                                       r  compressor/gpc50/carry4_inst0/S[3]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.173 r  compressor/gpc50/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.847     4.020    compressor/gpc97/src2[5]
    SLICE_X4Y73                                                       r  compressor/gpc97/lut5_prop3/I4
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.097     4.117 r  compressor/gpc97/lut5_prop3/O
                         net (fo=1, routed)           0.000     4.117    compressor/gpc97/lut5_prop3_n_0
    SLICE_X4Y73                                                       r  compressor/gpc97/carry4_inst0/S[3]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.416 r  compressor/gpc97/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.972     5.388    compressor/gpc136/src0[1]
    SLICE_X2Y75                                                       r  compressor/gpc136/lut4_prop0/I3
    SLICE_X2Y75          LUT4 (Prop_lut4_I3_O)        0.097     5.485 r  compressor/gpc136/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.485    compressor/gpc136/lut4_prop0_n_0
    SLICE_X2Y75                                                       r  compressor/gpc136/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     5.675 r  compressor/gpc136/carry4_inst0/O[0]
                         net (fo=2, routed)           0.581     6.256    compressor/gpc161/lut4_prop3_0[0]
    SLICE_X1Y75                                                       r  compressor/gpc161/lut4_prop1/I3
    SLICE_X1Y75          LUT4 (Prop_lut4_I3_O)        0.209     6.465 r  compressor/gpc161/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.465    compressor/gpc161/lut4_prop1_n_0
    SLICE_X1Y75                                                       r  compressor/gpc161/carry4_inst0/S[1]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     6.942 r  compressor/gpc161/carry4_inst0/O[3]
                         net (fo=1, routed)           1.676     8.618    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.432    11.051 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.051    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.909ns  (logic 5.207ns (47.734%)  route 5.702ns (52.266%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT4=2 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE                         0.000     0.000 r  src6_reg[2]/C
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[2]/Q
                         net (fo=7, routed)           1.082     1.475    compressor/gpc1/src6[2]
    SLICE_X2Y73                                                       r  compressor/gpc1/lut5_prop0/I2
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.097     1.572 r  compressor/gpc1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.572    compressor/gpc1/lut5_prop0_n_0
    SLICE_X2Y73                                                       r  compressor/gpc1/carry4_inst0/S[0]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     2.026 r  compressor/gpc1/carry4_inst0/O[3]
                         net (fo=6, routed)           0.626     2.652    compressor/gpc50/lut5_prop3_0[0]
    SLICE_X3Y73                                                       r  compressor/gpc50/lut5_prop3/I1
    SLICE_X3Y73          LUT5 (Prop_lut5_I1_O)        0.222     2.874 r  compressor/gpc50/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.874    compressor/gpc50/lut5_prop3_n_0
    SLICE_X3Y73                                                       r  compressor/gpc50/carry4_inst0/S[3]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.173 r  compressor/gpc50/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.847     4.020    compressor/gpc97/src2[5]
    SLICE_X4Y73                                                       r  compressor/gpc97/lut5_prop3/I4
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.097     4.117 r  compressor/gpc97/lut5_prop3/O
                         net (fo=1, routed)           0.000     4.117    compressor/gpc97/lut5_prop3_n_0
    SLICE_X4Y73                                                       r  compressor/gpc97/carry4_inst0/S[3]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.416 r  compressor/gpc97/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.972     5.388    compressor/gpc136/src0[1]
    SLICE_X2Y75                                                       r  compressor/gpc136/lut4_prop0/I3
    SLICE_X2Y75          LUT4 (Prop_lut4_I3_O)        0.097     5.485 r  compressor/gpc136/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.485    compressor/gpc136/lut4_prop0_n_0
    SLICE_X2Y75                                                       r  compressor/gpc136/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     5.675 r  compressor/gpc136/carry4_inst0/O[0]
                         net (fo=2, routed)           0.581     6.256    compressor/gpc161/lut4_prop3_0[0]
    SLICE_X1Y75                                                       r  compressor/gpc161/lut4_prop1/I3
    SLICE_X1Y75          LUT4 (Prop_lut4_I3_O)        0.209     6.465 r  compressor/gpc161/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.465    compressor/gpc161/lut4_prop1_n_0
    SLICE_X1Y75                                                       r  compressor/gpc161/carry4_inst0/S[1]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     6.897 r  compressor/gpc161/carry4_inst0/O[2]
                         net (fo=1, routed)           1.594     8.491    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.418    10.909 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.909    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.872ns  (logic 4.923ns (45.282%)  route 5.949ns (54.718%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT4=2 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE                         0.000     0.000 r  src6_reg[2]/C
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[2]/Q
                         net (fo=7, routed)           1.082     1.475    compressor/gpc1/src6[2]
    SLICE_X2Y73                                                       r  compressor/gpc1/lut5_prop0/I2
    SLICE_X2Y73          LUT5 (Prop_lut5_I2_O)        0.097     1.572 r  compressor/gpc1/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.572    compressor/gpc1/lut5_prop0_n_0
    SLICE_X2Y73                                                       r  compressor/gpc1/carry4_inst0/S[0]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     2.026 r  compressor/gpc1/carry4_inst0/O[3]
                         net (fo=6, routed)           0.626     2.652    compressor/gpc50/lut5_prop3_0[0]
    SLICE_X3Y73                                                       r  compressor/gpc50/lut5_prop3/I1
    SLICE_X3Y73          LUT5 (Prop_lut5_I1_O)        0.222     2.874 r  compressor/gpc50/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.874    compressor/gpc50/lut5_prop3_n_0
    SLICE_X3Y73                                                       r  compressor/gpc50/carry4_inst0/S[3]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.173 r  compressor/gpc50/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.847     4.020    compressor/gpc97/src2[5]
    SLICE_X4Y73                                                       r  compressor/gpc97/lut5_prop3/I4
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.097     4.117 r  compressor/gpc97/lut5_prop3/O
                         net (fo=1, routed)           0.000     4.117    compressor/gpc97/lut5_prop3_n_0
    SLICE_X4Y73                                                       r  compressor/gpc97/carry4_inst0/S[3]
    SLICE_X4Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.416 r  compressor/gpc97/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.972     5.388    compressor/gpc136/src0[1]
    SLICE_X2Y75                                                       r  compressor/gpc136/lut4_prop0/I3
    SLICE_X2Y75          LUT4 (Prop_lut4_I3_O)        0.097     5.485 r  compressor/gpc136/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.485    compressor/gpc136/lut4_prop0_n_0
    SLICE_X2Y75                                                       r  compressor/gpc136/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     5.675 r  compressor/gpc136/carry4_inst0/O[0]
                         net (fo=2, routed)           0.581     6.256    compressor/gpc161/lut4_prop3_0[0]
    SLICE_X1Y75                                                       r  compressor/gpc161/lut4_prop1/I3
    SLICE_X1Y75          LUT4 (Prop_lut4_I3_O)        0.209     6.465 r  compressor/gpc161/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.465    compressor/gpc161/lut4_prop1_n_0
    SLICE_X1Y75                                                       r  compressor/gpc161/carry4_inst0/S[1]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     6.634 r  compressor/gpc161/carry4_inst0/O[1]
                         net (fo=1, routed)           1.841     8.475    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.397    10.872 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.872    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.611ns  (logic 5.114ns (48.190%)  route 5.498ns (51.810%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           1.071     1.412    compressor/gpc0/src2[0]
    SLICE_X1Y71                                                       r  compressor/gpc0/lut3_prop1/I2
    SLICE_X1Y71          LUT3 (Prop_lut3_I2_O)        0.097     1.509 r  compressor/gpc0/lut3_prop1/O
                         net (fo=1, routed)           0.000     1.509    compressor/gpc0/lut3_prop1_n_0
    SLICE_X1Y71                                                       r  compressor/gpc0/carry4_inst0/S[1]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.986 r  compressor/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.597     2.584    compressor/gpc49/src0[5]
    SLICE_X0Y72                                                       r  compressor/gpc49/lut5_prop0/I4
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.234     2.818 r  compressor/gpc49/lut5_prop0/O
                         net (fo=1, routed)           0.000     2.818    compressor/gpc49/lut5_prop0_n_0
    SLICE_X0Y72                                                       r  compressor/gpc49/carry4_inst0/S[0]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.213 r  compressor/gpc49/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.780     3.993    compressor/gpc96/lut2_prop3_0[2]
    SLICE_X0Y70                                                       r  compressor/gpc96/lut2_prop3/I1
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.097     4.090 r  compressor/gpc96/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.090    compressor/gpc96/lut2_prop3_n_0
    SLICE_X0Y70                                                       r  compressor/gpc96/carry4_inst0/S[3]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.389 r  compressor/gpc96/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.604     4.993    compressor/gpc135/src0[4]
    SLICE_X3Y72                                                       r  compressor/gpc135/lut4_prop0/I3
    SLICE_X3Y72          LUT4 (Prop_lut4_I3_O)        0.097     5.090 r  compressor/gpc135/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.090    compressor/gpc135/lut4_prop0_n_0
    SLICE_X3Y72                                                       r  compressor/gpc135/carry4_inst0/S[0]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.485 r  compressor/gpc135/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.641     6.125    compressor/gpc161/src0[1]
    SLICE_X1Y75                                                       r  compressor/gpc161/lut4_prop0/I3
    SLICE_X1Y75          LUT4 (Prop_lut4_I3_O)        0.097     6.222 r  compressor/gpc161/lut4_prop0/O
                         net (fo=1, routed)           0.000     6.222    compressor/gpc161/lut4_prop0_n_0
    SLICE_X1Y75                                                       r  compressor/gpc161/carry4_inst0/S[0]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     6.409 r  compressor/gpc161/carry4_inst0/O[0]
                         net (fo=1, routed)           1.805     8.214    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.398    10.611 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.611    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.718ns  (logic 4.899ns (50.415%)  route 4.819ns (49.585%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           1.071     1.412    compressor/gpc0/src2[0]
    SLICE_X1Y71                                                       r  compressor/gpc0/lut3_prop1/I2
    SLICE_X1Y71          LUT3 (Prop_lut3_I2_O)        0.097     1.509 r  compressor/gpc0/lut3_prop1/O
                         net (fo=1, routed)           0.000     1.509    compressor/gpc0/lut3_prop1_n_0
    SLICE_X1Y71                                                       r  compressor/gpc0/carry4_inst0/S[1]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     1.986 r  compressor/gpc0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.597     2.584    compressor/gpc49/src0[5]
    SLICE_X0Y72                                                       r  compressor/gpc49/lut5_prop0/I4
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.234     2.818 r  compressor/gpc49/lut5_prop0/O
                         net (fo=1, routed)           0.000     2.818    compressor/gpc49/lut5_prop0_n_0
    SLICE_X0Y72                                                       r  compressor/gpc49/carry4_inst0/S[0]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.213 r  compressor/gpc49/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.780     3.993    compressor/gpc96/lut2_prop3_0[2]
    SLICE_X0Y70                                                       r  compressor/gpc96/lut2_prop3/I1
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.097     4.090 r  compressor/gpc96/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.090    compressor/gpc96/lut2_prop3_n_0
    SLICE_X0Y70                                                       r  compressor/gpc96/carry4_inst0/S[3]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.389 r  compressor/gpc96/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.604     4.993    compressor/gpc135/src0[4]
    SLICE_X3Y72                                                       r  compressor/gpc135/lut4_prop0/I3
    SLICE_X3Y72          LUT4 (Prop_lut4_I3_O)        0.097     5.090 r  compressor/gpc135/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.090    compressor/gpc135/lut4_prop0_n_0
    SLICE_X3Y72                                                       r  compressor/gpc135/carry4_inst0/S[0]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     5.542 r  compressor/gpc135/carry4_inst0/O[3]
                         net (fo=1, routed)           1.766     7.308    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.410     9.718 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.718    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.050%)  route 0.123ns (48.950%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[4]/Q
                         net (fo=7, routed)           0.123     0.251    src5[4]
    SLICE_X1Y70          FDRE                                         r  src5_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.850%)  route 0.111ns (44.151%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE                         0.000     0.000 r  src15_reg[0]/C
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src15_reg[0]/Q
                         net (fo=3, routed)           0.111     0.252    src15[0]
    SLICE_X1Y77          FDRE                                         r  src15_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  src5_reg[2]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[2]/Q
                         net (fo=7, routed)           0.126     0.254    src5[2]
    SLICE_X0Y71          FDRE                                         r  src5_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE                         0.000     0.000 r  src8_reg[5]/C
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[5]/Q
                         net (fo=5, routed)           0.126     0.254    src8[5]
    SLICE_X3Y74          FDRE                                         r  src8_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE                         0.000     0.000 r  src3_reg[1]/C
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[1]/Q
                         net (fo=5, routed)           0.113     0.254    src3[1]
    SLICE_X1Y72          FDRE                                         r  src3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE                         0.000     0.000 r  src8_reg[1]/C
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src8_reg[1]/Q
                         net (fo=5, routed)           0.113     0.254    src8[1]
    SLICE_X3Y74          FDRE                                         r  src8_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE                         0.000     0.000 r  src13_reg[1]/C
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src13_reg[1]/Q
                         net (fo=5, routed)           0.126     0.254    src13[1]
    SLICE_X5Y75          FDRE                                         r  src13_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE                         0.000     0.000 r  src8_reg[6]/C
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[6]/Q
                         net (fo=2, routed)           0.126     0.254    src8[6]
    SLICE_X3Y74          FDRE                                         r  src8_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  src9_reg[7]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[7]/Q
                         net (fo=2, routed)           0.126     0.254    src9[7]
    SLICE_X5Y72          FDRE                                         r  src9_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.564%)  route 0.113ns (44.436%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src9_reg[2]/Q
                         net (fo=5, routed)           0.113     0.254    src9[2]
    SLICE_X5Y72          FDRE                                         r  src9_reg[3]/D
  -------------------------------------------------------------------    -------------------





