// Seed: 2390000950
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
module module_1 (
    input tri0 void id_0,
    input logic id_1,
    output logic id_2,
    input supply0 id_3
);
  final #1 id_2 <= id_1;
  wire id_5;
  supply1 id_6 = id_3 - id_1;
  module_0(
      id_5, id_5, id_5, id_5, id_5
  );
  assign id_6 = id_3;
  assign id_2 = 1;
endmodule
