
Robot3W-DCMotorController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e30  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000388  08009fc0  08009fc0  00019fc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a348  0800a348  0001a348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a350  0800a350  0001a350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a354  0800a354  0001a354  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000680  20000000  0800a358  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020680  2**0
                  CONTENTS
  8 .bss          00004d3c  20000680  20000680  00020680  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200053bc  200053bc  00020680  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020680  2**0
                  CONTENTS, READONLY
 11 .debug_info   00023906  00000000  00000000  000206b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004a57  00000000  00000000  00043fb6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00010135  00000000  00000000  00048a0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001670  00000000  00000000  00058b48  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000016d0  00000000  00000000  0005a1b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000c24c  00000000  00000000  0005b888  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000074ba  00000000  00000000  00067ad4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0006ef8e  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00004d8c  00000000  00000000  0006f00c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000680 	.word	0x20000680
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009fa8 	.word	0x08009fa8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000684 	.word	0x20000684
 80001cc:	08009fa8 	.word	0x08009fa8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_uldivmod>:
 8000c40:	b953      	cbnz	r3, 8000c58 <__aeabi_uldivmod+0x18>
 8000c42:	b94a      	cbnz	r2, 8000c58 <__aeabi_uldivmod+0x18>
 8000c44:	2900      	cmp	r1, #0
 8000c46:	bf08      	it	eq
 8000c48:	2800      	cmpeq	r0, #0
 8000c4a:	bf1c      	itt	ne
 8000c4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c50:	f04f 30ff 	movne.w	r0, #4294967295
 8000c54:	f000 b97a 	b.w	8000f4c <__aeabi_idiv0>
 8000c58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c60:	f000 f806 	bl	8000c70 <__udivmoddi4>
 8000c64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c6c:	b004      	add	sp, #16
 8000c6e:	4770      	bx	lr

08000c70 <__udivmoddi4>:
 8000c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c74:	468c      	mov	ip, r1
 8000c76:	460d      	mov	r5, r1
 8000c78:	4604      	mov	r4, r0
 8000c7a:	9e08      	ldr	r6, [sp, #32]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d151      	bne.n	8000d24 <__udivmoddi4+0xb4>
 8000c80:	428a      	cmp	r2, r1
 8000c82:	4617      	mov	r7, r2
 8000c84:	d96d      	bls.n	8000d62 <__udivmoddi4+0xf2>
 8000c86:	fab2 fe82 	clz	lr, r2
 8000c8a:	f1be 0f00 	cmp.w	lr, #0
 8000c8e:	d00b      	beq.n	8000ca8 <__udivmoddi4+0x38>
 8000c90:	f1ce 0c20 	rsb	ip, lr, #32
 8000c94:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c98:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c9c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ca0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ca4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ca8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000cac:	0c25      	lsrs	r5, r4, #16
 8000cae:	fbbc f8fa 	udiv	r8, ip, sl
 8000cb2:	fa1f f987 	uxth.w	r9, r7
 8000cb6:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cba:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cbe:	fb08 f309 	mul.w	r3, r8, r9
 8000cc2:	42ab      	cmp	r3, r5
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x6c>
 8000cc6:	19ed      	adds	r5, r5, r7
 8000cc8:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ccc:	f080 8123 	bcs.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd0:	42ab      	cmp	r3, r5
 8000cd2:	f240 8120 	bls.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cda:	443d      	add	r5, r7
 8000cdc:	1aed      	subs	r5, r5, r3
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000ce4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000ce8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cec:	fb00 f909 	mul.w	r9, r0, r9
 8000cf0:	45a1      	cmp	r9, r4
 8000cf2:	d909      	bls.n	8000d08 <__udivmoddi4+0x98>
 8000cf4:	19e4      	adds	r4, r4, r7
 8000cf6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfa:	f080 810a 	bcs.w	8000f12 <__udivmoddi4+0x2a2>
 8000cfe:	45a1      	cmp	r9, r4
 8000d00:	f240 8107 	bls.w	8000f12 <__udivmoddi4+0x2a2>
 8000d04:	3802      	subs	r0, #2
 8000d06:	443c      	add	r4, r7
 8000d08:	eba4 0409 	sub.w	r4, r4, r9
 8000d0c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d10:	2100      	movs	r1, #0
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	d061      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d16:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	6034      	str	r4, [r6, #0]
 8000d1e:	6073      	str	r3, [r6, #4]
 8000d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d24:	428b      	cmp	r3, r1
 8000d26:	d907      	bls.n	8000d38 <__udivmoddi4+0xc8>
 8000d28:	2e00      	cmp	r6, #0
 8000d2a:	d054      	beq.n	8000dd6 <__udivmoddi4+0x166>
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d32:	4608      	mov	r0, r1
 8000d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d38:	fab3 f183 	clz	r1, r3
 8000d3c:	2900      	cmp	r1, #0
 8000d3e:	f040 808e 	bne.w	8000e5e <__udivmoddi4+0x1ee>
 8000d42:	42ab      	cmp	r3, r5
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xdc>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80fa 	bhi.w	8000f40 <__udivmoddi4+0x2d0>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	46ac      	mov	ip, r5
 8000d56:	2e00      	cmp	r6, #0
 8000d58:	d03f      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d5a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	b912      	cbnz	r2, 8000d6a <__udivmoddi4+0xfa>
 8000d64:	2701      	movs	r7, #1
 8000d66:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d6a:	fab7 fe87 	clz	lr, r7
 8000d6e:	f1be 0f00 	cmp.w	lr, #0
 8000d72:	d134      	bne.n	8000dde <__udivmoddi4+0x16e>
 8000d74:	1beb      	subs	r3, r5, r7
 8000d76:	0c3a      	lsrs	r2, r7, #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d82:	0c25      	lsrs	r5, r4, #16
 8000d84:	fb02 3318 	mls	r3, r2, r8, r3
 8000d88:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d8c:	fb0c f308 	mul.w	r3, ip, r8
 8000d90:	42ab      	cmp	r3, r5
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x134>
 8000d94:	19ed      	adds	r5, r5, r7
 8000d96:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x132>
 8000d9c:	42ab      	cmp	r3, r5
 8000d9e:	f200 80d1 	bhi.w	8000f44 <__udivmoddi4+0x2d4>
 8000da2:	4680      	mov	r8, r0
 8000da4:	1aed      	subs	r5, r5, r3
 8000da6:	b2a3      	uxth	r3, r4
 8000da8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dac:	fb02 5510 	mls	r5, r2, r0, r5
 8000db0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000db4:	fb0c fc00 	mul.w	ip, ip, r0
 8000db8:	45a4      	cmp	ip, r4
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x15c>
 8000dbc:	19e4      	adds	r4, r4, r7
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x15a>
 8000dc4:	45a4      	cmp	ip, r4
 8000dc6:	f200 80b8 	bhi.w	8000f3a <__udivmoddi4+0x2ca>
 8000dca:	4618      	mov	r0, r3
 8000dcc:	eba4 040c 	sub.w	r4, r4, ip
 8000dd0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dd4:	e79d      	b.n	8000d12 <__udivmoddi4+0xa2>
 8000dd6:	4631      	mov	r1, r6
 8000dd8:	4630      	mov	r0, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	f1ce 0420 	rsb	r4, lr, #32
 8000de2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000de6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dea:	fa20 f804 	lsr.w	r8, r0, r4
 8000dee:	0c3a      	lsrs	r2, r7, #16
 8000df0:	fa25 f404 	lsr.w	r4, r5, r4
 8000df4:	ea48 0803 	orr.w	r8, r8, r3
 8000df8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dfc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e00:	fb02 4411 	mls	r4, r2, r1, r4
 8000e04:	fa1f fc87 	uxth.w	ip, r7
 8000e08:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e0c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e10:	42ab      	cmp	r3, r5
 8000e12:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e16:	d909      	bls.n	8000e2c <__udivmoddi4+0x1bc>
 8000e18:	19ed      	adds	r5, r5, r7
 8000e1a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e1e:	f080 808a 	bcs.w	8000f36 <__udivmoddi4+0x2c6>
 8000e22:	42ab      	cmp	r3, r5
 8000e24:	f240 8087 	bls.w	8000f36 <__udivmoddi4+0x2c6>
 8000e28:	3902      	subs	r1, #2
 8000e2a:	443d      	add	r5, r7
 8000e2c:	1aeb      	subs	r3, r5, r3
 8000e2e:	fa1f f588 	uxth.w	r5, r8
 8000e32:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e36:	fb02 3310 	mls	r3, r2, r0, r3
 8000e3a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e3e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e42:	42ab      	cmp	r3, r5
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x1e6>
 8000e46:	19ed      	adds	r5, r5, r7
 8000e48:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4c:	d26f      	bcs.n	8000f2e <__udivmoddi4+0x2be>
 8000e4e:	42ab      	cmp	r3, r5
 8000e50:	d96d      	bls.n	8000f2e <__udivmoddi4+0x2be>
 8000e52:	3802      	subs	r0, #2
 8000e54:	443d      	add	r5, r7
 8000e56:	1aeb      	subs	r3, r5, r3
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	e78f      	b.n	8000d7e <__udivmoddi4+0x10e>
 8000e5e:	f1c1 0720 	rsb	r7, r1, #32
 8000e62:	fa22 f807 	lsr.w	r8, r2, r7
 8000e66:	408b      	lsls	r3, r1
 8000e68:	fa05 f401 	lsl.w	r4, r5, r1
 8000e6c:	ea48 0303 	orr.w	r3, r8, r3
 8000e70:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e74:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e7e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e82:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e86:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e8a:	fa1f f883 	uxth.w	r8, r3
 8000e8e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e92:	fb09 f408 	mul.w	r4, r9, r8
 8000e96:	42ac      	cmp	r4, r5
 8000e98:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ea0:	d908      	bls.n	8000eb4 <__udivmoddi4+0x244>
 8000ea2:	18ed      	adds	r5, r5, r3
 8000ea4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ea8:	d243      	bcs.n	8000f32 <__udivmoddi4+0x2c2>
 8000eaa:	42ac      	cmp	r4, r5
 8000eac:	d941      	bls.n	8000f32 <__udivmoddi4+0x2c2>
 8000eae:	f1a9 0902 	sub.w	r9, r9, #2
 8000eb2:	441d      	add	r5, r3
 8000eb4:	1b2d      	subs	r5, r5, r4
 8000eb6:	fa1f fe8e 	uxth.w	lr, lr
 8000eba:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ebe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ec2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000ec6:	fb00 f808 	mul.w	r8, r0, r8
 8000eca:	45a0      	cmp	r8, r4
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x26e>
 8000ece:	18e4      	adds	r4, r4, r3
 8000ed0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ed4:	d229      	bcs.n	8000f2a <__udivmoddi4+0x2ba>
 8000ed6:	45a0      	cmp	r8, r4
 8000ed8:	d927      	bls.n	8000f2a <__udivmoddi4+0x2ba>
 8000eda:	3802      	subs	r0, #2
 8000edc:	441c      	add	r4, r3
 8000ede:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ee2:	eba4 0408 	sub.w	r4, r4, r8
 8000ee6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eea:	454c      	cmp	r4, r9
 8000eec:	46c6      	mov	lr, r8
 8000eee:	464d      	mov	r5, r9
 8000ef0:	d315      	bcc.n	8000f1e <__udivmoddi4+0x2ae>
 8000ef2:	d012      	beq.n	8000f1a <__udivmoddi4+0x2aa>
 8000ef4:	b156      	cbz	r6, 8000f0c <__udivmoddi4+0x29c>
 8000ef6:	ebba 030e 	subs.w	r3, sl, lr
 8000efa:	eb64 0405 	sbc.w	r4, r4, r5
 8000efe:	fa04 f707 	lsl.w	r7, r4, r7
 8000f02:	40cb      	lsrs	r3, r1
 8000f04:	431f      	orrs	r7, r3
 8000f06:	40cc      	lsrs	r4, r1
 8000f08:	6037      	str	r7, [r6, #0]
 8000f0a:	6074      	str	r4, [r6, #4]
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	4618      	mov	r0, r3
 8000f14:	e6f8      	b.n	8000d08 <__udivmoddi4+0x98>
 8000f16:	4690      	mov	r8, r2
 8000f18:	e6e0      	b.n	8000cdc <__udivmoddi4+0x6c>
 8000f1a:	45c2      	cmp	sl, r8
 8000f1c:	d2ea      	bcs.n	8000ef4 <__udivmoddi4+0x284>
 8000f1e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f22:	eb69 0503 	sbc.w	r5, r9, r3
 8000f26:	3801      	subs	r0, #1
 8000f28:	e7e4      	b.n	8000ef4 <__udivmoddi4+0x284>
 8000f2a:	4628      	mov	r0, r5
 8000f2c:	e7d7      	b.n	8000ede <__udivmoddi4+0x26e>
 8000f2e:	4640      	mov	r0, r8
 8000f30:	e791      	b.n	8000e56 <__udivmoddi4+0x1e6>
 8000f32:	4681      	mov	r9, r0
 8000f34:	e7be      	b.n	8000eb4 <__udivmoddi4+0x244>
 8000f36:	4601      	mov	r1, r0
 8000f38:	e778      	b.n	8000e2c <__udivmoddi4+0x1bc>
 8000f3a:	3802      	subs	r0, #2
 8000f3c:	443c      	add	r4, r7
 8000f3e:	e745      	b.n	8000dcc <__udivmoddi4+0x15c>
 8000f40:	4608      	mov	r0, r1
 8000f42:	e708      	b.n	8000d56 <__udivmoddi4+0xe6>
 8000f44:	f1a8 0802 	sub.w	r8, r8, #2
 8000f48:	443d      	add	r5, r7
 8000f4a:	e72b      	b.n	8000da4 <__udivmoddi4+0x134>

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <ControlerTask>:
  * @param[in]  None
  * @retval None
  */
volatile unsigned int tim1cnt,tim4cnt;
volatile float rpm_a;
void ControlerTask(void* ptr){
 8000f50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000f54:	b082      	sub	sp, #8
	unsigned int encoder=0,enc_a,last_enc_a=0,enc_b,last_enc_b=0;
 8000f56:	2600      	movs	r6, #0
 8000f58:	9601      	str	r6, [sp, #4]
 8000f5a:	4635      	mov	r5, r6
 8000f5c:	46a8      	mov	r8, r5
 8000f5e:	4634      	mov	r4, r6
	signed int dEnc;
	float rpm;
	while(1){
		if(xQueueReceive(controler.motorqueue,&encoder,100)==pdTRUE){
 8000f60:	2264      	movs	r2, #100	; 0x64
 8000f62:	a901      	add	r1, sp, #4
 8000f64:	4b22      	ldr	r3, [pc, #136]	; (8000ff0 <ControlerTask+0xa0>)
 8000f66:	6898      	ldr	r0, [r3, #8]
 8000f68:	f003 fc86 	bl	8004878 <xQueueReceive>
 8000f6c:	2801      	cmp	r0, #1
 8000f6e:	d1f7      	bne.n	8000f60 <ControlerTask+0x10>
			//nowy pomiar
			tim1cnt=encoder&0xFFFF;
 8000f70:	9f01      	ldr	r7, [sp, #4]
 8000f72:	b2be      	uxth	r6, r7
 8000f74:	4b1f      	ldr	r3, [pc, #124]	; (8000ff4 <ControlerTask+0xa4>)
 8000f76:	601e      	str	r6, [r3, #0]
			tim4cnt = (encoder>>16)&0xFFFF;
 8000f78:	0c3d      	lsrs	r5, r7, #16
 8000f7a:	4b1f      	ldr	r3, [pc, #124]	; (8000ff8 <ControlerTask+0xa8>)
 8000f7c:	601d      	str	r5, [r3, #0]
			enc_a=encoder&0xFFFF;
			enc_b=(encoder>>16)&0xFFFF;
			//obliczenia dla koa A
			dEnc = (signed int)enc_a-(signed int)last_enc_a;
 8000f7e:	1b30      	subs	r0, r6, r4
			last_enc_a=enc_a;
			rpm = (float)dEnc*/*(100*60/24/75)*/3.33333333;
 8000f80:	ee07 0a90 	vmov	s15, r0
 8000f84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f88:	ee17 0a90 	vmov	r0, s15
 8000f8c:	f7ff fadc 	bl	8000548 <__aeabi_f2d>
 8000f90:	a315      	add	r3, pc, #84	; (adr r3, 8000fe8 <ControlerTask+0x98>)
 8000f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f96:	f7ff fb2b 	bl	80005f0 <__aeabi_dmul>
 8000f9a:	f7ff fe01 	bl	8000ba0 <__aeabi_d2f>
			rpm_a = rpm;
 8000f9e:	4b17      	ldr	r3, [pc, #92]	; (8000ffc <ControlerTask+0xac>)
 8000fa0:	6018      	str	r0, [r3, #0]
			controler.rpm_a=rpm;
 8000fa2:	4c13      	ldr	r4, [pc, #76]	; (8000ff0 <ControlerTask+0xa0>)
 8000fa4:	6160      	str	r0, [r4, #20]
			//obliczenia dla koa B
			dEnc = (signed int)enc_b-(signed int)last_enc_b;
 8000fa6:	eba5 0008 	sub.w	r0, r5, r8
			last_enc_b=enc_b;
			rpm = (float)dEnc*/*(100*60/24/75)*/3.33333333;
 8000faa:	ee07 0a90 	vmov	s15, r0
 8000fae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fb2:	ee17 0a90 	vmov	r0, s15
 8000fb6:	f7ff fac7 	bl	8000548 <__aeabi_f2d>
 8000fba:	a30b      	add	r3, pc, #44	; (adr r3, 8000fe8 <ControlerTask+0x98>)
 8000fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fc0:	f7ff fb16 	bl	80005f0 <__aeabi_dmul>
 8000fc4:	f7ff fdec 	bl	8000ba0 <__aeabi_d2f>

			controler.rpm_b=rpm;
 8000fc8:	61a0      	str	r0, [r4, #24]
			controler.encoder_a=enc_a;
 8000fca:	8427      	strh	r7, [r4, #32]
			controler.encoder_b=enc_b;
 8000fcc:	8465      	strh	r5, [r4, #34]	; 0x22
			if(controler.flags.rpm_pid_ctrl_enable){
 8000fce:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8000fd2:	f013 0f01 	tst.w	r3, #1
 8000fd6:	d1c1      	bne.n	8000f5c <ControlerTask+0xc>
				//sterowanie prdkosci obrotow silnikw
			}else{
				//bezporednie sterowanie PWM
				L6206_setDuty(controler.sp_pwm_a,controler.sp_pwm_b);
 8000fd8:	f9b4 101e 	ldrsh.w	r1, [r4, #30]
 8000fdc:	f9b4 001c 	ldrsh.w	r0, [r4, #28]
 8000fe0:	f000 f964 	bl	80012ac <L6206_setDuty>
 8000fe4:	e7ba      	b.n	8000f5c <ControlerTask+0xc>
 8000fe6:	bf00      	nop
 8000fe8:	aa38225b 	.word	0xaa38225b
 8000fec:	400aaaaa 	.word	0x400aaaaa
 8000ff0:	20004fb0 	.word	0x20004fb0
 8000ff4:	20004fdc 	.word	0x20004fdc
 8000ff8:	20004fd8 	.word	0x20004fd8
 8000ffc:	20004fe0 	.word	0x20004fe0

08001000 <Controler_Init>:
void Controler_Init(void){
 8001000:	b510      	push	{r4, lr}
 8001002:	b082      	sub	sp, #8
	HAL_TIM_Base_Start(&htim1);
 8001004:	4c1b      	ldr	r4, [pc, #108]	; (8001074 <Controler_Init+0x74>)
 8001006:	4620      	mov	r0, r4
 8001008:	f001 fef0 	bl	8002dec <HAL_TIM_Base_Start>
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 800100c:	213c      	movs	r1, #60	; 0x3c
 800100e:	4620      	mov	r0, r4
 8001010:	f002 fa74 	bl	80034fc <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start(&htim4);
 8001014:	4c18      	ldr	r4, [pc, #96]	; (8001078 <Controler_Init+0x78>)
 8001016:	4620      	mov	r0, r4
 8001018:	f001 fee8 	bl	8002dec <HAL_TIM_Base_Start>
	HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800101c:	213c      	movs	r1, #60	; 0x3c
 800101e:	4620      	mov	r0, r4
 8001020:	f002 fa6c 	bl	80034fc <HAL_TIM_Encoder_Start>
	controler.motorqueue = xQueueCreate(10,4);
 8001024:	2200      	movs	r2, #0
 8001026:	2104      	movs	r1, #4
 8001028:	200a      	movs	r0, #10
 800102a:	f003 fac9 	bl	80045c0 <xQueueGenericCreate>
 800102e:	4c13      	ldr	r4, [pc, #76]	; (800107c <Controler_Init+0x7c>)
 8001030:	60a0      	str	r0, [r4, #8]
	controler.nweUartFrame = xQueueCreate(10,1);
 8001032:	2200      	movs	r2, #0
 8001034:	2101      	movs	r1, #1
 8001036:	200a      	movs	r0, #10
 8001038:	f003 fac2 	bl	80045c0 <xQueueGenericCreate>
 800103c:	6060      	str	r0, [r4, #4]
	xTaskCreate(ControlerTask,"controler",500,0,5,0);
 800103e:	2400      	movs	r4, #0
 8001040:	9401      	str	r4, [sp, #4]
 8001042:	2305      	movs	r3, #5
 8001044:	9300      	str	r3, [sp, #0]
 8001046:	4623      	mov	r3, r4
 8001048:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800104c:	490c      	ldr	r1, [pc, #48]	; (8001080 <Controler_Init+0x80>)
 800104e:	480d      	ldr	r0, [pc, #52]	; (8001084 <Controler_Init+0x84>)
 8001050:	f003 febd 	bl	8004dce <xTaskCreate>
	xTaskCreate(ControlerSpervisorTask,"ctrl_sup",250,0,2,0);
 8001054:	9401      	str	r4, [sp, #4]
 8001056:	2302      	movs	r3, #2
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	4623      	mov	r3, r4
 800105c:	22fa      	movs	r2, #250	; 0xfa
 800105e:	490a      	ldr	r1, [pc, #40]	; (8001088 <Controler_Init+0x88>)
 8001060:	480a      	ldr	r0, [pc, #40]	; (800108c <Controler_Init+0x8c>)
 8001062:	f003 feb4 	bl	8004dce <xTaskCreate>
	HAL_TIM_Base_Start_IT(&htim7);
 8001066:	480a      	ldr	r0, [pc, #40]	; (8001090 <Controler_Init+0x90>)
 8001068:	f001 fed8 	bl	8002e1c <HAL_TIM_Base_Start_IT>
	UartCommunication_Init();
 800106c:	f000 f97e 	bl	800136c <UartCommunication_Init>
}
 8001070:	b002      	add	sp, #8
 8001072:	bd10      	pop	{r4, pc}
 8001074:	200051e8 	.word	0x200051e8
 8001078:	20005168 	.word	0x20005168
 800107c:	20004fb0 	.word	0x20004fb0
 8001080:	08009fdc 	.word	0x08009fdc
 8001084:	08000f51 	.word	0x08000f51
 8001088:	08009fe8 	.word	0x08009fe8
 800108c:	0800115d 	.word	0x0800115d
 8001090:	200052a8 	.word	0x200052a8

08001094 <UartCommunication_NewFrame>:
/**
  * @brief Funkcja zwrotna przenoszca dane z ramek uart
  * @param[in]  None
  * @retval None
  */
void UartCommunication_NewFrame(unsigned char frameId, char* data,int size){
 8001094:	b500      	push	{lr}
 8001096:	b083      	sub	sp, #12
 8001098:	f88d 0007 	strb.w	r0, [sp, #7]
	switch(frameId){
 800109c:	2801      	cmp	r0, #1
 800109e:	d004      	beq.n	80010aa <UartCommunication_NewFrame+0x16>
 80010a0:	2803      	cmp	r0, #3
 80010a2:	d011      	beq.n	80010c8 <UartCommunication_NewFrame+0x34>
			//zgaszam do wtku nadzorczego odebranie danych
			xQueueSend(controler.nweUartFrame,&frameId,0);
		}
		break;
	}
}
 80010a4:	b003      	add	sp, #12
 80010a6:	f85d fb04 	ldr.w	pc, [sp], #4
		if(size>=8){
 80010aa:	2a07      	cmp	r2, #7
 80010ac:	ddfa      	ble.n	80010a4 <UartCommunication_NewFrame+0x10>
			rpm_a=*(float*)data;
 80010ae:	680a      	ldr	r2, [r1, #0]
			rpm_b=*(float*)&data[4];
 80010b0:	684b      	ldr	r3, [r1, #4]
			controler.sp_rpm_a=rpm_a;
 80010b2:	481c      	ldr	r0, [pc, #112]	; (8001124 <UartCommunication_NewFrame+0x90>)
 80010b4:	60c2      	str	r2, [r0, #12]
			controler.sp_rpm_b=rpm_b;
 80010b6:	6103      	str	r3, [r0, #16]
			xQueueSend(controler.nweUartFrame,&frameId,0);
 80010b8:	2300      	movs	r3, #0
 80010ba:	461a      	mov	r2, r3
 80010bc:	f10d 0107 	add.w	r1, sp, #7
 80010c0:	6840      	ldr	r0, [r0, #4]
 80010c2:	f003 faa5 	bl	8004610 <xQueueGenericSend>
 80010c6:	e7ed      	b.n	80010a4 <UartCommunication_NewFrame+0x10>
		if(size>=2){
 80010c8:	2a01      	cmp	r2, #1
 80010ca:	ddeb      	ble.n	80010a4 <UartCommunication_NewFrame+0x10>
			a = (*(signed char*)&data[0]);
 80010cc:	f991 2000 	ldrsb.w	r2, [r1]
			b = *(signed char*)&data[1];
 80010d0:	f991 3001 	ldrsb.w	r3, [r1, #1]
			if(a>100){
 80010d4:	2a64      	cmp	r2, #100	; 0x64
 80010d6:	dc05      	bgt.n	80010e4 <UartCommunication_NewFrame+0x50>
			}else if(a<-100){
 80010d8:	f112 0f64 	cmn.w	r2, #100	; 0x64
 80010dc:	da03      	bge.n	80010e6 <UartCommunication_NewFrame+0x52>
				a = -100;
 80010de:	f06f 0263 	mvn.w	r2, #99	; 0x63
 80010e2:	e000      	b.n	80010e6 <UartCommunication_NewFrame+0x52>
				a = 100;
 80010e4:	2264      	movs	r2, #100	; 0x64
			if(b>100){
 80010e6:	2b64      	cmp	r3, #100	; 0x64
 80010e8:	dc05      	bgt.n	80010f6 <UartCommunication_NewFrame+0x62>
			}else if(b<-100){
 80010ea:	f113 0f64 	cmn.w	r3, #100	; 0x64
 80010ee:	da03      	bge.n	80010f8 <UartCommunication_NewFrame+0x64>
				b = -100;
 80010f0:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80010f4:	e000      	b.n	80010f8 <UartCommunication_NewFrame+0x64>
				b = 100;
 80010f6:	2364      	movs	r3, #100	; 0x64
			controler.flags.rpm_pid_ctrl_enable=0;
 80010f8:	480a      	ldr	r0, [pc, #40]	; (8001124 <UartCommunication_NewFrame+0x90>)
 80010fa:	f890 1024 	ldrb.w	r1, [r0, #36]	; 0x24
 80010fe:	f36f 0100 	bfc	r1, #0, #1
 8001102:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
			controler.sp_pwm_a = 5*(signed int)a;
 8001106:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800110a:	8382      	strh	r2, [r0, #28]
			controler.sp_pwm_b = 5*(signed int)b;
 800110c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001110:	83c3      	strh	r3, [r0, #30]
			xQueueSend(controler.nweUartFrame,&frameId,0);
 8001112:	2300      	movs	r3, #0
 8001114:	461a      	mov	r2, r3
 8001116:	f10d 0107 	add.w	r1, sp, #7
 800111a:	6840      	ldr	r0, [r0, #4]
 800111c:	f003 fa78 	bl	8004610 <xQueueGenericSend>
}
 8001120:	e7c0      	b.n	80010a4 <UartCommunication_NewFrame+0x10>
 8001122:	bf00      	nop
 8001124:	20004fb0 	.word	0x20004fb0

08001128 <Controler_SendFrame>:
/**
  * @brief Funkcja wysya dane na port szeregowy
  * @param[in]  None
  * @retval None
  */
void Controler_SendFrame(void){
 8001128:	b500      	push	{lr}
 800112a:	b085      	sub	sp, #20
	char data[4+4+2+2];
	*(int*)&data[0]=*(int*)&controler.rpm_a;
 800112c:	4b0a      	ldr	r3, [pc, #40]	; (8001158 <Controler_SendFrame+0x30>)
 800112e:	695a      	ldr	r2, [r3, #20]
 8001130:	9201      	str	r2, [sp, #4]
	*(int*)&data[4]=*(int*)&controler.rpm_b;
 8001132:	699a      	ldr	r2, [r3, #24]
 8001134:	9202      	str	r2, [sp, #8]
	*(short*)&data[8]=*(short*)&controler.encoder_a;
 8001136:	f9b3 2020 	ldrsh.w	r2, [r3, #32]
 800113a:	f8ad 200c 	strh.w	r2, [sp, #12]
	*(short*)&data[10]=*(short*)&controler.encoder_b;
 800113e:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001142:	f8ad 300e 	strh.w	r3, [sp, #14]
	UartCommunication_Send(2,data,12);
 8001146:	220c      	movs	r2, #12
 8001148:	a901      	add	r1, sp, #4
 800114a:	2002      	movs	r0, #2
 800114c:	f000 f930 	bl	80013b0 <UartCommunication_Send>
}
 8001150:	b005      	add	sp, #20
 8001152:	f85d fb04 	ldr.w	pc, [sp], #4
 8001156:	bf00      	nop
 8001158:	20004fb0 	.word	0x20004fb0

0800115c <ControlerSpervisorTask>:
void ControlerSpervisorTask(void* ptr){
 800115c:	b500      	push	{lr}
 800115e:	b083      	sub	sp, #12
 8001160:	e009      	b.n	8001176 <ControlerSpervisorTask+0x1a>
			controler.sp_rpm_a=0;
 8001162:	4b0d      	ldr	r3, [pc, #52]	; (8001198 <ControlerSpervisorTask+0x3c>)
 8001164:	2200      	movs	r2, #0
 8001166:	60da      	str	r2, [r3, #12]
			controler.sp_rpm_b=0;
 8001168:	611a      	str	r2, [r3, #16]
			L6206_enable(0,0);
 800116a:	2100      	movs	r1, #0
 800116c:	4608      	mov	r0, r1
 800116e:	f000 f87f 	bl	8001270 <L6206_enable>
		Controler_SendFrame();
 8001172:	f7ff ffd9 	bl	8001128 <Controler_SendFrame>
		if(xQueueReceive(controler.nweUartFrame,&id,500)){
 8001176:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800117a:	f10d 0107 	add.w	r1, sp, #7
 800117e:	4b06      	ldr	r3, [pc, #24]	; (8001198 <ControlerSpervisorTask+0x3c>)
 8001180:	6858      	ldr	r0, [r3, #4]
 8001182:	f003 fb79 	bl	8004878 <xQueueReceive>
 8001186:	2800      	cmp	r0, #0
 8001188:	d0eb      	beq.n	8001162 <ControlerSpervisorTask+0x6>
			Controler_SendFrame();
 800118a:	f7ff ffcd 	bl	8001128 <Controler_SendFrame>
			L6206_enable(1,1);
 800118e:	2101      	movs	r1, #1
 8001190:	4608      	mov	r0, r1
 8001192:	f000 f86d 	bl	8001270 <L6206_enable>
 8001196:	e7ec      	b.n	8001172 <ControlerSpervisorTask+0x16>
 8001198:	20004fb0 	.word	0x20004fb0

0800119c <TIM7_IRQHandler>:
  * @brief Przerwanie od licznika synchronizujcego
  * @param[in]  None
  * @retval None
  */
void TIM7_IRQHandler(void)
{
 800119c:	b500      	push	{lr}
 800119e:	b083      	sub	sp, #12
	BaseType_t xHigherPriorityTaskWokenByPost=pdFALSE;
 80011a0:	2300      	movs	r3, #0
 80011a2:	9301      	str	r3, [sp, #4]
	__HAL_TIM_CLEAR_IT(&htim7, TIM_IT_UPDATE);
 80011a4:	4a0f      	ldr	r2, [pc, #60]	; (80011e4 <TIM7_IRQHandler+0x48>)
 80011a6:	6812      	ldr	r2, [r2, #0]
 80011a8:	f06f 0101 	mvn.w	r1, #1
 80011ac:	6111      	str	r1, [r2, #16]
	unsigned int encoder = TIM1->CNT | ((unsigned int)TIM4->CNT<<16)&0xFFFF0000;
 80011ae:	4a0e      	ldr	r2, [pc, #56]	; (80011e8 <TIM7_IRQHandler+0x4c>)
 80011b0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80011b2:	490e      	ldr	r1, [pc, #56]	; (80011ec <TIM7_IRQHandler+0x50>)
 80011b4:	6a49      	ldr	r1, [r1, #36]	; 0x24
 80011b6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80011ba:	9200      	str	r2, [sp, #0]
	xQueueSendFromISR(controler.motorqueue,&encoder,&xHigherPriorityTaskWokenByPost);
 80011bc:	aa01      	add	r2, sp, #4
 80011be:	4669      	mov	r1, sp
 80011c0:	480b      	ldr	r0, [pc, #44]	; (80011f0 <TIM7_IRQHandler+0x54>)
 80011c2:	6880      	ldr	r0, [r0, #8]
 80011c4:	f003 fae8 	bl	8004798 <xQueueGenericSendFromISR>
	if( xHigherPriorityTaskWokenByPost ){
 80011c8:	9b01      	ldr	r3, [sp, #4]
 80011ca:	b13b      	cbz	r3, 80011dc <TIM7_IRQHandler+0x40>
		taskYIELD();
 80011cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80011d0:	4b08      	ldr	r3, [pc, #32]	; (80011f4 <TIM7_IRQHandler+0x58>)
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	f3bf 8f4f 	dsb	sy
 80011d8:	f3bf 8f6f 	isb	sy
	}

}
 80011dc:	b003      	add	sp, #12
 80011de:	f85d fb04 	ldr.w	pc, [sp], #4
 80011e2:	bf00      	nop
 80011e4:	200052a8 	.word	0x200052a8
 80011e8:	40012c00 	.word	0x40012c00
 80011ec:	40000800 	.word	0x40000800
 80011f0:	20004fb0 	.word	0x20004fb0
 80011f4:	e000ed04 	.word	0xe000ed04

080011f8 <L6206_init>:
/**
  * @brief  Funkcja aktywuje niezbdne peryferia
  * @param[in]  None
  * @retval None
  */
void L6206_init(void){
 80011f8:	b570      	push	{r4, r5, r6, lr}
	//deaktywuje modu
	RESET_EN_A();
 80011fa:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80011fe:	6953      	ldr	r3, [r2, #20]
 8001200:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001204:	6153      	str	r3, [r2, #20]
	RESET_EN_B();
 8001206:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800120a:	6953      	ldr	r3, [r2, #20]
 800120c:	f023 0302 	bic.w	r3, r3, #2
 8001210:	6153      	str	r3, [r2, #20]
	//aktywuje liniczki i kanay
	HAL_TIM_Base_Start(&htim2);
 8001212:	4c13      	ldr	r4, [pc, #76]	; (8001260 <L6206_init+0x68>)
 8001214:	4620      	mov	r0, r4
 8001216:	f001 fde9 	bl	8002dec <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim16);
 800121a:	4e12      	ldr	r6, [pc, #72]	; (8001264 <L6206_init+0x6c>)
 800121c:	4630      	mov	r0, r6
 800121e:	f001 fde5 	bl	8002dec <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim17);
 8001222:	4d11      	ldr	r5, [pc, #68]	; (8001268 <L6206_init+0x70>)
 8001224:	4628      	mov	r0, r5
 8001226:	f001 fde1 	bl	8002dec <HAL_TIM_Base_Start>

	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 800122a:	2100      	movs	r1, #0
 800122c:	4620      	mov	r0, r4
 800122e:	f002 f927 	bl	8003480 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);
 8001232:	2104      	movs	r1, #4
 8001234:	4620      	mov	r0, r4
 8001236:	f002 f923 	bl	8003480 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim16,TIM_CHANNEL_1);
 800123a:	2100      	movs	r1, #0
 800123c:	4630      	mov	r0, r6
 800123e:	f002 f91f 	bl	8003480 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim17,TIM_CHANNEL_1);
 8001242:	2100      	movs	r1, #0
 8001244:	4628      	mov	r0, r5
 8001246:	f002 f91b 	bl	8003480 <HAL_TIM_PWM_Start>

	TIMA_CHP_PWM=0;
 800124a:	2300      	movs	r3, #0
 800124c:	4a07      	ldr	r2, [pc, #28]	; (800126c <L6206_init+0x74>)
 800124e:	6353      	str	r3, [r2, #52]	; 0x34
	TIMA_CHN_PWM=0;
 8001250:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001254:	6353      	str	r3, [r2, #52]	; 0x34
	TIMB_CHP_PWM=0;
 8001256:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800125a:	6353      	str	r3, [r2, #52]	; 0x34
	TIMB_CHN_PWM=0;
 800125c:	6393      	str	r3, [r2, #56]	; 0x38
 800125e:	bd70      	pop	{r4, r5, r6, pc}
 8001260:	20005228 	.word	0x20005228
 8001264:	20005268 	.word	0x20005268
 8001268:	200051a8 	.word	0x200051a8
 800126c:	40014400 	.word	0x40014400

08001270 <L6206_enable>:
  * @brief  Funkcja aktywuje lub deaktywuje mostek nie modyfikujc wysterowania PWM
  * @param[in]  None
  * @retval None
  */
void L6206_enable(int ch_A, int ch_B){
	if(ch_B){
 8001270:	b161      	cbz	r1, 800128c <L6206_enable+0x1c>
		SET_EN_B();
 8001272:	4a0d      	ldr	r2, [pc, #52]	; (80012a8 <L6206_enable+0x38>)
 8001274:	6953      	ldr	r3, [r2, #20]
 8001276:	f043 0302 	orr.w	r3, r3, #2
 800127a:	6153      	str	r3, [r2, #20]
	}else{
		RESET_EN_B();
	}
	if(ch_A){
 800127c:	b960      	cbnz	r0, 8001298 <L6206_enable+0x28>
		SET_EN_A();
	}else{
		RESET_EN_A();
 800127e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001282:	6953      	ldr	r3, [r2, #20]
 8001284:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001288:	6153      	str	r3, [r2, #20]
 800128a:	4770      	bx	lr
		RESET_EN_B();
 800128c:	4a06      	ldr	r2, [pc, #24]	; (80012a8 <L6206_enable+0x38>)
 800128e:	6953      	ldr	r3, [r2, #20]
 8001290:	f023 0302 	bic.w	r3, r3, #2
 8001294:	6153      	str	r3, [r2, #20]
 8001296:	e7f1      	b.n	800127c <L6206_enable+0xc>
		SET_EN_A();
 8001298:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800129c:	6953      	ldr	r3, [r2, #20]
 800129e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012a2:	6153      	str	r3, [r2, #20]
 80012a4:	4770      	bx	lr
 80012a6:	bf00      	nop
 80012a8:	48000800 	.word	0x48000800

080012ac <L6206_setDuty>:
  * @brief  Funkcja ustawia wypeenie na kanaach PWM w zakresie -1000 do 1000
  * @param[in]  None
  * @retval None
  */
void L6206_setDuty(signed int duty_A,signed int duty_B){
	if(duty_A>=0){
 80012ac:	2800      	cmp	r0, #0
 80012ae:	db0d      	blt.n	80012cc <L6206_setDuty+0x20>
		TIMA_CHP_PWM=duty_A;
 80012b0:	4b0e      	ldr	r3, [pc, #56]	; (80012ec <L6206_setDuty+0x40>)
 80012b2:	6358      	str	r0, [r3, #52]	; 0x34
		TIMA_CHN_PWM=0;
 80012b4:	2200      	movs	r2, #0
 80012b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80012ba:	635a      	str	r2, [r3, #52]	; 0x34
	}else{
		TIMA_CHN_PWM=-duty_A;
		TIMA_CHP_PWM=0;
	}
	if(duty_B>=0){
 80012bc:	2900      	cmp	r1, #0
 80012be:	db0d      	blt.n	80012dc <L6206_setDuty+0x30>
		TIMB_CHP_PWM=duty_B;
 80012c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012c4:	6359      	str	r1, [r3, #52]	; 0x34
		TIMB_CHN_PWM=0;
 80012c6:	2200      	movs	r2, #0
 80012c8:	639a      	str	r2, [r3, #56]	; 0x38
 80012ca:	4770      	bx	lr
		TIMA_CHN_PWM=-duty_A;
 80012cc:	4240      	negs	r0, r0
 80012ce:	4b08      	ldr	r3, [pc, #32]	; (80012f0 <L6206_setDuty+0x44>)
 80012d0:	6358      	str	r0, [r3, #52]	; 0x34
		TIMA_CHP_PWM=0;
 80012d2:	2200      	movs	r2, #0
 80012d4:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80012d8:	635a      	str	r2, [r3, #52]	; 0x34
 80012da:	e7ef      	b.n	80012bc <L6206_setDuty+0x10>
	}else{
		TIMB_CHN_PWM=-duty_B;
 80012dc:	4249      	negs	r1, r1
 80012de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012e2:	6399      	str	r1, [r3, #56]	; 0x38
		TIMB_CHP_PWM=0;
 80012e4:	2200      	movs	r2, #0
 80012e6:	635a      	str	r2, [r3, #52]	; 0x34
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	40014400 	.word	0x40014400
 80012f0:	40014800 	.word	0x40014800

080012f4 <HAL_UART_RxCpltCallback>:
/**
  * @brief odebrano dane z uart
  * @param[in]  None
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80012f4:	b500      	push	{lr}
 80012f6:	b083      	sub	sp, #12
	BaseType_t xHigherPriorityTaskWokenByPost=pdFALSE;
 80012f8:	2300      	movs	r3, #0
 80012fa:	9301      	str	r3, [sp, #4]
	unsigned char rx=USART2->RDR;
 80012fc:	4a18      	ldr	r2, [pc, #96]	; (8001360 <HAL_UART_RxCpltCallback+0x6c>)
 80012fe:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8001300:	f88d 2003 	strb.w	r2, [sp, #3]
	xQueueSendFromISR(uart.queue,&rx,&xHigherPriorityTaskWokenByPost);
 8001304:	aa01      	add	r2, sp, #4
 8001306:	f10d 0103 	add.w	r1, sp, #3
 800130a:	4816      	ldr	r0, [pc, #88]	; (8001364 <HAL_UART_RxCpltCallback+0x70>)
 800130c:	6800      	ldr	r0, [r0, #0]
 800130e:	f003 fa43 	bl	8004798 <xQueueGenericSendFromISR>
	ITM_SendChar(rx);
 8001312:	f89d 2003 	ldrb.w	r2, [sp, #3]
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001316:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800131a:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800131e:	f013 0f01 	tst.w	r3, #1
 8001322:	d006      	beq.n	8001332 <HAL_UART_RxCpltCallback+0x3e>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001324:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001328:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800132c:	f013 0f01 	tst.w	r3, #1
 8001330:	d10d      	bne.n	800134e <HAL_UART_RxCpltCallback+0x5a>
	if( xHigherPriorityTaskWokenByPost ){
 8001332:	9b01      	ldr	r3, [sp, #4]
 8001334:	b13b      	cbz	r3, 8001346 <HAL_UART_RxCpltCallback+0x52>
		taskYIELD();
 8001336:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800133a:	4b0b      	ldr	r3, [pc, #44]	; (8001368 <HAL_UART_RxCpltCallback+0x74>)
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	f3bf 8f4f 	dsb	sy
 8001342:	f3bf 8f6f 	isb	sy
	}
}
 8001346:	b003      	add	sp, #12
 8001348:	f85d fb04 	ldr.w	pc, [sp], #4
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 800134c:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800134e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d0f9      	beq.n	800134c <HAL_UART_RxCpltCallback+0x58>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001358:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800135c:	701a      	strb	r2, [r3, #0]
 800135e:	e7e8      	b.n	8001332 <HAL_UART_RxCpltCallback+0x3e>
 8001360:	40004400 	.word	0x40004400
 8001364:	20004fe4 	.word	0x20004fe4
 8001368:	e000ed04 	.word	0xe000ed04

0800136c <UartCommunication_Init>:
void UartCommunication_Init(void){
 800136c:	b500      	push	{lr}
 800136e:	b083      	sub	sp, #12
	uart.queue=xQueueCreate(10,1);
 8001370:	2200      	movs	r2, #0
 8001372:	2101      	movs	r1, #1
 8001374:	200a      	movs	r0, #10
 8001376:	f003 f923 	bl	80045c0 <xQueueGenericCreate>
 800137a:	4b08      	ldr	r3, [pc, #32]	; (800139c <UartCommunication_Init+0x30>)
 800137c:	6018      	str	r0, [r3, #0]
	huart2.RxISR=HAL_UART_RxCpltCallback;
 800137e:	4a08      	ldr	r2, [pc, #32]	; (80013a0 <UartCommunication_Init+0x34>)
 8001380:	4b08      	ldr	r3, [pc, #32]	; (80013a4 <UartCommunication_Init+0x38>)
 8001382:	661a      	str	r2, [r3, #96]	; 0x60
	xTaskCreate(UartCommunication_Thread,"uart",250,0,2,0);
 8001384:	2300      	movs	r3, #0
 8001386:	9301      	str	r3, [sp, #4]
 8001388:	2202      	movs	r2, #2
 800138a:	9200      	str	r2, [sp, #0]
 800138c:	22fa      	movs	r2, #250	; 0xfa
 800138e:	4906      	ldr	r1, [pc, #24]	; (80013a8 <UartCommunication_Init+0x3c>)
 8001390:	4806      	ldr	r0, [pc, #24]	; (80013ac <UartCommunication_Init+0x40>)
 8001392:	f003 fd1c 	bl	8004dce <xTaskCreate>
}
 8001396:	b003      	add	sp, #12
 8001398:	f85d fb04 	ldr.w	pc, [sp], #4
 800139c:	20004fe4 	.word	0x20004fe4
 80013a0:	080012f5 	.word	0x080012f5
 80013a4:	2000532c 	.word	0x2000532c
 80013a8:	08009ff4 	.word	0x08009ff4
 80013ac:	080013fd 	.word	0x080013fd

080013b0 <UartCommunication_Send>:
	if(size<(UART_TX_BUFF_SIZE-(2+1+1+1))){
 80013b0:	2a1a      	cmp	r2, #26
 80013b2:	dd00      	ble.n	80013b6 <UartCommunication_Send+0x6>
 80013b4:	4770      	bx	lr
void UartCommunication_Send(unsigned char id,void*data, int size){
 80013b6:	b538      	push	{r3, r4, r5, lr}
 80013b8:	4615      	mov	r5, r2
		uart.txBuf[0]=0x12;
 80013ba:	4c0e      	ldr	r4, [pc, #56]	; (80013f4 <UartCommunication_Send+0x44>)
 80013bc:	2312      	movs	r3, #18
 80013be:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		uart.txBuf[1]=0x34;
 80013c2:	2334      	movs	r3, #52	; 0x34
 80013c4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		uart.txBuf[2]=size+1;
 80013c8:	1c53      	adds	r3, r2, #1
 80013ca:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
		uart.txBuf[3]=id;
 80013ce:	f884 0047 	strb.w	r0, [r4, #71]	; 0x47
		memcpy(&uart.txBuf[4],data,size);
 80013d2:	f104 0048 	add.w	r0, r4, #72	; 0x48
 80013d6:	f005 f89f 	bl	8006518 <memcpy>
		uart.txBuf[4+size]=0xAA;
 80013da:	1d2b      	adds	r3, r5, #4
 80013dc:	4423      	add	r3, r4
 80013de:	22aa      	movs	r2, #170	; 0xaa
 80013e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		HAL_UART_Transmit_IT(&huart2,uart.txBuf,size+5);
 80013e4:	1d6a      	adds	r2, r5, #5
 80013e6:	b292      	uxth	r2, r2
 80013e8:	f104 0144 	add.w	r1, r4, #68	; 0x44
 80013ec:	4802      	ldr	r0, [pc, #8]	; (80013f8 <UartCommunication_Send+0x48>)
 80013ee:	f002 f98f 	bl	8003710 <HAL_UART_Transmit_IT>
 80013f2:	bd38      	pop	{r3, r4, r5, pc}
 80013f4:	20004fe4 	.word	0x20004fe4
 80013f8:	2000532c 	.word	0x2000532c

080013fc <UartCommunication_Thread>:
void UartCommunication_Thread(void* ptrt){
 80013fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013fe:	b083      	sub	sp, #12
	SET_BIT(USART2->CR1, USART_CR1_RXNEIE);
 8001400:	4a23      	ldr	r2, [pc, #140]	; (8001490 <UartCommunication_Thread+0x94>)
 8001402:	6813      	ldr	r3, [r2, #0]
 8001404:	f043 0320 	orr.w	r3, r3, #32
 8001408:	6013      	str	r3, [r2, #0]
	unsigned int state=0;
 800140a:	2400      	movs	r4, #0
 800140c:	e000      	b.n	8001410 <UartCommunication_Thread+0x14>
			state=0;
 800140e:	2400      	movs	r4, #0
		if(xQueueReceive(uart.queue,&rx,50)==pdTRUE){
 8001410:	2232      	movs	r2, #50	; 0x32
 8001412:	f10d 0107 	add.w	r1, sp, #7
 8001416:	4b1f      	ldr	r3, [pc, #124]	; (8001494 <UartCommunication_Thread+0x98>)
 8001418:	6818      	ldr	r0, [r3, #0]
 800141a:	f003 fa2d 	bl	8004878 <xQueueReceive>
 800141e:	2801      	cmp	r0, #1
 8001420:	d1f5      	bne.n	800140e <UartCommunication_Thread+0x12>
			switch(state){
 8001422:	2c03      	cmp	r4, #3
 8001424:	d8f4      	bhi.n	8001410 <UartCommunication_Thread+0x14>
 8001426:	e8df f004 	tbb	[pc, r4]
 800142a:	0802      	.short	0x0802
 800142c:	1510      	.short	0x1510
				if(rx==0x12){
 800142e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001432:	2b12      	cmp	r3, #18
 8001434:	d1ec      	bne.n	8001410 <UartCommunication_Thread+0x14>
					state=1;
 8001436:	2401      	movs	r4, #1
 8001438:	e7ea      	b.n	8001410 <UartCommunication_Thread+0x14>
				if(rx==0x34){
 800143a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800143e:	2b34      	cmp	r3, #52	; 0x34
 8001440:	d001      	beq.n	8001446 <UartCommunication_Thread+0x4a>
					state=0;
 8001442:	2400      	movs	r4, #0
 8001444:	e7e4      	b.n	8001410 <UartCommunication_Thread+0x14>
					state=2;
 8001446:	2402      	movs	r4, #2
 8001448:	e7e2      	b.n	8001410 <UartCommunication_Thread+0x14>
				size=rx;
 800144a:	f89d 6007 	ldrb.w	r6, [sp, #7]
				ptr=0;
 800144e:	2500      	movs	r5, #0
				state=3;
 8001450:	2403      	movs	r4, #3
				break;
 8001452:	e7dd      	b.n	8001410 <UartCommunication_Thread+0x14>
				if(ptr<size){
 8001454:	42ae      	cmp	r6, r5
 8001456:	d907      	bls.n	8001468 <UartCommunication_Thread+0x6c>
					uart.rxBuf[ptr++]=rx;
 8001458:	1c6a      	adds	r2, r5, #1
 800145a:	4b0e      	ldr	r3, [pc, #56]	; (8001494 <UartCommunication_Thread+0x98>)
 800145c:	441d      	add	r5, r3
 800145e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001462:	712b      	strb	r3, [r5, #4]
 8001464:	b2d5      	uxtb	r5, r2
 8001466:	e7d3      	b.n	8001410 <UartCommunication_Thread+0x14>
					if(rx==0xAA){
 8001468:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800146c:	2baa      	cmp	r3, #170	; 0xaa
 800146e:	d001      	beq.n	8001474 <UartCommunication_Thread+0x78>
					state=0;
 8001470:	2400      	movs	r4, #0
 8001472:	e7cd      	b.n	8001410 <UartCommunication_Thread+0x14>
						printf("UC: New frame; id:%d, size:%d\n\r",uart.rxBuf[0],size-1);
 8001474:	4c07      	ldr	r4, [pc, #28]	; (8001494 <UartCommunication_Thread+0x98>)
 8001476:	1e77      	subs	r7, r6, #1
 8001478:	463a      	mov	r2, r7
 800147a:	7921      	ldrb	r1, [r4, #4]
 800147c:	4806      	ldr	r0, [pc, #24]	; (8001498 <UartCommunication_Thread+0x9c>)
 800147e:	f005 f85f 	bl	8006540 <printf>
						UartCommunication_NewFrame(uart.rxBuf[0],(char*)&uart.rxBuf[1],size-1);
 8001482:	463a      	mov	r2, r7
 8001484:	1d61      	adds	r1, r4, #5
 8001486:	7920      	ldrb	r0, [r4, #4]
 8001488:	f7ff fe04 	bl	8001094 <UartCommunication_NewFrame>
					state=0;
 800148c:	2400      	movs	r4, #0
 800148e:	e7bf      	b.n	8001410 <UartCommunication_Thread+0x14>
 8001490:	40004400 	.word	0x40004400
 8001494:	20004fe4 	.word	0x20004fe4
 8001498:	08009ffc 	.word	0x08009ffc

0800149c <USART2_IRQHandler>:
  * @brief
  * @param[in]  None
  * @retval None
  */
void USART2_IRQHandler(void)
{
 800149c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800149e:	4802      	ldr	r0, [pc, #8]	; (80014a8 <USART2_IRQHandler+0xc>)
 80014a0:	f002 f97e 	bl	80037a0 <HAL_UART_IRQHandler>
 80014a4:	bd08      	pop	{r3, pc}
 80014a6:	bf00      	nop
 80014a8:	2000532c 	.word	0x2000532c

080014ac <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014ac:	b508      	push	{r3, lr}
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014ae:	4a07      	ldr	r2, [pc, #28]	; (80014cc <HAL_Init+0x20>)
 80014b0:	6813      	ldr	r3, [r2, #0]
 80014b2:	f043 0310 	orr.w	r3, r3, #16
 80014b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014b8:	2003      	movs	r0, #3
 80014ba:	f000 fb91 	bl	8001be0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014be:	2000      	movs	r0, #0
 80014c0:	f004 fbee 	bl	8005ca0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014c4:	f004 fbcc 	bl	8005c60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80014c8:	2000      	movs	r0, #0
 80014ca:	bd08      	pop	{r3, pc}
 80014cc:	40022000 	.word	0x40022000

080014d0 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80014d0:	4a03      	ldr	r2, [pc, #12]	; (80014e0 <HAL_IncTick+0x10>)
 80014d2:	6811      	ldr	r1, [r2, #0]
 80014d4:	4b03      	ldr	r3, [pc, #12]	; (80014e4 <HAL_IncTick+0x14>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	440b      	add	r3, r1
 80014da:	6013      	str	r3, [r2, #0]
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	20005048 	.word	0x20005048
 80014e4:	20000000 	.word	0x20000000

080014e8 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 80014e8:	4b01      	ldr	r3, [pc, #4]	; (80014f0 <HAL_GetTick+0x8>)
 80014ea:	6818      	ldr	r0, [r3, #0]
}
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	20005048 	.word	0x20005048

080014f4 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80014f4:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80014f6:	6802      	ldr	r2, [r0, #0]
 80014f8:	6893      	ldr	r3, [r2, #8]
 80014fa:	f003 0303 	and.w	r3, r3, #3
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d011      	beq.n	8001526 <ADC_Disable+0x32>
 8001502:	2300      	movs	r3, #0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d037      	beq.n	8001578 <ADC_Disable+0x84>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001508:	6893      	ldr	r3, [r2, #8]
 800150a:	f003 030d 	and.w	r3, r3, #13
 800150e:	2b01      	cmp	r3, #1
 8001510:	d011      	beq.n	8001536 <ADC_Disable+0x42>
      __HAL_ADC_DISABLE(hadc);
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001512:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001514:	f043 0310 	orr.w	r3, r3, #16
 8001518:	6403      	str	r3, [r0, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800151a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800151c:	f043 0301 	orr.w	r3, r3, #1
 8001520:	6443      	str	r3, [r0, #68]	; 0x44
      
      return HAL_ERROR;
 8001522:	2001      	movs	r0, #1
 8001524:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001526:	6813      	ldr	r3, [r2, #0]
 8001528:	f013 0f01 	tst.w	r3, #1
 800152c:	d101      	bne.n	8001532 <ADC_Disable+0x3e>
 800152e:	2300      	movs	r3, #0
 8001530:	e7e8      	b.n	8001504 <ADC_Disable+0x10>
 8001532:	2301      	movs	r3, #1
 8001534:	e7e6      	b.n	8001504 <ADC_Disable+0x10>
 8001536:	4604      	mov	r4, r0
      __HAL_ADC_DISABLE(hadc);
 8001538:	6893      	ldr	r3, [r2, #8]
 800153a:	f043 0302 	orr.w	r3, r3, #2
 800153e:	6093      	str	r3, [r2, #8]
 8001540:	6803      	ldr	r3, [r0, #0]
 8001542:	2203      	movs	r2, #3
 8001544:	601a      	str	r2, [r3, #0]
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001546:	f7ff ffcf 	bl	80014e8 <HAL_GetTick>
 800154a:	4605      	mov	r5, r0
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800154c:	6823      	ldr	r3, [r4, #0]
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	f013 0f01 	tst.w	r3, #1
 8001554:	d00e      	beq.n	8001574 <ADC_Disable+0x80>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001556:	f7ff ffc7 	bl	80014e8 <HAL_GetTick>
 800155a:	1b40      	subs	r0, r0, r5
 800155c:	2802      	cmp	r0, #2
 800155e:	d9f5      	bls.n	800154c <ADC_Disable+0x58>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001560:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001562:	f043 0310 	orr.w	r3, r3, #16
 8001566:	6423      	str	r3, [r4, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001568:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800156a:	f043 0301 	orr.w	r3, r3, #1
 800156e:	6463      	str	r3, [r4, #68]	; 0x44
        
        return HAL_ERROR;
 8001570:	2001      	movs	r0, #1
 8001572:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001574:	2000      	movs	r0, #0
 8001576:	bd38      	pop	{r3, r4, r5, pc}
 8001578:	2000      	movs	r0, #0
}
 800157a:	bd38      	pop	{r3, r4, r5, pc}

0800157c <HAL_ADC_Init>:
{
 800157c:	b570      	push	{r4, r5, r6, lr}
 800157e:	b096      	sub	sp, #88	; 0x58
  __IO uint32_t wait_loop_index = 0U;
 8001580:	2300      	movs	r3, #0
 8001582:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8001584:	2800      	cmp	r0, #0
 8001586:	f000 8135 	beq.w	80017f4 <HAL_ADC_Init+0x278>
 800158a:	4604      	mov	r4, r0
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800158c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800158e:	f013 0f10 	tst.w	r3, #16
 8001592:	d151      	bne.n	8001638 <HAL_ADC_Init+0xbc>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001594:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001596:	b1ab      	cbz	r3, 80015c4 <HAL_ADC_Init+0x48>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001598:	2000      	movs	r0, #0
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800159a:	6823      	ldr	r3, [r4, #0]
 800159c:	689a      	ldr	r2, [r3, #8]
 800159e:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 80015a2:	d003      	beq.n	80015ac <HAL_ADC_Init+0x30>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80015a4:	689b      	ldr	r3, [r3, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80015a6:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 80015aa:	d046      	beq.n	800163a <HAL_ADC_Init+0xbe>
      ADC_STATE_CLR_SET(hadc->State,
 80015ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80015ae:	f023 0312 	bic.w	r3, r3, #18
 80015b2:	f043 0310 	orr.w	r3, r3, #16
 80015b6:	6423      	str	r3, [r4, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015b8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80015ba:	f043 0301 	orr.w	r3, r3, #1
 80015be:	6463      	str	r3, [r4, #68]	; 0x44
      tmp_hal_status = HAL_ERROR;
 80015c0:	2001      	movs	r0, #1
 80015c2:	e03a      	b.n	800163a <HAL_ADC_Init+0xbe>
      ADC_CLEAR_ERRORCODE(hadc);
 80015c4:	6443      	str	r3, [r0, #68]	; 0x44
      hadc->InjectionConfig.ChannelCount = 0U;
 80015c6:	64c3      	str	r3, [r0, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80015c8:	6483      	str	r3, [r0, #72]	; 0x48
      hadc->Lock = HAL_UNLOCKED;
 80015ca:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 80015ce:	f004 f997 	bl	8005900 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80015d2:	6823      	ldr	r3, [r4, #0]
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80015da:	d001      	beq.n	80015e0 <HAL_ADC_Init+0x64>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015dc:	2000      	movs	r0, #0
 80015de:	e7dc      	b.n	800159a <HAL_ADC_Init+0x1e>
        tmp_hal_status = ADC_Disable(hadc);
 80015e0:	4620      	mov	r0, r4
 80015e2:	f7ff ff87 	bl	80014f4 <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80015e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80015e8:	f013 0f10 	tst.w	r3, #16
 80015ec:	d1d5      	bne.n	800159a <HAL_ADC_Init+0x1e>
 80015ee:	2800      	cmp	r0, #0
 80015f0:	d1d3      	bne.n	800159a <HAL_ADC_Init+0x1e>
          ADC_STATE_CLR_SET(hadc->State,
 80015f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80015f4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80015f8:	f023 0302 	bic.w	r3, r3, #2
 80015fc:	f043 0302 	orr.w	r3, r3, #2
 8001600:	6423      	str	r3, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001602:	6822      	ldr	r2, [r4, #0]
 8001604:	6893      	ldr	r3, [r2, #8]
 8001606:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800160a:	6093      	str	r3, [r2, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800160c:	6822      	ldr	r2, [r4, #0]
 800160e:	6893      	ldr	r3, [r2, #8]
 8001610:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001614:	6093      	str	r3, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001616:	4b78      	ldr	r3, [pc, #480]	; (80017f8 <HAL_ADC_Init+0x27c>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a78      	ldr	r2, [pc, #480]	; (80017fc <HAL_ADC_Init+0x280>)
 800161c:	fba2 2303 	umull	r2, r3, r2, r3
 8001620:	0c9b      	lsrs	r3, r3, #18
 8001622:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001626:	005a      	lsls	r2, r3, #1
 8001628:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 800162a:	9b01      	ldr	r3, [sp, #4]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d0b4      	beq.n	800159a <HAL_ADC_Init+0x1e>
            wait_loop_index--;
 8001630:	9b01      	ldr	r3, [sp, #4]
 8001632:	3b01      	subs	r3, #1
 8001634:	9301      	str	r3, [sp, #4]
 8001636:	e7f8      	b.n	800162a <HAL_ADC_Init+0xae>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001638:	2000      	movs	r0, #0
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800163a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800163c:	f013 0f10 	tst.w	r3, #16
 8001640:	f040 80cf 	bne.w	80017e2 <HAL_ADC_Init+0x266>
 8001644:	2800      	cmp	r0, #0
 8001646:	f040 80cc 	bne.w	80017e2 <HAL_ADC_Init+0x266>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800164a:	6823      	ldr	r3, [r4, #0]
 800164c:	6899      	ldr	r1, [r3, #8]
      (tmp_hal_status == HAL_OK)                                &&
 800164e:	f011 0104 	ands.w	r1, r1, #4
 8001652:	f040 80c6 	bne.w	80017e2 <HAL_ADC_Init+0x266>
    ADC_STATE_CLR_SET(hadc->State,
 8001656:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001658:	f422 7281 	bic.w	r2, r2, #258	; 0x102
 800165c:	f042 0202 	orr.w	r2, r2, #2
 8001660:	6422      	str	r2, [r4, #64]	; 0x40
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001662:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001666:	d070      	beq.n	800174a <HAL_ADC_Init+0x1ce>
 8001668:	4a65      	ldr	r2, [pc, #404]	; (8001800 <HAL_ADC_Init+0x284>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d06b      	beq.n	8001746 <HAL_ADC_Init+0x1ca>
 800166e:	4d65      	ldr	r5, [pc, #404]	; (8001804 <HAL_ADC_Init+0x288>)
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001670:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001674:	d06b      	beq.n	800174e <HAL_ADC_Init+0x1d2>
 8001676:	4a62      	ldr	r2, [pc, #392]	; (8001800 <HAL_ADC_Init+0x284>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d06c      	beq.n	8001756 <HAL_ADC_Init+0x1da>
 800167c:	4a62      	ldr	r2, [pc, #392]	; (8001808 <HAL_ADC_Init+0x28c>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d06d      	beq.n	800175e <HAL_ADC_Init+0x1e2>
 8001682:	4a62      	ldr	r2, [pc, #392]	; (800180c <HAL_ADC_Init+0x290>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d06d      	beq.n	8001764 <HAL_ADC_Init+0x1e8>
 8001688:	2300      	movs	r3, #0
 800168a:	9302      	str	r3, [sp, #8]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800168c:	6822      	ldr	r2, [r4, #0]
 800168e:	6893      	ldr	r3, [r2, #8]
 8001690:	f003 0303 	and.w	r3, r3, #3
 8001694:	2b01      	cmp	r3, #1
 8001696:	d068      	beq.n	800176a <HAL_ADC_Init+0x1ee>
 8001698:	2300      	movs	r3, #0
 800169a:	b96b      	cbnz	r3, 80016b8 <HAL_ADC_Init+0x13c>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800169c:	9e02      	ldr	r6, [sp, #8]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800169e:	b12e      	cbz	r6, 80016ac <HAL_ADC_Init+0x130>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80016a0:	68b2      	ldr	r2, [r6, #8]
 80016a2:	f002 0203 	and.w	r2, r2, #3
 80016a6:	2a01      	cmp	r2, #1
 80016a8:	d067      	beq.n	800177a <HAL_ADC_Init+0x1fe>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80016aa:	b92b      	cbnz	r3, 80016b8 <HAL_ADC_Init+0x13c>
      MODIFY_REG(tmpADC_Common->CCR       ,
 80016ac:	68ab      	ldr	r3, [r5, #8]
 80016ae:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80016b2:	6862      	ldr	r2, [r4, #4]
 80016b4:	4313      	orrs	r3, r2
 80016b6:	60ab      	str	r3, [r5, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80016b8:	7e62      	ldrb	r2, [r4, #25]
 80016ba:	0353      	lsls	r3, r2, #13
 80016bc:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80016be:	2d01      	cmp	r5, #1
 80016c0:	d001      	beq.n	80016c6 <HAL_ADC_Init+0x14a>
 80016c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016c6:	430b      	orrs	r3, r1
 80016c8:	68e1      	ldr	r1, [r4, #12]
 80016ca:	430b      	orrs	r3, r1
 80016cc:	68a1      	ldr	r1, [r4, #8]
 80016ce:	430b      	orrs	r3, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80016d0:	f894 1020 	ldrb.w	r1, [r4, #32]
 80016d4:	2901      	cmp	r1, #1
 80016d6:	d056      	beq.n	8001786 <HAL_ADC_Init+0x20a>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80016d8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80016da:	2a01      	cmp	r2, #1
 80016dc:	d00a      	beq.n	80016f4 <HAL_ADC_Init+0x178>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80016de:	6821      	ldr	r1, [r4, #0]
 80016e0:	4d49      	ldr	r5, [pc, #292]	; (8001808 <HAL_ADC_Init+0x28c>)
 80016e2:	42a9      	cmp	r1, r5
 80016e4:	d062      	beq.n	80017ac <HAL_ADC_Init+0x230>
 80016e6:	f505 7580 	add.w	r5, r5, #256	; 0x100
 80016ea:	42a9      	cmp	r1, r5
 80016ec:	d05e      	beq.n	80017ac <HAL_ADC_Init+0x230>
 80016ee:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80016f0:	430a      	orrs	r2, r1
 80016f2:	4313      	orrs	r3, r2
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80016f4:	6822      	ldr	r2, [r4, #0]
 80016f6:	6891      	ldr	r1, [r2, #8]
 80016f8:	f011 0f0c 	tst.w	r1, #12
 80016fc:	d10c      	bne.n	8001718 <HAL_ADC_Init+0x19c>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80016fe:	68d1      	ldr	r1, [r2, #12]
 8001700:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 8001704:	f021 0102 	bic.w	r1, r1, #2
 8001708:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800170a:	7e21      	ldrb	r1, [r4, #24]
 800170c:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 8001710:	0052      	lsls	r2, r2, #1
 8001712:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 8001716:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR,
 8001718:	6821      	ldr	r1, [r4, #0]
 800171a:	68cd      	ldr	r5, [r1, #12]
 800171c:	4a3c      	ldr	r2, [pc, #240]	; (8001810 <HAL_ADC_Init+0x294>)
 800171e:	402a      	ands	r2, r5
 8001720:	4313      	orrs	r3, r2
 8001722:	60cb      	str	r3, [r1, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001724:	6923      	ldr	r3, [r4, #16]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d052      	beq.n	80017d0 <HAL_ADC_Init+0x254>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800172a:	6822      	ldr	r2, [r4, #0]
 800172c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800172e:	f023 030f 	bic.w	r3, r3, #15
 8001732:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 8001734:	2300      	movs	r3, #0
 8001736:	6463      	str	r3, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001738:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800173a:	f023 0303 	bic.w	r3, r3, #3
 800173e:	f043 0301 	orr.w	r3, r3, #1
 8001742:	6423      	str	r3, [r4, #64]	; 0x40
 8001744:	e054      	b.n	80017f0 <HAL_ADC_Init+0x274>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001746:	4d33      	ldr	r5, [pc, #204]	; (8001814 <HAL_ADC_Init+0x298>)
 8001748:	e792      	b.n	8001670 <HAL_ADC_Init+0xf4>
 800174a:	4d32      	ldr	r5, [pc, #200]	; (8001814 <HAL_ADC_Init+0x298>)
 800174c:	e790      	b.n	8001670 <HAL_ADC_Init+0xf4>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800174e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001752:	9302      	str	r3, [sp, #8]
 8001754:	e79a      	b.n	800168c <HAL_ADC_Init+0x110>
 8001756:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800175a:	9302      	str	r3, [sp, #8]
 800175c:	e796      	b.n	800168c <HAL_ADC_Init+0x110>
 800175e:	4b2b      	ldr	r3, [pc, #172]	; (800180c <HAL_ADC_Init+0x290>)
 8001760:	9302      	str	r3, [sp, #8]
 8001762:	e793      	b.n	800168c <HAL_ADC_Init+0x110>
 8001764:	4b28      	ldr	r3, [pc, #160]	; (8001808 <HAL_ADC_Init+0x28c>)
 8001766:	9302      	str	r3, [sp, #8]
 8001768:	e790      	b.n	800168c <HAL_ADC_Init+0x110>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800176a:	6813      	ldr	r3, [r2, #0]
 800176c:	f013 0f01 	tst.w	r3, #1
 8001770:	d101      	bne.n	8001776 <HAL_ADC_Init+0x1fa>
 8001772:	2300      	movs	r3, #0
 8001774:	e791      	b.n	800169a <HAL_ADC_Init+0x11e>
 8001776:	2301      	movs	r3, #1
 8001778:	e78f      	b.n	800169a <HAL_ADC_Init+0x11e>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800177a:	6832      	ldr	r2, [r6, #0]
 800177c:	f012 0f01 	tst.w	r2, #1
 8001780:	d093      	beq.n	80016aa <HAL_ADC_Init+0x12e>
 8001782:	2301      	movs	r3, #1
 8001784:	e791      	b.n	80016aa <HAL_ADC_Init+0x12e>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001786:	b932      	cbnz	r2, 8001796 <HAL_ADC_Init+0x21a>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001788:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800178a:	3a01      	subs	r2, #1
 800178c:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8001790:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001794:	e7a0      	b.n	80016d8 <HAL_ADC_Init+0x15c>
        ADC_STATE_CLR_SET(hadc->State,
 8001796:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001798:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 800179c:	f042 0220 	orr.w	r2, r2, #32
 80017a0:	6422      	str	r2, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017a2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80017a4:	f042 0201 	orr.w	r2, r2, #1
 80017a8:	6462      	str	r2, [r4, #68]	; 0x44
 80017aa:	e795      	b.n	80016d8 <HAL_ADC_Init+0x15c>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80017ac:	f5b2 7f30 	cmp.w	r2, #704	; 0x2c0
 80017b0:	d008      	beq.n	80017c4 <HAL_ADC_Init+0x248>
 80017b2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80017b6:	d008      	beq.n	80017ca <HAL_ADC_Init+0x24e>
 80017b8:	f5b2 7fe0 	cmp.w	r2, #448	; 0x1c0
 80017bc:	d197      	bne.n	80016ee <HAL_ADC_Init+0x172>
 80017be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017c2:	e794      	b.n	80016ee <HAL_ADC_Init+0x172>
 80017c4:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 80017c8:	e791      	b.n	80016ee <HAL_ADC_Init+0x172>
 80017ca:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 80017ce:	e78e      	b.n	80016ee <HAL_ADC_Init+0x172>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80017d0:	6821      	ldr	r1, [r4, #0]
 80017d2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80017d4:	f023 030f 	bic.w	r3, r3, #15
 80017d8:	69e2      	ldr	r2, [r4, #28]
 80017da:	3a01      	subs	r2, #1
 80017dc:	4313      	orrs	r3, r2
 80017de:	630b      	str	r3, [r1, #48]	; 0x30
 80017e0:	e7a8      	b.n	8001734 <HAL_ADC_Init+0x1b8>
    ADC_STATE_CLR_SET(hadc->State,
 80017e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80017e4:	f023 0312 	bic.w	r3, r3, #18
 80017e8:	f043 0310 	orr.w	r3, r3, #16
 80017ec:	6423      	str	r3, [r4, #64]	; 0x40
    tmp_hal_status = HAL_ERROR; 
 80017ee:	2001      	movs	r0, #1
}
 80017f0:	b016      	add	sp, #88	; 0x58
 80017f2:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80017f4:	2001      	movs	r0, #1
 80017f6:	e7fb      	b.n	80017f0 <HAL_ADC_Init+0x274>
 80017f8:	2000000c 	.word	0x2000000c
 80017fc:	431bde83 	.word	0x431bde83
 8001800:	50000100 	.word	0x50000100
 8001804:	50000700 	.word	0x50000700
 8001808:	50000400 	.word	0x50000400
 800180c:	50000500 	.word	0x50000500
 8001810:	fff0c007 	.word	0xfff0c007
 8001814:	50000300 	.word	0x50000300

08001818 <HAL_ADC_ConfigChannel>:
{
 8001818:	b470      	push	{r4, r5, r6}
 800181a:	b097      	sub	sp, #92	; 0x5c
  __IO uint32_t wait_loop_index = 0U;
 800181c:	2200      	movs	r2, #0
 800181e:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001820:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8001824:	2a01      	cmp	r2, #1
 8001826:	f000 81c9 	beq.w	8001bbc <HAL_ADC_ConfigChannel+0x3a4>
 800182a:	4603      	mov	r3, r0
 800182c:	2201      	movs	r2, #1
 800182e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001832:	6800      	ldr	r0, [r0, #0]
 8001834:	6882      	ldr	r2, [r0, #8]
 8001836:	f012 0f04 	tst.w	r2, #4
 800183a:	f040 81b2 	bne.w	8001ba2 <HAL_ADC_ConfigChannel+0x38a>
    if (sConfig->Rank < 5U)
 800183e:	684a      	ldr	r2, [r1, #4]
 8001840:	2a04      	cmp	r2, #4
 8001842:	d831      	bhi.n	80018a8 <HAL_ADC_ConfigChannel+0x90>
      MODIFY_REG(hadc->Instance->SQR1,
 8001844:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001846:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800184a:	0055      	lsls	r5, r2, #1
 800184c:	221f      	movs	r2, #31
 800184e:	40aa      	lsls	r2, r5
 8001850:	ea24 0202 	bic.w	r2, r4, r2
 8001854:	680c      	ldr	r4, [r1, #0]
 8001856:	40ac      	lsls	r4, r5
 8001858:	4322      	orrs	r2, r4
 800185a:	6302      	str	r2, [r0, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800185c:	6818      	ldr	r0, [r3, #0]
 800185e:	6882      	ldr	r2, [r0, #8]
 8001860:	f012 0f0c 	tst.w	r2, #12
 8001864:	d168      	bne.n	8001938 <HAL_ADC_ConfigChannel+0x120>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001866:	680a      	ldr	r2, [r1, #0]
 8001868:	2a09      	cmp	r2, #9
 800186a:	d94e      	bls.n	800190a <HAL_ADC_ConfigChannel+0xf2>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 800186c:	6984      	ldr	r4, [r0, #24]
 800186e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001872:	3a1e      	subs	r2, #30
 8001874:	2507      	movs	r5, #7
 8001876:	4095      	lsls	r5, r2
 8001878:	ea24 0405 	bic.w	r4, r4, r5
 800187c:	688d      	ldr	r5, [r1, #8]
 800187e:	fa05 f202 	lsl.w	r2, r5, r2
 8001882:	4322      	orrs	r2, r4
 8001884:	6182      	str	r2, [r0, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001886:	6948      	ldr	r0, [r1, #20]
 8001888:	681c      	ldr	r4, [r3, #0]
 800188a:	68e2      	ldr	r2, [r4, #12]
 800188c:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8001890:	0052      	lsls	r2, r2, #1
 8001892:	fa00 f202 	lsl.w	r2, r0, r2
    switch (sConfig->OffsetNumber)
 8001896:	6908      	ldr	r0, [r1, #16]
 8001898:	3801      	subs	r0, #1
 800189a:	2803      	cmp	r0, #3
 800189c:	f200 8099 	bhi.w	80019d2 <HAL_ADC_ConfigChannel+0x1ba>
 80018a0:	e8df f000 	tbb	[pc, r0]
 80018a4:	8c817640 	.word	0x8c817640
    else if (sConfig->Rank < 10U)
 80018a8:	2a09      	cmp	r2, #9
 80018aa:	d80e      	bhi.n	80018ca <HAL_ADC_ConfigChannel+0xb2>
      MODIFY_REG(hadc->Instance->SQR2,
 80018ac:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80018ae:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80018b2:	0055      	lsls	r5, r2, #1
 80018b4:	3d1e      	subs	r5, #30
 80018b6:	221f      	movs	r2, #31
 80018b8:	40aa      	lsls	r2, r5
 80018ba:	ea24 0202 	bic.w	r2, r4, r2
 80018be:	680c      	ldr	r4, [r1, #0]
 80018c0:	fa04 f505 	lsl.w	r5, r4, r5
 80018c4:	432a      	orrs	r2, r5
 80018c6:	6342      	str	r2, [r0, #52]	; 0x34
 80018c8:	e7c8      	b.n	800185c <HAL_ADC_ConfigChannel+0x44>
    else if (sConfig->Rank < 15U)
 80018ca:	2a0e      	cmp	r2, #14
 80018cc:	d80e      	bhi.n	80018ec <HAL_ADC_ConfigChannel+0xd4>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80018ce:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80018d0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80018d4:	0055      	lsls	r5, r2, #1
 80018d6:	3d3c      	subs	r5, #60	; 0x3c
 80018d8:	221f      	movs	r2, #31
 80018da:	40aa      	lsls	r2, r5
 80018dc:	ea24 0202 	bic.w	r2, r4, r2
 80018e0:	680c      	ldr	r4, [r1, #0]
 80018e2:	fa04 f505 	lsl.w	r5, r4, r5
 80018e6:	432a      	orrs	r2, r5
 80018e8:	6382      	str	r2, [r0, #56]	; 0x38
 80018ea:	e7b7      	b.n	800185c <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80018ec:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80018ee:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80018f2:	0055      	lsls	r5, r2, #1
 80018f4:	3d5a      	subs	r5, #90	; 0x5a
 80018f6:	221f      	movs	r2, #31
 80018f8:	40aa      	lsls	r2, r5
 80018fa:	ea24 0202 	bic.w	r2, r4, r2
 80018fe:	680c      	ldr	r4, [r1, #0]
 8001900:	fa04 f505 	lsl.w	r5, r4, r5
 8001904:	432a      	orrs	r2, r5
 8001906:	63c2      	str	r2, [r0, #60]	; 0x3c
 8001908:	e7a8      	b.n	800185c <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800190a:	6944      	ldr	r4, [r0, #20]
 800190c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001910:	2507      	movs	r5, #7
 8001912:	4095      	lsls	r5, r2
 8001914:	ea24 0405 	bic.w	r4, r4, r5
 8001918:	688d      	ldr	r5, [r1, #8]
 800191a:	fa05 f202 	lsl.w	r2, r5, r2
 800191e:	4322      	orrs	r2, r4
 8001920:	6142      	str	r2, [r0, #20]
 8001922:	e7b0      	b.n	8001886 <HAL_ADC_ConfigChannel+0x6e>
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001924:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001926:	4da6      	ldr	r5, [pc, #664]	; (8001bc0 <HAL_ADC_ConfigChannel+0x3a8>)
 8001928:	4005      	ands	r5, r0
 800192a:	6808      	ldr	r0, [r1, #0]
 800192c:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 8001930:	4315      	orrs	r5, r2
 8001932:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8001936:	6625      	str	r5, [r4, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001938:	6818      	ldr	r0, [r3, #0]
 800193a:	6882      	ldr	r2, [r0, #8]
 800193c:	f002 0203 	and.w	r2, r2, #3
 8001940:	2a01      	cmp	r2, #1
 8001942:	d079      	beq.n	8001a38 <HAL_ADC_ConfigChannel+0x220>
 8001944:	2200      	movs	r2, #0
 8001946:	2a00      	cmp	r2, #0
 8001948:	f040 8136 	bne.w	8001bb8 <HAL_ADC_ConfigChannel+0x3a0>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800194c:	68cc      	ldr	r4, [r1, #12]
 800194e:	2c01      	cmp	r4, #1
 8001950:	d07a      	beq.n	8001a48 <HAL_ADC_ConfigChannel+0x230>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001952:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
 8001956:	680e      	ldr	r6, [r1, #0]
 8001958:	2501      	movs	r5, #1
 800195a:	40b5      	lsls	r5, r6
 800195c:	ea24 0405 	bic.w	r4, r4, r5
 8001960:	f8c0 40b0 	str.w	r4, [r0, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001964:	6818      	ldr	r0, [r3, #0]
 8001966:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 800196a:	f000 8098 	beq.w	8001a9e <HAL_ADC_ConfigChannel+0x286>
 800196e:	4c95      	ldr	r4, [pc, #596]	; (8001bc4 <HAL_ADC_ConfigChannel+0x3ac>)
 8001970:	42a0      	cmp	r0, r4
 8001972:	f000 8092 	beq.w	8001a9a <HAL_ADC_ConfigChannel+0x282>
 8001976:	4d94      	ldr	r5, [pc, #592]	; (8001bc8 <HAL_ADC_ConfigChannel+0x3b0>)
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001978:	680c      	ldr	r4, [r1, #0]
 800197a:	2c10      	cmp	r4, #16
 800197c:	f000 8091 	beq.w	8001aa2 <HAL_ADC_ConfigChannel+0x28a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001980:	2c11      	cmp	r4, #17
 8001982:	f000 80bb 	beq.w	8001afc <HAL_ADC_ConfigChannel+0x2e4>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001986:	2c12      	cmp	r4, #18
 8001988:	f000 80bd 	beq.w	8001b06 <HAL_ADC_ConfigChannel+0x2ee>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800198c:	2000      	movs	r0, #0
 800198e:	e10d      	b.n	8001bac <HAL_ADC_ConfigChannel+0x394>
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001990:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8001992:	4d8b      	ldr	r5, [pc, #556]	; (8001bc0 <HAL_ADC_ConfigChannel+0x3a8>)
 8001994:	4005      	ands	r5, r0
 8001996:	6808      	ldr	r0, [r1, #0]
 8001998:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 800199c:	4315      	orrs	r5, r2
 800199e:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 80019a2:	6665      	str	r5, [r4, #100]	; 0x64
      break;
 80019a4:	e7c8      	b.n	8001938 <HAL_ADC_ConfigChannel+0x120>
      MODIFY_REG(hadc->Instance->OFR3               ,
 80019a6:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80019a8:	4d85      	ldr	r5, [pc, #532]	; (8001bc0 <HAL_ADC_ConfigChannel+0x3a8>)
 80019aa:	4005      	ands	r5, r0
 80019ac:	6808      	ldr	r0, [r1, #0]
 80019ae:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 80019b2:	4315      	orrs	r5, r2
 80019b4:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 80019b8:	66a5      	str	r5, [r4, #104]	; 0x68
      break;
 80019ba:	e7bd      	b.n	8001938 <HAL_ADC_ConfigChannel+0x120>
      MODIFY_REG(hadc->Instance->OFR4               ,
 80019bc:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 80019be:	4880      	ldr	r0, [pc, #512]	; (8001bc0 <HAL_ADC_ConfigChannel+0x3a8>)
 80019c0:	4028      	ands	r0, r5
 80019c2:	680d      	ldr	r5, [r1, #0]
 80019c4:	ea42 6285 	orr.w	r2, r2, r5, lsl #26
 80019c8:	4302      	orrs	r2, r0
 80019ca:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80019ce:	66e2      	str	r2, [r4, #108]	; 0x6c
      break;
 80019d0:	e7b2      	b.n	8001938 <HAL_ADC_ConfigChannel+0x120>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80019d2:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80019d4:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80019d8:	6808      	ldr	r0, [r1, #0]
 80019da:	ebb2 6f80 	cmp.w	r2, r0, lsl #26
 80019de:	d01c      	beq.n	8001a1a <HAL_ADC_ConfigChannel+0x202>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80019e0:	6818      	ldr	r0, [r3, #0]
 80019e2:	6e42      	ldr	r2, [r0, #100]	; 0x64
 80019e4:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80019e8:	680c      	ldr	r4, [r1, #0]
 80019ea:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 80019ee:	d019      	beq.n	8001a24 <HAL_ADC_ConfigChannel+0x20c>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80019f0:	6818      	ldr	r0, [r3, #0]
 80019f2:	6e82      	ldr	r2, [r0, #104]	; 0x68
 80019f4:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80019f8:	680c      	ldr	r4, [r1, #0]
 80019fa:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 80019fe:	d016      	beq.n	8001a2e <HAL_ADC_ConfigChannel+0x216>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001a00:	6818      	ldr	r0, [r3, #0]
 8001a02:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8001a04:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8001a08:	680c      	ldr	r4, [r1, #0]
 8001a0a:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 8001a0e:	d193      	bne.n	8001938 <HAL_ADC_ConfigChannel+0x120>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001a10:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8001a12:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001a16:	66c2      	str	r2, [r0, #108]	; 0x6c
 8001a18:	e78e      	b.n	8001938 <HAL_ADC_ConfigChannel+0x120>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001a1a:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8001a1c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001a20:	6622      	str	r2, [r4, #96]	; 0x60
 8001a22:	e7dd      	b.n	80019e0 <HAL_ADC_ConfigChannel+0x1c8>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001a24:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8001a26:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001a2a:	6642      	str	r2, [r0, #100]	; 0x64
 8001a2c:	e7e0      	b.n	80019f0 <HAL_ADC_ConfigChannel+0x1d8>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001a2e:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8001a30:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001a34:	6682      	str	r2, [r0, #104]	; 0x68
 8001a36:	e7e3      	b.n	8001a00 <HAL_ADC_ConfigChannel+0x1e8>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001a38:	6802      	ldr	r2, [r0, #0]
 8001a3a:	f012 0f01 	tst.w	r2, #1
 8001a3e:	d101      	bne.n	8001a44 <HAL_ADC_ConfigChannel+0x22c>
 8001a40:	2200      	movs	r2, #0
 8001a42:	e780      	b.n	8001946 <HAL_ADC_ConfigChannel+0x12e>
 8001a44:	2201      	movs	r2, #1
 8001a46:	e77e      	b.n	8001946 <HAL_ADC_ConfigChannel+0x12e>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001a48:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
 8001a4c:	680e      	ldr	r6, [r1, #0]
 8001a4e:	2501      	movs	r5, #1
 8001a50:	40b5      	lsls	r5, r6
 8001a52:	432c      	orrs	r4, r5
 8001a54:	f8c0 40b0 	str.w	r4, [r0, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001a58:	6808      	ldr	r0, [r1, #0]
 8001a5a:	2809      	cmp	r0, #9
 8001a5c:	d90e      	bls.n	8001a7c <HAL_ADC_ConfigChannel+0x264>
        MODIFY_REG(hadc->Instance->SMPR2,
 8001a5e:	681e      	ldr	r6, [r3, #0]
 8001a60:	69b4      	ldr	r4, [r6, #24]
 8001a62:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001a66:	381b      	subs	r0, #27
 8001a68:	2507      	movs	r5, #7
 8001a6a:	4085      	lsls	r5, r0
 8001a6c:	ea24 0405 	bic.w	r4, r4, r5
 8001a70:	688d      	ldr	r5, [r1, #8]
 8001a72:	fa05 f000 	lsl.w	r0, r5, r0
 8001a76:	4320      	orrs	r0, r4
 8001a78:	61b0      	str	r0, [r6, #24]
 8001a7a:	e773      	b.n	8001964 <HAL_ADC_ConfigChannel+0x14c>
        MODIFY_REG(hadc->Instance->SMPR1,
 8001a7c:	681e      	ldr	r6, [r3, #0]
 8001a7e:	6974      	ldr	r4, [r6, #20]
 8001a80:	3001      	adds	r0, #1
 8001a82:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001a86:	2507      	movs	r5, #7
 8001a88:	4085      	lsls	r5, r0
 8001a8a:	ea24 0405 	bic.w	r4, r4, r5
 8001a8e:	688d      	ldr	r5, [r1, #8]
 8001a90:	fa05 f000 	lsl.w	r0, r5, r0
 8001a94:	4320      	orrs	r0, r4
 8001a96:	6170      	str	r0, [r6, #20]
 8001a98:	e764      	b.n	8001964 <HAL_ADC_ConfigChannel+0x14c>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a9a:	4d4c      	ldr	r5, [pc, #304]	; (8001bcc <HAL_ADC_ConfigChannel+0x3b4>)
 8001a9c:	e76c      	b.n	8001978 <HAL_ADC_ConfigChannel+0x160>
 8001a9e:	4d4b      	ldr	r5, [pc, #300]	; (8001bcc <HAL_ADC_ConfigChannel+0x3b4>)
 8001aa0:	e76a      	b.n	8001978 <HAL_ADC_ConfigChannel+0x160>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001aa2:	68ae      	ldr	r6, [r5, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001aa4:	f416 0f00 	tst.w	r6, #8388608	; 0x800000
 8001aa8:	f47f af6a 	bne.w	8001980 <HAL_ADC_ConfigChannel+0x168>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001aac:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8001ab0:	d02f      	beq.n	8001b12 <HAL_ADC_ConfigChannel+0x2fa>
 8001ab2:	4c44      	ldr	r4, [pc, #272]	; (8001bc4 <HAL_ADC_ConfigChannel+0x3ac>)
 8001ab4:	42a0      	cmp	r0, r4
 8001ab6:	d030      	beq.n	8001b1a <HAL_ADC_ConfigChannel+0x302>
 8001ab8:	4c45      	ldr	r4, [pc, #276]	; (8001bd0 <HAL_ADC_ConfigChannel+0x3b8>)
 8001aba:	42a0      	cmp	r0, r4
 8001abc:	d031      	beq.n	8001b22 <HAL_ADC_ConfigChannel+0x30a>
 8001abe:	4c45      	ldr	r4, [pc, #276]	; (8001bd4 <HAL_ADC_ConfigChannel+0x3bc>)
 8001ac0:	42a0      	cmp	r0, r4
 8001ac2:	d031      	beq.n	8001b28 <HAL_ADC_ConfigChannel+0x310>
 8001ac4:	2000      	movs	r0, #0
 8001ac6:	9002      	str	r0, [sp, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001ac8:	681c      	ldr	r4, [r3, #0]
 8001aca:	68a0      	ldr	r0, [r4, #8]
 8001acc:	f000 0003 	and.w	r0, r0, #3
 8001ad0:	2801      	cmp	r0, #1
 8001ad2:	d02c      	beq.n	8001b2e <HAL_ADC_ConfigChannel+0x316>
 8001ad4:	2a00      	cmp	r2, #0
 8001ad6:	d15e      	bne.n	8001b96 <HAL_ADC_ConfigChannel+0x37e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001ad8:	9e02      	ldr	r6, [sp, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001ada:	b136      	cbz	r6, 8001aea <HAL_ADC_ConfigChannel+0x2d2>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001adc:	68b0      	ldr	r0, [r6, #8]
 8001ade:	f000 0003 	and.w	r0, r0, #3
 8001ae2:	2801      	cmp	r0, #1
 8001ae4:	d029      	beq.n	8001b3a <HAL_ADC_ConfigChannel+0x322>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001ae6:	2a00      	cmp	r2, #0
 8001ae8:	d155      	bne.n	8001b96 <HAL_ADC_ConfigChannel+0x37e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001aea:	680a      	ldr	r2, [r1, #0]
 8001aec:	2a10      	cmp	r2, #16
 8001aee:	d02a      	beq.n	8001b46 <HAL_ADC_ConfigChannel+0x32e>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001af0:	2a11      	cmp	r2, #17
 8001af2:	d041      	beq.n	8001b78 <HAL_ADC_ConfigChannel+0x360>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001af4:	2a12      	cmp	r2, #18
 8001af6:	d048      	beq.n	8001b8a <HAL_ADC_ConfigChannel+0x372>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001af8:	2000      	movs	r0, #0
 8001afa:	e057      	b.n	8001bac <HAL_ADC_ConfigChannel+0x394>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001afc:	68ae      	ldr	r6, [r5, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001afe:	f016 7f80 	tst.w	r6, #16777216	; 0x1000000
 8001b02:	d0d3      	beq.n	8001aac <HAL_ADC_ConfigChannel+0x294>
 8001b04:	e73f      	b.n	8001986 <HAL_ADC_ConfigChannel+0x16e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001b06:	68ac      	ldr	r4, [r5, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001b08:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
 8001b0c:	d0ce      	beq.n	8001aac <HAL_ADC_ConfigChannel+0x294>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b0e:	2000      	movs	r0, #0
 8001b10:	e04c      	b.n	8001bac <HAL_ADC_ConfigChannel+0x394>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001b12:	f500 7080 	add.w	r0, r0, #256	; 0x100
 8001b16:	9002      	str	r0, [sp, #8]
 8001b18:	e7d6      	b.n	8001ac8 <HAL_ADC_ConfigChannel+0x2b0>
 8001b1a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001b1e:	9002      	str	r0, [sp, #8]
 8001b20:	e7d2      	b.n	8001ac8 <HAL_ADC_ConfigChannel+0x2b0>
 8001b22:	482c      	ldr	r0, [pc, #176]	; (8001bd4 <HAL_ADC_ConfigChannel+0x3bc>)
 8001b24:	9002      	str	r0, [sp, #8]
 8001b26:	e7cf      	b.n	8001ac8 <HAL_ADC_ConfigChannel+0x2b0>
 8001b28:	4829      	ldr	r0, [pc, #164]	; (8001bd0 <HAL_ADC_ConfigChannel+0x3b8>)
 8001b2a:	9002      	str	r0, [sp, #8]
 8001b2c:	e7cc      	b.n	8001ac8 <HAL_ADC_ConfigChannel+0x2b0>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001b2e:	6820      	ldr	r0, [r4, #0]
 8001b30:	f010 0f01 	tst.w	r0, #1
 8001b34:	d0ce      	beq.n	8001ad4 <HAL_ADC_ConfigChannel+0x2bc>
 8001b36:	2201      	movs	r2, #1
 8001b38:	e7cc      	b.n	8001ad4 <HAL_ADC_ConfigChannel+0x2bc>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001b3a:	6830      	ldr	r0, [r6, #0]
 8001b3c:	f010 0f01 	tst.w	r0, #1
 8001b40:	d0d1      	beq.n	8001ae6 <HAL_ADC_ConfigChannel+0x2ce>
 8001b42:	2201      	movs	r2, #1
 8001b44:	e7cf      	b.n	8001ae6 <HAL_ADC_ConfigChannel+0x2ce>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001b46:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 8001b4a:	d1d1      	bne.n	8001af0 <HAL_ADC_ConfigChannel+0x2d8>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001b4c:	68aa      	ldr	r2, [r5, #8]
 8001b4e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001b52:	60aa      	str	r2, [r5, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001b54:	4a20      	ldr	r2, [pc, #128]	; (8001bd8 <HAL_ADC_ConfigChannel+0x3c0>)
 8001b56:	6812      	ldr	r2, [r2, #0]
 8001b58:	4920      	ldr	r1, [pc, #128]	; (8001bdc <HAL_ADC_ConfigChannel+0x3c4>)
 8001b5a:	fbb2 f1f1 	udiv	r1, r2, r1
 8001b5e:	220a      	movs	r2, #10
 8001b60:	fb02 f201 	mul.w	r2, r2, r1
 8001b64:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8001b66:	e002      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x356>
            wait_loop_index--;
 8001b68:	9a01      	ldr	r2, [sp, #4]
 8001b6a:	3a01      	subs	r2, #1
 8001b6c:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8001b6e:	9a01      	ldr	r2, [sp, #4]
 8001b70:	2a00      	cmp	r2, #0
 8001b72:	d1f9      	bne.n	8001b68 <HAL_ADC_ConfigChannel+0x350>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b74:	2000      	movs	r0, #0
 8001b76:	e019      	b.n	8001bac <HAL_ADC_ConfigChannel+0x394>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001b78:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 8001b7c:	d1ba      	bne.n	8001af4 <HAL_ADC_ConfigChannel+0x2dc>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001b7e:	68aa      	ldr	r2, [r5, #8]
 8001b80:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001b84:	60aa      	str	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b86:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001b88:	e010      	b.n	8001bac <HAL_ADC_ConfigChannel+0x394>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001b8a:	68aa      	ldr	r2, [r5, #8]
 8001b8c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001b90:	60aa      	str	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b92:	2000      	movs	r0, #0
 8001b94:	e00a      	b.n	8001bac <HAL_ADC_ConfigChannel+0x394>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b98:	f042 0220 	orr.w	r2, r2, #32
 8001b9c:	641a      	str	r2, [r3, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 8001b9e:	2001      	movs	r0, #1
 8001ba0:	e004      	b.n	8001bac <HAL_ADC_ConfigChannel+0x394>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ba2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ba4:	f042 0220 	orr.w	r2, r2, #32
 8001ba8:	641a      	str	r2, [r3, #64]	; 0x40
    tmp_hal_status = HAL_ERROR;
 8001baa:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8001bac:	2200      	movs	r2, #0
 8001bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8001bb2:	b017      	add	sp, #92	; 0x5c
 8001bb4:	bc70      	pop	{r4, r5, r6}
 8001bb6:	4770      	bx	lr
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bb8:	2000      	movs	r0, #0
 8001bba:	e7f7      	b.n	8001bac <HAL_ADC_ConfigChannel+0x394>
  __HAL_LOCK(hadc);
 8001bbc:	2002      	movs	r0, #2
 8001bbe:	e7f8      	b.n	8001bb2 <HAL_ADC_ConfigChannel+0x39a>
 8001bc0:	83fff000 	.word	0x83fff000
 8001bc4:	50000100 	.word	0x50000100
 8001bc8:	50000700 	.word	0x50000700
 8001bcc:	50000300 	.word	0x50000300
 8001bd0:	50000400 	.word	0x50000400
 8001bd4:	50000500 	.word	0x50000500
 8001bd8:	2000000c 	.word	0x2000000c
 8001bdc:	000f4240 	.word	0x000f4240

08001be0 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001be0:	4a07      	ldr	r2, [pc, #28]	; (8001c00 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001be2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001be4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001be8:	041b      	lsls	r3, r3, #16
 8001bea:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bec:	0200      	lsls	r0, r0, #8
 8001bee:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bf2:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8001bf4:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8001bf8:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001bfc:	60d0      	str	r0, [r2, #12]
 8001bfe:	4770      	bx	lr
 8001c00:	e000ed00 	.word	0xe000ed00

08001c04 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c04:	b430      	push	{r4, r5}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c06:	4b16      	ldr	r3, [pc, #88]	; (8001c60 <HAL_NVIC_SetPriority+0x5c>)
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c0e:	f1c3 0407 	rsb	r4, r3, #7
 8001c12:	2c04      	cmp	r4, #4
 8001c14:	bf28      	it	cs
 8001c16:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c18:	1d1d      	adds	r5, r3, #4
 8001c1a:	2d06      	cmp	r5, #6
 8001c1c:	d917      	bls.n	8001c4e <HAL_NVIC_SetPriority+0x4a>
 8001c1e:	3b03      	subs	r3, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c20:	2501      	movs	r5, #1
 8001c22:	fa05 f404 	lsl.w	r4, r5, r4
 8001c26:	3c01      	subs	r4, #1
 8001c28:	4021      	ands	r1, r4
 8001c2a:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c2c:	fa05 f303 	lsl.w	r3, r5, r3
 8001c30:	3b01      	subs	r3, #1
 8001c32:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c34:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8001c36:	2800      	cmp	r0, #0
 8001c38:	db0b      	blt.n	8001c52 <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c3a:	0109      	lsls	r1, r1, #4
 8001c3c:	b2c9      	uxtb	r1, r1
 8001c3e:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001c42:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001c46:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001c4a:	bc30      	pop	{r4, r5}
 8001c4c:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c4e:	2300      	movs	r3, #0
 8001c50:	e7e6      	b.n	8001c20 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c52:	f000 000f 	and.w	r0, r0, #15
 8001c56:	0109      	lsls	r1, r1, #4
 8001c58:	b2c9      	uxtb	r1, r1
 8001c5a:	4b02      	ldr	r3, [pc, #8]	; (8001c64 <HAL_NVIC_SetPriority+0x60>)
 8001c5c:	5419      	strb	r1, [r3, r0]
 8001c5e:	e7f4      	b.n	8001c4a <HAL_NVIC_SetPriority+0x46>
 8001c60:	e000ed00 	.word	0xe000ed00
 8001c64:	e000ed14 	.word	0xe000ed14

08001c68 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001c68:	2800      	cmp	r0, #0
 8001c6a:	db08      	blt.n	8001c7e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c6c:	0942      	lsrs	r2, r0, #5
 8001c6e:	f000 001f 	and.w	r0, r0, #31
 8001c72:	2301      	movs	r3, #1
 8001c74:	fa03 f000 	lsl.w	r0, r3, r0
 8001c78:	4b01      	ldr	r3, [pc, #4]	; (8001c80 <HAL_NVIC_EnableIRQ+0x18>)
 8001c7a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001c7e:	4770      	bx	lr
 8001c80:	e000e100 	.word	0xe000e100

08001c84 <DMA_CalcBaseAndBitshift>:
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001c84:	6802      	ldr	r2, [r0, #0]
 8001c86:	4b0c      	ldr	r3, [pc, #48]	; (8001cb8 <DMA_CalcBaseAndBitshift+0x34>)
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d90a      	bls.n	8001ca2 <DMA_CalcBaseAndBitshift+0x1e>
    hdma->DmaBaseAddress = DMA1;
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001c8c:	4b0b      	ldr	r3, [pc, #44]	; (8001cbc <DMA_CalcBaseAndBitshift+0x38>)
 8001c8e:	4413      	add	r3, r2
 8001c90:	4a0b      	ldr	r2, [pc, #44]	; (8001cc0 <DMA_CalcBaseAndBitshift+0x3c>)
 8001c92:	fba2 2303 	umull	r2, r3, r2, r3
 8001c96:	091b      	lsrs	r3, r3, #4
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	6403      	str	r3, [r0, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8001c9c:	4b09      	ldr	r3, [pc, #36]	; (8001cc4 <DMA_CalcBaseAndBitshift+0x40>)
 8001c9e:	63c3      	str	r3, [r0, #60]	; 0x3c
 8001ca0:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001ca2:	4b09      	ldr	r3, [pc, #36]	; (8001cc8 <DMA_CalcBaseAndBitshift+0x44>)
 8001ca4:	4413      	add	r3, r2
 8001ca6:	4a06      	ldr	r2, [pc, #24]	; (8001cc0 <DMA_CalcBaseAndBitshift+0x3c>)
 8001ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8001cac:	091b      	lsrs	r3, r3, #4
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	6403      	str	r3, [r0, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8001cb2:	4b06      	ldr	r3, [pc, #24]	; (8001ccc <DMA_CalcBaseAndBitshift+0x48>)
 8001cb4:	63c3      	str	r3, [r0, #60]	; 0x3c
 8001cb6:	4770      	bx	lr
 8001cb8:	40020407 	.word	0x40020407
 8001cbc:	bffdfbf8 	.word	0xbffdfbf8
 8001cc0:	cccccccd 	.word	0xcccccccd
 8001cc4:	40020400 	.word	0x40020400
 8001cc8:	bffdfff8 	.word	0xbffdfff8
 8001ccc:	40020000 	.word	0x40020000

08001cd0 <HAL_DMA_Init>:
  if(NULL == hdma)
 8001cd0:	b320      	cbz	r0, 8001d1c <HAL_DMA_Init+0x4c>
{ 
 8001cd2:	b510      	push	{r4, lr}
 8001cd4:	4604      	mov	r4, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  tmp = hdma->Instance->CCR;
 8001cdc:	6801      	ldr	r1, [r0, #0]
 8001cde:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001ce0:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8001ce4:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 8001ce8:	6843      	ldr	r3, [r0, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cea:	6880      	ldr	r0, [r0, #8]
  tmp |=  hdma->Init.Direction        |
 8001cec:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cee:	68e0      	ldr	r0, [r4, #12]
 8001cf0:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cf2:	6920      	ldr	r0, [r4, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cf4:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cf6:	6960      	ldr	r0, [r4, #20]
 8001cf8:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cfa:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cfc:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cfe:	69e0      	ldr	r0, [r4, #28]
 8001d00:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 8001d02:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;  
 8001d04:	600b      	str	r3, [r1, #0]
  DMA_CalcBaseAndBitshift(hdma);
 8001d06:	4620      	mov	r0, r4
 8001d08:	f7ff ffbc 	bl	8001c84 <DMA_CalcBaseAndBitshift>
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d0c:	2000      	movs	r0, #0
 8001d0e:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8001d10:	2301      	movs	r3, #1
 8001d12:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 8001d16:	f884 0020 	strb.w	r0, [r4, #32]
  return HAL_OK;
 8001d1a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	4770      	bx	lr

08001d20 <HAL_DMA_Abort_IT>:
{  
 8001d20:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001d22:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d003      	beq.n	8001d32 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d2a:	2304      	movs	r3, #4
 8001d2c:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001d2e:	2001      	movs	r0, #1
 8001d30:	bd08      	pop	{r3, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d32:	6802      	ldr	r2, [r0, #0]
 8001d34:	6813      	ldr	r3, [r2, #0]
 8001d36:	f023 030e 	bic.w	r3, r3, #14
 8001d3a:	6013      	str	r3, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001d3c:	6802      	ldr	r2, [r0, #0]
 8001d3e:	6813      	ldr	r3, [r2, #0]
 8001d40:	f023 0301 	bic.w	r3, r3, #1
 8001d44:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001d46:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001d48:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d50:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001d52:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001d56:	2300      	movs	r3, #0
 8001d58:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001d5c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001d5e:	b113      	cbz	r3, 8001d66 <HAL_DMA_Abort_IT+0x46>
      hdma->XferAbortCallback(hdma);
 8001d60:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001d62:	2000      	movs	r0, #0
 8001d64:	bd08      	pop	{r3, pc}
 8001d66:	2000      	movs	r0, #0
}
 8001d68:	bd08      	pop	{r3, pc}

08001d6a <HAL_DMA_IRQHandler>:
{
 8001d6a:	b538      	push	{r3, r4, r5, lr}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001d6c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8001d6e:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001d70:	6804      	ldr	r4, [r0, #0]
 8001d72:	6825      	ldr	r5, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001d74:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001d76:	2304      	movs	r3, #4
 8001d78:	408b      	lsls	r3, r1
 8001d7a:	421a      	tst	r2, r3
 8001d7c:	d014      	beq.n	8001da8 <HAL_DMA_IRQHandler+0x3e>
 8001d7e:	f015 0f04 	tst.w	r5, #4
 8001d82:	d011      	beq.n	8001da8 <HAL_DMA_IRQHandler+0x3e>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d84:	6823      	ldr	r3, [r4, #0]
 8001d86:	f013 0f20 	tst.w	r3, #32
 8001d8a:	d103      	bne.n	8001d94 <HAL_DMA_IRQHandler+0x2a>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001d8c:	6823      	ldr	r3, [r4, #0]
 8001d8e:	f023 0304 	bic.w	r3, r3, #4
 8001d92:	6023      	str	r3, [r4, #0]
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001d94:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8001d96:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001d98:	2304      	movs	r3, #4
 8001d9a:	408b      	lsls	r3, r1
 8001d9c:	6053      	str	r3, [r2, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 8001d9e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d03a      	beq.n	8001e1a <HAL_DMA_IRQHandler+0xb0>
  		hdma->XferHalfCpltCallback(hdma);
 8001da4:	4798      	blx	r3
 8001da6:	bd38      	pop	{r3, r4, r5, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001da8:	2302      	movs	r3, #2
 8001daa:	408b      	lsls	r3, r1
 8001dac:	421a      	tst	r2, r3
 8001dae:	d019      	beq.n	8001de4 <HAL_DMA_IRQHandler+0x7a>
 8001db0:	f015 0f02 	tst.w	r5, #2
 8001db4:	d016      	beq.n	8001de4 <HAL_DMA_IRQHandler+0x7a>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001db6:	6823      	ldr	r3, [r4, #0]
 8001db8:	f013 0f20 	tst.w	r3, #32
 8001dbc:	d106      	bne.n	8001dcc <HAL_DMA_IRQHandler+0x62>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001dbe:	6823      	ldr	r3, [r4, #0]
 8001dc0:	f023 030a 	bic.w	r3, r3, #10
 8001dc4:	6023      	str	r3, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001dcc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8001dce:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	408b      	lsls	r3, r1
 8001dd4:	6053      	str	r3, [r2, #4]
  	__HAL_UNLOCK(hdma);
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 8001ddc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001dde:	b1e3      	cbz	r3, 8001e1a <HAL_DMA_IRQHandler+0xb0>
  		hdma->XferCpltCallback(hdma);
 8001de0:	4798      	blx	r3
 8001de2:	bd38      	pop	{r3, r4, r5, pc}
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001de4:	2308      	movs	r3, #8
 8001de6:	fa03 f101 	lsl.w	r1, r3, r1
 8001dea:	420a      	tst	r2, r1
 8001dec:	d015      	beq.n	8001e1a <HAL_DMA_IRQHandler+0xb0>
 8001dee:	f015 0f08 	tst.w	r5, #8
 8001df2:	d012      	beq.n	8001e1a <HAL_DMA_IRQHandler+0xb0>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001df4:	6823      	ldr	r3, [r4, #0]
 8001df6:	f023 030e 	bic.w	r3, r3, #14
 8001dfa:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001dfc:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001dfe:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001e00:	2301      	movs	r3, #1
 8001e02:	fa03 f202 	lsl.w	r2, r3, r2
 8001e06:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001e08:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8001e0a:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma); 
 8001e0e:	2300      	movs	r3, #0
 8001e10:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 8001e14:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001e16:	b103      	cbz	r3, 8001e1a <HAL_DMA_IRQHandler+0xb0>
    	hdma->XferErrorCallback(hdma);
 8001e18:	4798      	blx	r3
 8001e1a:	bd38      	pop	{r3, r4, r5, pc}

08001e1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e1e:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 8001e20:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e22:	e08c      	b.n	8001f3e <HAL_GPIO_Init+0x122>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e24:	08de      	lsrs	r6, r3, #3
 8001e26:	3608      	adds	r6, #8
 8001e28:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e2c:	f003 0e07 	and.w	lr, r3, #7
 8001e30:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001e34:	270f      	movs	r7, #15
 8001e36:	fa07 f70e 	lsl.w	r7, r7, lr
 8001e3a:	ea24 0407 	bic.w	r4, r4, r7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e3e:	690f      	ldr	r7, [r1, #16]
 8001e40:	fa07 f70e 	lsl.w	r7, r7, lr
 8001e44:	433c      	orrs	r4, r7
        GPIOx->AFR[position >> 3u] = temp;
 8001e46:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
 8001e4a:	e087      	b.n	8001f5c <HAL_GPIO_Init+0x140>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e4c:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001e4e:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e50:	68cf      	ldr	r7, [r1, #12]
 8001e52:	fa07 f70e 	lsl.w	r7, r7, lr
 8001e56:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8001e58:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e5a:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e5c:	ea26 0505 	bic.w	r5, r6, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001e60:	684e      	ldr	r6, [r1, #4]
 8001e62:	f3c6 1600 	ubfx	r6, r6, #4, #1
 8001e66:	409e      	lsls	r6, r3
 8001e68:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8001e6a:	6045      	str	r5, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001e6c:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001e6e:	402c      	ands	r4, r5
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e70:	688d      	ldr	r5, [r1, #8]
 8001e72:	fa05 f50e 	lsl.w	r5, r5, lr
 8001e76:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8001e78:	60c4      	str	r4, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e7a:	684c      	ldr	r4, [r1, #4]
 8001e7c:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8001e80:	d05c      	beq.n	8001f3c <HAL_GPIO_Init+0x120>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e82:	4c4a      	ldr	r4, [pc, #296]	; (8001fac <HAL_GPIO_Init+0x190>)
 8001e84:	69a5      	ldr	r5, [r4, #24]
 8001e86:	f045 0501 	orr.w	r5, r5, #1
 8001e8a:	61a5      	str	r5, [r4, #24]
 8001e8c:	69a4      	ldr	r4, [r4, #24]
 8001e8e:	f004 0401 	and.w	r4, r4, #1
 8001e92:	9401      	str	r4, [sp, #4]
 8001e94:	9c01      	ldr	r4, [sp, #4]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e96:	089d      	lsrs	r5, r3, #2
 8001e98:	1cae      	adds	r6, r5, #2
 8001e9a:	4c45      	ldr	r4, [pc, #276]	; (8001fb0 <HAL_GPIO_Init+0x194>)
 8001e9c:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ea0:	f003 0603 	and.w	r6, r3, #3
 8001ea4:	00b6      	lsls	r6, r6, #2
 8001ea6:	270f      	movs	r7, #15
 8001ea8:	40b7      	lsls	r7, r6
 8001eaa:	ea24 0407 	bic.w	r4, r4, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001eae:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8001eb2:	d070      	beq.n	8001f96 <HAL_GPIO_Init+0x17a>
 8001eb4:	4f3f      	ldr	r7, [pc, #252]	; (8001fb4 <HAL_GPIO_Init+0x198>)
 8001eb6:	42b8      	cmp	r0, r7
 8001eb8:	d06f      	beq.n	8001f9a <HAL_GPIO_Init+0x17e>
 8001eba:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001ebe:	42b8      	cmp	r0, r7
 8001ec0:	d06d      	beq.n	8001f9e <HAL_GPIO_Init+0x182>
 8001ec2:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001ec6:	42b8      	cmp	r0, r7
 8001ec8:	d06b      	beq.n	8001fa2 <HAL_GPIO_Init+0x186>
 8001eca:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001ece:	42b8      	cmp	r0, r7
 8001ed0:	d05f      	beq.n	8001f92 <HAL_GPIO_Init+0x176>
 8001ed2:	2705      	movs	r7, #5
 8001ed4:	fa07 f606 	lsl.w	r6, r7, r6
 8001ed8:	4334      	orrs	r4, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001eda:	3502      	adds	r5, #2
 8001edc:	4e34      	ldr	r6, [pc, #208]	; (8001fb0 <HAL_GPIO_Init+0x194>)
 8001ede:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ee2:	4c35      	ldr	r4, [pc, #212]	; (8001fb8 <HAL_GPIO_Init+0x19c>)
 8001ee4:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001ee6:	43d4      	mvns	r4, r2
 8001ee8:	ea05 0604 	and.w	r6, r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001eec:	684f      	ldr	r7, [r1, #4]
 8001eee:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8001ef2:	d001      	beq.n	8001ef8 <HAL_GPIO_Init+0xdc>
        {
          temp |= iocurrent;
 8001ef4:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR = temp;
 8001ef8:	4d2f      	ldr	r5, [pc, #188]	; (8001fb8 <HAL_GPIO_Init+0x19c>)
 8001efa:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 8001efc:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8001efe:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f02:	684f      	ldr	r7, [r1, #4]
 8001f04:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001f08:	d001      	beq.n	8001f0e <HAL_GPIO_Init+0xf2>
        {
          temp |= iocurrent;
 8001f0a:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR = temp;
 8001f0e:	4d2a      	ldr	r5, [pc, #168]	; (8001fb8 <HAL_GPIO_Init+0x19c>)
 8001f10:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f12:	68ad      	ldr	r5, [r5, #8]
        temp &= ~(iocurrent);
 8001f14:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f18:	684f      	ldr	r7, [r1, #4]
 8001f1a:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8001f1e:	d001      	beq.n	8001f24 <HAL_GPIO_Init+0x108>
        {
          temp |= iocurrent;
 8001f20:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR = temp;
 8001f24:	4d24      	ldr	r5, [pc, #144]	; (8001fb8 <HAL_GPIO_Init+0x19c>)
 8001f26:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 8001f28:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8001f2a:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f2c:	684e      	ldr	r6, [r1, #4]
 8001f2e:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8001f32:	d001      	beq.n	8001f38 <HAL_GPIO_Init+0x11c>
        {
          temp |= iocurrent;
 8001f34:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR = temp;
 8001f38:	4a1f      	ldr	r2, [pc, #124]	; (8001fb8 <HAL_GPIO_Init+0x19c>)
 8001f3a:	60d4      	str	r4, [r2, #12]
      }
    }

    position++;
 8001f3c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f3e:	680a      	ldr	r2, [r1, #0]
 8001f40:	fa32 f403 	lsrs.w	r4, r2, r3
 8001f44:	d02f      	beq.n	8001fa6 <HAL_GPIO_Init+0x18a>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f46:	2501      	movs	r5, #1
 8001f48:	409d      	lsls	r5, r3
    if (iocurrent != 0x00u)
 8001f4a:	402a      	ands	r2, r5
 8001f4c:	d0f6      	beq.n	8001f3c <HAL_GPIO_Init+0x120>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f4e:	684c      	ldr	r4, [r1, #4]
 8001f50:	2c02      	cmp	r4, #2
 8001f52:	f43f af67 	beq.w	8001e24 <HAL_GPIO_Init+0x8>
 8001f56:	2c12      	cmp	r4, #18
 8001f58:	f43f af64 	beq.w	8001e24 <HAL_GPIO_Init+0x8>
      temp = GPIOx->MODER;
 8001f5c:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001f5e:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001f62:	2403      	movs	r4, #3
 8001f64:	fa04 f40e 	lsl.w	r4, r4, lr
 8001f68:	43e4      	mvns	r4, r4
 8001f6a:	4026      	ands	r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f6c:	684f      	ldr	r7, [r1, #4]
 8001f6e:	f007 0703 	and.w	r7, r7, #3
 8001f72:	fa07 f70e 	lsl.w	r7, r7, lr
 8001f76:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8001f78:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f7a:	684e      	ldr	r6, [r1, #4]
 8001f7c:	1e77      	subs	r7, r6, #1
 8001f7e:	2f01      	cmp	r7, #1
 8001f80:	f67f af64 	bls.w	8001e4c <HAL_GPIO_Init+0x30>
 8001f84:	2e11      	cmp	r6, #17
 8001f86:	f43f af61 	beq.w	8001e4c <HAL_GPIO_Init+0x30>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f8a:	2e12      	cmp	r6, #18
 8001f8c:	f47f af6e 	bne.w	8001e6c <HAL_GPIO_Init+0x50>
 8001f90:	e75c      	b.n	8001e4c <HAL_GPIO_Init+0x30>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f92:	2704      	movs	r7, #4
 8001f94:	e79e      	b.n	8001ed4 <HAL_GPIO_Init+0xb8>
 8001f96:	2700      	movs	r7, #0
 8001f98:	e79c      	b.n	8001ed4 <HAL_GPIO_Init+0xb8>
 8001f9a:	2701      	movs	r7, #1
 8001f9c:	e79a      	b.n	8001ed4 <HAL_GPIO_Init+0xb8>
 8001f9e:	2702      	movs	r7, #2
 8001fa0:	e798      	b.n	8001ed4 <HAL_GPIO_Init+0xb8>
 8001fa2:	2703      	movs	r7, #3
 8001fa4:	e796      	b.n	8001ed4 <HAL_GPIO_Init+0xb8>
  }
}
 8001fa6:	b003      	add	sp, #12
 8001fa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001faa:	bf00      	nop
 8001fac:	40021000 	.word	0x40021000
 8001fb0:	40010000 	.word	0x40010000
 8001fb4:	48000400 	.word	0x48000400
 8001fb8:	40010400 	.word	0x40010400

08001fbc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fbc:	b90a      	cbnz	r2, 8001fc2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fbe:	6281      	str	r1, [r0, #40]	; 0x28
 8001fc0:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fc2:	6181      	str	r1, [r0, #24]
 8001fc4:	4770      	bx	lr
	...

08001fc8 <HAL_RCC_OscConfig>:
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fc8:	2800      	cmp	r0, #0
 8001fca:	f000 830b 	beq.w	80025e4 <HAL_RCC_OscConfig+0x61c>
{
 8001fce:	b570      	push	{r4, r5, r6, lr}
 8001fd0:	b082      	sub	sp, #8
 8001fd2:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fd4:	6803      	ldr	r3, [r0, #0]
 8001fd6:	f013 0f01 	tst.w	r3, #1
 8001fda:	d063      	beq.n	80020a4 <HAL_RCC_OscConfig+0xdc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001fdc:	4bb4      	ldr	r3, [pc, #720]	; (80022b0 <HAL_RCC_OscConfig+0x2e8>)
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f003 030c 	and.w	r3, r3, #12
 8001fe4:	2b04      	cmp	r3, #4
 8001fe6:	d046      	beq.n	8002076 <HAL_RCC_OscConfig+0xae>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fe8:	4bb1      	ldr	r3, [pc, #708]	; (80022b0 <HAL_RCC_OscConfig+0x2e8>)
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f003 030c 	and.w	r3, r3, #12
 8001ff0:	2b08      	cmp	r3, #8
 8001ff2:	d03b      	beq.n	800206c <HAL_RCC_OscConfig+0xa4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ff4:	6863      	ldr	r3, [r4, #4]
 8001ff6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ffa:	f000 808e 	beq.w	800211a <HAL_RCC_OscConfig+0x152>
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	f040 8091 	bne.w	8002126 <HAL_RCC_OscConfig+0x15e>
 8002004:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002008:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800201a:	601a      	str	r2, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800201c:	4aa4      	ldr	r2, [pc, #656]	; (80022b0 <HAL_RCC_OscConfig+0x2e8>)
 800201e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002020:	f023 030f 	bic.w	r3, r3, #15
 8002024:	68a1      	ldr	r1, [r4, #8]
 8002026:	430b      	orrs	r3, r1
 8002028:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800202a:	6863      	ldr	r3, [r4, #4]
 800202c:	2b00      	cmp	r3, #0
 800202e:	f000 8094 	beq.w	800215a <HAL_RCC_OscConfig+0x192>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002032:	f7ff fa59 	bl	80014e8 <HAL_GetTick>
 8002036:	4605      	mov	r5, r0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002038:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800203c:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002040:	4b9b      	ldr	r3, [pc, #620]	; (80022b0 <HAL_RCC_OscConfig+0x2e8>)
 8002042:	6819      	ldr	r1, [r3, #0]
 8002044:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002048:	fa93 f3a3 	rbit	r3, r3
 800204c:	fab3 f383 	clz	r3, r3
 8002050:	f003 031f 	and.w	r3, r3, #31
 8002054:	2201      	movs	r2, #1
 8002056:	fa02 f303 	lsl.w	r3, r2, r3
 800205a:	4219      	tst	r1, r3
 800205c:	d122      	bne.n	80020a4 <HAL_RCC_OscConfig+0xdc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800205e:	f7ff fa43 	bl	80014e8 <HAL_GetTick>
 8002062:	1b40      	subs	r0, r0, r5
 8002064:	2864      	cmp	r0, #100	; 0x64
 8002066:	d9e7      	bls.n	8002038 <HAL_RCC_OscConfig+0x70>
          {
            return HAL_TIMEOUT;
 8002068:	2003      	movs	r0, #3
 800206a:	e2c4      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800206c:	4b90      	ldr	r3, [pc, #576]	; (80022b0 <HAL_RCC_OscConfig+0x2e8>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002074:	d0be      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x2c>
 8002076:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800207a:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800207e:	4b8c      	ldr	r3, [pc, #560]	; (80022b0 <HAL_RCC_OscConfig+0x2e8>)
 8002080:	6819      	ldr	r1, [r3, #0]
 8002082:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002086:	fa93 f3a3 	rbit	r3, r3
 800208a:	fab3 f383 	clz	r3, r3
 800208e:	f003 031f 	and.w	r3, r3, #31
 8002092:	2201      	movs	r2, #1
 8002094:	fa02 f303 	lsl.w	r3, r2, r3
 8002098:	4219      	tst	r1, r3
 800209a:	d003      	beq.n	80020a4 <HAL_RCC_OscConfig+0xdc>
 800209c:	6863      	ldr	r3, [r4, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	f000 82a2 	beq.w	80025e8 <HAL_RCC_OscConfig+0x620>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020a4:	6823      	ldr	r3, [r4, #0]
 80020a6:	f013 0f02 	tst.w	r3, #2
 80020aa:	f000 809c 	beq.w	80021e6 <HAL_RCC_OscConfig+0x21e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80020ae:	4b80      	ldr	r3, [pc, #512]	; (80022b0 <HAL_RCC_OscConfig+0x2e8>)
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f013 0f0c 	tst.w	r3, #12
 80020b6:	d072      	beq.n	800219e <HAL_RCC_OscConfig+0x1d6>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80020b8:	4b7d      	ldr	r3, [pc, #500]	; (80022b0 <HAL_RCC_OscConfig+0x2e8>)
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	f003 030c 	and.w	r3, r3, #12
 80020c0:	2b08      	cmp	r3, #8
 80020c2:	d067      	beq.n	8002194 <HAL_RCC_OscConfig+0x1cc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020c4:	6923      	ldr	r3, [r4, #16]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	f000 80cb 	beq.w	8002262 <HAL_RCC_OscConfig+0x29a>
 80020cc:	2201      	movs	r2, #1
 80020ce:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020d2:	fab3 f383 	clz	r3, r3
 80020d6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80020da:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e2:	f7ff fa01 	bl	80014e8 <HAL_GetTick>
 80020e6:	4605      	mov	r5, r0
 80020e8:	2302      	movs	r3, #2
 80020ea:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020ee:	4b70      	ldr	r3, [pc, #448]	; (80022b0 <HAL_RCC_OscConfig+0x2e8>)
 80020f0:	6819      	ldr	r1, [r3, #0]
 80020f2:	2302      	movs	r3, #2
 80020f4:	fa93 f3a3 	rbit	r3, r3
 80020f8:	fab3 f383 	clz	r3, r3
 80020fc:	f003 031f 	and.w	r3, r3, #31
 8002100:	2201      	movs	r2, #1
 8002102:	fa02 f303 	lsl.w	r3, r2, r3
 8002106:	4219      	tst	r1, r3
 8002108:	f040 809c 	bne.w	8002244 <HAL_RCC_OscConfig+0x27c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800210c:	f7ff f9ec 	bl	80014e8 <HAL_GetTick>
 8002110:	1b40      	subs	r0, r0, r5
 8002112:	2802      	cmp	r0, #2
 8002114:	d9e8      	bls.n	80020e8 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8002116:	2003      	movs	r0, #3
 8002118:	e26d      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800211a:	4a65      	ldr	r2, [pc, #404]	; (80022b0 <HAL_RCC_OscConfig+0x2e8>)
 800211c:	6813      	ldr	r3, [r2, #0]
 800211e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002122:	6013      	str	r3, [r2, #0]
 8002124:	e77a      	b.n	800201c <HAL_RCC_OscConfig+0x54>
 8002126:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800212a:	d009      	beq.n	8002140 <HAL_RCC_OscConfig+0x178>
 800212c:	4b60      	ldr	r3, [pc, #384]	; (80022b0 <HAL_RCC_OscConfig+0x2e8>)
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800213c:	601a      	str	r2, [r3, #0]
 800213e:	e76d      	b.n	800201c <HAL_RCC_OscConfig+0x54>
 8002140:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002144:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	e760      	b.n	800201c <HAL_RCC_OscConfig+0x54>
        tickstart = HAL_GetTick();
 800215a:	f7ff f9c5 	bl	80014e8 <HAL_GetTick>
 800215e:	4605      	mov	r5, r0
 8002160:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002164:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002168:	4b51      	ldr	r3, [pc, #324]	; (80022b0 <HAL_RCC_OscConfig+0x2e8>)
 800216a:	6819      	ldr	r1, [r3, #0]
 800216c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002170:	fa93 f3a3 	rbit	r3, r3
 8002174:	fab3 f383 	clz	r3, r3
 8002178:	f003 031f 	and.w	r3, r3, #31
 800217c:	2201      	movs	r2, #1
 800217e:	fa02 f303 	lsl.w	r3, r2, r3
 8002182:	4219      	tst	r1, r3
 8002184:	d08e      	beq.n	80020a4 <HAL_RCC_OscConfig+0xdc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002186:	f7ff f9af 	bl	80014e8 <HAL_GetTick>
 800218a:	1b40      	subs	r0, r0, r5
 800218c:	2864      	cmp	r0, #100	; 0x64
 800218e:	d9e7      	bls.n	8002160 <HAL_RCC_OscConfig+0x198>
            return HAL_TIMEOUT;
 8002190:	2003      	movs	r0, #3
 8002192:	e230      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002194:	4b46      	ldr	r3, [pc, #280]	; (80022b0 <HAL_RCC_OscConfig+0x2e8>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800219c:	d192      	bne.n	80020c4 <HAL_RCC_OscConfig+0xfc>
 800219e:	2302      	movs	r3, #2
 80021a0:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021a4:	4b42      	ldr	r3, [pc, #264]	; (80022b0 <HAL_RCC_OscConfig+0x2e8>)
 80021a6:	6819      	ldr	r1, [r3, #0]
 80021a8:	2302      	movs	r3, #2
 80021aa:	fa93 f3a3 	rbit	r3, r3
 80021ae:	fab3 f383 	clz	r3, r3
 80021b2:	f003 031f 	and.w	r3, r3, #31
 80021b6:	2201      	movs	r2, #1
 80021b8:	fa02 f303 	lsl.w	r3, r2, r3
 80021bc:	4219      	tst	r1, r3
 80021be:	d004      	beq.n	80021ca <HAL_RCC_OscConfig+0x202>
 80021c0:	6923      	ldr	r3, [r4, #16]
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d001      	beq.n	80021ca <HAL_RCC_OscConfig+0x202>
        return HAL_ERROR;
 80021c6:	2001      	movs	r0, #1
 80021c8:	e215      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ca:	4839      	ldr	r0, [pc, #228]	; (80022b0 <HAL_RCC_OscConfig+0x2e8>)
 80021cc:	6803      	ldr	r3, [r0, #0]
 80021ce:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80021d2:	6961      	ldr	r1, [r4, #20]
 80021d4:	22f8      	movs	r2, #248	; 0xf8
 80021d6:	fa92 f2a2 	rbit	r2, r2
 80021da:	fab2 f282 	clz	r2, r2
 80021de:	fa01 f202 	lsl.w	r2, r1, r2
 80021e2:	4313      	orrs	r3, r2
 80021e4:	6003      	str	r3, [r0, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021e6:	6823      	ldr	r3, [r4, #0]
 80021e8:	f013 0f08 	tst.w	r3, #8
 80021ec:	f000 808c 	beq.w	8002308 <HAL_RCC_OscConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021f0:	69a3      	ldr	r3, [r4, #24]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d060      	beq.n	80022b8 <HAL_RCC_OscConfig+0x2f0>
 80021f6:	2101      	movs	r1, #1
 80021f8:	fa91 f2a1 	rbit	r2, r1
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021fc:	fab2 f282 	clz	r2, r2
 8002200:	4b2c      	ldr	r3, [pc, #176]	; (80022b4 <HAL_RCC_OscConfig+0x2ec>)
 8002202:	4413      	add	r3, r2
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	6019      	str	r1, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002208:	f7ff f96e 	bl	80014e8 <HAL_GetTick>
 800220c:	4605      	mov	r5, r0
 800220e:	2302      	movs	r3, #2
 8002210:	fa93 f2a3 	rbit	r2, r3
 8002214:	fa93 f2a3 	rbit	r2, r3
 8002218:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800221c:	4a24      	ldr	r2, [pc, #144]	; (80022b0 <HAL_RCC_OscConfig+0x2e8>)
 800221e:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8002220:	fa93 f3a3 	rbit	r3, r3
 8002224:	fab3 f383 	clz	r3, r3
 8002228:	f003 031f 	and.w	r3, r3, #31
 800222c:	2201      	movs	r2, #1
 800222e:	fa02 f303 	lsl.w	r3, r2, r3
 8002232:	4219      	tst	r1, r3
 8002234:	d168      	bne.n	8002308 <HAL_RCC_OscConfig+0x340>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002236:	f7ff f957 	bl	80014e8 <HAL_GetTick>
 800223a:	1b40      	subs	r0, r0, r5
 800223c:	2802      	cmp	r0, #2
 800223e:	d9e6      	bls.n	800220e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002240:	2003      	movs	r0, #3
 8002242:	e1d8      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002244:	481a      	ldr	r0, [pc, #104]	; (80022b0 <HAL_RCC_OscConfig+0x2e8>)
 8002246:	6803      	ldr	r3, [r0, #0]
 8002248:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800224c:	6961      	ldr	r1, [r4, #20]
 800224e:	22f8      	movs	r2, #248	; 0xf8
 8002250:	fa92 f2a2 	rbit	r2, r2
 8002254:	fab2 f282 	clz	r2, r2
 8002258:	fa01 f202 	lsl.w	r2, r1, r2
 800225c:	4313      	orrs	r3, r2
 800225e:	6003      	str	r3, [r0, #0]
 8002260:	e7c1      	b.n	80021e6 <HAL_RCC_OscConfig+0x21e>
 8002262:	2301      	movs	r3, #1
 8002264:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_HSI_DISABLE();
 8002268:	fab3 f383 	clz	r3, r3
 800226c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002270:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	2200      	movs	r2, #0
 8002278:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800227a:	f7ff f935 	bl	80014e8 <HAL_GetTick>
 800227e:	4605      	mov	r5, r0
 8002280:	2302      	movs	r3, #2
 8002282:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002286:	4b0a      	ldr	r3, [pc, #40]	; (80022b0 <HAL_RCC_OscConfig+0x2e8>)
 8002288:	6819      	ldr	r1, [r3, #0]
 800228a:	2302      	movs	r3, #2
 800228c:	fa93 f3a3 	rbit	r3, r3
 8002290:	fab3 f383 	clz	r3, r3
 8002294:	f003 031f 	and.w	r3, r3, #31
 8002298:	2201      	movs	r2, #1
 800229a:	fa02 f303 	lsl.w	r3, r2, r3
 800229e:	4219      	tst	r1, r3
 80022a0:	d0a1      	beq.n	80021e6 <HAL_RCC_OscConfig+0x21e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022a2:	f7ff f921 	bl	80014e8 <HAL_GetTick>
 80022a6:	1b40      	subs	r0, r0, r5
 80022a8:	2802      	cmp	r0, #2
 80022aa:	d9e9      	bls.n	8002280 <HAL_RCC_OscConfig+0x2b8>
            return HAL_TIMEOUT;
 80022ac:	2003      	movs	r0, #3
 80022ae:	e1a2      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
 80022b0:	40021000 	.word	0x40021000
 80022b4:	10908120 	.word	0x10908120
 80022b8:	2201      	movs	r2, #1
 80022ba:	fa92 f2a2 	rbit	r2, r2
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022be:	fab2 f282 	clz	r2, r2
 80022c2:	4bbc      	ldr	r3, [pc, #752]	; (80025b4 <HAL_RCC_OscConfig+0x5ec>)
 80022c4:	4413      	add	r3, r2
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022cc:	f7ff f90c 	bl	80014e8 <HAL_GetTick>
 80022d0:	4605      	mov	r5, r0
 80022d2:	2302      	movs	r3, #2
 80022d4:	fa93 f2a3 	rbit	r2, r3
 80022d8:	fa93 f2a3 	rbit	r2, r3
 80022dc:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022e0:	4ab5      	ldr	r2, [pc, #724]	; (80025b8 <HAL_RCC_OscConfig+0x5f0>)
 80022e2:	6a51      	ldr	r1, [r2, #36]	; 0x24
 80022e4:	fa93 f3a3 	rbit	r3, r3
 80022e8:	fab3 f383 	clz	r3, r3
 80022ec:	f003 031f 	and.w	r3, r3, #31
 80022f0:	2201      	movs	r2, #1
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	4219      	tst	r1, r3
 80022f8:	d006      	beq.n	8002308 <HAL_RCC_OscConfig+0x340>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022fa:	f7ff f8f5 	bl	80014e8 <HAL_GetTick>
 80022fe:	1b40      	subs	r0, r0, r5
 8002300:	2802      	cmp	r0, #2
 8002302:	d9e6      	bls.n	80022d2 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8002304:	2003      	movs	r0, #3
 8002306:	e176      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002308:	6823      	ldr	r3, [r4, #0]
 800230a:	f013 0f04 	tst.w	r3, #4
 800230e:	f000 80b3 	beq.w	8002478 <HAL_RCC_OscConfig+0x4b0>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002312:	4ba9      	ldr	r3, [pc, #676]	; (80025b8 <HAL_RCC_OscConfig+0x5f0>)
 8002314:	69db      	ldr	r3, [r3, #28]
 8002316:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800231a:	d126      	bne.n	800236a <HAL_RCC_OscConfig+0x3a2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800231c:	4ba6      	ldr	r3, [pc, #664]	; (80025b8 <HAL_RCC_OscConfig+0x5f0>)
 800231e:	69da      	ldr	r2, [r3, #28]
 8002320:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002324:	61da      	str	r2, [r3, #28]
 8002326:	69db      	ldr	r3, [r3, #28]
 8002328:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800232c:	9301      	str	r3, [sp, #4]
 800232e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002330:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002332:	4ba2      	ldr	r3, [pc, #648]	; (80025bc <HAL_RCC_OscConfig+0x5f4>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f413 7f80 	tst.w	r3, #256	; 0x100
 800233a:	d018      	beq.n	800236e <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800233c:	68e3      	ldr	r3, [r4, #12]
 800233e:	2b01      	cmp	r3, #1
 8002340:	d029      	beq.n	8002396 <HAL_RCC_OscConfig+0x3ce>
 8002342:	bb73      	cbnz	r3, 80023a2 <HAL_RCC_OscConfig+0x3da>
 8002344:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002348:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800234c:	6a1a      	ldr	r2, [r3, #32]
 800234e:	f022 0201 	bic.w	r2, r2, #1
 8002352:	621a      	str	r2, [r3, #32]
 8002354:	6a1a      	ldr	r2, [r3, #32]
 8002356:	f022 0204 	bic.w	r2, r2, #4
 800235a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800235c:	68e3      	ldr	r3, [r4, #12]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d05d      	beq.n	800241e <HAL_RCC_OscConfig+0x456>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002362:	f7ff f8c1 	bl	80014e8 <HAL_GetTick>
 8002366:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002368:	e047      	b.n	80023fa <HAL_RCC_OscConfig+0x432>
    FlagStatus       pwrclkchanged = RESET;
 800236a:	2500      	movs	r5, #0
 800236c:	e7e1      	b.n	8002332 <HAL_RCC_OscConfig+0x36a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800236e:	4a93      	ldr	r2, [pc, #588]	; (80025bc <HAL_RCC_OscConfig+0x5f4>)
 8002370:	6813      	ldr	r3, [r2, #0]
 8002372:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002376:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002378:	f7ff f8b6 	bl	80014e8 <HAL_GetTick>
 800237c:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800237e:	4b8f      	ldr	r3, [pc, #572]	; (80025bc <HAL_RCC_OscConfig+0x5f4>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002386:	d1d9      	bne.n	800233c <HAL_RCC_OscConfig+0x374>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002388:	f7ff f8ae 	bl	80014e8 <HAL_GetTick>
 800238c:	1b80      	subs	r0, r0, r6
 800238e:	2864      	cmp	r0, #100	; 0x64
 8002390:	d9f5      	bls.n	800237e <HAL_RCC_OscConfig+0x3b6>
          return HAL_TIMEOUT;
 8002392:	2003      	movs	r0, #3
 8002394:	e12f      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002396:	4a88      	ldr	r2, [pc, #544]	; (80025b8 <HAL_RCC_OscConfig+0x5f0>)
 8002398:	6a13      	ldr	r3, [r2, #32]
 800239a:	f043 0301 	orr.w	r3, r3, #1
 800239e:	6213      	str	r3, [r2, #32]
 80023a0:	e7dc      	b.n	800235c <HAL_RCC_OscConfig+0x394>
 80023a2:	2b05      	cmp	r3, #5
 80023a4:	d009      	beq.n	80023ba <HAL_RCC_OscConfig+0x3f2>
 80023a6:	4b84      	ldr	r3, [pc, #528]	; (80025b8 <HAL_RCC_OscConfig+0x5f0>)
 80023a8:	6a1a      	ldr	r2, [r3, #32]
 80023aa:	f022 0201 	bic.w	r2, r2, #1
 80023ae:	621a      	str	r2, [r3, #32]
 80023b0:	6a1a      	ldr	r2, [r3, #32]
 80023b2:	f022 0204 	bic.w	r2, r2, #4
 80023b6:	621a      	str	r2, [r3, #32]
 80023b8:	e7d0      	b.n	800235c <HAL_RCC_OscConfig+0x394>
 80023ba:	4b7f      	ldr	r3, [pc, #508]	; (80025b8 <HAL_RCC_OscConfig+0x5f0>)
 80023bc:	6a1a      	ldr	r2, [r3, #32]
 80023be:	f042 0204 	orr.w	r2, r2, #4
 80023c2:	621a      	str	r2, [r3, #32]
 80023c4:	6a1a      	ldr	r2, [r3, #32]
 80023c6:	f042 0201 	orr.w	r2, r2, #1
 80023ca:	621a      	str	r2, [r3, #32]
 80023cc:	e7c6      	b.n	800235c <HAL_RCC_OscConfig+0x394>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023ce:	4b7a      	ldr	r3, [pc, #488]	; (80025b8 <HAL_RCC_OscConfig+0x5f0>)
 80023d0:	6a19      	ldr	r1, [r3, #32]
 80023d2:	2302      	movs	r3, #2
 80023d4:	fa93 f3a3 	rbit	r3, r3
 80023d8:	fab3 f383 	clz	r3, r3
 80023dc:	f003 031f 	and.w	r3, r3, #31
 80023e0:	2201      	movs	r2, #1
 80023e2:	fa02 f303 	lsl.w	r3, r2, r3
 80023e6:	4219      	tst	r1, r3
 80023e8:	d145      	bne.n	8002476 <HAL_RCC_OscConfig+0x4ae>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023ea:	f7ff f87d 	bl	80014e8 <HAL_GetTick>
 80023ee:	1b80      	subs	r0, r0, r6
 80023f0:	f241 3388 	movw	r3, #5000	; 0x1388
 80023f4:	4298      	cmp	r0, r3
 80023f6:	f200 80f9 	bhi.w	80025ec <HAL_RCC_OscConfig+0x624>
 80023fa:	2302      	movs	r3, #2
 80023fc:	fa93 f2a3 	rbit	r2, r3
 8002400:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002404:	fab3 f383 	clz	r3, r3
 8002408:	095b      	lsrs	r3, r3, #5
 800240a:	f043 0302 	orr.w	r3, r3, #2
 800240e:	2b02      	cmp	r3, #2
 8002410:	d0dd      	beq.n	80023ce <HAL_RCC_OscConfig+0x406>
 8002412:	2302      	movs	r3, #2
 8002414:	fa93 f3a3 	rbit	r3, r3
 8002418:	4b67      	ldr	r3, [pc, #412]	; (80025b8 <HAL_RCC_OscConfig+0x5f0>)
 800241a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800241c:	e7d9      	b.n	80023d2 <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800241e:	f7ff f863 	bl	80014e8 <HAL_GetTick>
 8002422:	4606      	mov	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002424:	e015      	b.n	8002452 <HAL_RCC_OscConfig+0x48a>
 8002426:	4b64      	ldr	r3, [pc, #400]	; (80025b8 <HAL_RCC_OscConfig+0x5f0>)
 8002428:	6a19      	ldr	r1, [r3, #32]
 800242a:	2302      	movs	r3, #2
 800242c:	fa93 f3a3 	rbit	r3, r3
 8002430:	fab3 f383 	clz	r3, r3
 8002434:	f003 031f 	and.w	r3, r3, #31
 8002438:	2201      	movs	r2, #1
 800243a:	fa02 f303 	lsl.w	r3, r2, r3
 800243e:	4219      	tst	r1, r3
 8002440:	d019      	beq.n	8002476 <HAL_RCC_OscConfig+0x4ae>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002442:	f7ff f851 	bl	80014e8 <HAL_GetTick>
 8002446:	1b80      	subs	r0, r0, r6
 8002448:	f241 3388 	movw	r3, #5000	; 0x1388
 800244c:	4298      	cmp	r0, r3
 800244e:	f200 80cf 	bhi.w	80025f0 <HAL_RCC_OscConfig+0x628>
 8002452:	2302      	movs	r3, #2
 8002454:	fa93 f2a3 	rbit	r2, r3
 8002458:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800245c:	fab3 f383 	clz	r3, r3
 8002460:	095b      	lsrs	r3, r3, #5
 8002462:	f043 0302 	orr.w	r3, r3, #2
 8002466:	2b02      	cmp	r3, #2
 8002468:	d0dd      	beq.n	8002426 <HAL_RCC_OscConfig+0x45e>
 800246a:	2302      	movs	r3, #2
 800246c:	fa93 f3a3 	rbit	r3, r3
 8002470:	4b51      	ldr	r3, [pc, #324]	; (80025b8 <HAL_RCC_OscConfig+0x5f0>)
 8002472:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002474:	e7d9      	b.n	800242a <HAL_RCC_OscConfig+0x462>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002476:	bbb5      	cbnz	r5, 80024e6 <HAL_RCC_OscConfig+0x51e>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002478:	69e3      	ldr	r3, [r4, #28]
 800247a:	2b00      	cmp	r3, #0
 800247c:	f000 80ba 	beq.w	80025f4 <HAL_RCC_OscConfig+0x62c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002480:	4a4d      	ldr	r2, [pc, #308]	; (80025b8 <HAL_RCC_OscConfig+0x5f0>)
 8002482:	6852      	ldr	r2, [r2, #4]
 8002484:	f002 020c 	and.w	r2, r2, #12
 8002488:	2a08      	cmp	r2, #8
 800248a:	f000 8099 	beq.w	80025c0 <HAL_RCC_OscConfig+0x5f8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800248e:	2b02      	cmp	r3, #2
 8002490:	d02f      	beq.n	80024f2 <HAL_RCC_OscConfig+0x52a>
 8002492:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002496:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800249a:	fab3 f383 	clz	r3, r3
 800249e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80024a2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ac:	f7ff f81c 	bl	80014e8 <HAL_GetTick>
 80024b0:	4604      	mov	r4, r0
 80024b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024b6:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024ba:	4b3f      	ldr	r3, [pc, #252]	; (80025b8 <HAL_RCC_OscConfig+0x5f0>)
 80024bc:	6819      	ldr	r1, [r3, #0]
 80024be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024c2:	fa93 f3a3 	rbit	r3, r3
 80024c6:	fab3 f383 	clz	r3, r3
 80024ca:	f003 031f 	and.w	r3, r3, #31
 80024ce:	2201      	movs	r2, #1
 80024d0:	fa02 f303 	lsl.w	r3, r2, r3
 80024d4:	4219      	tst	r1, r3
 80024d6:	d06b      	beq.n	80025b0 <HAL_RCC_OscConfig+0x5e8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024d8:	f7ff f806 	bl	80014e8 <HAL_GetTick>
 80024dc:	1b00      	subs	r0, r0, r4
 80024de:	2802      	cmp	r0, #2
 80024e0:	d9e7      	bls.n	80024b2 <HAL_RCC_OscConfig+0x4ea>
          {
            return HAL_TIMEOUT;
 80024e2:	2003      	movs	r0, #3
 80024e4:	e087      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
      __HAL_RCC_PWR_CLK_DISABLE();
 80024e6:	4a34      	ldr	r2, [pc, #208]	; (80025b8 <HAL_RCC_OscConfig+0x5f0>)
 80024e8:	69d3      	ldr	r3, [r2, #28]
 80024ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024ee:	61d3      	str	r3, [r2, #28]
 80024f0:	e7c2      	b.n	8002478 <HAL_RCC_OscConfig+0x4b0>
 80024f2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80024f6:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80024fa:	fab3 f383 	clz	r3, r3
 80024fe:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002502:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	2200      	movs	r2, #0
 800250a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800250c:	f7fe ffec 	bl	80014e8 <HAL_GetTick>
 8002510:	4605      	mov	r5, r0
 8002512:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002516:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800251a:	4b27      	ldr	r3, [pc, #156]	; (80025b8 <HAL_RCC_OscConfig+0x5f0>)
 800251c:	6819      	ldr	r1, [r3, #0]
 800251e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002522:	fa93 f3a3 	rbit	r3, r3
 8002526:	fab3 f383 	clz	r3, r3
 800252a:	f003 031f 	and.w	r3, r3, #31
 800252e:	2201      	movs	r2, #1
 8002530:	fa02 f303 	lsl.w	r3, r2, r3
 8002534:	4219      	tst	r1, r3
 8002536:	d006      	beq.n	8002546 <HAL_RCC_OscConfig+0x57e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002538:	f7fe ffd6 	bl	80014e8 <HAL_GetTick>
 800253c:	1b40      	subs	r0, r0, r5
 800253e:	2802      	cmp	r0, #2
 8002540:	d9e7      	bls.n	8002512 <HAL_RCC_OscConfig+0x54a>
            return HAL_TIMEOUT;
 8002542:	2003      	movs	r0, #3
 8002544:	e057      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002546:	491c      	ldr	r1, [pc, #112]	; (80025b8 <HAL_RCC_OscConfig+0x5f0>)
 8002548:	684b      	ldr	r3, [r1, #4]
 800254a:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 800254e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002550:	6a20      	ldr	r0, [r4, #32]
 8002552:	4302      	orrs	r2, r0
 8002554:	4313      	orrs	r3, r2
 8002556:	604b      	str	r3, [r1, #4]
 8002558:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800255c:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8002560:	fab3 f383 	clz	r3, r3
 8002564:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002568:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	2201      	movs	r2, #1
 8002570:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002572:	f7fe ffb9 	bl	80014e8 <HAL_GetTick>
 8002576:	4604      	mov	r4, r0
 8002578:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800257c:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002580:	4b0d      	ldr	r3, [pc, #52]	; (80025b8 <HAL_RCC_OscConfig+0x5f0>)
 8002582:	6819      	ldr	r1, [r3, #0]
 8002584:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002588:	fa93 f3a3 	rbit	r3, r3
 800258c:	fab3 f383 	clz	r3, r3
 8002590:	f003 031f 	and.w	r3, r3, #31
 8002594:	2201      	movs	r2, #1
 8002596:	fa02 f303 	lsl.w	r3, r2, r3
 800259a:	4219      	tst	r1, r3
 800259c:	d106      	bne.n	80025ac <HAL_RCC_OscConfig+0x5e4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800259e:	f7fe ffa3 	bl	80014e8 <HAL_GetTick>
 80025a2:	1b00      	subs	r0, r0, r4
 80025a4:	2802      	cmp	r0, #2
 80025a6:	d9e7      	bls.n	8002578 <HAL_RCC_OscConfig+0x5b0>
            return HAL_TIMEOUT;
 80025a8:	2003      	movs	r0, #3
 80025aa:	e024      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
        }
      }
    }
  }

  return HAL_OK;
 80025ac:	2000      	movs	r0, #0
 80025ae:	e022      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
 80025b0:	2000      	movs	r0, #0
 80025b2:	e020      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
 80025b4:	10908120 	.word	0x10908120
 80025b8:	40021000 	.word	0x40021000
 80025bc:	40007000 	.word	0x40007000
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d01a      	beq.n	80025fa <HAL_RCC_OscConfig+0x632>
        pll_config = RCC->CFGR;
 80025c4:	4b0f      	ldr	r3, [pc, #60]	; (8002604 <HAL_RCC_OscConfig+0x63c>)
 80025c6:	685b      	ldr	r3, [r3, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80025c8:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 80025cc:	6a22      	ldr	r2, [r4, #32]
 80025ce:	4291      	cmp	r1, r2
 80025d0:	d001      	beq.n	80025d6 <HAL_RCC_OscConfig+0x60e>
          return HAL_ERROR;
 80025d2:	2001      	movs	r0, #1
 80025d4:	e00f      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80025d6:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80025da:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80025dc:	4293      	cmp	r3, r2
 80025de:	d00e      	beq.n	80025fe <HAL_RCC_OscConfig+0x636>
          return HAL_ERROR;
 80025e0:	2001      	movs	r0, #1
 80025e2:	e008      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
    return HAL_ERROR;
 80025e4:	2001      	movs	r0, #1
 80025e6:	4770      	bx	lr
        return HAL_ERROR;
 80025e8:	2001      	movs	r0, #1
 80025ea:	e004      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
          return HAL_TIMEOUT;
 80025ec:	2003      	movs	r0, #3
 80025ee:	e002      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
          return HAL_TIMEOUT;
 80025f0:	2003      	movs	r0, #3
 80025f2:	e000      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
  return HAL_OK;
 80025f4:	2000      	movs	r0, #0
}
 80025f6:	b002      	add	sp, #8
 80025f8:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80025fa:	2001      	movs	r0, #1
 80025fc:	e7fb      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
  return HAL_OK;
 80025fe:	2000      	movs	r0, #0
 8002600:	e7f9      	b.n	80025f6 <HAL_RCC_OscConfig+0x62e>
 8002602:	bf00      	nop
 8002604:	40021000 	.word	0x40021000

08002608 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8002608:	4b16      	ldr	r3, [pc, #88]	; (8002664 <HAL_RCC_GetSysClockFreq+0x5c>)
 800260a:	685b      	ldr	r3, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800260c:	f003 020c 	and.w	r2, r3, #12
 8002610:	2a08      	cmp	r2, #8
 8002612:	d124      	bne.n	800265e <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002614:	f403 1170 	and.w	r1, r3, #3932160	; 0x3c0000
 8002618:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800261c:	fa92 f2a2 	rbit	r2, r2
 8002620:	fab2 f282 	clz	r2, r2
 8002624:	fa21 f202 	lsr.w	r2, r1, r2
 8002628:	490f      	ldr	r1, [pc, #60]	; (8002668 <HAL_RCC_GetSysClockFreq+0x60>)
 800262a:	5c88      	ldrb	r0, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800262c:	4a0d      	ldr	r2, [pc, #52]	; (8002664 <HAL_RCC_GetSysClockFreq+0x5c>)
 800262e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002630:	f002 020f 	and.w	r2, r2, #15
 8002634:	210f      	movs	r1, #15
 8002636:	fa91 f1a1 	rbit	r1, r1
 800263a:	fab1 f181 	clz	r1, r1
 800263e:	40ca      	lsrs	r2, r1
 8002640:	490a      	ldr	r1, [pc, #40]	; (800266c <HAL_RCC_GetSysClockFreq+0x64>)
 8002642:	5c8a      	ldrb	r2, [r1, r2]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002644:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002648:	d103      	bne.n	8002652 <HAL_RCC_GetSysClockFreq+0x4a>
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800264a:	4b09      	ldr	r3, [pc, #36]	; (8002670 <HAL_RCC_GetSysClockFreq+0x68>)
 800264c:	fb03 f000 	mul.w	r0, r3, r0
 8002650:	4770      	bx	lr
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002652:	4b08      	ldr	r3, [pc, #32]	; (8002674 <HAL_RCC_GetSysClockFreq+0x6c>)
 8002654:	fbb3 f3f2 	udiv	r3, r3, r2
 8002658:	fb03 f000 	mul.w	r0, r3, r0
 800265c:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 800265e:	4805      	ldr	r0, [pc, #20]	; (8002674 <HAL_RCC_GetSysClockFreq+0x6c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop
 8002664:	40021000 	.word	0x40021000
 8002668:	0800a01c 	.word	0x0800a01c
 800266c:	0800a02c 	.word	0x0800a02c
 8002670:	003d0900 	.word	0x003d0900
 8002674:	007a1200 	.word	0x007a1200

08002678 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002678:	2800      	cmp	r0, #0
 800267a:	f000 80c1 	beq.w	8002800 <HAL_RCC_ClockConfig+0x188>
{
 800267e:	b570      	push	{r4, r5, r6, lr}
 8002680:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002682:	4b61      	ldr	r3, [pc, #388]	; (8002808 <HAL_RCC_ClockConfig+0x190>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0307 	and.w	r3, r3, #7
 800268a:	428b      	cmp	r3, r1
 800268c:	d20c      	bcs.n	80026a8 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800268e:	4a5e      	ldr	r2, [pc, #376]	; (8002808 <HAL_RCC_ClockConfig+0x190>)
 8002690:	6813      	ldr	r3, [r2, #0]
 8002692:	f023 0307 	bic.w	r3, r3, #7
 8002696:	430b      	orrs	r3, r1
 8002698:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800269a:	6813      	ldr	r3, [r2, #0]
 800269c:	f003 0307 	and.w	r3, r3, #7
 80026a0:	4299      	cmp	r1, r3
 80026a2:	d001      	beq.n	80026a8 <HAL_RCC_ClockConfig+0x30>
      return HAL_ERROR;
 80026a4:	2001      	movs	r0, #1
 80026a6:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026a8:	6823      	ldr	r3, [r4, #0]
 80026aa:	f013 0f02 	tst.w	r3, #2
 80026ae:	d006      	beq.n	80026be <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026b0:	4a56      	ldr	r2, [pc, #344]	; (800280c <HAL_RCC_ClockConfig+0x194>)
 80026b2:	6853      	ldr	r3, [r2, #4]
 80026b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80026b8:	68a0      	ldr	r0, [r4, #8]
 80026ba:	4303      	orrs	r3, r0
 80026bc:	6053      	str	r3, [r2, #4]
 80026be:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026c0:	6823      	ldr	r3, [r4, #0]
 80026c2:	f013 0f01 	tst.w	r3, #1
 80026c6:	d05a      	beq.n	800277e <HAL_RCC_ClockConfig+0x106>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026c8:	6863      	ldr	r3, [r4, #4]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d02d      	beq.n	800272a <HAL_RCC_ClockConfig+0xb2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d040      	beq.n	8002754 <HAL_RCC_ClockConfig+0xdc>
 80026d2:	2202      	movs	r2, #2
 80026d4:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026d8:	4a4c      	ldr	r2, [pc, #304]	; (800280c <HAL_RCC_ClockConfig+0x194>)
 80026da:	6810      	ldr	r0, [r2, #0]
 80026dc:	2202      	movs	r2, #2
 80026de:	fa92 f2a2 	rbit	r2, r2
 80026e2:	fab2 f282 	clz	r2, r2
 80026e6:	f002 021f 	and.w	r2, r2, #31
 80026ea:	2101      	movs	r1, #1
 80026ec:	fa01 f202 	lsl.w	r2, r1, r2
 80026f0:	4210      	tst	r0, r2
 80026f2:	f000 8087 	beq.w	8002804 <HAL_RCC_ClockConfig+0x18c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026f6:	4945      	ldr	r1, [pc, #276]	; (800280c <HAL_RCC_ClockConfig+0x194>)
 80026f8:	684a      	ldr	r2, [r1, #4]
 80026fa:	f022 0203 	bic.w	r2, r2, #3
 80026fe:	4313      	orrs	r3, r2
 8002700:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8002702:	f7fe fef1 	bl	80014e8 <HAL_GetTick>
 8002706:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002708:	4b40      	ldr	r3, [pc, #256]	; (800280c <HAL_RCC_ClockConfig+0x194>)
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	f003 030c 	and.w	r3, r3, #12
 8002710:	6862      	ldr	r2, [r4, #4]
 8002712:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002716:	d032      	beq.n	800277e <HAL_RCC_ClockConfig+0x106>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002718:	f7fe fee6 	bl	80014e8 <HAL_GetTick>
 800271c:	1b80      	subs	r0, r0, r6
 800271e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002722:	4298      	cmp	r0, r3
 8002724:	d9f0      	bls.n	8002708 <HAL_RCC_ClockConfig+0x90>
        return HAL_TIMEOUT;
 8002726:	2003      	movs	r0, #3
 8002728:	bd70      	pop	{r4, r5, r6, pc}
 800272a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800272e:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002732:	4a36      	ldr	r2, [pc, #216]	; (800280c <HAL_RCC_ClockConfig+0x194>)
 8002734:	6810      	ldr	r0, [r2, #0]
 8002736:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800273a:	fa92 f2a2 	rbit	r2, r2
 800273e:	fab2 f282 	clz	r2, r2
 8002742:	f002 021f 	and.w	r2, r2, #31
 8002746:	2101      	movs	r1, #1
 8002748:	fa01 f202 	lsl.w	r2, r1, r2
 800274c:	4210      	tst	r0, r2
 800274e:	d1d2      	bne.n	80026f6 <HAL_RCC_ClockConfig+0x7e>
        return HAL_ERROR;
 8002750:	2001      	movs	r0, #1
 8002752:	bd70      	pop	{r4, r5, r6, pc}
 8002754:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002758:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800275c:	4a2b      	ldr	r2, [pc, #172]	; (800280c <HAL_RCC_ClockConfig+0x194>)
 800275e:	6810      	ldr	r0, [r2, #0]
 8002760:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002764:	fa92 f2a2 	rbit	r2, r2
 8002768:	fab2 f282 	clz	r2, r2
 800276c:	f002 021f 	and.w	r2, r2, #31
 8002770:	2101      	movs	r1, #1
 8002772:	fa01 f202 	lsl.w	r2, r1, r2
 8002776:	4210      	tst	r0, r2
 8002778:	d1bd      	bne.n	80026f6 <HAL_RCC_ClockConfig+0x7e>
        return HAL_ERROR;
 800277a:	2001      	movs	r0, #1
 800277c:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800277e:	4b22      	ldr	r3, [pc, #136]	; (8002808 <HAL_RCC_ClockConfig+0x190>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0307 	and.w	r3, r3, #7
 8002786:	429d      	cmp	r5, r3
 8002788:	d20c      	bcs.n	80027a4 <HAL_RCC_ClockConfig+0x12c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800278a:	4a1f      	ldr	r2, [pc, #124]	; (8002808 <HAL_RCC_ClockConfig+0x190>)
 800278c:	6813      	ldr	r3, [r2, #0]
 800278e:	f023 0307 	bic.w	r3, r3, #7
 8002792:	432b      	orrs	r3, r5
 8002794:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002796:	6813      	ldr	r3, [r2, #0]
 8002798:	f003 0307 	and.w	r3, r3, #7
 800279c:	429d      	cmp	r5, r3
 800279e:	d001      	beq.n	80027a4 <HAL_RCC_ClockConfig+0x12c>
      return HAL_ERROR;
 80027a0:	2001      	movs	r0, #1
}
 80027a2:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027a4:	6823      	ldr	r3, [r4, #0]
 80027a6:	f013 0f04 	tst.w	r3, #4
 80027aa:	d006      	beq.n	80027ba <HAL_RCC_ClockConfig+0x142>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027ac:	4a17      	ldr	r2, [pc, #92]	; (800280c <HAL_RCC_ClockConfig+0x194>)
 80027ae:	6853      	ldr	r3, [r2, #4]
 80027b0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80027b4:	68e1      	ldr	r1, [r4, #12]
 80027b6:	430b      	orrs	r3, r1
 80027b8:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027ba:	6823      	ldr	r3, [r4, #0]
 80027bc:	f013 0f08 	tst.w	r3, #8
 80027c0:	d007      	beq.n	80027d2 <HAL_RCC_ClockConfig+0x15a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027c2:	4a12      	ldr	r2, [pc, #72]	; (800280c <HAL_RCC_ClockConfig+0x194>)
 80027c4:	6853      	ldr	r3, [r2, #4]
 80027c6:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80027ca:	6921      	ldr	r1, [r4, #16]
 80027cc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80027d0:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80027d2:	f7ff ff19 	bl	8002608 <HAL_RCC_GetSysClockFreq>
 80027d6:	4b0d      	ldr	r3, [pc, #52]	; (800280c <HAL_RCC_ClockConfig+0x194>)
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027de:	22f0      	movs	r2, #240	; 0xf0
 80027e0:	fa92 f2a2 	rbit	r2, r2
 80027e4:	fab2 f282 	clz	r2, r2
 80027e8:	40d3      	lsrs	r3, r2
 80027ea:	4a09      	ldr	r2, [pc, #36]	; (8002810 <HAL_RCC_ClockConfig+0x198>)
 80027ec:	5cd3      	ldrb	r3, [r2, r3]
 80027ee:	40d8      	lsrs	r0, r3
 80027f0:	4b08      	ldr	r3, [pc, #32]	; (8002814 <HAL_RCC_ClockConfig+0x19c>)
 80027f2:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 80027f4:	4b08      	ldr	r3, [pc, #32]	; (8002818 <HAL_RCC_ClockConfig+0x1a0>)
 80027f6:	6818      	ldr	r0, [r3, #0]
 80027f8:	f003 fa52 	bl	8005ca0 <HAL_InitTick>
  return HAL_OK;
 80027fc:	2000      	movs	r0, #0
 80027fe:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002800:	2001      	movs	r0, #1
 8002802:	4770      	bx	lr
        return HAL_ERROR;
 8002804:	2001      	movs	r0, #1
 8002806:	bd70      	pop	{r4, r5, r6, pc}
 8002808:	40022000 	.word	0x40022000
 800280c:	40021000 	.word	0x40021000
 8002810:	0800a060 	.word	0x0800a060
 8002814:	2000000c 	.word	0x2000000c
 8002818:	20000004 	.word	0x20000004

0800281c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 800281c:	4b01      	ldr	r3, [pc, #4]	; (8002824 <HAL_RCC_GetHCLKFreq+0x8>)
 800281e:	6818      	ldr	r0, [r3, #0]
 8002820:	4770      	bx	lr
 8002822:	bf00      	nop
 8002824:	2000000c 	.word	0x2000000c

08002828 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002828:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800282a:	f7ff fff7 	bl	800281c <HAL_RCC_GetHCLKFreq>
 800282e:	4b07      	ldr	r3, [pc, #28]	; (800284c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002836:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800283a:	fa92 f2a2 	rbit	r2, r2
 800283e:	fab2 f282 	clz	r2, r2
 8002842:	40d3      	lsrs	r3, r2
 8002844:	4a02      	ldr	r2, [pc, #8]	; (8002850 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002846:	5cd3      	ldrb	r3, [r2, r3]
}    
 8002848:	40d8      	lsrs	r0, r3
 800284a:	bd08      	pop	{r3, pc}
 800284c:	40021000 	.word	0x40021000
 8002850:	0800a070 	.word	0x0800a070

08002854 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002854:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002856:	f7ff ffe1 	bl	800281c <HAL_RCC_GetHCLKFreq>
 800285a:	4b07      	ldr	r3, [pc, #28]	; (8002878 <HAL_RCC_GetPCLK2Freq+0x24>)
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002862:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002866:	fa92 f2a2 	rbit	r2, r2
 800286a:	fab2 f282 	clz	r2, r2
 800286e:	40d3      	lsrs	r3, r2
 8002870:	4a02      	ldr	r2, [pc, #8]	; (800287c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002872:	5cd3      	ldrb	r3, [r2, r3]
} 
 8002874:	40d8      	lsrs	r0, r3
 8002876:	bd08      	pop	{r3, pc}
 8002878:	40021000 	.word	0x40021000
 800287c:	0800a070 	.word	0x0800a070

08002880 <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002880:	230f      	movs	r3, #15
 8002882:	6003      	str	r3, [r0, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002884:	4b0b      	ldr	r3, [pc, #44]	; (80028b4 <HAL_RCC_GetClockConfig+0x34>)
 8002886:	685a      	ldr	r2, [r3, #4]
 8002888:	f002 0203 	and.w	r2, r2, #3
 800288c:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 800288e:	685a      	ldr	r2, [r3, #4]
 8002890:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002894:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8002896:	685a      	ldr	r2, [r3, #4]
 8002898:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800289c:	60c2      	str	r2, [r0, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	08db      	lsrs	r3, r3, #3
 80028a2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80028a6:	6103      	str	r3, [r0, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80028a8:	4b03      	ldr	r3, [pc, #12]	; (80028b8 <HAL_RCC_GetClockConfig+0x38>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0307 	and.w	r3, r3, #7
 80028b0:	600b      	str	r3, [r1, #0]
 80028b2:	4770      	bx	lr
 80028b4:	40021000 	.word	0x40021000
 80028b8:	40022000 	.word	0x40022000

080028bc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80028bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028be:	b083      	sub	sp, #12
 80028c0:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80028c2:	6803      	ldr	r3, [r0, #0]
 80028c4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80028c8:	d048      	beq.n	800295c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028ca:	4b93      	ldr	r3, [pc, #588]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80028d2:	f040 80d5 	bne.w	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028d6:	4b90      	ldr	r3, [pc, #576]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80028d8:	69da      	ldr	r2, [r3, #28]
 80028da:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80028de:	61da      	str	r2, [r3, #28]
 80028e0:	69db      	ldr	r3, [r3, #28]
 80028e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028e6:	9301      	str	r3, [sp, #4]
 80028e8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80028ea:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ec:	4b8b      	ldr	r3, [pc, #556]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f413 7f80 	tst.w	r3, #256	; 0x100
 80028f4:	f000 80c6 	beq.w	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80028f8:	4b87      	ldr	r3, [pc, #540]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80028fa:	6a1b      	ldr	r3, [r3, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80028fc:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002900:	d022      	beq.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8002902:	6862      	ldr	r2, [r4, #4]
 8002904:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002908:	4293      	cmp	r3, r2
 800290a:	d01d      	beq.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800290c:	4882      	ldr	r0, [pc, #520]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800290e:	6a01      	ldr	r1, [r0, #32]
 8002910:	f421 7640 	bic.w	r6, r1, #768	; 0x300
 8002914:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002918:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800291c:	fab2 f282 	clz	r2, r2
 8002920:	4f7f      	ldr	r7, [pc, #508]	; (8002b20 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002922:	443a      	add	r2, r7
 8002924:	0092      	lsls	r2, r2, #2
 8002926:	f04f 0e01 	mov.w	lr, #1
 800292a:	f8c2 e000 	str.w	lr, [r2]
 800292e:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002932:	fab3 f383 	clz	r3, r3
 8002936:	443b      	add	r3, r7
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	2200      	movs	r2, #0
 800293c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800293e:	6206      	str	r6, [r0, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002940:	f011 0f01 	tst.w	r1, #1
 8002944:	f040 80b3 	bne.w	8002aae <HAL_RCCEx_PeriphCLKConfig+0x1f2>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002948:	4a73      	ldr	r2, [pc, #460]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800294a:	6a13      	ldr	r3, [r2, #32]
 800294c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002950:	6861      	ldr	r1, [r4, #4]
 8002952:	430b      	orrs	r3, r1
 8002954:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002956:	2d00      	cmp	r5, #0
 8002958:	f040 80d5 	bne.w	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800295c:	6823      	ldr	r3, [r4, #0]
 800295e:	f013 0f01 	tst.w	r3, #1
 8002962:	d006      	beq.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002964:	4a6c      	ldr	r2, [pc, #432]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002966:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002968:	f023 0303 	bic.w	r3, r3, #3
 800296c:	68a1      	ldr	r1, [r4, #8]
 800296e:	430b      	orrs	r3, r1
 8002970:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002972:	6823      	ldr	r3, [r4, #0]
 8002974:	f013 0f02 	tst.w	r3, #2
 8002978:	d006      	beq.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800297a:	4a67      	ldr	r2, [pc, #412]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800297c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800297e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002982:	68e1      	ldr	r1, [r4, #12]
 8002984:	430b      	orrs	r3, r1
 8002986:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002988:	6823      	ldr	r3, [r4, #0]
 800298a:	f013 0f04 	tst.w	r3, #4
 800298e:	d006      	beq.n	800299e <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002990:	4a61      	ldr	r2, [pc, #388]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002992:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002994:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8002998:	6921      	ldr	r1, [r4, #16]
 800299a:	430b      	orrs	r3, r1
 800299c:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800299e:	6823      	ldr	r3, [r4, #0]
 80029a0:	f013 0f20 	tst.w	r3, #32
 80029a4:	d006      	beq.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80029a6:	4a5c      	ldr	r2, [pc, #368]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80029a8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80029aa:	f023 0310 	bic.w	r3, r3, #16
 80029ae:	69e1      	ldr	r1, [r4, #28]
 80029b0:	430b      	orrs	r3, r1
 80029b2:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80029b4:	6823      	ldr	r3, [r4, #0]
 80029b6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80029ba:	d006      	beq.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80029bc:	4a56      	ldr	r2, [pc, #344]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80029be:	6853      	ldr	r3, [r2, #4]
 80029c0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80029c4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80029c6:	430b      	orrs	r3, r1
 80029c8:	6053      	str	r3, [r2, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80029ca:	6823      	ldr	r3, [r4, #0]
 80029cc:	f013 0f40 	tst.w	r3, #64	; 0x40
 80029d0:	d006      	beq.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80029d2:	4a51      	ldr	r2, [pc, #324]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80029d4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80029d6:	f023 0320 	bic.w	r3, r3, #32
 80029da:	6a21      	ldr	r1, [r4, #32]
 80029dc:	430b      	orrs	r3, r1
 80029de:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80029e0:	6823      	ldr	r3, [r4, #0]
 80029e2:	f013 0f08 	tst.w	r3, #8
 80029e6:	d006      	beq.n	80029f6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80029e8:	4a4b      	ldr	r2, [pc, #300]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80029ea:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80029ec:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80029f0:	6961      	ldr	r1, [r4, #20]
 80029f2:	430b      	orrs	r3, r1
 80029f4:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80029f6:	6823      	ldr	r3, [r4, #0]
 80029f8:	f013 0f10 	tst.w	r3, #16
 80029fc:	d006      	beq.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80029fe:	4a46      	ldr	r2, [pc, #280]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002a00:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a02:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002a06:	69a1      	ldr	r1, [r4, #24]
 8002a08:	430b      	orrs	r3, r1
 8002a0a:	6313      	str	r3, [r2, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002a0c:	6823      	ldr	r3, [r4, #0]
 8002a0e:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002a12:	d006      	beq.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002a14:	4a40      	ldr	r2, [pc, #256]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002a16:	6853      	ldr	r3, [r2, #4]
 8002a18:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002a1c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002a1e:	430b      	orrs	r3, r1
 8002a20:	6053      	str	r3, [r2, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002a22:	6823      	ldr	r3, [r4, #0]
 8002a24:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002a28:	d006      	beq.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002a2a:	4a3b      	ldr	r2, [pc, #236]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002a2c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002a2e:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8002a32:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002a34:	430b      	orrs	r3, r1
 8002a36:	62d3      	str	r3, [r2, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002a38:	6823      	ldr	r3, [r4, #0]
 8002a3a:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002a3e:	d006      	beq.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002a40:	4a35      	ldr	r2, [pc, #212]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002a42:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002a44:	f423 5378 	bic.w	r3, r3, #15872	; 0x3e00
 8002a48:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002a4a:	430b      	orrs	r3, r1
 8002a4c:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002a4e:	6823      	ldr	r3, [r4, #0]
 8002a50:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002a54:	d006      	beq.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002a56:	4a30      	ldr	r2, [pc, #192]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002a58:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a5a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a5e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002a60:	430b      	orrs	r3, r1
 8002a62:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002a64:	6823      	ldr	r3, [r4, #0]
 8002a66:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8002a6a:	d053      	beq.n	8002b14 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002a6c:	4a2a      	ldr	r2, [pc, #168]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002a6e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002a74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002a76:	430b      	orrs	r3, r1
 8002a78:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002a7a:	2000      	movs	r0, #0
}
 8002a7c:	b003      	add	sp, #12
 8002a7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    FlagStatus       pwrclkchanged = RESET;
 8002a80:	2500      	movs	r5, #0
 8002a82:	e733      	b.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a84:	4a25      	ldr	r2, [pc, #148]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a86:	6813      	ldr	r3, [r2, #0]
 8002a88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a8c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002a8e:	f7fe fd2b 	bl	80014e8 <HAL_GetTick>
 8002a92:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a94:	4b21      	ldr	r3, [pc, #132]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002a9c:	f47f af2c 	bne.w	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aa0:	f7fe fd22 	bl	80014e8 <HAL_GetTick>
 8002aa4:	1b80      	subs	r0, r0, r6
 8002aa6:	2864      	cmp	r0, #100	; 0x64
 8002aa8:	d9f4      	bls.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
          return HAL_TIMEOUT;
 8002aaa:	2003      	movs	r0, #3
 8002aac:	e7e6      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        tickstart = HAL_GetTick();
 8002aae:	f7fe fd1b 	bl	80014e8 <HAL_GetTick>
 8002ab2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ab4:	e015      	b.n	8002ae2 <HAL_RCCEx_PeriphCLKConfig+0x226>
 8002ab6:	4b18      	ldr	r3, [pc, #96]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002ab8:	6a19      	ldr	r1, [r3, #32]
 8002aba:	2302      	movs	r3, #2
 8002abc:	fa93 f3a3 	rbit	r3, r3
 8002ac0:	fab3 f383 	clz	r3, r3
 8002ac4:	f003 031f 	and.w	r3, r3, #31
 8002ac8:	2201      	movs	r2, #1
 8002aca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ace:	4219      	tst	r1, r3
 8002ad0:	f47f af3a 	bne.w	8002948 <HAL_RCCEx_PeriphCLKConfig+0x8c>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ad4:	f7fe fd08 	bl	80014e8 <HAL_GetTick>
 8002ad8:	1b80      	subs	r0, r0, r6
 8002ada:	f241 3388 	movw	r3, #5000	; 0x1388
 8002ade:	4298      	cmp	r0, r3
 8002ae0:	d816      	bhi.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8002ae2:	2302      	movs	r3, #2
 8002ae4:	fa93 f2a3 	rbit	r2, r3
 8002ae8:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aec:	fab3 f383 	clz	r3, r3
 8002af0:	095b      	lsrs	r3, r3, #5
 8002af2:	f043 0302 	orr.w	r3, r3, #2
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d0dd      	beq.n	8002ab6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002afa:	2302      	movs	r3, #2
 8002afc:	fa93 f3a3 	rbit	r3, r3
 8002b00:	4b05      	ldr	r3, [pc, #20]	; (8002b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002b02:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002b04:	e7d9      	b.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b06:	69d3      	ldr	r3, [r2, #28]
 8002b08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b0c:	61d3      	str	r3, [r2, #28]
 8002b0e:	e725      	b.n	800295c <HAL_RCCEx_PeriphCLKConfig+0xa0>
            return HAL_TIMEOUT;
 8002b10:	2003      	movs	r0, #3
 8002b12:	e7b3      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  return HAL_OK;
 8002b14:	2000      	movs	r0, #0
 8002b16:	e7b1      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8002b18:	40021000 	.word	0x40021000
 8002b1c:	40007000 	.word	0x40007000
 8002b20:	10908100 	.word	0x10908100

08002b24 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b24:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b26:	6a03      	ldr	r3, [r0, #32]
 8002b28:	f023 0301 	bic.w	r3, r3, #1
 8002b2c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b2e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b30:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002b32:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002b34:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002b38:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b3c:	680d      	ldr	r5, [r1, #0]
 8002b3e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002b40:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002b44:	688d      	ldr	r5, [r1, #8]
 8002b46:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002b48:	4d1c      	ldr	r5, [pc, #112]	; (8002bbc <TIM_OC1_SetConfig+0x98>)
 8002b4a:	42a8      	cmp	r0, r5
 8002b4c:	d00f      	beq.n	8002b6e <TIM_OC1_SetConfig+0x4a>
 8002b4e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002b52:	42a8      	cmp	r0, r5
 8002b54:	d00b      	beq.n	8002b6e <TIM_OC1_SetConfig+0x4a>
 8002b56:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8002b5a:	42a8      	cmp	r0, r5
 8002b5c:	d007      	beq.n	8002b6e <TIM_OC1_SetConfig+0x4a>
 8002b5e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002b62:	42a8      	cmp	r0, r5
 8002b64:	d003      	beq.n	8002b6e <TIM_OC1_SetConfig+0x4a>
 8002b66:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002b6a:	42a8      	cmp	r0, r5
 8002b6c:	d105      	bne.n	8002b7a <TIM_OC1_SetConfig+0x56>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002b6e:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002b72:	68cd      	ldr	r5, [r1, #12]
 8002b74:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002b76:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b7a:	4d10      	ldr	r5, [pc, #64]	; (8002bbc <TIM_OC1_SetConfig+0x98>)
 8002b7c:	42a8      	cmp	r0, r5
 8002b7e:	d00f      	beq.n	8002ba0 <TIM_OC1_SetConfig+0x7c>
 8002b80:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002b84:	42a8      	cmp	r0, r5
 8002b86:	d00b      	beq.n	8002ba0 <TIM_OC1_SetConfig+0x7c>
 8002b88:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8002b8c:	42a8      	cmp	r0, r5
 8002b8e:	d007      	beq.n	8002ba0 <TIM_OC1_SetConfig+0x7c>
 8002b90:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002b94:	42a8      	cmp	r0, r5
 8002b96:	d003      	beq.n	8002ba0 <TIM_OC1_SetConfig+0x7c>
 8002b98:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002b9c:	42a8      	cmp	r0, r5
 8002b9e:	d105      	bne.n	8002bac <TIM_OC1_SetConfig+0x88>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002ba0:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002ba4:	694d      	ldr	r5, [r1, #20]
 8002ba6:	432c      	orrs	r4, r5
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002ba8:	698d      	ldr	r5, [r1, #24]
 8002baa:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bac:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002bae:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002bb0:	684a      	ldr	r2, [r1, #4]
 8002bb2:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bb4:	6203      	str	r3, [r0, #32]
}
 8002bb6:	bc30      	pop	{r4, r5}
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	40012c00 	.word	0x40012c00

08002bc0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002bc0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002bc2:	6a03      	ldr	r3, [r0, #32]
 8002bc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002bc8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bca:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bcc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002bce:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002bd0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002bd4:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002bd8:	680d      	ldr	r5, [r1, #0]
 8002bda:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002bdc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002be0:	688d      	ldr	r5, [r1, #8]
 8002be2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002be6:	4d18      	ldr	r5, [pc, #96]	; (8002c48 <TIM_OC3_SetConfig+0x88>)
 8002be8:	42a8      	cmp	r0, r5
 8002bea:	d025      	beq.n	8002c38 <TIM_OC3_SetConfig+0x78>
 8002bec:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002bf0:	42a8      	cmp	r0, r5
 8002bf2:	d021      	beq.n	8002c38 <TIM_OC3_SetConfig+0x78>
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bf4:	4d14      	ldr	r5, [pc, #80]	; (8002c48 <TIM_OC3_SetConfig+0x88>)
 8002bf6:	42a8      	cmp	r0, r5
 8002bf8:	d00f      	beq.n	8002c1a <TIM_OC3_SetConfig+0x5a>
 8002bfa:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002bfe:	42a8      	cmp	r0, r5
 8002c00:	d00b      	beq.n	8002c1a <TIM_OC3_SetConfig+0x5a>
 8002c02:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8002c06:	42a8      	cmp	r0, r5
 8002c08:	d007      	beq.n	8002c1a <TIM_OC3_SetConfig+0x5a>
 8002c0a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002c0e:	42a8      	cmp	r0, r5
 8002c10:	d003      	beq.n	8002c1a <TIM_OC3_SetConfig+0x5a>
 8002c12:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002c16:	42a8      	cmp	r0, r5
 8002c18:	d107      	bne.n	8002c2a <TIM_OC3_SetConfig+0x6a>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002c1a:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002c1e:	694d      	ldr	r5, [r1, #20]
 8002c20:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002c24:	698d      	ldr	r5, [r1, #24]
 8002c26:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c2a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c2c:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002c2e:	684a      	ldr	r2, [r1, #4]
 8002c30:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c32:	6203      	str	r3, [r0, #32]
}
 8002c34:	bc30      	pop	{r4, r5}
 8002c36:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 8002c38:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002c3c:	68cd      	ldr	r5, [r1, #12]
 8002c3e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8002c42:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c46:	e7d5      	b.n	8002bf4 <TIM_OC3_SetConfig+0x34>
 8002c48:	40012c00 	.word	0x40012c00

08002c4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c4c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002c4e:	6a03      	ldr	r3, [r0, #32]
 8002c50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c54:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c56:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c58:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c5a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002c5c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002c60:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c64:	680d      	ldr	r5, [r1, #0]
 8002c66:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002c6a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002c6e:	688d      	ldr	r5, [r1, #8]
 8002c70:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c74:	4d0f      	ldr	r5, [pc, #60]	; (8002cb4 <TIM_OC4_SetConfig+0x68>)
 8002c76:	42a8      	cmp	r0, r5
 8002c78:	d00f      	beq.n	8002c9a <TIM_OC4_SetConfig+0x4e>
 8002c7a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002c7e:	42a8      	cmp	r0, r5
 8002c80:	d00b      	beq.n	8002c9a <TIM_OC4_SetConfig+0x4e>
 8002c82:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8002c86:	42a8      	cmp	r0, r5
 8002c88:	d007      	beq.n	8002c9a <TIM_OC4_SetConfig+0x4e>
 8002c8a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002c8e:	42a8      	cmp	r0, r5
 8002c90:	d003      	beq.n	8002c9a <TIM_OC4_SetConfig+0x4e>
 8002c92:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002c96:	42a8      	cmp	r0, r5
 8002c98:	d104      	bne.n	8002ca4 <TIM_OC4_SetConfig+0x58>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002c9a:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002c9e:	694d      	ldr	r5, [r1, #20]
 8002ca0:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ca4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002ca6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002ca8:	684a      	ldr	r2, [r1, #4]
 8002caa:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002cac:	6203      	str	r3, [r0, #32]
}
 8002cae:	bc30      	pop	{r4, r5}
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	40012c00 	.word	0x40012c00

08002cb8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002cb8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002cba:	6a03      	ldr	r3, [r0, #32]
 8002cbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cc0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cc2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cc4:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002cc6:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002cc8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002ccc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002cd0:	680d      	ldr	r5, [r1, #0]
 8002cd2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002cd4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002cd8:	688d      	ldr	r5, [r1, #8]
 8002cda:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002cde:	4d0f      	ldr	r5, [pc, #60]	; (8002d1c <TIM_OC5_SetConfig+0x64>)
 8002ce0:	42a8      	cmp	r0, r5
 8002ce2:	d00f      	beq.n	8002d04 <TIM_OC5_SetConfig+0x4c>
 8002ce4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002ce8:	42a8      	cmp	r0, r5
 8002cea:	d00b      	beq.n	8002d04 <TIM_OC5_SetConfig+0x4c>
 8002cec:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8002cf0:	42a8      	cmp	r0, r5
 8002cf2:	d007      	beq.n	8002d04 <TIM_OC5_SetConfig+0x4c>
 8002cf4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002cf8:	42a8      	cmp	r0, r5
 8002cfa:	d003      	beq.n	8002d04 <TIM_OC5_SetConfig+0x4c>
 8002cfc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002d00:	42a8      	cmp	r0, r5
 8002d02:	d104      	bne.n	8002d0e <TIM_OC5_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002d04:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002d08:	694d      	ldr	r5, [r1, #20]
 8002d0a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d0e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002d10:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002d12:	684a      	ldr	r2, [r1, #4]
 8002d14:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d16:	6203      	str	r3, [r0, #32]
}
 8002d18:	bc30      	pop	{r4, r5}
 8002d1a:	4770      	bx	lr
 8002d1c:	40012c00 	.word	0x40012c00

08002d20 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002d20:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002d22:	6a03      	ldr	r3, [r0, #32]
 8002d24:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002d28:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d2a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d2c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002d2e:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002d30:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002d34:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d38:	680d      	ldr	r5, [r1, #0]
 8002d3a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002d3e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002d42:	688d      	ldr	r5, [r1, #8]
 8002d44:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d48:	4d0f      	ldr	r5, [pc, #60]	; (8002d88 <TIM_OC6_SetConfig+0x68>)
 8002d4a:	42a8      	cmp	r0, r5
 8002d4c:	d00f      	beq.n	8002d6e <TIM_OC6_SetConfig+0x4e>
 8002d4e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002d52:	42a8      	cmp	r0, r5
 8002d54:	d00b      	beq.n	8002d6e <TIM_OC6_SetConfig+0x4e>
 8002d56:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8002d5a:	42a8      	cmp	r0, r5
 8002d5c:	d007      	beq.n	8002d6e <TIM_OC6_SetConfig+0x4e>
 8002d5e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002d62:	42a8      	cmp	r0, r5
 8002d64:	d003      	beq.n	8002d6e <TIM_OC6_SetConfig+0x4e>
 8002d66:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002d6a:	42a8      	cmp	r0, r5
 8002d6c:	d104      	bne.n	8002d78 <TIM_OC6_SetConfig+0x58>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002d6e:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002d72:	694d      	ldr	r5, [r1, #20]
 8002d74:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d78:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002d7a:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002d7c:	684a      	ldr	r2, [r1, #4]
 8002d7e:	65c2      	str	r2, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d80:	6203      	str	r3, [r0, #32]
}
 8002d82:	bc30      	pop	{r4, r5}
 8002d84:	4770      	bx	lr
 8002d86:	bf00      	nop
 8002d88:	40012c00 	.word	0x40012c00

08002d8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d8c:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d8e:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d90:	6a04      	ldr	r4, [r0, #32]
 8002d92:	f024 0401 	bic.w	r4, r4, #1
 8002d96:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d98:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d9a:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d9e:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002da2:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8002da6:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002da8:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002daa:	6203      	str	r3, [r0, #32]
}
 8002dac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002db0:	4770      	bx	lr

08002db2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002db2:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002db4:	6a03      	ldr	r3, [r0, #32]
 8002db6:	f023 0310 	bic.w	r3, r3, #16
 8002dba:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002dbc:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002dbe:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002dc0:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002dc4:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002dc8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002dcc:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002dd0:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002dd2:	6203      	str	r3, [r0, #32]
}
 8002dd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002dd8:	4770      	bx	lr

08002dda <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002dda:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ddc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002de0:	4319      	orrs	r1, r3
 8002de2:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002de6:	6081      	str	r1, [r0, #8]
 8002de8:	4770      	bx	lr
	...

08002dec <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 8002dec:	2302      	movs	r3, #2
 8002dee:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002df2:	6802      	ldr	r2, [r0, #0]
 8002df4:	6891      	ldr	r1, [r2, #8]
 8002df6:	4b08      	ldr	r3, [pc, #32]	; (8002e18 <HAL_TIM_Base_Start+0x2c>)
 8002df8:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dfa:	2b06      	cmp	r3, #6
 8002dfc:	d006      	beq.n	8002e0c <HAL_TIM_Base_Start+0x20>
 8002dfe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e02:	d003      	beq.n	8002e0c <HAL_TIM_Base_Start+0x20>
    __HAL_TIM_ENABLE(htim);
 8002e04:	6813      	ldr	r3, [r2, #0]
 8002e06:	f043 0301 	orr.w	r3, r3, #1
 8002e0a:	6013      	str	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_READY;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8002e12:	2000      	movs	r0, #0
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	00010007 	.word	0x00010007

08002e1c <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e1c:	6802      	ldr	r2, [r0, #0]
 8002e1e:	68d3      	ldr	r3, [r2, #12]
 8002e20:	f043 0301 	orr.w	r3, r3, #1
 8002e24:	60d3      	str	r3, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e26:	6802      	ldr	r2, [r0, #0]
 8002e28:	6891      	ldr	r1, [r2, #8]
 8002e2a:	4b06      	ldr	r3, [pc, #24]	; (8002e44 <HAL_TIM_Base_Start_IT+0x28>)
 8002e2c:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e2e:	2b06      	cmp	r3, #6
 8002e30:	d006      	beq.n	8002e40 <HAL_TIM_Base_Start_IT+0x24>
 8002e32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e36:	d003      	beq.n	8002e40 <HAL_TIM_Base_Start_IT+0x24>
    __HAL_TIM_ENABLE(htim);
 8002e38:	6813      	ldr	r3, [r2, #0]
 8002e3a:	f043 0301 	orr.w	r3, r3, #1
 8002e3e:	6013      	str	r3, [r2, #0]
}
 8002e40:	2000      	movs	r0, #0
 8002e42:	4770      	bx	lr
 8002e44:	00010007 	.word	0x00010007

08002e48 <HAL_TIM_PWM_MspInit>:
{
 8002e48:	4770      	bx	lr

08002e4a <HAL_TIM_OC_DelayElapsedCallback>:
{
 8002e4a:	4770      	bx	lr

08002e4c <HAL_TIM_IC_CaptureCallback>:
{
 8002e4c:	4770      	bx	lr

08002e4e <HAL_TIM_PWM_PulseFinishedCallback>:
{
 8002e4e:	4770      	bx	lr

08002e50 <HAL_TIM_TriggerCallback>:
{
 8002e50:	4770      	bx	lr

08002e52 <HAL_TIM_IRQHandler>:
{
 8002e52:	b510      	push	{r4, lr}
 8002e54:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002e56:	6803      	ldr	r3, [r0, #0]
 8002e58:	691a      	ldr	r2, [r3, #16]
 8002e5a:	f012 0f02 	tst.w	r2, #2
 8002e5e:	d011      	beq.n	8002e84 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002e60:	68da      	ldr	r2, [r3, #12]
 8002e62:	f012 0f02 	tst.w	r2, #2
 8002e66:	d00d      	beq.n	8002e84 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002e68:	f06f 0202 	mvn.w	r2, #2
 8002e6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e72:	6803      	ldr	r3, [r0, #0]
 8002e74:	699b      	ldr	r3, [r3, #24]
 8002e76:	f013 0f03 	tst.w	r3, #3
 8002e7a:	d079      	beq.n	8002f70 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8002e7c:	f7ff ffe6 	bl	8002e4c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e80:	2300      	movs	r3, #0
 8002e82:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e84:	6823      	ldr	r3, [r4, #0]
 8002e86:	691a      	ldr	r2, [r3, #16]
 8002e88:	f012 0f04 	tst.w	r2, #4
 8002e8c:	d012      	beq.n	8002eb4 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002e8e:	68da      	ldr	r2, [r3, #12]
 8002e90:	f012 0f04 	tst.w	r2, #4
 8002e94:	d00e      	beq.n	8002eb4 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e96:	f06f 0204 	mvn.w	r2, #4
 8002e9a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ea0:	6823      	ldr	r3, [r4, #0]
 8002ea2:	699b      	ldr	r3, [r3, #24]
 8002ea4:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002ea8:	d068      	beq.n	8002f7c <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002eaa:	4620      	mov	r0, r4
 8002eac:	f7ff ffce 	bl	8002e4c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002eb4:	6823      	ldr	r3, [r4, #0]
 8002eb6:	691a      	ldr	r2, [r3, #16]
 8002eb8:	f012 0f08 	tst.w	r2, #8
 8002ebc:	d012      	beq.n	8002ee4 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002ebe:	68da      	ldr	r2, [r3, #12]
 8002ec0:	f012 0f08 	tst.w	r2, #8
 8002ec4:	d00e      	beq.n	8002ee4 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002ec6:	f06f 0208 	mvn.w	r2, #8
 8002eca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ecc:	2304      	movs	r3, #4
 8002ece:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ed0:	6823      	ldr	r3, [r4, #0]
 8002ed2:	69db      	ldr	r3, [r3, #28]
 8002ed4:	f013 0f03 	tst.w	r3, #3
 8002ed8:	d057      	beq.n	8002f8a <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8002eda:	4620      	mov	r0, r4
 8002edc:	f7ff ffb6 	bl	8002e4c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ee4:	6823      	ldr	r3, [r4, #0]
 8002ee6:	691a      	ldr	r2, [r3, #16]
 8002ee8:	f012 0f10 	tst.w	r2, #16
 8002eec:	d012      	beq.n	8002f14 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002eee:	68da      	ldr	r2, [r3, #12]
 8002ef0:	f012 0f10 	tst.w	r2, #16
 8002ef4:	d00e      	beq.n	8002f14 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ef6:	f06f 0210 	mvn.w	r2, #16
 8002efa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002efc:	2308      	movs	r3, #8
 8002efe:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f00:	6823      	ldr	r3, [r4, #0]
 8002f02:	69db      	ldr	r3, [r3, #28]
 8002f04:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002f08:	d046      	beq.n	8002f98 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8002f0a:	4620      	mov	r0, r4
 8002f0c:	f7ff ff9e 	bl	8002e4c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f10:	2300      	movs	r3, #0
 8002f12:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f14:	6823      	ldr	r3, [r4, #0]
 8002f16:	691a      	ldr	r2, [r3, #16]
 8002f18:	f012 0f01 	tst.w	r2, #1
 8002f1c:	d003      	beq.n	8002f26 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f1e:	68da      	ldr	r2, [r3, #12]
 8002f20:	f012 0f01 	tst.w	r2, #1
 8002f24:	d13f      	bne.n	8002fa6 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002f26:	6823      	ldr	r3, [r4, #0]
 8002f28:	691a      	ldr	r2, [r3, #16]
 8002f2a:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002f2e:	d003      	beq.n	8002f38 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f30:	68da      	ldr	r2, [r3, #12]
 8002f32:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002f36:	d13d      	bne.n	8002fb4 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002f38:	6823      	ldr	r3, [r4, #0]
 8002f3a:	691a      	ldr	r2, [r3, #16]
 8002f3c:	f412 7f80 	tst.w	r2, #256	; 0x100
 8002f40:	d003      	beq.n	8002f4a <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f42:	68da      	ldr	r2, [r3, #12]
 8002f44:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002f48:	d13b      	bne.n	8002fc2 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002f4a:	6823      	ldr	r3, [r4, #0]
 8002f4c:	691a      	ldr	r2, [r3, #16]
 8002f4e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002f52:	d003      	beq.n	8002f5c <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002f54:	68da      	ldr	r2, [r3, #12]
 8002f56:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002f5a:	d139      	bne.n	8002fd0 <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002f5c:	6823      	ldr	r3, [r4, #0]
 8002f5e:	691a      	ldr	r2, [r3, #16]
 8002f60:	f012 0f20 	tst.w	r2, #32
 8002f64:	d003      	beq.n	8002f6e <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002f66:	68da      	ldr	r2, [r3, #12]
 8002f68:	f012 0f20 	tst.w	r2, #32
 8002f6c:	d137      	bne.n	8002fde <HAL_TIM_IRQHandler+0x18c>
 8002f6e:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f70:	f7ff ff6b 	bl	8002e4a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f74:	4620      	mov	r0, r4
 8002f76:	f7ff ff6a 	bl	8002e4e <HAL_TIM_PWM_PulseFinishedCallback>
 8002f7a:	e781      	b.n	8002e80 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f7c:	4620      	mov	r0, r4
 8002f7e:	f7ff ff64 	bl	8002e4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f82:	4620      	mov	r0, r4
 8002f84:	f7ff ff63 	bl	8002e4e <HAL_TIM_PWM_PulseFinishedCallback>
 8002f88:	e792      	b.n	8002eb0 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f8a:	4620      	mov	r0, r4
 8002f8c:	f7ff ff5d 	bl	8002e4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f90:	4620      	mov	r0, r4
 8002f92:	f7ff ff5c 	bl	8002e4e <HAL_TIM_PWM_PulseFinishedCallback>
 8002f96:	e7a3      	b.n	8002ee0 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f98:	4620      	mov	r0, r4
 8002f9a:	f7ff ff56 	bl	8002e4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f9e:	4620      	mov	r0, r4
 8002fa0:	f7ff ff55 	bl	8002e4e <HAL_TIM_PWM_PulseFinishedCallback>
 8002fa4:	e7b4      	b.n	8002f10 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002fa6:	f06f 0201 	mvn.w	r2, #1
 8002faa:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002fac:	4620      	mov	r0, r4
 8002fae:	f002 fe49 	bl	8005c44 <HAL_TIM_PeriodElapsedCallback>
 8002fb2:	e7b8      	b.n	8002f26 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002fb4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002fb8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002fba:	4620      	mov	r0, r4
 8002fbc:	f000 fb51 	bl	8003662 <HAL_TIMEx_BreakCallback>
 8002fc0:	e7ba      	b.n	8002f38 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002fc2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002fc6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8002fc8:	4620      	mov	r0, r4
 8002fca:	f000 fb4b 	bl	8003664 <HAL_TIMEx_Break2Callback>
 8002fce:	e7bc      	b.n	8002f4a <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002fd0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002fd4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002fd6:	4620      	mov	r0, r4
 8002fd8:	f7ff ff3a 	bl	8002e50 <HAL_TIM_TriggerCallback>
 8002fdc:	e7be      	b.n	8002f5c <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002fde:	f06f 0220 	mvn.w	r2, #32
 8002fe2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002fe4:	4620      	mov	r0, r4
 8002fe6:	f000 fb3b 	bl	8003660 <HAL_TIMEx_CommutCallback>
}
 8002fea:	e7c0      	b.n	8002f6e <HAL_TIM_IRQHandler+0x11c>

08002fec <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8002fec:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fee:	4a2c      	ldr	r2, [pc, #176]	; (80030a0 <TIM_Base_SetConfig+0xb4>)
 8002ff0:	4290      	cmp	r0, r2
 8002ff2:	d00e      	beq.n	8003012 <TIM_Base_SetConfig+0x26>
 8002ff4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002ff8:	d00b      	beq.n	8003012 <TIM_Base_SetConfig+0x26>
 8002ffa:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002ffe:	4290      	cmp	r0, r2
 8003000:	d007      	beq.n	8003012 <TIM_Base_SetConfig+0x26>
 8003002:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003006:	4290      	cmp	r0, r2
 8003008:	d003      	beq.n	8003012 <TIM_Base_SetConfig+0x26>
 800300a:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800300e:	4290      	cmp	r0, r2
 8003010:	d103      	bne.n	800301a <TIM_Base_SetConfig+0x2e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003012:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003016:	684a      	ldr	r2, [r1, #4]
 8003018:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800301a:	4a21      	ldr	r2, [pc, #132]	; (80030a0 <TIM_Base_SetConfig+0xb4>)
 800301c:	4290      	cmp	r0, r2
 800301e:	d01a      	beq.n	8003056 <TIM_Base_SetConfig+0x6a>
 8003020:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003024:	d017      	beq.n	8003056 <TIM_Base_SetConfig+0x6a>
 8003026:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800302a:	4290      	cmp	r0, r2
 800302c:	d013      	beq.n	8003056 <TIM_Base_SetConfig+0x6a>
 800302e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003032:	4290      	cmp	r0, r2
 8003034:	d00f      	beq.n	8003056 <TIM_Base_SetConfig+0x6a>
 8003036:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800303a:	4290      	cmp	r0, r2
 800303c:	d00b      	beq.n	8003056 <TIM_Base_SetConfig+0x6a>
 800303e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003042:	4290      	cmp	r0, r2
 8003044:	d007      	beq.n	8003056 <TIM_Base_SetConfig+0x6a>
 8003046:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800304a:	4290      	cmp	r0, r2
 800304c:	d003      	beq.n	8003056 <TIM_Base_SetConfig+0x6a>
 800304e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003052:	4290      	cmp	r0, r2
 8003054:	d103      	bne.n	800305e <TIM_Base_SetConfig+0x72>
    tmpcr1 &= ~TIM_CR1_CKD;
 8003056:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800305a:	68ca      	ldr	r2, [r1, #12]
 800305c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800305e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003062:	694a      	ldr	r2, [r1, #20]
 8003064:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003066:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003068:	688b      	ldr	r3, [r1, #8]
 800306a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800306c:	680b      	ldr	r3, [r1, #0]
 800306e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003070:	4b0b      	ldr	r3, [pc, #44]	; (80030a0 <TIM_Base_SetConfig+0xb4>)
 8003072:	4298      	cmp	r0, r3
 8003074:	d00f      	beq.n	8003096 <TIM_Base_SetConfig+0xaa>
 8003076:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800307a:	4298      	cmp	r0, r3
 800307c:	d00b      	beq.n	8003096 <TIM_Base_SetConfig+0xaa>
 800307e:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8003082:	4298      	cmp	r0, r3
 8003084:	d007      	beq.n	8003096 <TIM_Base_SetConfig+0xaa>
 8003086:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800308a:	4298      	cmp	r0, r3
 800308c:	d003      	beq.n	8003096 <TIM_Base_SetConfig+0xaa>
 800308e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003092:	4298      	cmp	r0, r3
 8003094:	d101      	bne.n	800309a <TIM_Base_SetConfig+0xae>
    TIMx->RCR = Structure->RepetitionCounter;
 8003096:	690b      	ldr	r3, [r1, #16]
 8003098:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800309a:	2301      	movs	r3, #1
 800309c:	6143      	str	r3, [r0, #20]
 800309e:	4770      	bx	lr
 80030a0:	40012c00 	.word	0x40012c00

080030a4 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80030a4:	b1a8      	cbz	r0, 80030d2 <HAL_TIM_Base_Init+0x2e>
{
 80030a6:	b510      	push	{r4, lr}
 80030a8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80030aa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80030ae:	b15b      	cbz	r3, 80030c8 <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 80030b0:	2302      	movs	r3, #2
 80030b2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030b6:	1d21      	adds	r1, r4, #4
 80030b8:	6820      	ldr	r0, [r4, #0]
 80030ba:	f7ff ff97 	bl	8002fec <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80030be:	2301      	movs	r3, #1
 80030c0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80030c4:	2000      	movs	r0, #0
 80030c6:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80030c8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80030cc:	f002 ffa2 	bl	8006014 <HAL_TIM_Base_MspInit>
 80030d0:	e7ee      	b.n	80030b0 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80030d2:	2001      	movs	r0, #1
 80030d4:	4770      	bx	lr

080030d6 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80030d6:	b1a8      	cbz	r0, 8003104 <HAL_TIM_PWM_Init+0x2e>
{
 80030d8:	b510      	push	{r4, lr}
 80030da:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80030dc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80030e0:	b15b      	cbz	r3, 80030fa <HAL_TIM_PWM_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 80030e2:	2302      	movs	r3, #2
 80030e4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030e8:	1d21      	adds	r1, r4, #4
 80030ea:	6820      	ldr	r0, [r4, #0]
 80030ec:	f7ff ff7e 	bl	8002fec <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80030f0:	2301      	movs	r3, #1
 80030f2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80030f6:	2000      	movs	r0, #0
 80030f8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80030fa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80030fe:	f7ff fea3 	bl	8002e48 <HAL_TIM_PWM_MspInit>
 8003102:	e7ee      	b.n	80030e2 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8003104:	2001      	movs	r0, #1
 8003106:	4770      	bx	lr

08003108 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 8003108:	2800      	cmp	r0, #0
 800310a:	d049      	beq.n	80031a0 <HAL_TIM_Encoder_Init+0x98>
{
 800310c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800310e:	4605      	mov	r5, r0
 8003110:	460c      	mov	r4, r1
  if (htim->State == HAL_TIM_STATE_RESET)
 8003112:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003116:	2b00      	cmp	r3, #0
 8003118:	d03d      	beq.n	8003196 <HAL_TIM_Encoder_Init+0x8e>
  htim->State = HAL_TIM_STATE_BUSY;
 800311a:	2302      	movs	r3, #2
 800311c:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003120:	4629      	mov	r1, r5
 8003122:	f851 2b04 	ldr.w	r2, [r1], #4
 8003126:	6893      	ldr	r3, [r2, #8]
 8003128:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800312c:	f023 0307 	bic.w	r3, r3, #7
 8003130:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003132:	6828      	ldr	r0, [r5, #0]
 8003134:	f7ff ff5a 	bl	8002fec <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8003138:	6828      	ldr	r0, [r5, #0]
 800313a:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 800313c:	6983      	ldr	r3, [r0, #24]
  tmpccer = htim->Instance->CCER;
 800313e:	6a02      	ldr	r2, [r0, #32]
  tmpsmcr |= sConfig->EncoderMode;
 8003140:	6821      	ldr	r1, [r4, #0]
 8003142:	430e      	orrs	r6, r1
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003144:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003148:	f023 0303 	bic.w	r3, r3, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800314c:	68a1      	ldr	r1, [r4, #8]
 800314e:	69a7      	ldr	r7, [r4, #24]
 8003150:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8003154:	430b      	orrs	r3, r1
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003156:	f423 437c 	bic.w	r3, r3, #64512	; 0xfc00
 800315a:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800315e:	68e1      	ldr	r1, [r4, #12]
 8003160:	69e7      	ldr	r7, [r4, #28]
 8003162:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8003166:	430b      	orrs	r3, r1
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003168:	6927      	ldr	r7, [r4, #16]
 800316a:	6a21      	ldr	r1, [r4, #32]
 800316c:	0309      	lsls	r1, r1, #12
 800316e:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
 8003172:	430b      	orrs	r3, r1
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003174:	f022 02aa 	bic.w	r2, r2, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003178:	6861      	ldr	r1, [r4, #4]
 800317a:	6964      	ldr	r4, [r4, #20]
 800317c:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
 8003180:	430a      	orrs	r2, r1
  htim->Instance->SMCR = tmpsmcr;
 8003182:	6086      	str	r6, [r0, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8003184:	6829      	ldr	r1, [r5, #0]
 8003186:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 8003188:	682b      	ldr	r3, [r5, #0]
 800318a:	621a      	str	r2, [r3, #32]
  htim->State = HAL_TIM_STATE_READY;
 800318c:	2301      	movs	r3, #1
 800318e:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  return HAL_OK;
 8003192:	2000      	movs	r0, #0
 8003194:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 8003196:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 800319a:	f002 fee3 	bl	8005f64 <HAL_TIM_Encoder_MspInit>
 800319e:	e7bc      	b.n	800311a <HAL_TIM_Encoder_Init+0x12>
    return HAL_ERROR;
 80031a0:	2001      	movs	r0, #1
 80031a2:	4770      	bx	lr

080031a4 <TIM_OC2_SetConfig>:
{
 80031a4:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80031a6:	6a03      	ldr	r3, [r0, #32]
 80031a8:	f023 0310 	bic.w	r3, r3, #16
 80031ac:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80031ae:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80031b0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80031b2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80031b4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80031b8:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031bc:	680d      	ldr	r5, [r1, #0]
 80031be:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80031c2:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80031c6:	688d      	ldr	r5, [r1, #8]
 80031c8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80031cc:	4d18      	ldr	r5, [pc, #96]	; (8003230 <TIM_OC2_SetConfig+0x8c>)
 80031ce:	42a8      	cmp	r0, r5
 80031d0:	d025      	beq.n	800321e <TIM_OC2_SetConfig+0x7a>
 80031d2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80031d6:	42a8      	cmp	r0, r5
 80031d8:	d021      	beq.n	800321e <TIM_OC2_SetConfig+0x7a>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031da:	4d15      	ldr	r5, [pc, #84]	; (8003230 <TIM_OC2_SetConfig+0x8c>)
 80031dc:	42a8      	cmp	r0, r5
 80031de:	d00f      	beq.n	8003200 <TIM_OC2_SetConfig+0x5c>
 80031e0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80031e4:	42a8      	cmp	r0, r5
 80031e6:	d00b      	beq.n	8003200 <TIM_OC2_SetConfig+0x5c>
 80031e8:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80031ec:	42a8      	cmp	r0, r5
 80031ee:	d007      	beq.n	8003200 <TIM_OC2_SetConfig+0x5c>
 80031f0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80031f4:	42a8      	cmp	r0, r5
 80031f6:	d003      	beq.n	8003200 <TIM_OC2_SetConfig+0x5c>
 80031f8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80031fc:	42a8      	cmp	r0, r5
 80031fe:	d107      	bne.n	8003210 <TIM_OC2_SetConfig+0x6c>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003200:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003204:	694d      	ldr	r5, [r1, #20]
 8003206:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800320a:	698d      	ldr	r5, [r1, #24]
 800320c:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8003210:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003212:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003214:	684a      	ldr	r2, [r1, #4]
 8003216:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003218:	6203      	str	r3, [r0, #32]
}
 800321a:	bc30      	pop	{r4, r5}
 800321c:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 800321e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003222:	68cd      	ldr	r5, [r1, #12]
 8003224:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8003228:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800322c:	e7d5      	b.n	80031da <TIM_OC2_SetConfig+0x36>
 800322e:	bf00      	nop
 8003230:	40012c00 	.word	0x40012c00

08003234 <HAL_TIM_PWM_ConfigChannel>:
{
 8003234:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003236:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800323a:	2b01      	cmp	r3, #1
 800323c:	f000 8092 	beq.w	8003364 <HAL_TIM_PWM_ConfigChannel+0x130>
 8003240:	460d      	mov	r5, r1
 8003242:	4604      	mov	r4, r0
 8003244:	2301      	movs	r3, #1
 8003246:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800324a:	2302      	movs	r3, #2
 800324c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8003250:	2a14      	cmp	r2, #20
 8003252:	d81e      	bhi.n	8003292 <HAL_TIM_PWM_ConfigChannel+0x5e>
 8003254:	e8df f002 	tbb	[pc, r2]
 8003258:	1d1d1d0b 	.word	0x1d1d1d0b
 800325c:	1d1d1d24 	.word	0x1d1d1d24
 8003260:	1d1d1d38 	.word	0x1d1d1d38
 8003264:	1d1d1d4b 	.word	0x1d1d1d4b
 8003268:	1d1d1d5f 	.word	0x1d1d1d5f
 800326c:	72          	.byte	0x72
 800326d:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800326e:	6800      	ldr	r0, [r0, #0]
 8003270:	f7ff fc58 	bl	8002b24 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003274:	6822      	ldr	r2, [r4, #0]
 8003276:	6993      	ldr	r3, [r2, #24]
 8003278:	f043 0308 	orr.w	r3, r3, #8
 800327c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800327e:	6822      	ldr	r2, [r4, #0]
 8003280:	6993      	ldr	r3, [r2, #24]
 8003282:	f023 0304 	bic.w	r3, r3, #4
 8003286:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003288:	6822      	ldr	r2, [r4, #0]
 800328a:	6993      	ldr	r3, [r2, #24]
 800328c:	6929      	ldr	r1, [r5, #16]
 800328e:	430b      	orrs	r3, r1
 8003290:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 8003292:	2301      	movs	r3, #1
 8003294:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003298:	2000      	movs	r0, #0
 800329a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 800329e:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80032a0:	6800      	ldr	r0, [r0, #0]
 80032a2:	f7ff ff7f 	bl	80031a4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80032a6:	6822      	ldr	r2, [r4, #0]
 80032a8:	6993      	ldr	r3, [r2, #24]
 80032aa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80032ae:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80032b0:	6822      	ldr	r2, [r4, #0]
 80032b2:	6993      	ldr	r3, [r2, #24]
 80032b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80032b8:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80032ba:	6822      	ldr	r2, [r4, #0]
 80032bc:	6993      	ldr	r3, [r2, #24]
 80032be:	6929      	ldr	r1, [r5, #16]
 80032c0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80032c4:	6193      	str	r3, [r2, #24]
      break;
 80032c6:	e7e4      	b.n	8003292 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80032c8:	6800      	ldr	r0, [r0, #0]
 80032ca:	f7ff fc79 	bl	8002bc0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80032ce:	6822      	ldr	r2, [r4, #0]
 80032d0:	69d3      	ldr	r3, [r2, #28]
 80032d2:	f043 0308 	orr.w	r3, r3, #8
 80032d6:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80032d8:	6822      	ldr	r2, [r4, #0]
 80032da:	69d3      	ldr	r3, [r2, #28]
 80032dc:	f023 0304 	bic.w	r3, r3, #4
 80032e0:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80032e2:	6822      	ldr	r2, [r4, #0]
 80032e4:	69d3      	ldr	r3, [r2, #28]
 80032e6:	6929      	ldr	r1, [r5, #16]
 80032e8:	430b      	orrs	r3, r1
 80032ea:	61d3      	str	r3, [r2, #28]
      break;
 80032ec:	e7d1      	b.n	8003292 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80032ee:	6800      	ldr	r0, [r0, #0]
 80032f0:	f7ff fcac 	bl	8002c4c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80032f4:	6822      	ldr	r2, [r4, #0]
 80032f6:	69d3      	ldr	r3, [r2, #28]
 80032f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80032fc:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80032fe:	6822      	ldr	r2, [r4, #0]
 8003300:	69d3      	ldr	r3, [r2, #28]
 8003302:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003306:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003308:	6822      	ldr	r2, [r4, #0]
 800330a:	69d3      	ldr	r3, [r2, #28]
 800330c:	6929      	ldr	r1, [r5, #16]
 800330e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003312:	61d3      	str	r3, [r2, #28]
      break;
 8003314:	e7bd      	b.n	8003292 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003316:	6800      	ldr	r0, [r0, #0]
 8003318:	f7ff fcce 	bl	8002cb8 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800331c:	6822      	ldr	r2, [r4, #0]
 800331e:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003320:	f043 0308 	orr.w	r3, r3, #8
 8003324:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003326:	6822      	ldr	r2, [r4, #0]
 8003328:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800332a:	f023 0304 	bic.w	r3, r3, #4
 800332e:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003330:	6822      	ldr	r2, [r4, #0]
 8003332:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003334:	6929      	ldr	r1, [r5, #16]
 8003336:	430b      	orrs	r3, r1
 8003338:	6553      	str	r3, [r2, #84]	; 0x54
      break;
 800333a:	e7aa      	b.n	8003292 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800333c:	6800      	ldr	r0, [r0, #0]
 800333e:	f7ff fcef 	bl	8002d20 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003342:	6822      	ldr	r2, [r4, #0]
 8003344:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003346:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800334a:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800334c:	6822      	ldr	r2, [r4, #0]
 800334e:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003350:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003354:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003356:	6822      	ldr	r2, [r4, #0]
 8003358:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800335a:	6929      	ldr	r1, [r5, #16]
 800335c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003360:	6553      	str	r3, [r2, #84]	; 0x54
      break;
 8003362:	e796      	b.n	8003292 <HAL_TIM_PWM_ConfigChannel+0x5e>
  __HAL_LOCK(htim);
 8003364:	2002      	movs	r0, #2
}
 8003366:	bd38      	pop	{r3, r4, r5, pc}

08003368 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003368:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800336a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800336c:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003370:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8003374:	4319      	orrs	r1, r3
 8003376:	430c      	orrs	r4, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003378:	6084      	str	r4, [r0, #8]
}
 800337a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800337e:	4770      	bx	lr

08003380 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003380:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003384:	2b01      	cmp	r3, #1
 8003386:	d064      	beq.n	8003452 <HAL_TIM_ConfigClockSource+0xd2>
{
 8003388:	b510      	push	{r4, lr}
 800338a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800338c:	2301      	movs	r3, #1
 800338e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8003392:	2302      	movs	r3, #2
 8003394:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8003398:	6802      	ldr	r2, [r0, #0]
 800339a:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800339c:	4b2e      	ldr	r3, [pc, #184]	; (8003458 <HAL_TIM_ConfigClockSource+0xd8>)
 800339e:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 80033a0:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80033a2:	680b      	ldr	r3, [r1, #0]
 80033a4:	2b40      	cmp	r3, #64	; 0x40
 80033a6:	d04a      	beq.n	800343e <HAL_TIM_ConfigClockSource+0xbe>
 80033a8:	d913      	bls.n	80033d2 <HAL_TIM_ConfigClockSource+0x52>
 80033aa:	2b60      	cmp	r3, #96	; 0x60
 80033ac:	d03d      	beq.n	800342a <HAL_TIM_ConfigClockSource+0xaa>
 80033ae:	d91e      	bls.n	80033ee <HAL_TIM_ConfigClockSource+0x6e>
 80033b0:	2b70      	cmp	r3, #112	; 0x70
 80033b2:	d028      	beq.n	8003406 <HAL_TIM_ConfigClockSource+0x86>
 80033b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033b8:	d130      	bne.n	800341c <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 80033ba:	68cb      	ldr	r3, [r1, #12]
 80033bc:	684a      	ldr	r2, [r1, #4]
 80033be:	6889      	ldr	r1, [r1, #8]
 80033c0:	6820      	ldr	r0, [r4, #0]
 80033c2:	f7ff ffd1 	bl	8003368 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80033c6:	6822      	ldr	r2, [r4, #0]
 80033c8:	6893      	ldr	r3, [r2, #8]
 80033ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033ce:	6093      	str	r3, [r2, #8]
      break;
 80033d0:	e024      	b.n	800341c <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 80033d2:	2b10      	cmp	r3, #16
 80033d4:	d006      	beq.n	80033e4 <HAL_TIM_ConfigClockSource+0x64>
 80033d6:	d904      	bls.n	80033e2 <HAL_TIM_ConfigClockSource+0x62>
 80033d8:	2b20      	cmp	r3, #32
 80033da:	d003      	beq.n	80033e4 <HAL_TIM_ConfigClockSource+0x64>
 80033dc:	2b30      	cmp	r3, #48	; 0x30
 80033de:	d001      	beq.n	80033e4 <HAL_TIM_ConfigClockSource+0x64>
 80033e0:	e01c      	b.n	800341c <HAL_TIM_ConfigClockSource+0x9c>
 80033e2:	b9db      	cbnz	r3, 800341c <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80033e4:	4619      	mov	r1, r3
 80033e6:	6820      	ldr	r0, [r4, #0]
 80033e8:	f7ff fcf7 	bl	8002dda <TIM_ITRx_SetConfig>
      break;
 80033ec:	e016      	b.n	800341c <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 80033ee:	2b50      	cmp	r3, #80	; 0x50
 80033f0:	d114      	bne.n	800341c <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033f2:	68ca      	ldr	r2, [r1, #12]
 80033f4:	6849      	ldr	r1, [r1, #4]
 80033f6:	6820      	ldr	r0, [r4, #0]
 80033f8:	f7ff fcc8 	bl	8002d8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80033fc:	2150      	movs	r1, #80	; 0x50
 80033fe:	6820      	ldr	r0, [r4, #0]
 8003400:	f7ff fceb 	bl	8002dda <TIM_ITRx_SetConfig>
      break;
 8003404:	e00a      	b.n	800341c <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 8003406:	68cb      	ldr	r3, [r1, #12]
 8003408:	684a      	ldr	r2, [r1, #4]
 800340a:	6889      	ldr	r1, [r1, #8]
 800340c:	6820      	ldr	r0, [r4, #0]
 800340e:	f7ff ffab 	bl	8003368 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003412:	6822      	ldr	r2, [r4, #0]
 8003414:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003416:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800341a:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 800341c:	2301      	movs	r3, #1
 800341e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003422:	2000      	movs	r0, #0
 8003424:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8003428:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 800342a:	68ca      	ldr	r2, [r1, #12]
 800342c:	6849      	ldr	r1, [r1, #4]
 800342e:	6820      	ldr	r0, [r4, #0]
 8003430:	f7ff fcbf 	bl	8002db2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003434:	2160      	movs	r1, #96	; 0x60
 8003436:	6820      	ldr	r0, [r4, #0]
 8003438:	f7ff fccf 	bl	8002dda <TIM_ITRx_SetConfig>
      break;
 800343c:	e7ee      	b.n	800341c <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800343e:	68ca      	ldr	r2, [r1, #12]
 8003440:	6849      	ldr	r1, [r1, #4]
 8003442:	6820      	ldr	r0, [r4, #0]
 8003444:	f7ff fca2 	bl	8002d8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003448:	2140      	movs	r1, #64	; 0x40
 800344a:	6820      	ldr	r0, [r4, #0]
 800344c:	f7ff fcc5 	bl	8002dda <TIM_ITRx_SetConfig>
      break;
 8003450:	e7e4      	b.n	800341c <HAL_TIM_ConfigClockSource+0x9c>
  __HAL_LOCK(htim);
 8003452:	2002      	movs	r0, #2
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	fffe0088 	.word	0xfffe0088

0800345c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800345c:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800345e:	f001 011f 	and.w	r1, r1, #31
 8003462:	2301      	movs	r3, #1
 8003464:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003468:	6a03      	ldr	r3, [r0, #32]
 800346a:	ea23 0304 	bic.w	r3, r3, r4
 800346e:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003470:	6a03      	ldr	r3, [r0, #32]
 8003472:	408a      	lsls	r2, r1
 8003474:	4313      	orrs	r3, r2
 8003476:	6203      	str	r3, [r0, #32]
}
 8003478:	f85d 4b04 	ldr.w	r4, [sp], #4
 800347c:	4770      	bx	lr
	...

08003480 <HAL_TIM_PWM_Start>:
{
 8003480:	b510      	push	{r4, lr}
 8003482:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003484:	2201      	movs	r2, #1
 8003486:	6800      	ldr	r0, [r0, #0]
 8003488:	f7ff ffe8 	bl	800345c <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800348c:	6823      	ldr	r3, [r4, #0]
 800348e:	4a19      	ldr	r2, [pc, #100]	; (80034f4 <HAL_TIM_PWM_Start+0x74>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d026      	beq.n	80034e2 <HAL_TIM_PWM_Start+0x62>
 8003494:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003498:	4293      	cmp	r3, r2
 800349a:	d024      	beq.n	80034e6 <HAL_TIM_PWM_Start+0x66>
 800349c:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d022      	beq.n	80034ea <HAL_TIM_PWM_Start+0x6a>
 80034a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d020      	beq.n	80034ee <HAL_TIM_PWM_Start+0x6e>
 80034ac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d014      	beq.n	80034de <HAL_TIM_PWM_Start+0x5e>
 80034b4:	2200      	movs	r2, #0
 80034b6:	b11a      	cbz	r2, 80034c0 <HAL_TIM_PWM_Start+0x40>
    __HAL_TIM_MOE_ENABLE(htim);
 80034b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034be:	645a      	str	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034c0:	6822      	ldr	r2, [r4, #0]
 80034c2:	6891      	ldr	r1, [r2, #8]
 80034c4:	4b0c      	ldr	r3, [pc, #48]	; (80034f8 <HAL_TIM_PWM_Start+0x78>)
 80034c6:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034c8:	2b06      	cmp	r3, #6
 80034ca:	d006      	beq.n	80034da <HAL_TIM_PWM_Start+0x5a>
 80034cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034d0:	d003      	beq.n	80034da <HAL_TIM_PWM_Start+0x5a>
    __HAL_TIM_ENABLE(htim);
 80034d2:	6813      	ldr	r3, [r2, #0]
 80034d4:	f043 0301 	orr.w	r3, r3, #1
 80034d8:	6013      	str	r3, [r2, #0]
}
 80034da:	2000      	movs	r0, #0
 80034dc:	bd10      	pop	{r4, pc}
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80034de:	2201      	movs	r2, #1
 80034e0:	e7e9      	b.n	80034b6 <HAL_TIM_PWM_Start+0x36>
 80034e2:	2201      	movs	r2, #1
 80034e4:	e7e7      	b.n	80034b6 <HAL_TIM_PWM_Start+0x36>
 80034e6:	2201      	movs	r2, #1
 80034e8:	e7e5      	b.n	80034b6 <HAL_TIM_PWM_Start+0x36>
 80034ea:	2201      	movs	r2, #1
 80034ec:	e7e3      	b.n	80034b6 <HAL_TIM_PWM_Start+0x36>
 80034ee:	2201      	movs	r2, #1
 80034f0:	e7e1      	b.n	80034b6 <HAL_TIM_PWM_Start+0x36>
 80034f2:	bf00      	nop
 80034f4:	40012c00 	.word	0x40012c00
 80034f8:	00010007 	.word	0x00010007

080034fc <HAL_TIM_Encoder_Start>:
{
 80034fc:	b510      	push	{r4, lr}
 80034fe:	4604      	mov	r4, r0
  switch (Channel)
 8003500:	b161      	cbz	r1, 800351c <HAL_TIM_Encoder_Start+0x20>
 8003502:	2904      	cmp	r1, #4
 8003504:	d016      	beq.n	8003534 <HAL_TIM_Encoder_Start+0x38>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003506:	2201      	movs	r2, #1
 8003508:	2100      	movs	r1, #0
 800350a:	6800      	ldr	r0, [r0, #0]
 800350c:	f7ff ffa6 	bl	800345c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003510:	2201      	movs	r2, #1
 8003512:	2104      	movs	r1, #4
 8003514:	6820      	ldr	r0, [r4, #0]
 8003516:	f7ff ffa1 	bl	800345c <TIM_CCxChannelCmd>
      break;
 800351a:	e004      	b.n	8003526 <HAL_TIM_Encoder_Start+0x2a>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800351c:	2201      	movs	r2, #1
 800351e:	2100      	movs	r1, #0
 8003520:	6800      	ldr	r0, [r0, #0]
 8003522:	f7ff ff9b 	bl	800345c <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 8003526:	6822      	ldr	r2, [r4, #0]
 8003528:	6813      	ldr	r3, [r2, #0]
 800352a:	f043 0301 	orr.w	r3, r3, #1
 800352e:	6013      	str	r3, [r2, #0]
}
 8003530:	2000      	movs	r0, #0
 8003532:	bd10      	pop	{r4, pc}
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003534:	2201      	movs	r2, #1
 8003536:	2104      	movs	r1, #4
 8003538:	6800      	ldr	r0, [r0, #0]
 800353a:	f7ff ff8f 	bl	800345c <TIM_CCxChannelCmd>
      break;
 800353e:	e7f2      	b.n	8003526 <HAL_TIM_Encoder_Start+0x2a>

08003540 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003540:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003544:	2b01      	cmp	r3, #1
 8003546:	d03f      	beq.n	80035c8 <HAL_TIMEx_MasterConfigSynchronization+0x88>
{
 8003548:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 800354a:	2301      	movs	r3, #1
 800354c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003550:	2302      	movs	r3, #2
 8003552:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003556:	6802      	ldr	r2, [r0, #0]
 8003558:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800355a:	6894      	ldr	r4, [r2, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800355c:	4d1b      	ldr	r5, [pc, #108]	; (80035cc <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
 800355e:	42aa      	cmp	r2, r5
 8003560:	d02d      	beq.n	80035be <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003562:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003566:	42aa      	cmp	r2, r5
 8003568:	d029      	beq.n	80035be <HAL_TIMEx_MasterConfigSynchronization+0x7e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800356a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800356e:	680d      	ldr	r5, [r1, #0]
 8003570:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003572:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003574:	6803      	ldr	r3, [r0, #0]
 8003576:	4a15      	ldr	r2, [pc, #84]	; (80035cc <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d012      	beq.n	80035a2 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 800357c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003580:	d00f      	beq.n	80035a2 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8003582:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003586:	4293      	cmp	r3, r2
 8003588:	d00b      	beq.n	80035a2 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 800358a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800358e:	4293      	cmp	r3, r2
 8003590:	d007      	beq.n	80035a2 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8003592:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8003596:	4293      	cmp	r3, r2
 8003598:	d003      	beq.n	80035a2 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 800359a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800359e:	4293      	cmp	r3, r2
 80035a0:	d104      	bne.n	80035ac <HAL_TIMEx_MasterConfigSynchronization+0x6c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035a2:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035a6:	688a      	ldr	r2, [r1, #8]
 80035a8:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035aa:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80035ac:	2301      	movs	r3, #1
 80035ae:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80035b2:	2300      	movs	r3, #0
 80035b4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80035b8:	4618      	mov	r0, r3
}
 80035ba:	bc30      	pop	{r4, r5}
 80035bc:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 80035be:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80035c2:	684d      	ldr	r5, [r1, #4]
 80035c4:	432b      	orrs	r3, r5
 80035c6:	e7d0      	b.n	800356a <HAL_TIMEx_MasterConfigSynchronization+0x2a>
  __HAL_LOCK(htim);
 80035c8:	2002      	movs	r0, #2
 80035ca:	4770      	bx	lr
 80035cc:	40012c00 	.word	0x40012c00

080035d0 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80035d0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d03f      	beq.n	8003658 <HAL_TIMEx_ConfigBreakDeadTime+0x88>
{
 80035d8:	b410      	push	{r4}
  __HAL_LOCK(htim);
 80035da:	2301      	movs	r3, #1
 80035dc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80035e0:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80035e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035e6:	688a      	ldr	r2, [r1, #8]
 80035e8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80035ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80035ee:	684a      	ldr	r2, [r1, #4]
 80035f0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80035f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035f6:	680a      	ldr	r2, [r1, #0]
 80035f8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80035fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035fe:	690a      	ldr	r2, [r1, #16]
 8003600:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003602:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003606:	694a      	ldr	r2, [r1, #20]
 8003608:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800360a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800360e:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8003610:	4313      	orrs	r3, r2
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003612:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8003616:	698a      	ldr	r2, [r1, #24]
 8003618:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800361c:	6802      	ldr	r2, [r0, #0]
 800361e:	4c0f      	ldr	r4, [pc, #60]	; (800365c <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 8003620:	42a2      	cmp	r2, r4
 8003622:	d00b      	beq.n	800363c <HAL_TIMEx_ConfigBreakDeadTime+0x6c>
 8003624:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8003628:	42a2      	cmp	r2, r4
 800362a:	d007      	beq.n	800363c <HAL_TIMEx_ConfigBreakDeadTime+0x6c>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800362c:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800362e:	2300      	movs	r3, #0
 8003630:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8003634:	4618      	mov	r0, r3
}
 8003636:	f85d 4b04 	ldr.w	r4, [sp], #4
 800363a:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800363c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003640:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8003642:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003646:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800364a:	69cc      	ldr	r4, [r1, #28]
 800364c:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800364e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8003652:	6a09      	ldr	r1, [r1, #32]
 8003654:	430b      	orrs	r3, r1
 8003656:	e7e9      	b.n	800362c <HAL_TIMEx_ConfigBreakDeadTime+0x5c>
  __HAL_LOCK(htim);
 8003658:	2002      	movs	r0, #2
 800365a:	4770      	bx	lr
 800365c:	40012c00 	.word	0x40012c00

08003660 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003660:	4770      	bx	lr

08003662 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003662:	4770      	bx	lr

08003664 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003664:	4770      	bx	lr

08003666 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003666:	6802      	ldr	r2, [r0, #0]
 8003668:	6813      	ldr	r3, [r2, #0]
 800366a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800366e:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003670:	6802      	ldr	r2, [r0, #0]
 8003672:	6893      	ldr	r3, [r2, #8]
 8003674:	f023 0301 	bic.w	r3, r3, #1
 8003678:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800367a:	2320      	movs	r3, #32
 800367c:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800367e:	2300      	movs	r3, #0
 8003680:	6603      	str	r3, [r0, #96]	; 0x60
 8003682:	4770      	bx	lr

08003684 <UART_TxISR_8BIT>:
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003684:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8003686:	2b21      	cmp	r3, #33	; 0x21
 8003688:	d000      	beq.n	800368c <UART_TxISR_8BIT+0x8>
 800368a:	4770      	bx	lr
  {
    if (huart->TxXferCount == 0U)
 800368c:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8003690:	b29b      	uxth	r3, r3
 8003692:	b173      	cbz	r3, 80036b2 <UART_TxISR_8BIT+0x2e>
      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
    }
    else
    {
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8003694:	6803      	ldr	r3, [r0, #0]
 8003696:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8003698:	7812      	ldrb	r2, [r2, #0]
 800369a:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800369c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800369e:	3301      	adds	r3, #1
 80036a0:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 80036a2:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	3b01      	subs	r3, #1
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
    }
  }
}
 80036b0:	e7eb      	b.n	800368a <UART_TxISR_8BIT+0x6>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80036b2:	6802      	ldr	r2, [r0, #0]
 80036b4:	6813      	ldr	r3, [r2, #0]
 80036b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036ba:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80036bc:	6802      	ldr	r2, [r0, #0]
 80036be:	6813      	ldr	r3, [r2, #0]
 80036c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036c4:	6013      	str	r3, [r2, #0]
 80036c6:	4770      	bx	lr

080036c8 <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80036c8:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80036ca:	2b21      	cmp	r3, #33	; 0x21
 80036cc:	d000      	beq.n	80036d0 <UART_TxISR_16BIT+0x8>
 80036ce:	4770      	bx	lr
  {
    if (huart->TxXferCount == 0U)
 80036d0:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	b183      	cbz	r3, 80036fa <UART_TxISR_16BIT+0x32>
      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
    }
    else
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80036d8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80036da:	6802      	ldr	r2, [r0, #0]
 80036dc:	881b      	ldrh	r3, [r3, #0]
 80036de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036e2:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80036e4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80036e6:	3302      	adds	r3, #2
 80036e8:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 80036ea:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	3b01      	subs	r3, #1
 80036f2:	b29b      	uxth	r3, r3
 80036f4:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
    }
  }
}
 80036f8:	e7e9      	b.n	80036ce <UART_TxISR_16BIT+0x6>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80036fa:	6802      	ldr	r2, [r0, #0]
 80036fc:	6813      	ldr	r3, [r2, #0]
 80036fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003702:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003704:	6802      	ldr	r2, [r0, #0]
 8003706:	6813      	ldr	r3, [r2, #0]
 8003708:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800370c:	6013      	str	r3, [r2, #0]
 800370e:	4770      	bx	lr

08003710 <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 8003710:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8003712:	2b20      	cmp	r3, #32
 8003714:	d001      	beq.n	800371a <HAL_UART_Transmit_IT+0xa>
    return HAL_BUSY;
 8003716:	2002      	movs	r0, #2
 8003718:	4770      	bx	lr
    if ((pData == NULL) || (Size == 0U))
 800371a:	b339      	cbz	r1, 800376c <HAL_UART_Transmit_IT+0x5c>
 800371c:	b342      	cbz	r2, 8003770 <HAL_UART_Transmit_IT+0x60>
    __HAL_LOCK(huart);
 800371e:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8003722:	2b01      	cmp	r3, #1
 8003724:	d026      	beq.n	8003774 <HAL_UART_Transmit_IT+0x64>
 8003726:	2301      	movs	r3, #1
 8003728:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->pTxBuffPtr  = pData;
 800372c:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800372e:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
    huart->TxXferCount = Size;
 8003732:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
    huart->TxISR       = NULL;
 8003736:	2300      	movs	r3, #0
 8003738:	6643      	str	r3, [r0, #100]	; 0x64
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800373a:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800373c:	2321      	movs	r3, #33	; 0x21
 800373e:	6743      	str	r3, [r0, #116]	; 0x74
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003740:	6883      	ldr	r3, [r0, #8]
 8003742:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003746:	d00b      	beq.n	8003760 <HAL_UART_Transmit_IT+0x50>
      huart->TxISR = UART_TxISR_8BIT;
 8003748:	4b0b      	ldr	r3, [pc, #44]	; (8003778 <HAL_UART_Transmit_IT+0x68>)
 800374a:	6643      	str	r3, [r0, #100]	; 0x64
    __HAL_UNLOCK(huart);
 800374c:	2300      	movs	r3, #0
 800374e:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003752:	6801      	ldr	r1, [r0, #0]
 8003754:	680a      	ldr	r2, [r1, #0]
 8003756:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800375a:	600a      	str	r2, [r1, #0]
    return HAL_OK;
 800375c:	4618      	mov	r0, r3
 800375e:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003760:	6903      	ldr	r3, [r0, #16]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1f0      	bne.n	8003748 <HAL_UART_Transmit_IT+0x38>
      huart->TxISR = UART_TxISR_16BIT;
 8003766:	4b05      	ldr	r3, [pc, #20]	; (800377c <HAL_UART_Transmit_IT+0x6c>)
 8003768:	6643      	str	r3, [r0, #100]	; 0x64
 800376a:	e7ef      	b.n	800374c <HAL_UART_Transmit_IT+0x3c>
      return HAL_ERROR;
 800376c:	2001      	movs	r0, #1
 800376e:	4770      	bx	lr
 8003770:	2001      	movs	r0, #1
 8003772:	4770      	bx	lr
    __HAL_LOCK(huart);
 8003774:	2002      	movs	r0, #2
}
 8003776:	4770      	bx	lr
 8003778:	08003685 	.word	0x08003685
 800377c:	080036c9 	.word	0x080036c9

08003780 <HAL_UART_TxCpltCallback>:
{
 8003780:	4770      	bx	lr

08003782 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003782:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003784:	6801      	ldr	r1, [r0, #0]
 8003786:	680a      	ldr	r2, [r1, #0]
 8003788:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800378c:	600a      	str	r2, [r1, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800378e:	2220      	movs	r2, #32
 8003790:	6742      	str	r2, [r0, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003792:	2200      	movs	r2, #0
 8003794:	6642      	str	r2, [r0, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003796:	f7ff fff3 	bl	8003780 <HAL_UART_TxCpltCallback>
 800379a:	bd08      	pop	{r3, pc}

0800379c <HAL_UART_ErrorCallback>:
{
 800379c:	4770      	bx	lr
	...

080037a0 <HAL_UART_IRQHandler>:
{
 80037a0:	b538      	push	{r3, r4, r5, lr}
 80037a2:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80037a4:	6801      	ldr	r1, [r0, #0]
 80037a6:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80037a8:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80037aa:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80037ac:	f640 020f 	movw	r2, #2063	; 0x80f
  if (errorflags == 0U)
 80037b0:	401a      	ands	r2, r3
 80037b2:	d10c      	bne.n	80037ce <HAL_UART_IRQHandler+0x2e>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80037b4:	f013 0f20 	tst.w	r3, #32
 80037b8:	d009      	beq.n	80037ce <HAL_UART_IRQHandler+0x2e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80037ba:	f010 0f20 	tst.w	r0, #32
 80037be:	d006      	beq.n	80037ce <HAL_UART_IRQHandler+0x2e>
      if (huart->RxISR != NULL)
 80037c0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	f000 80a1 	beq.w	800390a <HAL_UART_IRQHandler+0x16a>
        huart->RxISR(huart);
 80037c8:	4620      	mov	r0, r4
 80037ca:	4798      	blx	r3
 80037cc:	bd38      	pop	{r3, r4, r5, pc}
  if ((errorflags != 0U)
 80037ce:	2a00      	cmp	r2, #0
 80037d0:	d07d      	beq.n	80038ce <HAL_UART_IRQHandler+0x12e>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80037d2:	f015 0201 	ands.w	r2, r5, #1
 80037d6:	d102      	bne.n	80037de <HAL_UART_IRQHandler+0x3e>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80037d8:	f410 7f90 	tst.w	r0, #288	; 0x120
 80037dc:	d077      	beq.n	80038ce <HAL_UART_IRQHandler+0x12e>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80037de:	f013 0f01 	tst.w	r3, #1
 80037e2:	d007      	beq.n	80037f4 <HAL_UART_IRQHandler+0x54>
 80037e4:	f410 7f80 	tst.w	r0, #256	; 0x100
 80037e8:	d004      	beq.n	80037f4 <HAL_UART_IRQHandler+0x54>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80037ea:	2501      	movs	r5, #1
 80037ec:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80037ee:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80037f0:	4329      	orrs	r1, r5
 80037f2:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80037f4:	f013 0f02 	tst.w	r3, #2
 80037f8:	d007      	beq.n	800380a <HAL_UART_IRQHandler+0x6a>
 80037fa:	b132      	cbz	r2, 800380a <HAL_UART_IRQHandler+0x6a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80037fc:	6821      	ldr	r1, [r4, #0]
 80037fe:	2502      	movs	r5, #2
 8003800:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003802:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8003804:	f041 0104 	orr.w	r1, r1, #4
 8003808:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800380a:	f013 0f04 	tst.w	r3, #4
 800380e:	d007      	beq.n	8003820 <HAL_UART_IRQHandler+0x80>
 8003810:	b132      	cbz	r2, 8003820 <HAL_UART_IRQHandler+0x80>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003812:	6821      	ldr	r1, [r4, #0]
 8003814:	2504      	movs	r5, #4
 8003816:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003818:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800381a:	f041 0102 	orr.w	r1, r1, #2
 800381e:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003820:	f013 0f08 	tst.w	r3, #8
 8003824:	d009      	beq.n	800383a <HAL_UART_IRQHandler+0x9a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003826:	f010 0f20 	tst.w	r0, #32
 800382a:	d100      	bne.n	800382e <HAL_UART_IRQHandler+0x8e>
 800382c:	b12a      	cbz	r2, 800383a <HAL_UART_IRQHandler+0x9a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800382e:	6822      	ldr	r2, [r4, #0]
 8003830:	2108      	movs	r1, #8
 8003832:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003834:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8003836:	430a      	orrs	r2, r1
 8003838:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800383a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800383e:	d00a      	beq.n	8003856 <HAL_UART_IRQHandler+0xb6>
 8003840:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 8003844:	d007      	beq.n	8003856 <HAL_UART_IRQHandler+0xb6>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003846:	6822      	ldr	r2, [r4, #0]
 8003848:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800384c:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800384e:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8003850:	f042 0220 	orr.w	r2, r2, #32
 8003854:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003856:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8003858:	2a00      	cmp	r2, #0
 800385a:	d056      	beq.n	800390a <HAL_UART_IRQHandler+0x16a>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800385c:	f013 0f20 	tst.w	r3, #32
 8003860:	d006      	beq.n	8003870 <HAL_UART_IRQHandler+0xd0>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003862:	f010 0f20 	tst.w	r0, #32
 8003866:	d003      	beq.n	8003870 <HAL_UART_IRQHandler+0xd0>
        if (huart->RxISR != NULL)
 8003868:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800386a:	b10b      	cbz	r3, 8003870 <HAL_UART_IRQHandler+0xd0>
          huart->RxISR(huart);
 800386c:	4620      	mov	r0, r4
 800386e:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8003870:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003872:	6823      	ldr	r3, [r4, #0]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f013 0f40 	tst.w	r3, #64	; 0x40
 800387a:	d102      	bne.n	8003882 <HAL_UART_IRQHandler+0xe2>
 800387c:	f012 0f28 	tst.w	r2, #40	; 0x28
 8003880:	d01f      	beq.n	80038c2 <HAL_UART_IRQHandler+0x122>
        UART_EndRxTransfer(huart);
 8003882:	4620      	mov	r0, r4
 8003884:	f7ff feef 	bl	8003666 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003888:	6823      	ldr	r3, [r4, #0]
 800388a:	689a      	ldr	r2, [r3, #8]
 800388c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003890:	d013      	beq.n	80038ba <HAL_UART_IRQHandler+0x11a>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003892:	689a      	ldr	r2, [r3, #8]
 8003894:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003898:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 800389a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800389c:	b14b      	cbz	r3, 80038b2 <HAL_UART_IRQHandler+0x112>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800389e:	4a1d      	ldr	r2, [pc, #116]	; (8003914 <HAL_UART_IRQHandler+0x174>)
 80038a0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80038a2:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80038a4:	f7fe fa3c 	bl	8001d20 <HAL_DMA_Abort_IT>
 80038a8:	b378      	cbz	r0, 800390a <HAL_UART_IRQHandler+0x16a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80038aa:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80038ac:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80038ae:	4798      	blx	r3
 80038b0:	bd38      	pop	{r3, r4, r5, pc}
            HAL_UART_ErrorCallback(huart);
 80038b2:	4620      	mov	r0, r4
 80038b4:	f7ff ff72 	bl	800379c <HAL_UART_ErrorCallback>
 80038b8:	bd38      	pop	{r3, r4, r5, pc}
          HAL_UART_ErrorCallback(huart);
 80038ba:	4620      	mov	r0, r4
 80038bc:	f7ff ff6e 	bl	800379c <HAL_UART_ErrorCallback>
 80038c0:	bd38      	pop	{r3, r4, r5, pc}
        HAL_UART_ErrorCallback(huart);
 80038c2:	4620      	mov	r0, r4
 80038c4:	f7ff ff6a 	bl	800379c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038c8:	2300      	movs	r3, #0
 80038ca:	67e3      	str	r3, [r4, #124]	; 0x7c
 80038cc:	bd38      	pop	{r3, r4, r5, pc}
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80038ce:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80038d2:	d002      	beq.n	80038da <HAL_UART_IRQHandler+0x13a>
 80038d4:	f415 0f80 	tst.w	r5, #4194304	; 0x400000
 80038d8:	d10a      	bne.n	80038f0 <HAL_UART_IRQHandler+0x150>
  if (((isrflags & USART_ISR_TXE) != 0U)
 80038da:	f013 0f80 	tst.w	r3, #128	; 0x80
 80038de:	d00e      	beq.n	80038fe <HAL_UART_IRQHandler+0x15e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80038e0:	f010 0f80 	tst.w	r0, #128	; 0x80
 80038e4:	d00b      	beq.n	80038fe <HAL_UART_IRQHandler+0x15e>
    if (huart->TxISR != NULL)
 80038e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80038e8:	b17b      	cbz	r3, 800390a <HAL_UART_IRQHandler+0x16a>
      huart->TxISR(huart);
 80038ea:	4620      	mov	r0, r4
 80038ec:	4798      	blx	r3
 80038ee:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80038f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80038f4:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 80038f6:	4620      	mov	r0, r4
 80038f8:	f000 fa91 	bl	8003e1e <HAL_UARTEx_WakeupCallback>
    return;
 80038fc:	bd38      	pop	{r3, r4, r5, pc}
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80038fe:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003902:	d002      	beq.n	800390a <HAL_UART_IRQHandler+0x16a>
 8003904:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003908:	d100      	bne.n	800390c <HAL_UART_IRQHandler+0x16c>
 800390a:	bd38      	pop	{r3, r4, r5, pc}
    UART_EndTransmit_IT(huart);
 800390c:	4620      	mov	r0, r4
 800390e:	f7ff ff38 	bl	8003782 <UART_EndTransmit_IT>
    return;
 8003912:	e7fa      	b.n	800390a <HAL_UART_IRQHandler+0x16a>
 8003914:	08003919 	.word	0x08003919

08003918 <UART_DMAAbortOnError>:
{
 8003918:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800391a:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 800391c:	2300      	movs	r3, #0
 800391e:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003922:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 8003926:	f7ff ff39 	bl	800379c <HAL_UART_ErrorCallback>
 800392a:	bd08      	pop	{r3, pc}

0800392c <UART_SetConfig>:
{
 800392c:	b510      	push	{r4, lr}
 800392e:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003930:	6883      	ldr	r3, [r0, #8]
 8003932:	6902      	ldr	r2, [r0, #16]
 8003934:	4313      	orrs	r3, r2
 8003936:	6942      	ldr	r2, [r0, #20]
 8003938:	4313      	orrs	r3, r2
 800393a:	69c2      	ldr	r2, [r0, #28]
 800393c:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800393e:	6801      	ldr	r1, [r0, #0]
 8003940:	680a      	ldr	r2, [r1, #0]
 8003942:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
 8003946:	f022 020c 	bic.w	r2, r2, #12
 800394a:	4313      	orrs	r3, r2
 800394c:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800394e:	6802      	ldr	r2, [r0, #0]
 8003950:	6853      	ldr	r3, [r2, #4]
 8003952:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003956:	68c1      	ldr	r1, [r0, #12]
 8003958:	430b      	orrs	r3, r1
 800395a:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800395c:	6983      	ldr	r3, [r0, #24]
  tmpreg |= huart->Init.OneBitSampling;
 800395e:	6a02      	ldr	r2, [r0, #32]
 8003960:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003962:	6801      	ldr	r1, [r0, #0]
 8003964:	688a      	ldr	r2, [r1, #8]
 8003966:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 800396a:	4313      	orrs	r3, r2
 800396c:	608b      	str	r3, [r1, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800396e:	6803      	ldr	r3, [r0, #0]
 8003970:	4a96      	ldr	r2, [pc, #600]	; (8003bcc <UART_SetConfig+0x2a0>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d01f      	beq.n	80039b6 <UART_SetConfig+0x8a>
 8003976:	4a96      	ldr	r2, [pc, #600]	; (8003bd0 <UART_SetConfig+0x2a4>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d02e      	beq.n	80039da <UART_SetConfig+0xae>
 800397c:	4a95      	ldr	r2, [pc, #596]	; (8003bd4 <UART_SetConfig+0x2a8>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d044      	beq.n	8003a0c <UART_SetConfig+0xe0>
 8003982:	4a95      	ldr	r2, [pc, #596]	; (8003bd8 <UART_SetConfig+0x2ac>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d05a      	beq.n	8003a3e <UART_SetConfig+0x112>
 8003988:	4a94      	ldr	r2, [pc, #592]	; (8003bdc <UART_SetConfig+0x2b0>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d070      	beq.n	8003a70 <UART_SetConfig+0x144>
 800398e:	2310      	movs	r3, #16
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003990:	69e2      	ldr	r2, [r4, #28]
 8003992:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8003996:	f000 8086 	beq.w	8003aa6 <UART_SetConfig+0x17a>
    switch (clocksource)
 800399a:	2b08      	cmp	r3, #8
 800399c:	f200 810f 	bhi.w	8003bbe <UART_SetConfig+0x292>
 80039a0:	e8df f013 	tbh	[pc, r3, lsl #1]
 80039a4:	00e500d0 	.word	0x00e500d0
 80039a8:	010d00ef 	.word	0x010d00ef
 80039ac:	010d00fa 	.word	0x010d00fa
 80039b0:	010d010d 	.word	0x010d010d
 80039b4:	0104      	.short	0x0104
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039b6:	4b8a      	ldr	r3, [pc, #552]	; (8003be0 <UART_SetConfig+0x2b4>)
 80039b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ba:	f003 0303 	and.w	r3, r3, #3
 80039be:	2b03      	cmp	r3, #3
 80039c0:	d809      	bhi.n	80039d6 <UART_SetConfig+0xaa>
 80039c2:	e8df f003 	tbb	[pc, r3]
 80039c6:	0402      	.short	0x0402
 80039c8:	6e06      	.short	0x6e06
 80039ca:	2301      	movs	r3, #1
 80039cc:	e7e0      	b.n	8003990 <UART_SetConfig+0x64>
 80039ce:	2304      	movs	r3, #4
 80039d0:	e7de      	b.n	8003990 <UART_SetConfig+0x64>
 80039d2:	2308      	movs	r3, #8
 80039d4:	e7dc      	b.n	8003990 <UART_SetConfig+0x64>
 80039d6:	2310      	movs	r3, #16
 80039d8:	e7da      	b.n	8003990 <UART_SetConfig+0x64>
 80039da:	4b81      	ldr	r3, [pc, #516]	; (8003be0 <UART_SetConfig+0x2b4>)
 80039dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039de:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80039e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039e6:	d00b      	beq.n	8003a00 <UART_SetConfig+0xd4>
 80039e8:	d907      	bls.n	80039fa <UART_SetConfig+0xce>
 80039ea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80039ee:	d009      	beq.n	8003a04 <UART_SetConfig+0xd8>
 80039f0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80039f4:	d108      	bne.n	8003a08 <UART_SetConfig+0xdc>
 80039f6:	2302      	movs	r3, #2
 80039f8:	e7ca      	b.n	8003990 <UART_SetConfig+0x64>
 80039fa:	b92b      	cbnz	r3, 8003a08 <UART_SetConfig+0xdc>
 80039fc:	2300      	movs	r3, #0
 80039fe:	e7c7      	b.n	8003990 <UART_SetConfig+0x64>
 8003a00:	2304      	movs	r3, #4
 8003a02:	e7c5      	b.n	8003990 <UART_SetConfig+0x64>
 8003a04:	2308      	movs	r3, #8
 8003a06:	e7c3      	b.n	8003990 <UART_SetConfig+0x64>
 8003a08:	2310      	movs	r3, #16
 8003a0a:	e7c1      	b.n	8003990 <UART_SetConfig+0x64>
 8003a0c:	4b74      	ldr	r3, [pc, #464]	; (8003be0 <UART_SetConfig+0x2b4>)
 8003a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a10:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003a14:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003a18:	d00b      	beq.n	8003a32 <UART_SetConfig+0x106>
 8003a1a:	d907      	bls.n	8003a2c <UART_SetConfig+0x100>
 8003a1c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003a20:	d009      	beq.n	8003a36 <UART_SetConfig+0x10a>
 8003a22:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003a26:	d108      	bne.n	8003a3a <UART_SetConfig+0x10e>
 8003a28:	2302      	movs	r3, #2
 8003a2a:	e7b1      	b.n	8003990 <UART_SetConfig+0x64>
 8003a2c:	b92b      	cbnz	r3, 8003a3a <UART_SetConfig+0x10e>
 8003a2e:	2300      	movs	r3, #0
 8003a30:	e7ae      	b.n	8003990 <UART_SetConfig+0x64>
 8003a32:	2304      	movs	r3, #4
 8003a34:	e7ac      	b.n	8003990 <UART_SetConfig+0x64>
 8003a36:	2308      	movs	r3, #8
 8003a38:	e7aa      	b.n	8003990 <UART_SetConfig+0x64>
 8003a3a:	2310      	movs	r3, #16
 8003a3c:	e7a8      	b.n	8003990 <UART_SetConfig+0x64>
 8003a3e:	4b68      	ldr	r3, [pc, #416]	; (8003be0 <UART_SetConfig+0x2b4>)
 8003a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a42:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003a46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a4a:	d00b      	beq.n	8003a64 <UART_SetConfig+0x138>
 8003a4c:	d907      	bls.n	8003a5e <UART_SetConfig+0x132>
 8003a4e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003a52:	d009      	beq.n	8003a68 <UART_SetConfig+0x13c>
 8003a54:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003a58:	d108      	bne.n	8003a6c <UART_SetConfig+0x140>
 8003a5a:	2302      	movs	r3, #2
 8003a5c:	e798      	b.n	8003990 <UART_SetConfig+0x64>
 8003a5e:	b92b      	cbnz	r3, 8003a6c <UART_SetConfig+0x140>
 8003a60:	2300      	movs	r3, #0
 8003a62:	e795      	b.n	8003990 <UART_SetConfig+0x64>
 8003a64:	2304      	movs	r3, #4
 8003a66:	e793      	b.n	8003990 <UART_SetConfig+0x64>
 8003a68:	2308      	movs	r3, #8
 8003a6a:	e791      	b.n	8003990 <UART_SetConfig+0x64>
 8003a6c:	2310      	movs	r3, #16
 8003a6e:	e78f      	b.n	8003990 <UART_SetConfig+0x64>
 8003a70:	4b5b      	ldr	r3, [pc, #364]	; (8003be0 <UART_SetConfig+0x2b4>)
 8003a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a74:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003a78:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a7c:	d00b      	beq.n	8003a96 <UART_SetConfig+0x16a>
 8003a7e:	d907      	bls.n	8003a90 <UART_SetConfig+0x164>
 8003a80:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003a84:	d009      	beq.n	8003a9a <UART_SetConfig+0x16e>
 8003a86:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003a8a:	d108      	bne.n	8003a9e <UART_SetConfig+0x172>
 8003a8c:	2302      	movs	r3, #2
 8003a8e:	e77f      	b.n	8003990 <UART_SetConfig+0x64>
 8003a90:	b92b      	cbnz	r3, 8003a9e <UART_SetConfig+0x172>
 8003a92:	2300      	movs	r3, #0
 8003a94:	e77c      	b.n	8003990 <UART_SetConfig+0x64>
 8003a96:	2304      	movs	r3, #4
 8003a98:	e77a      	b.n	8003990 <UART_SetConfig+0x64>
 8003a9a:	2308      	movs	r3, #8
 8003a9c:	e778      	b.n	8003990 <UART_SetConfig+0x64>
 8003a9e:	2310      	movs	r3, #16
 8003aa0:	e776      	b.n	8003990 <UART_SetConfig+0x64>
 8003aa2:	2302      	movs	r3, #2
 8003aa4:	e774      	b.n	8003990 <UART_SetConfig+0x64>
    switch (clocksource)
 8003aa6:	2b08      	cmp	r3, #8
 8003aa8:	d849      	bhi.n	8003b3e <UART_SetConfig+0x212>
 8003aaa:	e8df f003 	tbb	[pc, r3]
 8003aae:	1e05      	.short	0x1e05
 8003ab0:	48344829 	.word	0x48344829
 8003ab4:	4848      	.short	0x4848
 8003ab6:	3f          	.byte	0x3f
 8003ab7:	00          	.byte	0x00
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ab8:	f7fe feb6 	bl	8002828 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003abc:	6862      	ldr	r2, [r4, #4]
 8003abe:	0853      	lsrs	r3, r2, #1
 8003ac0:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003ac4:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ac8:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003aca:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003acc:	f1a3 0110 	sub.w	r1, r3, #16
 8003ad0:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8003ad4:	4291      	cmp	r1, r2
 8003ad6:	d875      	bhi.n	8003bc4 <UART_SetConfig+0x298>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ad8:	b29a      	uxth	r2, r3
 8003ada:	f022 020f 	bic.w	r2, r2, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ade:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8003ae2:	4313      	orrs	r3, r2
      huart->Instance->BRR = brrtemp;
 8003ae4:	6822      	ldr	r2, [r4, #0]
 8003ae6:	60d3      	str	r3, [r2, #12]
 8003ae8:	e03d      	b.n	8003b66 <UART_SetConfig+0x23a>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003aea:	f7fe feb3 	bl	8002854 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003aee:	6862      	ldr	r2, [r4, #4]
 8003af0:	0853      	lsrs	r3, r2, #1
 8003af2:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003af6:	fbb3 f3f2 	udiv	r3, r3, r2
 8003afa:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003afc:	2000      	movs	r0, #0
        break;
 8003afe:	e7e5      	b.n	8003acc <UART_SetConfig+0x1a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003b00:	6862      	ldr	r2, [r4, #4]
 8003b02:	0853      	lsrs	r3, r2, #1
 8003b04:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003b08:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003b0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b10:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b12:	2000      	movs	r0, #0
        break;
 8003b14:	e7da      	b.n	8003acc <UART_SetConfig+0x1a0>
        pclk = HAL_RCC_GetSysClockFreq();
 8003b16:	f7fe fd77 	bl	8002608 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003b1a:	6862      	ldr	r2, [r4, #4]
 8003b1c:	0853      	lsrs	r3, r2, #1
 8003b1e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003b22:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b26:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b28:	2000      	movs	r0, #0
        break;
 8003b2a:	e7cf      	b.n	8003acc <UART_SetConfig+0x1a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003b2c:	6862      	ldr	r2, [r4, #4]
 8003b2e:	0853      	lsrs	r3, r2, #1
 8003b30:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003b34:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b38:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b3a:	2000      	movs	r0, #0
        break;
 8003b3c:	e7c6      	b.n	8003acc <UART_SetConfig+0x1a0>
        ret = HAL_ERROR;
 8003b3e:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003b40:	2300      	movs	r3, #0
 8003b42:	e7c3      	b.n	8003acc <UART_SetConfig+0x1a0>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b44:	f7fe fe70 	bl	8002828 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003b48:	6862      	ldr	r2, [r4, #4]
 8003b4a:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003b4e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b52:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b54:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b56:	f1a3 0110 	sub.w	r1, r3, #16
 8003b5a:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8003b5e:	4291      	cmp	r1, r2
 8003b60:	d832      	bhi.n	8003bc8 <UART_SetConfig+0x29c>
      huart->Instance->BRR = usartdiv;
 8003b62:	6822      	ldr	r2, [r4, #0]
 8003b64:	60d3      	str	r3, [r2, #12]
  huart->RxISR = NULL;
 8003b66:	2300      	movs	r3, #0
 8003b68:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8003b6a:	6663      	str	r3, [r4, #100]	; 0x64
}
 8003b6c:	bd10      	pop	{r4, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b6e:	f7fe fe71 	bl	8002854 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003b72:	6862      	ldr	r2, [r4, #4]
 8003b74:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003b78:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b7c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b7e:	2000      	movs	r0, #0
        break;
 8003b80:	e7e9      	b.n	8003b56 <UART_SetConfig+0x22a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003b82:	6862      	ldr	r2, [r4, #4]
 8003b84:	0853      	lsrs	r3, r2, #1
 8003b86:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8003b8a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8003b8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b92:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b94:	2000      	movs	r0, #0
        break;
 8003b96:	e7de      	b.n	8003b56 <UART_SetConfig+0x22a>
        pclk = HAL_RCC_GetSysClockFreq();
 8003b98:	f7fe fd36 	bl	8002608 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003b9c:	6862      	ldr	r2, [r4, #4]
 8003b9e:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003ba2:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ba6:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ba8:	2000      	movs	r0, #0
        break;
 8003baa:	e7d4      	b.n	8003b56 <UART_SetConfig+0x22a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003bac:	6862      	ldr	r2, [r4, #4]
 8003bae:	0853      	lsrs	r3, r2, #1
 8003bb0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003bb4:	fbb3 f3f2 	udiv	r3, r3, r2
 8003bb8:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003bba:	2000      	movs	r0, #0
        break;
 8003bbc:	e7cb      	b.n	8003b56 <UART_SetConfig+0x22a>
        ret = HAL_ERROR;
 8003bbe:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	e7c8      	b.n	8003b56 <UART_SetConfig+0x22a>
      ret = HAL_ERROR;
 8003bc4:	2001      	movs	r0, #1
 8003bc6:	e7ce      	b.n	8003b66 <UART_SetConfig+0x23a>
      ret = HAL_ERROR;
 8003bc8:	2001      	movs	r0, #1
 8003bca:	e7cc      	b.n	8003b66 <UART_SetConfig+0x23a>
 8003bcc:	40013800 	.word	0x40013800
 8003bd0:	40004400 	.word	0x40004400
 8003bd4:	40004800 	.word	0x40004800
 8003bd8:	40004c00 	.word	0x40004c00
 8003bdc:	40005000 	.word	0x40005000
 8003be0:	40021000 	.word	0x40021000

08003be4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003be4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003be6:	f013 0f01 	tst.w	r3, #1
 8003bea:	d006      	beq.n	8003bfa <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003bec:	6802      	ldr	r2, [r0, #0]
 8003bee:	6853      	ldr	r3, [r2, #4]
 8003bf0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003bf4:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8003bf6:	430b      	orrs	r3, r1
 8003bf8:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003bfa:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003bfc:	f013 0f02 	tst.w	r3, #2
 8003c00:	d006      	beq.n	8003c10 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003c02:	6802      	ldr	r2, [r0, #0]
 8003c04:	6853      	ldr	r3, [r2, #4]
 8003c06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c0a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8003c0c:	430b      	orrs	r3, r1
 8003c0e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003c10:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003c12:	f013 0f04 	tst.w	r3, #4
 8003c16:	d006      	beq.n	8003c26 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003c18:	6802      	ldr	r2, [r0, #0]
 8003c1a:	6853      	ldr	r3, [r2, #4]
 8003c1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c20:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8003c22:	430b      	orrs	r3, r1
 8003c24:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003c26:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003c28:	f013 0f08 	tst.w	r3, #8
 8003c2c:	d006      	beq.n	8003c3c <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003c2e:	6802      	ldr	r2, [r0, #0]
 8003c30:	6853      	ldr	r3, [r2, #4]
 8003c32:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003c36:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8003c38:	430b      	orrs	r3, r1
 8003c3a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003c3c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003c3e:	f013 0f10 	tst.w	r3, #16
 8003c42:	d006      	beq.n	8003c52 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003c44:	6802      	ldr	r2, [r0, #0]
 8003c46:	6893      	ldr	r3, [r2, #8]
 8003c48:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003c4c:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8003c4e:	430b      	orrs	r3, r1
 8003c50:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003c52:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003c54:	f013 0f20 	tst.w	r3, #32
 8003c58:	d006      	beq.n	8003c68 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003c5a:	6802      	ldr	r2, [r0, #0]
 8003c5c:	6893      	ldr	r3, [r2, #8]
 8003c5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003c62:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8003c64:	430b      	orrs	r3, r1
 8003c66:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003c68:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003c6a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003c6e:	d00a      	beq.n	8003c86 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c70:	6802      	ldr	r2, [r0, #0]
 8003c72:	6853      	ldr	r3, [r2, #4]
 8003c74:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003c78:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003c7a:	430b      	orrs	r3, r1
 8003c7c:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c7e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003c80:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c84:	d00b      	beq.n	8003c9e <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c86:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003c88:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003c8c:	d006      	beq.n	8003c9c <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c8e:	6802      	ldr	r2, [r0, #0]
 8003c90:	6853      	ldr	r3, [r2, #4]
 8003c92:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003c96:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003c98:	430b      	orrs	r3, r1
 8003c9a:	6053      	str	r3, [r2, #4]
 8003c9c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003c9e:	6802      	ldr	r2, [r0, #0]
 8003ca0:	6853      	ldr	r3, [r2, #4]
 8003ca2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003ca6:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8003ca8:	430b      	orrs	r3, r1
 8003caa:	6053      	str	r3, [r2, #4]
 8003cac:	e7eb      	b.n	8003c86 <UART_AdvFeatureConfig+0xa2>

08003cae <UART_WaitOnFlagUntilTimeout>:
{
 8003cae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cb2:	4604      	mov	r4, r0
 8003cb4:	460f      	mov	r7, r1
 8003cb6:	4616      	mov	r6, r2
 8003cb8:	4698      	mov	r8, r3
 8003cba:	9d06      	ldr	r5, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cbc:	6823      	ldr	r3, [r4, #0]
 8003cbe:	69db      	ldr	r3, [r3, #28]
 8003cc0:	ea37 0303 	bics.w	r3, r7, r3
 8003cc4:	bf0c      	ite	eq
 8003cc6:	2301      	moveq	r3, #1
 8003cc8:	2300      	movne	r3, #0
 8003cca:	42b3      	cmp	r3, r6
 8003ccc:	d13c      	bne.n	8003d48 <UART_WaitOnFlagUntilTimeout+0x9a>
    if (Timeout != HAL_MAX_DELAY)
 8003cce:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003cd2:	d0f3      	beq.n	8003cbc <UART_WaitOnFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cd4:	f7fd fc08 	bl	80014e8 <HAL_GetTick>
 8003cd8:	eba0 0008 	sub.w	r0, r0, r8
 8003cdc:	4285      	cmp	r5, r0
 8003cde:	d320      	bcc.n	8003d22 <UART_WaitOnFlagUntilTimeout+0x74>
 8003ce0:	b1fd      	cbz	r5, 8003d22 <UART_WaitOnFlagUntilTimeout+0x74>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003ce2:	6823      	ldr	r3, [r4, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	f012 0f04 	tst.w	r2, #4
 8003cea:	d0e7      	beq.n	8003cbc <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003cec:	69da      	ldr	r2, [r3, #28]
 8003cee:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8003cf2:	d0e3      	beq.n	8003cbc <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003cf4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003cf8:	621a      	str	r2, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003cfa:	6822      	ldr	r2, [r4, #0]
 8003cfc:	6813      	ldr	r3, [r2, #0]
 8003cfe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003d02:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d04:	6822      	ldr	r2, [r4, #0]
 8003d06:	6893      	ldr	r3, [r2, #8]
 8003d08:	f023 0301 	bic.w	r3, r3, #1
 8003d0c:	6093      	str	r3, [r2, #8]
          huart->gState = HAL_UART_STATE_READY;
 8003d0e:	2320      	movs	r3, #32
 8003d10:	6763      	str	r3, [r4, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003d12:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d14:	67e3      	str	r3, [r4, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 8003d16:	2300      	movs	r3, #0
 8003d18:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
          return HAL_TIMEOUT;
 8003d1c:	2003      	movs	r0, #3
 8003d1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d22:	6822      	ldr	r2, [r4, #0]
 8003d24:	6813      	ldr	r3, [r2, #0]
 8003d26:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003d2a:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d2c:	6822      	ldr	r2, [r4, #0]
 8003d2e:	6893      	ldr	r3, [r2, #8]
 8003d30:	f023 0301 	bic.w	r3, r3, #1
 8003d34:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003d36:	2320      	movs	r3, #32
 8003d38:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003d3a:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
        return HAL_TIMEOUT;
 8003d42:	2003      	movs	r0, #3
 8003d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return HAL_OK;
 8003d48:	2000      	movs	r0, #0
}
 8003d4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003d4e <UART_CheckIdleState>:
{
 8003d4e:	b530      	push	{r4, r5, lr}
 8003d50:	b083      	sub	sp, #12
 8003d52:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d54:	2300      	movs	r3, #0
 8003d56:	67c3      	str	r3, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8003d58:	f7fd fbc6 	bl	80014e8 <HAL_GetTick>
 8003d5c:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d5e:	6823      	ldr	r3, [r4, #0]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f013 0f08 	tst.w	r3, #8
 8003d66:	d10c      	bne.n	8003d82 <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d68:	6823      	ldr	r3, [r4, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f013 0f04 	tst.w	r3, #4
 8003d70:	d115      	bne.n	8003d9e <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 8003d72:	2320      	movs	r3, #32
 8003d74:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003d76:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8003d78:	2000      	movs	r0, #0
 8003d7a:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
}
 8003d7e:	b003      	add	sp, #12
 8003d80:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d82:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003d86:	9300      	str	r3, [sp, #0]
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003d90:	4620      	mov	r0, r4
 8003d92:	f7ff ff8c 	bl	8003cae <UART_WaitOnFlagUntilTimeout>
 8003d96:	2800      	cmp	r0, #0
 8003d98:	d0e6      	beq.n	8003d68 <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8003d9a:	2003      	movs	r0, #3
 8003d9c:	e7ef      	b.n	8003d7e <UART_CheckIdleState+0x30>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d9e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003da2:	9300      	str	r3, [sp, #0]
 8003da4:	462b      	mov	r3, r5
 8003da6:	2200      	movs	r2, #0
 8003da8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003dac:	4620      	mov	r0, r4
 8003dae:	f7ff ff7e 	bl	8003cae <UART_WaitOnFlagUntilTimeout>
 8003db2:	2800      	cmp	r0, #0
 8003db4:	d0dd      	beq.n	8003d72 <UART_CheckIdleState+0x24>
      return HAL_TIMEOUT;
 8003db6:	2003      	movs	r0, #3
 8003db8:	e7e1      	b.n	8003d7e <UART_CheckIdleState+0x30>

08003dba <HAL_UART_Init>:
  if (huart == NULL)
 8003dba:	b368      	cbz	r0, 8003e18 <HAL_UART_Init+0x5e>
{
 8003dbc:	b510      	push	{r4, lr}
 8003dbe:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8003dc0:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8003dc2:	b303      	cbz	r3, 8003e06 <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 8003dc4:	2324      	movs	r3, #36	; 0x24
 8003dc6:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8003dc8:	6822      	ldr	r2, [r4, #0]
 8003dca:	6813      	ldr	r3, [r2, #0]
 8003dcc:	f023 0301 	bic.w	r3, r3, #1
 8003dd0:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003dd2:	4620      	mov	r0, r4
 8003dd4:	f7ff fdaa 	bl	800392c <UART_SetConfig>
 8003dd8:	2801      	cmp	r0, #1
 8003dda:	d01f      	beq.n	8003e1c <HAL_UART_Init+0x62>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ddc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003dde:	b9bb      	cbnz	r3, 8003e10 <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003de0:	6822      	ldr	r2, [r4, #0]
 8003de2:	6853      	ldr	r3, [r2, #4]
 8003de4:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8003de8:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003dea:	6822      	ldr	r2, [r4, #0]
 8003dec:	6893      	ldr	r3, [r2, #8]
 8003dee:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8003df2:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8003df4:	6822      	ldr	r2, [r4, #0]
 8003df6:	6813      	ldr	r3, [r2, #0]
 8003df8:	f043 0301 	orr.w	r3, r3, #1
 8003dfc:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8003dfe:	4620      	mov	r0, r4
 8003e00:	f7ff ffa5 	bl	8003d4e <UART_CheckIdleState>
 8003e04:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003e06:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8003e0a:	f002 fadb 	bl	80063c4 <HAL_UART_MspInit>
 8003e0e:	e7d9      	b.n	8003dc4 <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 8003e10:	4620      	mov	r0, r4
 8003e12:	f7ff fee7 	bl	8003be4 <UART_AdvFeatureConfig>
 8003e16:	e7e3      	b.n	8003de0 <HAL_UART_Init+0x26>
    return HAL_ERROR;
 8003e18:	2001      	movs	r0, #1
 8003e1a:	4770      	bx	lr
}
 8003e1c:	bd10      	pop	{r4, pc}

08003e1e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003e1e:	4770      	bx	lr

08003e20 <makeFreeRtosPriority>:
/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
  
  if (priority != osPriorityError) {
 8003e20:	2884      	cmp	r0, #132	; 0x84
 8003e22:	d001      	beq.n	8003e28 <makeFreeRtosPriority+0x8>
    fpriority += (priority - osPriorityIdle);
 8003e24:	3003      	adds	r0, #3
 8003e26:	4770      	bx	lr
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003e28:	2000      	movs	r0, #0
  }
  
  return fpriority;
}
 8003e2a:	4770      	bx	lr

08003e2c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003e2c:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8003e2e:	f001 f801 	bl	8004e34 <vTaskStartScheduler>
  
  return osOK;
}
 8003e32:	2000      	movs	r0, #0
 8003e34:	bd08      	pop	{r3, pc}

08003e36 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003e36:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003e3a:	b087      	sub	sp, #28
 8003e3c:	4604      	mov	r4, r0
 8003e3e:	460f      	mov	r7, r1
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003e40:	6945      	ldr	r5, [r0, #20]
 8003e42:	b1bd      	cbz	r5, 8003e74 <osThreadCreate+0x3e>
 8003e44:	6986      	ldr	r6, [r0, #24]
 8003e46:	b1ae      	cbz	r6, 8003e74 <osThreadCreate+0x3e>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e48:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8003e4c:	f8d0 9000 	ldr.w	r9, [r0]
 8003e50:	f9b0 0008 	ldrsh.w	r0, [r0, #8]
 8003e54:	f7ff ffe4 	bl	8003e20 <makeFreeRtosPriority>
 8003e58:	6922      	ldr	r2, [r4, #16]
 8003e5a:	9602      	str	r6, [sp, #8]
 8003e5c:	9501      	str	r5, [sp, #4]
 8003e5e:	9000      	str	r0, [sp, #0]
 8003e60:	463b      	mov	r3, r7
 8003e62:	4649      	mov	r1, r9
 8003e64:	4640      	mov	r0, r8
 8003e66:	f000 ff79 	bl	8004d5c <xTaskCreateStatic>
 8003e6a:	9005      	str	r0, [sp, #20]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003e6c:	9805      	ldr	r0, [sp, #20]
}
 8003e6e:	b007      	add	sp, #28
 8003e70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e74:	6865      	ldr	r5, [r4, #4]
 8003e76:	6826      	ldr	r6, [r4, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003e78:	f8d4 8010 	ldr.w	r8, [r4, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e7c:	f9b4 0008 	ldrsh.w	r0, [r4, #8]
 8003e80:	f7ff ffce 	bl	8003e20 <makeFreeRtosPriority>
 8003e84:	ab05      	add	r3, sp, #20
 8003e86:	9301      	str	r3, [sp, #4]
 8003e88:	9000      	str	r0, [sp, #0]
 8003e8a:	463b      	mov	r3, r7
 8003e8c:	fa1f f288 	uxth.w	r2, r8
 8003e90:	4631      	mov	r1, r6
 8003e92:	4628      	mov	r0, r5
 8003e94:	f000 ff9b 	bl	8004dce <xTaskCreate>
 8003e98:	2801      	cmp	r0, #1
 8003e9a:	d0e7      	beq.n	8003e6c <osThreadCreate+0x36>
      return NULL;
 8003e9c:	2000      	movs	r0, #0
 8003e9e:	e7e6      	b.n	8003e6e <osThreadCreate+0x38>

08003ea0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003ea0:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	b900      	cbnz	r0, 8003ea8 <osDelay+0x8>
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f001 f92d 	bl	8005108 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003eae:	2000      	movs	r0, #0
 8003eb0:	bd08      	pop	{r3, pc}

08003eb2 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003eb2:	f100 0308 	add.w	r3, r0, #8
 8003eb6:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8003ebc:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ebe:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ec0:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	6003      	str	r3, [r0, #0]
 8003ec6:	4770      	bx	lr

08003ec8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	6103      	str	r3, [r0, #16]
 8003ecc:	4770      	bx	lr

08003ece <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8003ece:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003ed0:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003ed2:	689a      	ldr	r2, [r3, #8]
 8003ed4:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003ed6:	689a      	ldr	r2, [r3, #8]
 8003ed8:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003eda:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003edc:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8003ede:	6803      	ldr	r3, [r0, #0]
 8003ee0:	3301      	adds	r3, #1
 8003ee2:	6003      	str	r3, [r0, #0]
 8003ee4:	4770      	bx	lr

08003ee6 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ee6:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003ee8:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003eea:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003eee:	d002      	beq.n	8003ef6 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ef0:	f100 0208 	add.w	r2, r0, #8
 8003ef4:	e002      	b.n	8003efc <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
 8003ef6:	6902      	ldr	r2, [r0, #16]
 8003ef8:	e004      	b.n	8003f04 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003efa:	461a      	mov	r2, r3
 8003efc:	6853      	ldr	r3, [r2, #4]
 8003efe:	681c      	ldr	r4, [r3, #0]
 8003f00:	42a5      	cmp	r5, r4
 8003f02:	d2fa      	bcs.n	8003efa <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003f04:	6853      	ldr	r3, [r2, #4]
 8003f06:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003f08:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003f0a:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8003f0c:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003f0e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8003f10:	6803      	ldr	r3, [r0, #0]
 8003f12:	3301      	adds	r3, #1
 8003f14:	6003      	str	r3, [r0, #0]
}
 8003f16:	bc30      	pop	{r4, r5}
 8003f18:	4770      	bx	lr

08003f1a <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003f1a:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003f1c:	6842      	ldr	r2, [r0, #4]
 8003f1e:	6881      	ldr	r1, [r0, #8]
 8003f20:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003f22:	6882      	ldr	r2, [r0, #8]
 8003f24:	6841      	ldr	r1, [r0, #4]
 8003f26:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003f28:	685a      	ldr	r2, [r3, #4]
 8003f2a:	4290      	cmp	r0, r2
 8003f2c:	d006      	beq.n	8003f3c <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003f2e:	2200      	movs	r2, #0
 8003f30:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	3a01      	subs	r2, #1
 8003f36:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003f38:	6818      	ldr	r0, [r3, #0]
}
 8003f3a:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003f3c:	6882      	ldr	r2, [r0, #8]
 8003f3e:	605a      	str	r2, [r3, #4]
 8003f40:	e7f5      	b.n	8003f2e <uxListRemove+0x14>
	...

08003f44 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003f44:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8003f46:	2300      	movs	r3, #0
 8003f48:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003f4a:	4b0d      	ldr	r3, [pc, #52]	; (8003f80 <prvTaskExitError+0x3c>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f52:	d008      	beq.n	8003f66 <prvTaskExitError+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003f54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f58:	f383 8811 	msr	BASEPRI, r3
 8003f5c:	f3bf 8f6f 	isb	sy
 8003f60:	f3bf 8f4f 	dsb	sy
 8003f64:	e7fe      	b.n	8003f64 <prvTaskExitError+0x20>
 8003f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f6a:	f383 8811 	msr	BASEPRI, r3
 8003f6e:	f3bf 8f6f 	isb	sy
 8003f72:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003f76:	9b01      	ldr	r3, [sp, #4]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d0fc      	beq.n	8003f76 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003f7c:	b002      	add	sp, #8
 8003f7e:	4770      	bx	lr
 8003f80:	20000008 	.word	0x20000008

08003f84 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003f84:	4808      	ldr	r0, [pc, #32]	; (8003fa8 <prvPortStartFirstTask+0x24>)
 8003f86:	6800      	ldr	r0, [r0, #0]
 8003f88:	6800      	ldr	r0, [r0, #0]
 8003f8a:	f380 8808 	msr	MSP, r0
 8003f8e:	f04f 0000 	mov.w	r0, #0
 8003f92:	f380 8814 	msr	CONTROL, r0
 8003f96:	b662      	cpsie	i
 8003f98:	b661      	cpsie	f
 8003f9a:	f3bf 8f4f 	dsb	sy
 8003f9e:	f3bf 8f6f 	isb	sy
 8003fa2:	df00      	svc	0
 8003fa4:	bf00      	nop
 8003fa6:	0000      	.short	0x0000
 8003fa8:	e000ed08 	.word	0xe000ed08

08003fac <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003fac:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003fbc <vPortEnableVFP+0x10>
 8003fb0:	6801      	ldr	r1, [r0, #0]
 8003fb2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003fb6:	6001      	str	r1, [r0, #0]
 8003fb8:	4770      	bx	lr
 8003fba:	0000      	.short	0x0000
 8003fbc:	e000ed88 	.word	0xe000ed88

08003fc0 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003fc0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003fc4:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003fc8:	f021 0101 	bic.w	r1, r1, #1
 8003fcc:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003fd0:	4b05      	ldr	r3, [pc, #20]	; (8003fe8 <pxPortInitialiseStack+0x28>)
 8003fd2:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003fd6:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003fda:	f06f 0302 	mvn.w	r3, #2
 8003fde:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8003fe2:	3844      	subs	r0, #68	; 0x44
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	08003f45 	.word	0x08003f45
 8003fec:	00000000 	.word	0x00000000

08003ff0 <SVC_Handler>:
	__asm volatile (
 8003ff0:	4b07      	ldr	r3, [pc, #28]	; (8004010 <pxCurrentTCBConst2>)
 8003ff2:	6819      	ldr	r1, [r3, #0]
 8003ff4:	6808      	ldr	r0, [r1, #0]
 8003ff6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ffa:	f380 8809 	msr	PSP, r0
 8003ffe:	f3bf 8f6f 	isb	sy
 8004002:	f04f 0000 	mov.w	r0, #0
 8004006:	f380 8811 	msr	BASEPRI, r0
 800400a:	4770      	bx	lr
 800400c:	f3af 8000 	nop.w

08004010 <pxCurrentTCBConst2>:
 8004010:	200046ac 	.word	0x200046ac

08004014 <vPortEnterCritical>:
 8004014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004018:	f383 8811 	msr	BASEPRI, r3
 800401c:	f3bf 8f6f 	isb	sy
 8004020:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8004024:	4a0a      	ldr	r2, [pc, #40]	; (8004050 <vPortEnterCritical+0x3c>)
 8004026:	6813      	ldr	r3, [r2, #0]
 8004028:	3301      	adds	r3, #1
 800402a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800402c:	2b01      	cmp	r3, #1
 800402e:	d10d      	bne.n	800404c <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004030:	4b08      	ldr	r3, [pc, #32]	; (8004054 <vPortEnterCritical+0x40>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004038:	d008      	beq.n	800404c <vPortEnterCritical+0x38>
 800403a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800403e:	f383 8811 	msr	BASEPRI, r3
 8004042:	f3bf 8f6f 	isb	sy
 8004046:	f3bf 8f4f 	dsb	sy
 800404a:	e7fe      	b.n	800404a <vPortEnterCritical+0x36>
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	20000008 	.word	0x20000008
 8004054:	e000ed04 	.word	0xe000ed04

08004058 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8004058:	4b09      	ldr	r3, [pc, #36]	; (8004080 <vPortExitCritical+0x28>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	b943      	cbnz	r3, 8004070 <vPortExitCritical+0x18>
 800405e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004062:	f383 8811 	msr	BASEPRI, r3
 8004066:	f3bf 8f6f 	isb	sy
 800406a:	f3bf 8f4f 	dsb	sy
 800406e:	e7fe      	b.n	800406e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8004070:	3b01      	subs	r3, #1
 8004072:	4a03      	ldr	r2, [pc, #12]	; (8004080 <vPortExitCritical+0x28>)
 8004074:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004076:	b90b      	cbnz	r3, 800407c <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004078:	f383 8811 	msr	BASEPRI, r3
 800407c:	4770      	bx	lr
 800407e:	bf00      	nop
 8004080:	20000008 	.word	0x20000008
	...

08004090 <PendSV_Handler>:
	__asm volatile
 8004090:	f3ef 8009 	mrs	r0, PSP
 8004094:	f3bf 8f6f 	isb	sy
 8004098:	4b15      	ldr	r3, [pc, #84]	; (80040f0 <pxCurrentTCBConst>)
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	f01e 0f10 	tst.w	lr, #16
 80040a0:	bf08      	it	eq
 80040a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80040a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040aa:	6010      	str	r0, [r2, #0]
 80040ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80040b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80040b4:	f380 8811 	msr	BASEPRI, r0
 80040b8:	f3bf 8f4f 	dsb	sy
 80040bc:	f3bf 8f6f 	isb	sy
 80040c0:	f001 f84a 	bl	8005158 <vTaskSwitchContext>
 80040c4:	f04f 0000 	mov.w	r0, #0
 80040c8:	f380 8811 	msr	BASEPRI, r0
 80040cc:	bc09      	pop	{r0, r3}
 80040ce:	6819      	ldr	r1, [r3, #0]
 80040d0:	6808      	ldr	r0, [r1, #0]
 80040d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040d6:	f01e 0f10 	tst.w	lr, #16
 80040da:	bf08      	it	eq
 80040dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80040e0:	f380 8809 	msr	PSP, r0
 80040e4:	f3bf 8f6f 	isb	sy
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	f3af 8000 	nop.w

080040f0 <pxCurrentTCBConst>:
 80040f0:	200046ac 	.word	0x200046ac

080040f4 <SysTick_Handler>:
{
 80040f4:	b508      	push	{r3, lr}
	__asm volatile
 80040f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040fa:	f383 8811 	msr	BASEPRI, r3
 80040fe:	f3bf 8f6f 	isb	sy
 8004102:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8004106:	f000 fef1 	bl	8004eec <xTaskIncrementTick>
 800410a:	b118      	cbz	r0, 8004114 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800410c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004110:	4b02      	ldr	r3, [pc, #8]	; (800411c <SysTick_Handler+0x28>)
 8004112:	601a      	str	r2, [r3, #0]
	__asm volatile
 8004114:	2300      	movs	r3, #0
 8004116:	f383 8811 	msr	BASEPRI, r3
 800411a:	bd08      	pop	{r3, pc}
 800411c:	e000ed04 	.word	0xe000ed04

08004120 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004120:	4a08      	ldr	r2, [pc, #32]	; (8004144 <vPortSetupTimerInterrupt+0x24>)
 8004122:	2300      	movs	r3, #0
 8004124:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004126:	4908      	ldr	r1, [pc, #32]	; (8004148 <vPortSetupTimerInterrupt+0x28>)
 8004128:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800412a:	4b08      	ldr	r3, [pc, #32]	; (800414c <vPortSetupTimerInterrupt+0x2c>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4908      	ldr	r1, [pc, #32]	; (8004150 <vPortSetupTimerInterrupt+0x30>)
 8004130:	fba1 1303 	umull	r1, r3, r1, r3
 8004134:	099b      	lsrs	r3, r3, #6
 8004136:	3b01      	subs	r3, #1
 8004138:	4906      	ldr	r1, [pc, #24]	; (8004154 <vPortSetupTimerInterrupt+0x34>)
 800413a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800413c:	2307      	movs	r3, #7
 800413e:	6013      	str	r3, [r2, #0]
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	e000e010 	.word	0xe000e010
 8004148:	e000e018 	.word	0xe000e018
 800414c:	2000000c 	.word	0x2000000c
 8004150:	10624dd3 	.word	0x10624dd3
 8004154:	e000e014 	.word	0xe000e014

08004158 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004158:	4b3a      	ldr	r3, [pc, #232]	; (8004244 <xPortStartScheduler+0xec>)
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	4b3a      	ldr	r3, [pc, #232]	; (8004248 <xPortStartScheduler+0xf0>)
 800415e:	429a      	cmp	r2, r3
 8004160:	d108      	bne.n	8004174 <xPortStartScheduler+0x1c>
	__asm volatile
 8004162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004166:	f383 8811 	msr	BASEPRI, r3
 800416a:	f3bf 8f6f 	isb	sy
 800416e:	f3bf 8f4f 	dsb	sy
 8004172:	e7fe      	b.n	8004172 <xPortStartScheduler+0x1a>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004174:	4b33      	ldr	r3, [pc, #204]	; (8004244 <xPortStartScheduler+0xec>)
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	4b34      	ldr	r3, [pc, #208]	; (800424c <xPortStartScheduler+0xf4>)
 800417a:	429a      	cmp	r2, r3
 800417c:	d108      	bne.n	8004190 <xPortStartScheduler+0x38>
 800417e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004182:	f383 8811 	msr	BASEPRI, r3
 8004186:	f3bf 8f6f 	isb	sy
 800418a:	f3bf 8f4f 	dsb	sy
 800418e:	e7fe      	b.n	800418e <xPortStartScheduler+0x36>
{
 8004190:	b510      	push	{r4, lr}
 8004192:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004194:	4b2e      	ldr	r3, [pc, #184]	; (8004250 <xPortStartScheduler+0xf8>)
 8004196:	781a      	ldrb	r2, [r3, #0]
 8004198:	b2d2      	uxtb	r2, r2
 800419a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800419c:	22ff      	movs	r2, #255	; 0xff
 800419e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80041a8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80041ac:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80041b0:	4a28      	ldr	r2, [pc, #160]	; (8004254 <xPortStartScheduler+0xfc>)
 80041b2:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80041b4:	2207      	movs	r2, #7
 80041b6:	4b28      	ldr	r3, [pc, #160]	; (8004258 <xPortStartScheduler+0x100>)
 80041b8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80041ba:	e009      	b.n	80041d0 <xPortStartScheduler+0x78>
			ulMaxPRIGROUPValue--;
 80041bc:	4a26      	ldr	r2, [pc, #152]	; (8004258 <xPortStartScheduler+0x100>)
 80041be:	6813      	ldr	r3, [r2, #0]
 80041c0:	3b01      	subs	r3, #1
 80041c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80041c4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80041c8:	005b      	lsls	r3, r3, #1
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80041d0:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80041d4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80041d8:	d1f0      	bne.n	80041bc <xPortStartScheduler+0x64>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80041da:	4b1f      	ldr	r3, [pc, #124]	; (8004258 <xPortStartScheduler+0x100>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	2b03      	cmp	r3, #3
 80041e0:	d008      	beq.n	80041f4 <xPortStartScheduler+0x9c>
 80041e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041e6:	f383 8811 	msr	BASEPRI, r3
 80041ea:	f3bf 8f6f 	isb	sy
 80041ee:	f3bf 8f4f 	dsb	sy
 80041f2:	e7fe      	b.n	80041f2 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80041f4:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80041f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80041fa:	4a17      	ldr	r2, [pc, #92]	; (8004258 <xPortStartScheduler+0x100>)
 80041fc:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80041fe:	9b01      	ldr	r3, [sp, #4]
 8004200:	b2db      	uxtb	r3, r3
 8004202:	4a13      	ldr	r2, [pc, #76]	; (8004250 <xPortStartScheduler+0xf8>)
 8004204:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004206:	4b15      	ldr	r3, [pc, #84]	; (800425c <xPortStartScheduler+0x104>)
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800420e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8004216:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8004218:	f7ff ff82 	bl	8004120 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800421c:	2400      	movs	r4, #0
 800421e:	4b10      	ldr	r3, [pc, #64]	; (8004260 <xPortStartScheduler+0x108>)
 8004220:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8004222:	f7ff fec3 	bl	8003fac <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004226:	4a0f      	ldr	r2, [pc, #60]	; (8004264 <xPortStartScheduler+0x10c>)
 8004228:	6813      	ldr	r3, [r2, #0]
 800422a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800422e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8004230:	f7ff fea8 	bl	8003f84 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8004234:	f000 ff90 	bl	8005158 <vTaskSwitchContext>
	prvTaskExitError();
 8004238:	f7ff fe84 	bl	8003f44 <prvTaskExitError>
}
 800423c:	4620      	mov	r0, r4
 800423e:	b002      	add	sp, #8
 8004240:	bd10      	pop	{r4, pc}
 8004242:	bf00      	nop
 8004244:	e000ed00 	.word	0xe000ed00
 8004248:	410fc271 	.word	0x410fc271
 800424c:	410fc270 	.word	0x410fc270
 8004250:	e000e400 	.word	0xe000e400
 8004254:	2000069c 	.word	0x2000069c
 8004258:	200006a0 	.word	0x200006a0
 800425c:	e000ed20 	.word	0xe000ed20
 8004260:	20000008 	.word	0x20000008
 8004264:	e000ef34 	.word	0xe000ef34

08004268 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004268:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800426c:	2b0f      	cmp	r3, #15
 800426e:	d90f      	bls.n	8004290 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004270:	4a10      	ldr	r2, [pc, #64]	; (80042b4 <vPortValidateInterruptPriority+0x4c>)
 8004272:	5c9b      	ldrb	r3, [r3, r2]
 8004274:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004276:	4a10      	ldr	r2, [pc, #64]	; (80042b8 <vPortValidateInterruptPriority+0x50>)
 8004278:	7812      	ldrb	r2, [r2, #0]
 800427a:	4293      	cmp	r3, r2
 800427c:	d208      	bcs.n	8004290 <vPortValidateInterruptPriority+0x28>
 800427e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004282:	f383 8811 	msr	BASEPRI, r3
 8004286:	f3bf 8f6f 	isb	sy
 800428a:	f3bf 8f4f 	dsb	sy
 800428e:	e7fe      	b.n	800428e <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004290:	4b0a      	ldr	r3, [pc, #40]	; (80042bc <vPortValidateInterruptPriority+0x54>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004298:	4a09      	ldr	r2, [pc, #36]	; (80042c0 <vPortValidateInterruptPriority+0x58>)
 800429a:	6812      	ldr	r2, [r2, #0]
 800429c:	4293      	cmp	r3, r2
 800429e:	d908      	bls.n	80042b2 <vPortValidateInterruptPriority+0x4a>
 80042a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042a4:	f383 8811 	msr	BASEPRI, r3
 80042a8:	f3bf 8f6f 	isb	sy
 80042ac:	f3bf 8f4f 	dsb	sy
 80042b0:	e7fe      	b.n	80042b0 <vPortValidateInterruptPriority+0x48>
 80042b2:	4770      	bx	lr
 80042b4:	e000e3f0 	.word	0xe000e3f0
 80042b8:	2000069c 	.word	0x2000069c
 80042bc:	e000ed0c 	.word	0xe000ed0c
 80042c0:	200006a0 	.word	0x200006a0

080042c4 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80042c4:	b538      	push	{r3, r4, r5, lr}
 80042c6:	4604      	mov	r4, r0
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 80042c8:	f010 0f07 	tst.w	r0, #7
 80042cc:	d002      	beq.n	80042d4 <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80042ce:	f020 0407 	bic.w	r4, r0, #7
 80042d2:	3408      	adds	r4, #8
		}
	}
	#endif

	vTaskSuspendAll();
 80042d4:	f000 fdfc 	bl	8004ed0 <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
 80042d8:	4b11      	ldr	r3, [pc, #68]	; (8004320 <pvPortMalloc+0x5c>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	b193      	cbz	r3, 8004304 <pvPortMalloc+0x40>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 80042de:	4b11      	ldr	r3, [pc, #68]	; (8004324 <pvPortMalloc+0x60>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	441c      	add	r4, r3
 80042e4:	f643 72f7 	movw	r2, #16375	; 0x3ff7
 80042e8:	4294      	cmp	r4, r2
 80042ea:	d811      	bhi.n	8004310 <pvPortMalloc+0x4c>
 80042ec:	42a3      	cmp	r3, r4
 80042ee:	d211      	bcs.n	8004314 <pvPortMalloc+0x50>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
 80042f0:	4a0b      	ldr	r2, [pc, #44]	; (8004320 <pvPortMalloc+0x5c>)
 80042f2:	6815      	ldr	r5, [r2, #0]
 80042f4:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
 80042f6:	4b0b      	ldr	r3, [pc, #44]	; (8004324 <pvPortMalloc+0x60>)
 80042f8:	601c      	str	r4, [r3, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80042fa:	f000 fe87 	bl	800500c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 80042fe:	b15d      	cbz	r5, 8004318 <pvPortMalloc+0x54>
		}
	}
	#endif

	return pvReturn;
}
 8004300:	4628      	mov	r0, r5
 8004302:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8004304:	4b08      	ldr	r3, [pc, #32]	; (8004328 <pvPortMalloc+0x64>)
 8004306:	f023 0307 	bic.w	r3, r3, #7
 800430a:	4a05      	ldr	r2, [pc, #20]	; (8004320 <pvPortMalloc+0x5c>)
 800430c:	6013      	str	r3, [r2, #0]
 800430e:	e7e6      	b.n	80042de <pvPortMalloc+0x1a>
void *pvReturn = NULL;
 8004310:	2500      	movs	r5, #0
 8004312:	e7f2      	b.n	80042fa <pvPortMalloc+0x36>
 8004314:	2500      	movs	r5, #0
 8004316:	e7f0      	b.n	80042fa <pvPortMalloc+0x36>
			vApplicationMallocFailedHook();
 8004318:	f001 fb98 	bl	8005a4c <vApplicationMallocFailedHook>
	return pvReturn;
 800431c:	e7f0      	b.n	8004300 <pvPortMalloc+0x3c>
 800431e:	bf00      	nop
 8004320:	200006a4 	.word	0x200006a4
 8004324:	200046a8 	.word	0x200046a8
 8004328:	200006b0 	.word	0x200006b0

0800432c <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
 800432c:	b140      	cbz	r0, 8004340 <vPortFree+0x14>
 800432e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004332:	f383 8811 	msr	BASEPRI, r3
 8004336:	f3bf 8f6f 	isb	sy
 800433a:	f3bf 8f4f 	dsb	sy
 800433e:	e7fe      	b.n	800433e <vPortFree+0x12>
 8004340:	4770      	bx	lr

08004342 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004342:	b510      	push	{r4, lr}
 8004344:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004346:	f7ff fe65 	bl	8004014 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800434a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800434c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800434e:	429a      	cmp	r2, r3
 8004350:	d004      	beq.n	800435c <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 8004352:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 8004354:	f7ff fe80 	bl	8004058 <vPortExitCritical>

	return xReturn;
}
 8004358:	4620      	mov	r0, r4
 800435a:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 800435c:	2401      	movs	r4, #1
 800435e:	e7f9      	b.n	8004354 <prvIsQueueFull+0x12>

08004360 <prvIsQueueEmpty>:
{
 8004360:	b510      	push	{r4, lr}
 8004362:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8004364:	f7ff fe56 	bl	8004014 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004368:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800436a:	b123      	cbz	r3, 8004376 <prvIsQueueEmpty+0x16>
			xReturn = pdFALSE;
 800436c:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800436e:	f7ff fe73 	bl	8004058 <vPortExitCritical>
}
 8004372:	4620      	mov	r0, r4
 8004374:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8004376:	2401      	movs	r4, #1
 8004378:	e7f9      	b.n	800436e <prvIsQueueEmpty+0xe>

0800437a <prvCopyDataToQueue>:
{
 800437a:	b570      	push	{r4, r5, r6, lr}
 800437c:	4604      	mov	r4, r0
 800437e:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004380:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004382:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004384:	b94a      	cbnz	r2, 800439a <prvCopyDataToQueue+0x20>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004386:	6803      	ldr	r3, [r0, #0]
 8004388:	bb53      	cbnz	r3, 80043e0 <prvCopyDataToQueue+0x66>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800438a:	6840      	ldr	r0, [r0, #4]
 800438c:	f001 f80e 	bl	80053ac <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8004390:	2300      	movs	r3, #0
 8004392:	6063      	str	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004394:	3501      	adds	r5, #1
 8004396:	63a5      	str	r5, [r4, #56]	; 0x38
}
 8004398:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 800439a:	b96e      	cbnz	r6, 80043b8 <prvCopyDataToQueue+0x3e>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800439c:	6880      	ldr	r0, [r0, #8]
 800439e:	f002 f8bb 	bl	8006518 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80043a2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80043a4:	68a3      	ldr	r3, [r4, #8]
 80043a6:	4413      	add	r3, r2
 80043a8:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80043aa:	6862      	ldr	r2, [r4, #4]
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d319      	bcc.n	80043e4 <prvCopyDataToQueue+0x6a>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80043b0:	6823      	ldr	r3, [r4, #0]
 80043b2:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 80043b4:	2000      	movs	r0, #0
 80043b6:	e7ed      	b.n	8004394 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043b8:	68c0      	ldr	r0, [r0, #12]
 80043ba:	f002 f8ad 	bl	8006518 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80043be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80043c0:	425b      	negs	r3, r3
 80043c2:	68e2      	ldr	r2, [r4, #12]
 80043c4:	441a      	add	r2, r3
 80043c6:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80043c8:	6821      	ldr	r1, [r4, #0]
 80043ca:	428a      	cmp	r2, r1
 80043cc:	d202      	bcs.n	80043d4 <prvCopyDataToQueue+0x5a>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80043ce:	6862      	ldr	r2, [r4, #4]
 80043d0:	4413      	add	r3, r2
 80043d2:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80043d4:	2e02      	cmp	r6, #2
 80043d6:	d107      	bne.n	80043e8 <prvCopyDataToQueue+0x6e>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80043d8:	b145      	cbz	r5, 80043ec <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 80043da:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
 80043dc:	2000      	movs	r0, #0
 80043de:	e7d9      	b.n	8004394 <prvCopyDataToQueue+0x1a>
 80043e0:	2000      	movs	r0, #0
 80043e2:	e7d7      	b.n	8004394 <prvCopyDataToQueue+0x1a>
 80043e4:	2000      	movs	r0, #0
 80043e6:	e7d5      	b.n	8004394 <prvCopyDataToQueue+0x1a>
 80043e8:	2000      	movs	r0, #0
 80043ea:	e7d3      	b.n	8004394 <prvCopyDataToQueue+0x1a>
 80043ec:	2000      	movs	r0, #0
 80043ee:	e7d1      	b.n	8004394 <prvCopyDataToQueue+0x1a>

080043f0 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80043f0:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80043f2:	b172      	cbz	r2, 8004412 <prvCopyDataFromQueue+0x22>
{
 80043f4:	b510      	push	{r4, lr}
 80043f6:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80043f8:	68c4      	ldr	r4, [r0, #12]
 80043fa:	4414      	add	r4, r2
 80043fc:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80043fe:	6840      	ldr	r0, [r0, #4]
 8004400:	4284      	cmp	r4, r0
 8004402:	d301      	bcc.n	8004408 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004404:	6818      	ldr	r0, [r3, #0]
 8004406:	60d8      	str	r0, [r3, #12]
 8004408:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800440a:	68d9      	ldr	r1, [r3, #12]
 800440c:	f002 f884 	bl	8006518 <memcpy>
 8004410:	bd10      	pop	{r4, pc}
 8004412:	4770      	bx	lr

08004414 <prvUnlockQueue>:
{
 8004414:	b538      	push	{r3, r4, r5, lr}
 8004416:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8004418:	f7ff fdfc 	bl	8004014 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800441c:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 8004420:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004422:	e001      	b.n	8004428 <prvUnlockQueue+0x14>
			--cTxLock;
 8004424:	3c01      	subs	r4, #1
 8004426:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004428:	2c00      	cmp	r4, #0
 800442a:	dd0a      	ble.n	8004442 <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800442c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800442e:	b143      	cbz	r3, 8004442 <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004430:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8004434:	f000 ff12 	bl	800525c <xTaskRemoveFromEventList>
 8004438:	2800      	cmp	r0, #0
 800443a:	d0f3      	beq.n	8004424 <prvUnlockQueue+0x10>
						vTaskMissedYield();
 800443c:	f000 ffa0 	bl	8005380 <vTaskMissedYield>
 8004440:	e7f0      	b.n	8004424 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 8004442:	23ff      	movs	r3, #255	; 0xff
 8004444:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
 8004448:	f7ff fe06 	bl	8004058 <vPortExitCritical>
	taskENTER_CRITICAL();
 800444c:	f7ff fde2 	bl	8004014 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8004450:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 8004454:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004456:	e001      	b.n	800445c <prvUnlockQueue+0x48>
				--cRxLock;
 8004458:	3c01      	subs	r4, #1
 800445a:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800445c:	2c00      	cmp	r4, #0
 800445e:	dd0a      	ble.n	8004476 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004460:	692b      	ldr	r3, [r5, #16]
 8004462:	b143      	cbz	r3, 8004476 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004464:	f105 0010 	add.w	r0, r5, #16
 8004468:	f000 fef8 	bl	800525c <xTaskRemoveFromEventList>
 800446c:	2800      	cmp	r0, #0
 800446e:	d0f3      	beq.n	8004458 <prvUnlockQueue+0x44>
					vTaskMissedYield();
 8004470:	f000 ff86 	bl	8005380 <vTaskMissedYield>
 8004474:	e7f0      	b.n	8004458 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 8004476:	23ff      	movs	r3, #255	; 0xff
 8004478:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
 800447c:	f7ff fdec 	bl	8004058 <vPortExitCritical>
 8004480:	bd38      	pop	{r3, r4, r5, pc}
	...

08004484 <xQueueGenericReset>:
{
 8004484:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8004486:	b330      	cbz	r0, 80044d6 <xQueueGenericReset+0x52>
 8004488:	4604      	mov	r4, r0
 800448a:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
 800448c:	f7ff fdc2 	bl	8004014 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004490:	6821      	ldr	r1, [r4, #0]
 8004492:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004494:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004496:	fb03 1002 	mla	r0, r3, r2, r1
 800449a:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800449c:	2000      	movs	r0, #0
 800449e:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80044a0:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80044a2:	3a01      	subs	r2, #1
 80044a4:	fb02 1303 	mla	r3, r2, r3, r1
 80044a8:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80044aa:	23ff      	movs	r3, #255	; 0xff
 80044ac:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80044b0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 80044b4:	b9c5      	cbnz	r5, 80044e8 <xQueueGenericReset+0x64>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80044b6:	6923      	ldr	r3, [r4, #16]
 80044b8:	b1f3      	cbz	r3, 80044f8 <xQueueGenericReset+0x74>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80044ba:	f104 0010 	add.w	r0, r4, #16
 80044be:	f000 fecd 	bl	800525c <xTaskRemoveFromEventList>
 80044c2:	b1c8      	cbz	r0, 80044f8 <xQueueGenericReset+0x74>
					queueYIELD_IF_USING_PREEMPTION();
 80044c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044c8:	4b0d      	ldr	r3, [pc, #52]	; (8004500 <xQueueGenericReset+0x7c>)
 80044ca:	601a      	str	r2, [r3, #0]
 80044cc:	f3bf 8f4f 	dsb	sy
 80044d0:	f3bf 8f6f 	isb	sy
 80044d4:	e010      	b.n	80044f8 <xQueueGenericReset+0x74>
 80044d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044da:	f383 8811 	msr	BASEPRI, r3
 80044de:	f3bf 8f6f 	isb	sy
 80044e2:	f3bf 8f4f 	dsb	sy
 80044e6:	e7fe      	b.n	80044e6 <xQueueGenericReset+0x62>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80044e8:	f104 0010 	add.w	r0, r4, #16
 80044ec:	f7ff fce1 	bl	8003eb2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80044f0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80044f4:	f7ff fcdd 	bl	8003eb2 <vListInitialise>
	taskEXIT_CRITICAL();
 80044f8:	f7ff fdae 	bl	8004058 <vPortExitCritical>
}
 80044fc:	2001      	movs	r0, #1
 80044fe:	bd38      	pop	{r3, r4, r5, pc}
 8004500:	e000ed04 	.word	0xe000ed04

08004504 <prvInitialiseNewQueue>:
{
 8004504:	b510      	push	{r4, lr}
 8004506:	9b02      	ldr	r3, [sp, #8]
	if( uxItemSize == ( UBaseType_t ) 0 )
 8004508:	460c      	mov	r4, r1
 800450a:	b139      	cbz	r1, 800451c <prvInitialiseNewQueue+0x18>
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800450c:	601a      	str	r2, [r3, #0]
	pxNewQueue->uxLength = uxQueueLength;
 800450e:	63d8      	str	r0, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004510:	641c      	str	r4, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004512:	2101      	movs	r1, #1
 8004514:	4618      	mov	r0, r3
 8004516:	f7ff ffb5 	bl	8004484 <xQueueGenericReset>
 800451a:	bd10      	pop	{r4, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800451c:	601b      	str	r3, [r3, #0]
 800451e:	e7f6      	b.n	800450e <prvInitialiseNewQueue+0xa>

08004520 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004520:	b940      	cbnz	r0, 8004534 <xQueueGenericCreateStatic+0x14>
 8004522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004526:	f383 8811 	msr	BASEPRI, r3
 800452a:	f3bf 8f6f 	isb	sy
 800452e:	f3bf 8f4f 	dsb	sy
 8004532:	e7fe      	b.n	8004532 <xQueueGenericCreateStatic+0x12>
	{
 8004534:	b510      	push	{r4, lr}
 8004536:	b084      	sub	sp, #16
 8004538:	4604      	mov	r4, r0
		configASSERT( pxStaticQueue != NULL );
 800453a:	b163      	cbz	r3, 8004556 <xQueueGenericCreateStatic+0x36>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800453c:	b1a2      	cbz	r2, 8004568 <xQueueGenericCreateStatic+0x48>
 800453e:	b1a9      	cbz	r1, 800456c <xQueueGenericCreateStatic+0x4c>
 8004540:	2001      	movs	r0, #1
 8004542:	b9a8      	cbnz	r0, 8004570 <xQueueGenericCreateStatic+0x50>
 8004544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004548:	f383 8811 	msr	BASEPRI, r3
 800454c:	f3bf 8f6f 	isb	sy
 8004550:	f3bf 8f4f 	dsb	sy
 8004554:	e7fe      	b.n	8004554 <xQueueGenericCreateStatic+0x34>
 8004556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800455a:	f383 8811 	msr	BASEPRI, r3
 800455e:	f3bf 8f6f 	isb	sy
 8004562:	f3bf 8f4f 	dsb	sy
 8004566:	e7fe      	b.n	8004566 <xQueueGenericCreateStatic+0x46>
 8004568:	2001      	movs	r0, #1
 800456a:	e7ea      	b.n	8004542 <xQueueGenericCreateStatic+0x22>
 800456c:	2000      	movs	r0, #0
 800456e:	e7e8      	b.n	8004542 <xQueueGenericCreateStatic+0x22>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004570:	b90a      	cbnz	r2, 8004576 <xQueueGenericCreateStatic+0x56>
 8004572:	b101      	cbz	r1, 8004576 <xQueueGenericCreateStatic+0x56>
 8004574:	2000      	movs	r0, #0
 8004576:	b940      	cbnz	r0, 800458a <xQueueGenericCreateStatic+0x6a>
 8004578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800457c:	f383 8811 	msr	BASEPRI, r3
 8004580:	f3bf 8f6f 	isb	sy
 8004584:	f3bf 8f4f 	dsb	sy
 8004588:	e7fe      	b.n	8004588 <xQueueGenericCreateStatic+0x68>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800458a:	2048      	movs	r0, #72	; 0x48
 800458c:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 800458e:	9803      	ldr	r0, [sp, #12]
 8004590:	2848      	cmp	r0, #72	; 0x48
 8004592:	d008      	beq.n	80045a6 <xQueueGenericCreateStatic+0x86>
 8004594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004598:	f383 8811 	msr	BASEPRI, r3
 800459c:	f3bf 8f6f 	isb	sy
 80045a0:	f3bf 8f4f 	dsb	sy
 80045a4:	e7fe      	b.n	80045a4 <xQueueGenericCreateStatic+0x84>
 80045a6:	4620      	mov	r0, r4
 80045a8:	461c      	mov	r4, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80045aa:	2301      	movs	r3, #1
 80045ac:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80045b0:	9400      	str	r4, [sp, #0]
 80045b2:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80045b6:	f7ff ffa5 	bl	8004504 <prvInitialiseNewQueue>
	}
 80045ba:	4620      	mov	r0, r4
 80045bc:	b004      	add	sp, #16
 80045be:	bd10      	pop	{r4, pc}

080045c0 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80045c0:	b940      	cbnz	r0, 80045d4 <xQueueGenericCreate+0x14>
 80045c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045c6:	f383 8811 	msr	BASEPRI, r3
 80045ca:	f3bf 8f6f 	isb	sy
 80045ce:	f3bf 8f4f 	dsb	sy
 80045d2:	e7fe      	b.n	80045d2 <xQueueGenericCreate+0x12>
	{
 80045d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045d6:	b083      	sub	sp, #12
 80045d8:	4606      	mov	r6, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
 80045da:	b111      	cbz	r1, 80045e2 <xQueueGenericCreate+0x22>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045dc:	fb01 f000 	mul.w	r0, r1, r0
 80045e0:	e000      	b.n	80045e4 <xQueueGenericCreate+0x24>
			xQueueSizeInBytes = ( size_t ) 0;
 80045e2:	2000      	movs	r0, #0
 80045e4:	4617      	mov	r7, r2
 80045e6:	460c      	mov	r4, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80045e8:	3048      	adds	r0, #72	; 0x48
 80045ea:	f7ff fe6b 	bl	80042c4 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80045ee:	4605      	mov	r5, r0
 80045f0:	b150      	cbz	r0, 8004608 <xQueueGenericCreate+0x48>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80045f2:	2300      	movs	r3, #0
 80045f4:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80045f8:	9000      	str	r0, [sp, #0]
 80045fa:	463b      	mov	r3, r7
 80045fc:	f100 0248 	add.w	r2, r0, #72	; 0x48
 8004600:	4621      	mov	r1, r4
 8004602:	4630      	mov	r0, r6
 8004604:	f7ff ff7e 	bl	8004504 <prvInitialiseNewQueue>
	}
 8004608:	4628      	mov	r0, r5
 800460a:	b003      	add	sp, #12
 800460c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004610 <xQueueGenericSend>:
{
 8004610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004612:	b085      	sub	sp, #20
 8004614:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8004616:	b160      	cbz	r0, 8004632 <xQueueGenericSend+0x22>
 8004618:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800461a:	b199      	cbz	r1, 8004644 <xQueueGenericSend+0x34>
 800461c:	2501      	movs	r5, #1
 800461e:	b9bd      	cbnz	r5, 8004650 <xQueueGenericSend+0x40>
 8004620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004624:	f383 8811 	msr	BASEPRI, r3
 8004628:	f3bf 8f6f 	isb	sy
 800462c:	f3bf 8f4f 	dsb	sy
 8004630:	e7fe      	b.n	8004630 <xQueueGenericSend+0x20>
 8004632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004636:	f383 8811 	msr	BASEPRI, r3
 800463a:	f3bf 8f6f 	isb	sy
 800463e:	f3bf 8f4f 	dsb	sy
 8004642:	e7fe      	b.n	8004642 <xQueueGenericSend+0x32>
 8004644:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004646:	b90a      	cbnz	r2, 800464c <xQueueGenericSend+0x3c>
 8004648:	2501      	movs	r5, #1
 800464a:	e7e8      	b.n	800461e <xQueueGenericSend+0xe>
 800464c:	2500      	movs	r5, #0
 800464e:	e7e6      	b.n	800461e <xQueueGenericSend+0xe>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004650:	2b02      	cmp	r3, #2
 8004652:	d009      	beq.n	8004668 <xQueueGenericSend+0x58>
 8004654:	b96d      	cbnz	r5, 8004672 <xQueueGenericSend+0x62>
 8004656:	f04f 0350 	mov.w	r3, #80	; 0x50
 800465a:	f383 8811 	msr	BASEPRI, r3
 800465e:	f3bf 8f6f 	isb	sy
 8004662:	f3bf 8f4f 	dsb	sy
 8004666:	e7fe      	b.n	8004666 <xQueueGenericSend+0x56>
 8004668:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800466a:	2a01      	cmp	r2, #1
 800466c:	d0f2      	beq.n	8004654 <xQueueGenericSend+0x44>
 800466e:	2500      	movs	r5, #0
 8004670:	e7f0      	b.n	8004654 <xQueueGenericSend+0x44>
 8004672:	461e      	mov	r6, r3
 8004674:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004676:	f000 fe89 	bl	800538c <xTaskGetSchedulerState>
 800467a:	b910      	cbnz	r0, 8004682 <xQueueGenericSend+0x72>
 800467c:	9b01      	ldr	r3, [sp, #4]
 800467e:	b103      	cbz	r3, 8004682 <xQueueGenericSend+0x72>
 8004680:	2500      	movs	r5, #0
 8004682:	b945      	cbnz	r5, 8004696 <xQueueGenericSend+0x86>
 8004684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004688:	f383 8811 	msr	BASEPRI, r3
 800468c:	f3bf 8f6f 	isb	sy
 8004690:	f3bf 8f4f 	dsb	sy
 8004694:	e7fe      	b.n	8004694 <xQueueGenericSend+0x84>
 8004696:	2500      	movs	r5, #0
 8004698:	e02c      	b.n	80046f4 <xQueueGenericSend+0xe4>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800469a:	4632      	mov	r2, r6
 800469c:	4639      	mov	r1, r7
 800469e:	4620      	mov	r0, r4
 80046a0:	f7ff fe6b 	bl	800437a <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80046a6:	b18b      	cbz	r3, 80046cc <xQueueGenericSend+0xbc>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046a8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80046ac:	f000 fdd6 	bl	800525c <xTaskRemoveFromEventList>
 80046b0:	b138      	cbz	r0, 80046c2 <xQueueGenericSend+0xb2>
							queueYIELD_IF_USING_PREEMPTION();
 80046b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046b6:	4b37      	ldr	r3, [pc, #220]	; (8004794 <xQueueGenericSend+0x184>)
 80046b8:	601a      	str	r2, [r3, #0]
 80046ba:	f3bf 8f4f 	dsb	sy
 80046be:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80046c2:	f7ff fcc9 	bl	8004058 <vPortExitCritical>
				return pdPASS;
 80046c6:	2001      	movs	r0, #1
}
 80046c8:	b005      	add	sp, #20
 80046ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
					else if( xYieldRequired != pdFALSE )
 80046cc:	2800      	cmp	r0, #0
 80046ce:	d0f8      	beq.n	80046c2 <xQueueGenericSend+0xb2>
						queueYIELD_IF_USING_PREEMPTION();
 80046d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046d4:	4b2f      	ldr	r3, [pc, #188]	; (8004794 <xQueueGenericSend+0x184>)
 80046d6:	601a      	str	r2, [r3, #0]
 80046d8:	f3bf 8f4f 	dsb	sy
 80046dc:	f3bf 8f6f 	isb	sy
 80046e0:	e7ef      	b.n	80046c2 <xQueueGenericSend+0xb2>
					taskEXIT_CRITICAL();
 80046e2:	f7ff fcb9 	bl	8004058 <vPortExitCritical>
					return errQUEUE_FULL;
 80046e6:	2000      	movs	r0, #0
 80046e8:	e7ee      	b.n	80046c8 <xQueueGenericSend+0xb8>
				prvUnlockQueue( pxQueue );
 80046ea:	4620      	mov	r0, r4
 80046ec:	f7ff fe92 	bl	8004414 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80046f0:	f000 fc8c 	bl	800500c <xTaskResumeAll>
		taskENTER_CRITICAL();
 80046f4:	f7ff fc8e 	bl	8004014 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80046f8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80046fa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d3cc      	bcc.n	800469a <xQueueGenericSend+0x8a>
 8004700:	2e02      	cmp	r6, #2
 8004702:	d0ca      	beq.n	800469a <xQueueGenericSend+0x8a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8004704:	9b01      	ldr	r3, [sp, #4]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d0eb      	beq.n	80046e2 <xQueueGenericSend+0xd2>
				else if( xEntryTimeSet == pdFALSE )
 800470a:	b91d      	cbnz	r5, 8004714 <xQueueGenericSend+0x104>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800470c:	a802      	add	r0, sp, #8
 800470e:	f000 fdeb 	bl	80052e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004712:	2501      	movs	r5, #1
		taskEXIT_CRITICAL();
 8004714:	f7ff fca0 	bl	8004058 <vPortExitCritical>
		vTaskSuspendAll();
 8004718:	f000 fbda 	bl	8004ed0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800471c:	f7ff fc7a 	bl	8004014 <vPortEnterCritical>
 8004720:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004724:	b25b      	sxtb	r3, r3
 8004726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800472a:	d102      	bne.n	8004732 <xQueueGenericSend+0x122>
 800472c:	2300      	movs	r3, #0
 800472e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004732:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004736:	b25b      	sxtb	r3, r3
 8004738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800473c:	d102      	bne.n	8004744 <xQueueGenericSend+0x134>
 800473e:	2300      	movs	r3, #0
 8004740:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004744:	f7ff fc88 	bl	8004058 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004748:	a901      	add	r1, sp, #4
 800474a:	a802      	add	r0, sp, #8
 800474c:	f000 fdd8 	bl	8005300 <xTaskCheckForTimeOut>
 8004750:	b9c8      	cbnz	r0, 8004786 <xQueueGenericSend+0x176>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004752:	4620      	mov	r0, r4
 8004754:	f7ff fdf5 	bl	8004342 <prvIsQueueFull>
 8004758:	2800      	cmp	r0, #0
 800475a:	d0c6      	beq.n	80046ea <xQueueGenericSend+0xda>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800475c:	9901      	ldr	r1, [sp, #4]
 800475e:	f104 0010 	add.w	r0, r4, #16
 8004762:	f000 fd47 	bl	80051f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004766:	4620      	mov	r0, r4
 8004768:	f7ff fe54 	bl	8004414 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800476c:	f000 fc4e 	bl	800500c <xTaskResumeAll>
 8004770:	2800      	cmp	r0, #0
 8004772:	d1bf      	bne.n	80046f4 <xQueueGenericSend+0xe4>
					portYIELD_WITHIN_API();
 8004774:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004778:	4b06      	ldr	r3, [pc, #24]	; (8004794 <xQueueGenericSend+0x184>)
 800477a:	601a      	str	r2, [r3, #0]
 800477c:	f3bf 8f4f 	dsb	sy
 8004780:	f3bf 8f6f 	isb	sy
 8004784:	e7b6      	b.n	80046f4 <xQueueGenericSend+0xe4>
			prvUnlockQueue( pxQueue );
 8004786:	4620      	mov	r0, r4
 8004788:	f7ff fe44 	bl	8004414 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800478c:	f000 fc3e 	bl	800500c <xTaskResumeAll>
			return errQUEUE_FULL;
 8004790:	2000      	movs	r0, #0
 8004792:	e799      	b.n	80046c8 <xQueueGenericSend+0xb8>
 8004794:	e000ed04 	.word	0xe000ed04

08004798 <xQueueGenericSendFromISR>:
{
 8004798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 800479c:	b160      	cbz	r0, 80047b8 <xQueueGenericSendFromISR+0x20>
 800479e:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80047a0:	b199      	cbz	r1, 80047ca <xQueueGenericSendFromISR+0x32>
 80047a2:	2001      	movs	r0, #1
 80047a4:	b9b8      	cbnz	r0, 80047d6 <xQueueGenericSendFromISR+0x3e>
 80047a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047aa:	f383 8811 	msr	BASEPRI, r3
 80047ae:	f3bf 8f6f 	isb	sy
 80047b2:	f3bf 8f4f 	dsb	sy
 80047b6:	e7fe      	b.n	80047b6 <xQueueGenericSendFromISR+0x1e>
 80047b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047bc:	f383 8811 	msr	BASEPRI, r3
 80047c0:	f3bf 8f6f 	isb	sy
 80047c4:	f3bf 8f4f 	dsb	sy
 80047c8:	e7fe      	b.n	80047c8 <xQueueGenericSendFromISR+0x30>
 80047ca:	6c00      	ldr	r0, [r0, #64]	; 0x40
 80047cc:	b908      	cbnz	r0, 80047d2 <xQueueGenericSendFromISR+0x3a>
 80047ce:	2001      	movs	r0, #1
 80047d0:	e7e8      	b.n	80047a4 <xQueueGenericSendFromISR+0xc>
 80047d2:	2000      	movs	r0, #0
 80047d4:	e7e6      	b.n	80047a4 <xQueueGenericSendFromISR+0xc>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80047d6:	2b02      	cmp	r3, #2
 80047d8:	d009      	beq.n	80047ee <xQueueGenericSendFromISR+0x56>
 80047da:	b968      	cbnz	r0, 80047f8 <xQueueGenericSendFromISR+0x60>
 80047dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e0:	f383 8811 	msr	BASEPRI, r3
 80047e4:	f3bf 8f6f 	isb	sy
 80047e8:	f3bf 8f4f 	dsb	sy
 80047ec:	e7fe      	b.n	80047ec <xQueueGenericSendFromISR+0x54>
 80047ee:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 80047f0:	2d01      	cmp	r5, #1
 80047f2:	d0f2      	beq.n	80047da <xQueueGenericSendFromISR+0x42>
 80047f4:	2000      	movs	r0, #0
 80047f6:	e7f0      	b.n	80047da <xQueueGenericSendFromISR+0x42>
 80047f8:	461f      	mov	r7, r3
 80047fa:	4690      	mov	r8, r2
 80047fc:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80047fe:	f7ff fd33 	bl	8004268 <vPortValidateInterruptPriority>
	__asm volatile
 8004802:	f3ef 8611 	mrs	r6, BASEPRI
 8004806:	f04f 0350 	mov.w	r3, #80	; 0x50
 800480a:	f383 8811 	msr	BASEPRI, r3
 800480e:	f3bf 8f6f 	isb	sy
 8004812:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004816:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004818:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800481a:	429a      	cmp	r2, r3
 800481c:	d301      	bcc.n	8004822 <xQueueGenericSendFromISR+0x8a>
 800481e:	2f02      	cmp	r7, #2
 8004820:	d121      	bne.n	8004866 <xQueueGenericSendFromISR+0xce>
			const int8_t cTxLock = pxQueue->cTxLock;
 8004822:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8004826:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004828:	463a      	mov	r2, r7
 800482a:	4649      	mov	r1, r9
 800482c:	4620      	mov	r0, r4
 800482e:	f7ff fda4 	bl	800437a <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8004832:	f1b5 3fff 	cmp.w	r5, #4294967295
 8004836:	d110      	bne.n	800485a <xQueueGenericSendFromISR+0xc2>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004838:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800483a:	b1b3      	cbz	r3, 800486a <xQueueGenericSendFromISR+0xd2>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800483c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004840:	f000 fd0c 	bl	800525c <xTaskRemoveFromEventList>
 8004844:	b198      	cbz	r0, 800486e <xQueueGenericSendFromISR+0xd6>
							if( pxHigherPriorityTaskWoken != NULL )
 8004846:	f1b8 0f00 	cmp.w	r8, #0
 800484a:	d012      	beq.n	8004872 <xQueueGenericSendFromISR+0xda>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800484c:	2001      	movs	r0, #1
 800484e:	f8c8 0000 	str.w	r0, [r8]
	__asm volatile
 8004852:	f386 8811 	msr	BASEPRI, r6
}
 8004856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800485a:	1c6b      	adds	r3, r5, #1
 800485c:	b25b      	sxtb	r3, r3
 800485e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
 8004862:	2001      	movs	r0, #1
 8004864:	e7f5      	b.n	8004852 <xQueueGenericSendFromISR+0xba>
			xReturn = errQUEUE_FULL;
 8004866:	2000      	movs	r0, #0
 8004868:	e7f3      	b.n	8004852 <xQueueGenericSendFromISR+0xba>
			xReturn = pdPASS;
 800486a:	2001      	movs	r0, #1
 800486c:	e7f1      	b.n	8004852 <xQueueGenericSendFromISR+0xba>
 800486e:	2001      	movs	r0, #1
 8004870:	e7ef      	b.n	8004852 <xQueueGenericSendFromISR+0xba>
 8004872:	2001      	movs	r0, #1
 8004874:	e7ed      	b.n	8004852 <xQueueGenericSendFromISR+0xba>
	...

08004878 <xQueueReceive>:
{
 8004878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800487a:	b085      	sub	sp, #20
 800487c:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 800487e:	b160      	cbz	r0, 800489a <xQueueReceive+0x22>
 8004880:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004882:	b199      	cbz	r1, 80048ac <xQueueReceive+0x34>
 8004884:	2501      	movs	r5, #1
 8004886:	b9bd      	cbnz	r5, 80048b8 <xQueueReceive+0x40>
	__asm volatile
 8004888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800488c:	f383 8811 	msr	BASEPRI, r3
 8004890:	f3bf 8f6f 	isb	sy
 8004894:	f3bf 8f4f 	dsb	sy
 8004898:	e7fe      	b.n	8004898 <xQueueReceive+0x20>
 800489a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800489e:	f383 8811 	msr	BASEPRI, r3
 80048a2:	f3bf 8f6f 	isb	sy
 80048a6:	f3bf 8f4f 	dsb	sy
 80048aa:	e7fe      	b.n	80048aa <xQueueReceive+0x32>
 80048ac:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80048ae:	b90b      	cbnz	r3, 80048b4 <xQueueReceive+0x3c>
 80048b0:	2501      	movs	r5, #1
 80048b2:	e7e8      	b.n	8004886 <xQueueReceive+0xe>
 80048b4:	2500      	movs	r5, #0
 80048b6:	e7e6      	b.n	8004886 <xQueueReceive+0xe>
 80048b8:	460e      	mov	r6, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80048ba:	f000 fd67 	bl	800538c <xTaskGetSchedulerState>
 80048be:	b910      	cbnz	r0, 80048c6 <xQueueReceive+0x4e>
 80048c0:	9b01      	ldr	r3, [sp, #4]
 80048c2:	b103      	cbz	r3, 80048c6 <xQueueReceive+0x4e>
 80048c4:	2500      	movs	r5, #0
 80048c6:	b945      	cbnz	r5, 80048da <xQueueReceive+0x62>
 80048c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048cc:	f383 8811 	msr	BASEPRI, r3
 80048d0:	f3bf 8f6f 	isb	sy
 80048d4:	f3bf 8f4f 	dsb	sy
 80048d8:	e7fe      	b.n	80048d8 <xQueueReceive+0x60>
 80048da:	2700      	movs	r7, #0
 80048dc:	e02f      	b.n	800493e <xQueueReceive+0xc6>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80048de:	4631      	mov	r1, r6
 80048e0:	4620      	mov	r0, r4
 80048e2:	f7ff fd85 	bl	80043f0 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80048e6:	3d01      	subs	r5, #1
 80048e8:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80048ea:	6923      	ldr	r3, [r4, #16]
 80048ec:	b163      	cbz	r3, 8004908 <xQueueReceive+0x90>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80048ee:	f104 0010 	add.w	r0, r4, #16
 80048f2:	f000 fcb3 	bl	800525c <xTaskRemoveFromEventList>
 80048f6:	b138      	cbz	r0, 8004908 <xQueueReceive+0x90>
						queueYIELD_IF_USING_PREEMPTION();
 80048f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048fc:	4b34      	ldr	r3, [pc, #208]	; (80049d0 <xQueueReceive+0x158>)
 80048fe:	601a      	str	r2, [r3, #0]
 8004900:	f3bf 8f4f 	dsb	sy
 8004904:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8004908:	f7ff fba6 	bl	8004058 <vPortExitCritical>
				return pdPASS;
 800490c:	2001      	movs	r0, #1
}
 800490e:	b005      	add	sp, #20
 8004910:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
 8004912:	f7ff fba1 	bl	8004058 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8004916:	2000      	movs	r0, #0
 8004918:	e7f9      	b.n	800490e <xQueueReceive+0x96>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800491a:	a802      	add	r0, sp, #8
 800491c:	f000 fce4 	bl	80052e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004920:	2701      	movs	r7, #1
 8004922:	e016      	b.n	8004952 <xQueueReceive+0xda>
		prvLockQueue( pxQueue );
 8004924:	2300      	movs	r3, #0
 8004926:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800492a:	e01e      	b.n	800496a <xQueueReceive+0xf2>
 800492c:	2300      	movs	r3, #0
 800492e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004932:	e020      	b.n	8004976 <xQueueReceive+0xfe>
				prvUnlockQueue( pxQueue );
 8004934:	4620      	mov	r0, r4
 8004936:	f7ff fd6d 	bl	8004414 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800493a:	f000 fb67 	bl	800500c <xTaskResumeAll>
		taskENTER_CRITICAL();
 800493e:	f7ff fb69 	bl	8004014 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004942:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004944:	2d00      	cmp	r5, #0
 8004946:	d1ca      	bne.n	80048de <xQueueReceive+0x66>
				if( xTicksToWait == ( TickType_t ) 0 )
 8004948:	9b01      	ldr	r3, [sp, #4]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d0e1      	beq.n	8004912 <xQueueReceive+0x9a>
				else if( xEntryTimeSet == pdFALSE )
 800494e:	2f00      	cmp	r7, #0
 8004950:	d0e3      	beq.n	800491a <xQueueReceive+0xa2>
		taskEXIT_CRITICAL();
 8004952:	f7ff fb81 	bl	8004058 <vPortExitCritical>
		vTaskSuspendAll();
 8004956:	f000 fabb 	bl	8004ed0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800495a:	f7ff fb5b 	bl	8004014 <vPortEnterCritical>
 800495e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004962:	b25b      	sxtb	r3, r3
 8004964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004968:	d0dc      	beq.n	8004924 <xQueueReceive+0xac>
 800496a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800496e:	b25b      	sxtb	r3, r3
 8004970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004974:	d0da      	beq.n	800492c <xQueueReceive+0xb4>
 8004976:	f7ff fb6f 	bl	8004058 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800497a:	a901      	add	r1, sp, #4
 800497c:	a802      	add	r0, sp, #8
 800497e:	f000 fcbf 	bl	8005300 <xTaskCheckForTimeOut>
 8004982:	b9c8      	cbnz	r0, 80049b8 <xQueueReceive+0x140>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004984:	4620      	mov	r0, r4
 8004986:	f7ff fceb 	bl	8004360 <prvIsQueueEmpty>
 800498a:	2800      	cmp	r0, #0
 800498c:	d0d2      	beq.n	8004934 <xQueueReceive+0xbc>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800498e:	9901      	ldr	r1, [sp, #4]
 8004990:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004994:	f000 fc2e 	bl	80051f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004998:	4620      	mov	r0, r4
 800499a:	f7ff fd3b 	bl	8004414 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800499e:	f000 fb35 	bl	800500c <xTaskResumeAll>
 80049a2:	2800      	cmp	r0, #0
 80049a4:	d1cb      	bne.n	800493e <xQueueReceive+0xc6>
					portYIELD_WITHIN_API();
 80049a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049aa:	4b09      	ldr	r3, [pc, #36]	; (80049d0 <xQueueReceive+0x158>)
 80049ac:	601a      	str	r2, [r3, #0]
 80049ae:	f3bf 8f4f 	dsb	sy
 80049b2:	f3bf 8f6f 	isb	sy
 80049b6:	e7c2      	b.n	800493e <xQueueReceive+0xc6>
			prvUnlockQueue( pxQueue );
 80049b8:	4620      	mov	r0, r4
 80049ba:	f7ff fd2b 	bl	8004414 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80049be:	f000 fb25 	bl	800500c <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80049c2:	4620      	mov	r0, r4
 80049c4:	f7ff fccc 	bl	8004360 <prvIsQueueEmpty>
 80049c8:	2800      	cmp	r0, #0
 80049ca:	d0b8      	beq.n	800493e <xQueueReceive+0xc6>
				return errQUEUE_EMPTY;
 80049cc:	2000      	movs	r0, #0
 80049ce:	e79e      	b.n	800490e <xQueueReceive+0x96>
 80049d0:	e000ed04 	.word	0xe000ed04

080049d4 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80049d4:	2300      	movs	r3, #0
 80049d6:	2b07      	cmp	r3, #7
 80049d8:	d80c      	bhi.n	80049f4 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80049da:	4a07      	ldr	r2, [pc, #28]	; (80049f8 <vQueueAddToRegistry+0x24>)
 80049dc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80049e0:	b10a      	cbz	r2, 80049e6 <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80049e2:	3301      	adds	r3, #1
 80049e4:	e7f7      	b.n	80049d6 <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80049e6:	4a04      	ldr	r2, [pc, #16]	; (80049f8 <vQueueAddToRegistry+0x24>)
 80049e8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80049ec:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80049f0:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80049f2:	4770      	bx	lr
 80049f4:	4770      	bx	lr
 80049f6:	bf00      	nop
 80049f8:	2000504c 	.word	0x2000504c

080049fc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80049fc:	b570      	push	{r4, r5, r6, lr}
 80049fe:	4604      	mov	r4, r0
 8004a00:	460d      	mov	r5, r1
 8004a02:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004a04:	f7ff fb06 	bl	8004014 <vPortEnterCritical>
 8004a08:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004a0c:	b25b      	sxtb	r3, r3
 8004a0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a12:	d00d      	beq.n	8004a30 <vQueueWaitForMessageRestricted+0x34>
 8004a14:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004a18:	b25b      	sxtb	r3, r3
 8004a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a1e:	d00b      	beq.n	8004a38 <vQueueWaitForMessageRestricted+0x3c>
 8004a20:	f7ff fb1a 	bl	8004058 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004a24:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004a26:	b15b      	cbz	r3, 8004a40 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004a28:	4620      	mov	r0, r4
 8004a2a:	f7ff fcf3 	bl	8004414 <prvUnlockQueue>
 8004a2e:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 8004a30:	2300      	movs	r3, #0
 8004a32:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004a36:	e7ed      	b.n	8004a14 <vQueueWaitForMessageRestricted+0x18>
 8004a38:	2300      	movs	r3, #0
 8004a3a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004a3e:	e7ef      	b.n	8004a20 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004a40:	4632      	mov	r2, r6
 8004a42:	4629      	mov	r1, r5
 8004a44:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004a48:	f000 fbec 	bl	8005224 <vTaskPlaceOnEventListRestricted>
 8004a4c:	e7ec      	b.n	8004a28 <vQueueWaitForMessageRestricted+0x2c>
	...

08004a50 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a50:	4b0a      	ldr	r3, [pc, #40]	; (8004a7c <prvResetNextTaskUnblockTime+0x2c>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	b94b      	cbnz	r3, 8004a6c <prvResetNextTaskUnblockTime+0x1c>
 8004a58:	2301      	movs	r3, #1
 8004a5a:	b94b      	cbnz	r3, 8004a70 <prvResetNextTaskUnblockTime+0x20>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004a5c:	4b07      	ldr	r3, [pc, #28]	; (8004a7c <prvResetNextTaskUnblockTime+0x2c>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004a64:	685a      	ldr	r2, [r3, #4]
 8004a66:	4b06      	ldr	r3, [pc, #24]	; (8004a80 <prvResetNextTaskUnblockTime+0x30>)
 8004a68:	601a      	str	r2, [r3, #0]
 8004a6a:	4770      	bx	lr
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	e7f4      	b.n	8004a5a <prvResetNextTaskUnblockTime+0xa>
		xNextTaskUnblockTime = portMAX_DELAY;
 8004a70:	f04f 32ff 	mov.w	r2, #4294967295
 8004a74:	4b02      	ldr	r3, [pc, #8]	; (8004a80 <prvResetNextTaskUnblockTime+0x30>)
 8004a76:	601a      	str	r2, [r3, #0]
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop
 8004a7c:	200046b0 	.word	0x200046b0
 8004a80:	20004784 	.word	0x20004784

08004a84 <prvInitialiseNewTask>:
{
 8004a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a88:	4680      	mov	r8, r0
 8004a8a:	4699      	mov	r9, r3
 8004a8c:	9d08      	ldr	r5, [sp, #32]
 8004a8e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8004a90:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004a92:	6b26      	ldr	r6, [r4, #48]	; 0x30
 8004a94:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8004a98:	3a01      	subs	r2, #1
 8004a9a:	eb06 0682 	add.w	r6, r6, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004a9e:	f026 0607 	bic.w	r6, r6, #7
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	2b0f      	cmp	r3, #15
 8004aa6:	d807      	bhi.n	8004ab8 <prvInitialiseNewTask+0x34>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004aa8:	5cc8      	ldrb	r0, [r1, r3]
 8004aaa:	18e2      	adds	r2, r4, r3
 8004aac:	f882 0034 	strb.w	r0, [r2, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
 8004ab0:	5cca      	ldrb	r2, [r1, r3]
 8004ab2:	b10a      	cbz	r2, 8004ab8 <prvInitialiseNewTask+0x34>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004ab4:	3301      	adds	r3, #1
 8004ab6:	e7f5      	b.n	8004aa4 <prvInitialiseNewTask+0x20>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004ab8:	2300      	movs	r3, #0
 8004aba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004abe:	2d06      	cmp	r5, #6
 8004ac0:	d900      	bls.n	8004ac4 <prvInitialiseNewTask+0x40>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004ac2:	2506      	movs	r5, #6
	pxNewTCB->uxPriority = uxPriority;
 8004ac4:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8004ac6:	6465      	str	r5, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004ac8:	f04f 0a00 	mov.w	sl, #0
 8004acc:	f8c4 a048 	str.w	sl, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004ad0:	1d20      	adds	r0, r4, #4
 8004ad2:	f7ff f9f9 	bl	8003ec8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004ad6:	f104 0018 	add.w	r0, r4, #24
 8004ada:	f7ff f9f5 	bl	8003ec8 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004ade:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ae0:	f1c5 0507 	rsb	r5, r5, #7
 8004ae4:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004ae6:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8004ae8:	f8c4 a04c 	str.w	sl, [r4, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004aec:	f884 a050 	strb.w	sl, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004af0:	464a      	mov	r2, r9
 8004af2:	4641      	mov	r1, r8
 8004af4:	4630      	mov	r0, r6
 8004af6:	f7ff fa63 	bl	8003fc0 <pxPortInitialiseStack>
 8004afa:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8004afc:	b107      	cbz	r7, 8004b00 <prvInitialiseNewTask+0x7c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004afe:	603c      	str	r4, [r7, #0]
 8004b00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004b04 <prvInitialiseTaskLists>:
{
 8004b04:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004b06:	2400      	movs	r4, #0
 8004b08:	e007      	b.n	8004b1a <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004b0a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8004b0e:	0093      	lsls	r3, r2, #2
 8004b10:	480e      	ldr	r0, [pc, #56]	; (8004b4c <prvInitialiseTaskLists+0x48>)
 8004b12:	4418      	add	r0, r3
 8004b14:	f7ff f9cd 	bl	8003eb2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004b18:	3401      	adds	r4, #1
 8004b1a:	2c06      	cmp	r4, #6
 8004b1c:	d9f5      	bls.n	8004b0a <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 8004b1e:	4d0c      	ldr	r5, [pc, #48]	; (8004b50 <prvInitialiseTaskLists+0x4c>)
 8004b20:	4628      	mov	r0, r5
 8004b22:	f7ff f9c6 	bl	8003eb2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004b26:	4c0b      	ldr	r4, [pc, #44]	; (8004b54 <prvInitialiseTaskLists+0x50>)
 8004b28:	4620      	mov	r0, r4
 8004b2a:	f7ff f9c2 	bl	8003eb2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004b2e:	480a      	ldr	r0, [pc, #40]	; (8004b58 <prvInitialiseTaskLists+0x54>)
 8004b30:	f7ff f9bf 	bl	8003eb2 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8004b34:	4809      	ldr	r0, [pc, #36]	; (8004b5c <prvInitialiseTaskLists+0x58>)
 8004b36:	f7ff f9bc 	bl	8003eb2 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8004b3a:	4809      	ldr	r0, [pc, #36]	; (8004b60 <prvInitialiseTaskLists+0x5c>)
 8004b3c:	f7ff f9b9 	bl	8003eb2 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8004b40:	4b08      	ldr	r3, [pc, #32]	; (8004b64 <prvInitialiseTaskLists+0x60>)
 8004b42:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004b44:	4b08      	ldr	r3, [pc, #32]	; (8004b68 <prvInitialiseTaskLists+0x64>)
 8004b46:	601c      	str	r4, [r3, #0]
 8004b48:	bd38      	pop	{r3, r4, r5, pc}
 8004b4a:	bf00      	nop
 8004b4c:	200046b8 	.word	0x200046b8
 8004b50:	2000475c 	.word	0x2000475c
 8004b54:	20004770 	.word	0x20004770
 8004b58:	2000478c 	.word	0x2000478c
 8004b5c:	200047b8 	.word	0x200047b8
 8004b60:	200047a4 	.word	0x200047a4
 8004b64:	200046b0 	.word	0x200046b0
 8004b68:	200046b4 	.word	0x200046b4

08004b6c <prvAddNewTaskToReadyList>:
{
 8004b6c:	b510      	push	{r4, lr}
 8004b6e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8004b70:	f7ff fa50 	bl	8004014 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8004b74:	4a20      	ldr	r2, [pc, #128]	; (8004bf8 <prvAddNewTaskToReadyList+0x8c>)
 8004b76:	6813      	ldr	r3, [r2, #0]
 8004b78:	3301      	adds	r3, #1
 8004b7a:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004b7c:	4b1f      	ldr	r3, [pc, #124]	; (8004bfc <prvAddNewTaskToReadyList+0x90>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d031      	beq.n	8004be8 <prvAddNewTaskToReadyList+0x7c>
			if( xSchedulerRunning == pdFALSE )
 8004b84:	4b1e      	ldr	r3, [pc, #120]	; (8004c00 <prvAddNewTaskToReadyList+0x94>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	b93b      	cbnz	r3, 8004b9a <prvAddNewTaskToReadyList+0x2e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004b8a:	4b1c      	ldr	r3, [pc, #112]	; (8004bfc <prvAddNewTaskToReadyList+0x90>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b90:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d801      	bhi.n	8004b9a <prvAddNewTaskToReadyList+0x2e>
					pxCurrentTCB = pxNewTCB;
 8004b96:	4b19      	ldr	r3, [pc, #100]	; (8004bfc <prvAddNewTaskToReadyList+0x90>)
 8004b98:	601c      	str	r4, [r3, #0]
		uxTaskNumber++;
 8004b9a:	4a1a      	ldr	r2, [pc, #104]	; (8004c04 <prvAddNewTaskToReadyList+0x98>)
 8004b9c:	6813      	ldr	r3, [r2, #0]
 8004b9e:	3301      	adds	r3, #1
 8004ba0:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8004ba2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	409a      	lsls	r2, r3
 8004ba8:	4917      	ldr	r1, [pc, #92]	; (8004c08 <prvAddNewTaskToReadyList+0x9c>)
 8004baa:	6808      	ldr	r0, [r1, #0]
 8004bac:	4302      	orrs	r2, r0
 8004bae:	600a      	str	r2, [r1, #0]
 8004bb0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004bb4:	009a      	lsls	r2, r3, #2
 8004bb6:	1d21      	adds	r1, r4, #4
 8004bb8:	4814      	ldr	r0, [pc, #80]	; (8004c0c <prvAddNewTaskToReadyList+0xa0>)
 8004bba:	4410      	add	r0, r2
 8004bbc:	f7ff f987 	bl	8003ece <vListInsertEnd>
	taskEXIT_CRITICAL();
 8004bc0:	f7ff fa4a 	bl	8004058 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8004bc4:	4b0e      	ldr	r3, [pc, #56]	; (8004c00 <prvAddNewTaskToReadyList+0x94>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	b16b      	cbz	r3, 8004be6 <prvAddNewTaskToReadyList+0x7a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004bca:	4b0c      	ldr	r3, [pc, #48]	; (8004bfc <prvAddNewTaskToReadyList+0x90>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bd0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d207      	bcs.n	8004be6 <prvAddNewTaskToReadyList+0x7a>
			taskYIELD_IF_USING_PREEMPTION();
 8004bd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004bda:	4b0d      	ldr	r3, [pc, #52]	; (8004c10 <prvAddNewTaskToReadyList+0xa4>)
 8004bdc:	601a      	str	r2, [r3, #0]
 8004bde:	f3bf 8f4f 	dsb	sy
 8004be2:	f3bf 8f6f 	isb	sy
 8004be6:	bd10      	pop	{r4, pc}
			pxCurrentTCB = pxNewTCB;
 8004be8:	4b04      	ldr	r3, [pc, #16]	; (8004bfc <prvAddNewTaskToReadyList+0x90>)
 8004bea:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004bec:	6813      	ldr	r3, [r2, #0]
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d1d3      	bne.n	8004b9a <prvAddNewTaskToReadyList+0x2e>
				prvInitialiseTaskLists();
 8004bf2:	f7ff ff87 	bl	8004b04 <prvInitialiseTaskLists>
 8004bf6:	e7d0      	b.n	8004b9a <prvAddNewTaskToReadyList+0x2e>
 8004bf8:	20004744 	.word	0x20004744
 8004bfc:	200046ac 	.word	0x200046ac
 8004c00:	200047a0 	.word	0x200047a0
 8004c04:	20004754 	.word	0x20004754
 8004c08:	20004758 	.word	0x20004758
 8004c0c:	200046b8 	.word	0x200046b8
 8004c10:	e000ed04 	.word	0xe000ed04

08004c14 <prvDeleteTCB>:
	{
 8004c14:	b510      	push	{r4, lr}
 8004c16:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004c18:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8004c1c:	b163      	cbz	r3, 8004c38 <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	d011      	beq.n	8004c46 <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004c22:	2b02      	cmp	r3, #2
 8004c24:	d012      	beq.n	8004c4c <prvDeleteTCB+0x38>
 8004c26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c2a:	f383 8811 	msr	BASEPRI, r3
 8004c2e:	f3bf 8f6f 	isb	sy
 8004c32:	f3bf 8f4f 	dsb	sy
 8004c36:	e7fe      	b.n	8004c36 <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
 8004c38:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8004c3a:	f7ff fb77 	bl	800432c <vPortFree>
				vPortFree( pxTCB );
 8004c3e:	4620      	mov	r0, r4
 8004c40:	f7ff fb74 	bl	800432c <vPortFree>
 8004c44:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 8004c46:	f7ff fb71 	bl	800432c <vPortFree>
 8004c4a:	bd10      	pop	{r4, pc}
 8004c4c:	bd10      	pop	{r4, pc}
	...

08004c50 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004c50:	4b0f      	ldr	r3, [pc, #60]	; (8004c90 <prvCheckTasksWaitingTermination+0x40>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	b1d3      	cbz	r3, 8004c8c <prvCheckTasksWaitingTermination+0x3c>
{
 8004c56:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 8004c58:	f7ff f9dc 	bl	8004014 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004c5c:	4b0d      	ldr	r3, [pc, #52]	; (8004c94 <prvCheckTasksWaitingTermination+0x44>)
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c62:	1d20      	adds	r0, r4, #4
 8004c64:	f7ff f959 	bl	8003f1a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004c68:	4a0b      	ldr	r2, [pc, #44]	; (8004c98 <prvCheckTasksWaitingTermination+0x48>)
 8004c6a:	6813      	ldr	r3, [r2, #0]
 8004c6c:	3b01      	subs	r3, #1
 8004c6e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004c70:	4a07      	ldr	r2, [pc, #28]	; (8004c90 <prvCheckTasksWaitingTermination+0x40>)
 8004c72:	6813      	ldr	r3, [r2, #0]
 8004c74:	3b01      	subs	r3, #1
 8004c76:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 8004c78:	f7ff f9ee 	bl	8004058 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8004c7c:	4620      	mov	r0, r4
 8004c7e:	f7ff ffc9 	bl	8004c14 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004c82:	4b03      	ldr	r3, [pc, #12]	; (8004c90 <prvCheckTasksWaitingTermination+0x40>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d1e6      	bne.n	8004c58 <prvCheckTasksWaitingTermination+0x8>
}
 8004c8a:	bd10      	pop	{r4, pc}
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	20004748 	.word	0x20004748
 8004c94:	200047b8 	.word	0x200047b8
 8004c98:	20004744 	.word	0x20004744

08004c9c <prvIdleTask>:
{
 8004c9c:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
 8004c9e:	f7ff ffd7 	bl	8004c50 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004ca2:	4b06      	ldr	r3, [pc, #24]	; (8004cbc <prvIdleTask+0x20>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	d9f9      	bls.n	8004c9e <prvIdleTask+0x2>
				taskYIELD();
 8004caa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004cae:	4b04      	ldr	r3, [pc, #16]	; (8004cc0 <prvIdleTask+0x24>)
 8004cb0:	601a      	str	r2, [r3, #0]
 8004cb2:	f3bf 8f4f 	dsb	sy
 8004cb6:	f3bf 8f6f 	isb	sy
 8004cba:	e7f0      	b.n	8004c9e <prvIdleTask+0x2>
 8004cbc:	200046b8 	.word	0x200046b8
 8004cc0:	e000ed04 	.word	0xe000ed04

08004cc4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004cc4:	b570      	push	{r4, r5, r6, lr}
 8004cc6:	4604      	mov	r4, r0
 8004cc8:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004cca:	4b1d      	ldr	r3, [pc, #116]	; (8004d40 <prvAddCurrentTaskToDelayedList+0x7c>)
 8004ccc:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004cce:	4b1d      	ldr	r3, [pc, #116]	; (8004d44 <prvAddCurrentTaskToDelayedList+0x80>)
 8004cd0:	6818      	ldr	r0, [r3, #0]
 8004cd2:	3004      	adds	r0, #4
 8004cd4:	f7ff f921 	bl	8003f1a <uxListRemove>
 8004cd8:	b950      	cbnz	r0, 8004cf0 <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004cda:	4b1a      	ldr	r3, [pc, #104]	; (8004d44 <prvAddCurrentTaskToDelayedList+0x80>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	fa03 f202 	lsl.w	r2, r3, r2
 8004ce6:	4918      	ldr	r1, [pc, #96]	; (8004d48 <prvAddCurrentTaskToDelayedList+0x84>)
 8004ce8:	680b      	ldr	r3, [r1, #0]
 8004cea:	ea23 0302 	bic.w	r3, r3, r2
 8004cee:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004cf0:	f1b4 3fff 	cmp.w	r4, #4294967295
 8004cf4:	d013      	beq.n	8004d1e <prvAddCurrentTaskToDelayedList+0x5a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004cf6:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004cf8:	4b12      	ldr	r3, [pc, #72]	; (8004d44 <prvAddCurrentTaskToDelayedList+0x80>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8004cfe:	42a5      	cmp	r5, r4
 8004d00:	d816      	bhi.n	8004d30 <prvAddCurrentTaskToDelayedList+0x6c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d02:	4b12      	ldr	r3, [pc, #72]	; (8004d4c <prvAddCurrentTaskToDelayedList+0x88>)
 8004d04:	6818      	ldr	r0, [r3, #0]
 8004d06:	4b0f      	ldr	r3, [pc, #60]	; (8004d44 <prvAddCurrentTaskToDelayedList+0x80>)
 8004d08:	6819      	ldr	r1, [r3, #0]
 8004d0a:	3104      	adds	r1, #4
 8004d0c:	f7ff f8eb 	bl	8003ee6 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8004d10:	4b0f      	ldr	r3, [pc, #60]	; (8004d50 <prvAddCurrentTaskToDelayedList+0x8c>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	429c      	cmp	r4, r3
 8004d16:	d201      	bcs.n	8004d1c <prvAddCurrentTaskToDelayedList+0x58>
				{
					xNextTaskUnblockTime = xTimeToWake;
 8004d18:	4b0d      	ldr	r3, [pc, #52]	; (8004d50 <prvAddCurrentTaskToDelayedList+0x8c>)
 8004d1a:	601c      	str	r4, [r3, #0]
 8004d1c:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004d1e:	2e00      	cmp	r6, #0
 8004d20:	d0e9      	beq.n	8004cf6 <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d22:	4b08      	ldr	r3, [pc, #32]	; (8004d44 <prvAddCurrentTaskToDelayedList+0x80>)
 8004d24:	6819      	ldr	r1, [r3, #0]
 8004d26:	3104      	adds	r1, #4
 8004d28:	480a      	ldr	r0, [pc, #40]	; (8004d54 <prvAddCurrentTaskToDelayedList+0x90>)
 8004d2a:	f7ff f8d0 	bl	8003ece <vListInsertEnd>
 8004d2e:	bd70      	pop	{r4, r5, r6, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d30:	4b09      	ldr	r3, [pc, #36]	; (8004d58 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d32:	6818      	ldr	r0, [r3, #0]
 8004d34:	4b03      	ldr	r3, [pc, #12]	; (8004d44 <prvAddCurrentTaskToDelayedList+0x80>)
 8004d36:	6819      	ldr	r1, [r3, #0]
 8004d38:	3104      	adds	r1, #4
 8004d3a:	f7ff f8d4 	bl	8003ee6 <vListInsert>
 8004d3e:	bd70      	pop	{r4, r5, r6, pc}
 8004d40:	200047cc 	.word	0x200047cc
 8004d44:	200046ac 	.word	0x200046ac
 8004d48:	20004758 	.word	0x20004758
 8004d4c:	200046b0 	.word	0x200046b0
 8004d50:	20004784 	.word	0x20004784
 8004d54:	200047a4 	.word	0x200047a4
 8004d58:	200046b4 	.word	0x200046b4

08004d5c <xTaskCreateStatic>:
	{
 8004d5c:	b570      	push	{r4, r5, r6, lr}
 8004d5e:	b086      	sub	sp, #24
 8004d60:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8004d62:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 8004d64:	b175      	cbz	r5, 8004d84 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004d66:	b1b4      	cbz	r4, 8004d96 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 8004d68:	2654      	movs	r6, #84	; 0x54
 8004d6a:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004d6c:	9e04      	ldr	r6, [sp, #16]
 8004d6e:	2e54      	cmp	r6, #84	; 0x54
 8004d70:	d01a      	beq.n	8004da8 <xTaskCreateStatic+0x4c>
 8004d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d76:	f383 8811 	msr	BASEPRI, r3
 8004d7a:	f3bf 8f6f 	isb	sy
 8004d7e:	f3bf 8f4f 	dsb	sy
 8004d82:	e7fe      	b.n	8004d82 <xTaskCreateStatic+0x26>
 8004d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d88:	f383 8811 	msr	BASEPRI, r3
 8004d8c:	f3bf 8f6f 	isb	sy
 8004d90:	f3bf 8f4f 	dsb	sy
 8004d94:	e7fe      	b.n	8004d94 <xTaskCreateStatic+0x38>
 8004d96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d9a:	f383 8811 	msr	BASEPRI, r3
 8004d9e:	f3bf 8f6f 	isb	sy
 8004da2:	f3bf 8f4f 	dsb	sy
 8004da6:	e7fe      	b.n	8004da6 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004da8:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004daa:	2502      	movs	r5, #2
 8004dac:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004db0:	2500      	movs	r5, #0
 8004db2:	9503      	str	r5, [sp, #12]
 8004db4:	9402      	str	r4, [sp, #8]
 8004db6:	ad05      	add	r5, sp, #20
 8004db8:	9501      	str	r5, [sp, #4]
 8004dba:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004dbc:	9500      	str	r5, [sp, #0]
 8004dbe:	f7ff fe61 	bl	8004a84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004dc2:	4620      	mov	r0, r4
 8004dc4:	f7ff fed2 	bl	8004b6c <prvAddNewTaskToReadyList>
	}
 8004dc8:	9805      	ldr	r0, [sp, #20]
 8004dca:	b006      	add	sp, #24
 8004dcc:	bd70      	pop	{r4, r5, r6, pc}

08004dce <xTaskCreate>:
	{
 8004dce:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004dd2:	b085      	sub	sp, #20
 8004dd4:	4606      	mov	r6, r0
 8004dd6:	460f      	mov	r7, r1
 8004dd8:	4615      	mov	r5, r2
 8004dda:	4698      	mov	r8, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ddc:	0090      	lsls	r0, r2, #2
 8004dde:	f7ff fa71 	bl	80042c4 <pvPortMalloc>
			if( pxStack != NULL )
 8004de2:	b310      	cbz	r0, 8004e2a <xTaskCreate+0x5c>
 8004de4:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004de6:	2054      	movs	r0, #84	; 0x54
 8004de8:	f7ff fa6c 	bl	80042c4 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8004dec:	4604      	mov	r4, r0
 8004dee:	b1c0      	cbz	r0, 8004e22 <xTaskCreate+0x54>
					pxNewTCB->pxStack = pxStack;
 8004df0:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
 8004df4:	b1dc      	cbz	r4, 8004e2e <xTaskCreate+0x60>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004df6:	2300      	movs	r3, #0
 8004df8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004dfc:	9303      	str	r3, [sp, #12]
 8004dfe:	9402      	str	r4, [sp, #8]
 8004e00:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e02:	9301      	str	r3, [sp, #4]
 8004e04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e06:	9300      	str	r3, [sp, #0]
 8004e08:	4643      	mov	r3, r8
 8004e0a:	462a      	mov	r2, r5
 8004e0c:	4639      	mov	r1, r7
 8004e0e:	4630      	mov	r0, r6
 8004e10:	f7ff fe38 	bl	8004a84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e14:	4620      	mov	r0, r4
 8004e16:	f7ff fea9 	bl	8004b6c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004e1a:	2001      	movs	r0, #1
	}
 8004e1c:	b005      	add	sp, #20
 8004e1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8004e22:	4648      	mov	r0, r9
 8004e24:	f7ff fa82 	bl	800432c <vPortFree>
 8004e28:	e7e4      	b.n	8004df4 <xTaskCreate+0x26>
				pxNewTCB = NULL;
 8004e2a:	2400      	movs	r4, #0
 8004e2c:	e7e2      	b.n	8004df4 <xTaskCreate+0x26>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004e2e:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 8004e32:	e7f3      	b.n	8004e1c <xTaskCreate+0x4e>

08004e34 <vTaskStartScheduler>:
{
 8004e34:	b510      	push	{r4, lr}
 8004e36:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004e38:	2400      	movs	r4, #0
 8004e3a:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004e3c:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004e3e:	aa07      	add	r2, sp, #28
 8004e40:	a906      	add	r1, sp, #24
 8004e42:	a805      	add	r0, sp, #20
 8004e44:	f000 fe04 	bl	8005a50 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004e48:	9b05      	ldr	r3, [sp, #20]
 8004e4a:	9302      	str	r3, [sp, #8]
 8004e4c:	9b06      	ldr	r3, [sp, #24]
 8004e4e:	9301      	str	r3, [sp, #4]
 8004e50:	9400      	str	r4, [sp, #0]
 8004e52:	4623      	mov	r3, r4
 8004e54:	9a07      	ldr	r2, [sp, #28]
 8004e56:	4919      	ldr	r1, [pc, #100]	; (8004ebc <vTaskStartScheduler+0x88>)
 8004e58:	4819      	ldr	r0, [pc, #100]	; (8004ec0 <vTaskStartScheduler+0x8c>)
 8004e5a:	f7ff ff7f 	bl	8004d5c <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8004e5e:	b148      	cbz	r0, 8004e74 <vTaskStartScheduler+0x40>
			xReturn = pdPASS;
 8004e60:	2001      	movs	r0, #1
		if( xReturn == pdPASS )
 8004e62:	2801      	cmp	r0, #1
 8004e64:	d008      	beq.n	8004e78 <vTaskStartScheduler+0x44>
	if( xReturn == pdPASS )
 8004e66:	2801      	cmp	r0, #1
 8004e68:	d009      	beq.n	8004e7e <vTaskStartScheduler+0x4a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004e6a:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004e6e:	d01b      	beq.n	8004ea8 <vTaskStartScheduler+0x74>
}
 8004e70:	b008      	add	sp, #32
 8004e72:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
 8004e74:	2000      	movs	r0, #0
 8004e76:	e7f4      	b.n	8004e62 <vTaskStartScheduler+0x2e>
			xReturn = xTimerCreateTimerTask();
 8004e78:	f000 fb5e 	bl	8005538 <xTimerCreateTimerTask>
 8004e7c:	e7f3      	b.n	8004e66 <vTaskStartScheduler+0x32>
 8004e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e82:	f383 8811 	msr	BASEPRI, r3
 8004e86:	f3bf 8f6f 	isb	sy
 8004e8a:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8004e8e:	f04f 32ff 	mov.w	r2, #4294967295
 8004e92:	4b0c      	ldr	r3, [pc, #48]	; (8004ec4 <vTaskStartScheduler+0x90>)
 8004e94:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004e96:	2201      	movs	r2, #1
 8004e98:	4b0b      	ldr	r3, [pc, #44]	; (8004ec8 <vTaskStartScheduler+0x94>)
 8004e9a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	4b0b      	ldr	r3, [pc, #44]	; (8004ecc <vTaskStartScheduler+0x98>)
 8004ea0:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8004ea2:	f7ff f959 	bl	8004158 <xPortStartScheduler>
 8004ea6:	e7e3      	b.n	8004e70 <vTaskStartScheduler+0x3c>
 8004ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eac:	f383 8811 	msr	BASEPRI, r3
 8004eb0:	f3bf 8f6f 	isb	sy
 8004eb4:	f3bf 8f4f 	dsb	sy
 8004eb8:	e7fe      	b.n	8004eb8 <vTaskStartScheduler+0x84>
 8004eba:	bf00      	nop
 8004ebc:	0800a03c 	.word	0x0800a03c
 8004ec0:	08004c9d 	.word	0x08004c9d
 8004ec4:	20004784 	.word	0x20004784
 8004ec8:	200047a0 	.word	0x200047a0
 8004ecc:	200047cc 	.word	0x200047cc

08004ed0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8004ed0:	4a02      	ldr	r2, [pc, #8]	; (8004edc <vTaskSuspendAll+0xc>)
 8004ed2:	6813      	ldr	r3, [r2, #0]
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	6013      	str	r3, [r2, #0]
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop
 8004edc:	20004750 	.word	0x20004750

08004ee0 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8004ee0:	4b01      	ldr	r3, [pc, #4]	; (8004ee8 <xTaskGetTickCount+0x8>)
 8004ee2:	6818      	ldr	r0, [r3, #0]
}
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	200047cc 	.word	0x200047cc

08004eec <xTaskIncrementTick>:
{
 8004eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004eee:	4b3c      	ldr	r3, [pc, #240]	; (8004fe0 <xTaskIncrementTick+0xf4>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d168      	bne.n	8004fc8 <xTaskIncrementTick+0xdc>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004ef6:	4b3b      	ldr	r3, [pc, #236]	; (8004fe4 <xTaskIncrementTick+0xf8>)
 8004ef8:	681d      	ldr	r5, [r3, #0]
 8004efa:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8004efc:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004efe:	b9c5      	cbnz	r5, 8004f32 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8004f00:	4b39      	ldr	r3, [pc, #228]	; (8004fe8 <xTaskIncrementTick+0xfc>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	b143      	cbz	r3, 8004f1a <xTaskIncrementTick+0x2e>
 8004f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f0c:	f383 8811 	msr	BASEPRI, r3
 8004f10:	f3bf 8f6f 	isb	sy
 8004f14:	f3bf 8f4f 	dsb	sy
 8004f18:	e7fe      	b.n	8004f18 <xTaskIncrementTick+0x2c>
 8004f1a:	4a33      	ldr	r2, [pc, #204]	; (8004fe8 <xTaskIncrementTick+0xfc>)
 8004f1c:	6811      	ldr	r1, [r2, #0]
 8004f1e:	4b33      	ldr	r3, [pc, #204]	; (8004fec <xTaskIncrementTick+0x100>)
 8004f20:	6818      	ldr	r0, [r3, #0]
 8004f22:	6010      	str	r0, [r2, #0]
 8004f24:	6019      	str	r1, [r3, #0]
 8004f26:	4a32      	ldr	r2, [pc, #200]	; (8004ff0 <xTaskIncrementTick+0x104>)
 8004f28:	6813      	ldr	r3, [r2, #0]
 8004f2a:	3301      	adds	r3, #1
 8004f2c:	6013      	str	r3, [r2, #0]
 8004f2e:	f7ff fd8f 	bl	8004a50 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004f32:	4b30      	ldr	r3, [pc, #192]	; (8004ff4 <xTaskIncrementTick+0x108>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	429d      	cmp	r5, r3
 8004f38:	d23a      	bcs.n	8004fb0 <xTaskIncrementTick+0xc4>
BaseType_t xSwitchRequired = pdFALSE;
 8004f3a:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004f3c:	4b2e      	ldr	r3, [pc, #184]	; (8004ff8 <xTaskIncrementTick+0x10c>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f42:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004f46:	009a      	lsls	r2, r3, #2
 8004f48:	4b2c      	ldr	r3, [pc, #176]	; (8004ffc <xTaskIncrementTick+0x110>)
 8004f4a:	589b      	ldr	r3, [r3, r2]
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d940      	bls.n	8004fd2 <xTaskIncrementTick+0xe6>
				xSwitchRequired = pdTRUE;
 8004f50:	2401      	movs	r4, #1
 8004f52:	e03e      	b.n	8004fd2 <xTaskIncrementTick+0xe6>
							xSwitchRequired = pdTRUE;
 8004f54:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f56:	4b24      	ldr	r3, [pc, #144]	; (8004fe8 <xTaskIncrementTick+0xfc>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	b353      	cbz	r3, 8004fb4 <xTaskIncrementTick+0xc8>
 8004f5e:	2300      	movs	r3, #0
 8004f60:	bb53      	cbnz	r3, 8004fb8 <xTaskIncrementTick+0xcc>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004f62:	4b21      	ldr	r3, [pc, #132]	; (8004fe8 <xTaskIncrementTick+0xfc>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	68db      	ldr	r3, [r3, #12]
 8004f68:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004f6a:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
 8004f6c:	429d      	cmp	r5, r3
 8004f6e:	d328      	bcc.n	8004fc2 <xTaskIncrementTick+0xd6>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f70:	1d37      	adds	r7, r6, #4
 8004f72:	4638      	mov	r0, r7
 8004f74:	f7fe ffd1 	bl	8003f1a <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004f78:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8004f7a:	b11b      	cbz	r3, 8004f84 <xTaskIncrementTick+0x98>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004f7c:	f106 0018 	add.w	r0, r6, #24
 8004f80:	f7fe ffcb 	bl	8003f1a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004f84:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8004f86:	2201      	movs	r2, #1
 8004f88:	409a      	lsls	r2, r3
 8004f8a:	491d      	ldr	r1, [pc, #116]	; (8005000 <xTaskIncrementTick+0x114>)
 8004f8c:	6808      	ldr	r0, [r1, #0]
 8004f8e:	4302      	orrs	r2, r0
 8004f90:	600a      	str	r2, [r1, #0]
 8004f92:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004f96:	009a      	lsls	r2, r3, #2
 8004f98:	4639      	mov	r1, r7
 8004f9a:	4818      	ldr	r0, [pc, #96]	; (8004ffc <xTaskIncrementTick+0x110>)
 8004f9c:	4410      	add	r0, r2
 8004f9e:	f7fe ff96 	bl	8003ece <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004fa2:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8004fa4:	4b14      	ldr	r3, [pc, #80]	; (8004ff8 <xTaskIncrementTick+0x10c>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d2d2      	bcs.n	8004f54 <xTaskIncrementTick+0x68>
 8004fae:	e7d2      	b.n	8004f56 <xTaskIncrementTick+0x6a>
 8004fb0:	2400      	movs	r4, #0
 8004fb2:	e7d0      	b.n	8004f56 <xTaskIncrementTick+0x6a>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	e7d3      	b.n	8004f60 <xTaskIncrementTick+0x74>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004fb8:	f04f 32ff 	mov.w	r2, #4294967295
 8004fbc:	4b0d      	ldr	r3, [pc, #52]	; (8004ff4 <xTaskIncrementTick+0x108>)
 8004fbe:	601a      	str	r2, [r3, #0]
					break;
 8004fc0:	e7bc      	b.n	8004f3c <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 8004fc2:	4a0c      	ldr	r2, [pc, #48]	; (8004ff4 <xTaskIncrementTick+0x108>)
 8004fc4:	6013      	str	r3, [r2, #0]
						break;
 8004fc6:	e7b9      	b.n	8004f3c <xTaskIncrementTick+0x50>
		++uxPendedTicks;
 8004fc8:	4a0e      	ldr	r2, [pc, #56]	; (8005004 <xTaskIncrementTick+0x118>)
 8004fca:	6813      	ldr	r3, [r2, #0]
 8004fcc:	3301      	adds	r3, #1
 8004fce:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8004fd0:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
 8004fd2:	4b0d      	ldr	r3, [pc, #52]	; (8005008 <xTaskIncrementTick+0x11c>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	b103      	cbz	r3, 8004fda <xTaskIncrementTick+0xee>
			xSwitchRequired = pdTRUE;
 8004fd8:	2401      	movs	r4, #1
}
 8004fda:	4620      	mov	r0, r4
 8004fdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	20004750 	.word	0x20004750
 8004fe4:	200047cc 	.word	0x200047cc
 8004fe8:	200046b0 	.word	0x200046b0
 8004fec:	200046b4 	.word	0x200046b4
 8004ff0:	20004788 	.word	0x20004788
 8004ff4:	20004784 	.word	0x20004784
 8004ff8:	200046ac 	.word	0x200046ac
 8004ffc:	200046b8 	.word	0x200046b8
 8005000:	20004758 	.word	0x20004758
 8005004:	2000474c 	.word	0x2000474c
 8005008:	200047d0 	.word	0x200047d0

0800500c <xTaskResumeAll>:
{
 800500c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 800500e:	4b35      	ldr	r3, [pc, #212]	; (80050e4 <xTaskResumeAll+0xd8>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	b943      	cbnz	r3, 8005026 <xTaskResumeAll+0x1a>
 8005014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005018:	f383 8811 	msr	BASEPRI, r3
 800501c:	f3bf 8f6f 	isb	sy
 8005020:	f3bf 8f4f 	dsb	sy
 8005024:	e7fe      	b.n	8005024 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 8005026:	f7fe fff5 	bl	8004014 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800502a:	4b2e      	ldr	r3, [pc, #184]	; (80050e4 <xTaskResumeAll+0xd8>)
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	3a01      	subs	r2, #1
 8005030:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d150      	bne.n	80050da <xTaskResumeAll+0xce>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005038:	4b2b      	ldr	r3, [pc, #172]	; (80050e8 <xTaskResumeAll+0xdc>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	b923      	cbnz	r3, 8005048 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
 800503e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8005040:	f7ff f80a 	bl	8004058 <vPortExitCritical>
}
 8005044:	4620      	mov	r0, r4
 8005046:	bd38      	pop	{r3, r4, r5, pc}
 8005048:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800504a:	4b28      	ldr	r3, [pc, #160]	; (80050ec <xTaskResumeAll+0xe0>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	b31b      	cbz	r3, 8005098 <xTaskResumeAll+0x8c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005050:	4b26      	ldr	r3, [pc, #152]	; (80050ec <xTaskResumeAll+0xe0>)
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005056:	f104 0018 	add.w	r0, r4, #24
 800505a:	f7fe ff5e 	bl	8003f1a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800505e:	1d25      	adds	r5, r4, #4
 8005060:	4628      	mov	r0, r5
 8005062:	f7fe ff5a 	bl	8003f1a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005066:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005068:	2201      	movs	r2, #1
 800506a:	409a      	lsls	r2, r3
 800506c:	4920      	ldr	r1, [pc, #128]	; (80050f0 <xTaskResumeAll+0xe4>)
 800506e:	6808      	ldr	r0, [r1, #0]
 8005070:	4302      	orrs	r2, r0
 8005072:	600a      	str	r2, [r1, #0]
 8005074:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005078:	009a      	lsls	r2, r3, #2
 800507a:	4629      	mov	r1, r5
 800507c:	481d      	ldr	r0, [pc, #116]	; (80050f4 <xTaskResumeAll+0xe8>)
 800507e:	4410      	add	r0, r2
 8005080:	f7fe ff25 	bl	8003ece <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005084:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005086:	4b1c      	ldr	r3, [pc, #112]	; (80050f8 <xTaskResumeAll+0xec>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800508c:	429a      	cmp	r2, r3
 800508e:	d3dc      	bcc.n	800504a <xTaskResumeAll+0x3e>
						xYieldPending = pdTRUE;
 8005090:	2201      	movs	r2, #1
 8005092:	4b1a      	ldr	r3, [pc, #104]	; (80050fc <xTaskResumeAll+0xf0>)
 8005094:	601a      	str	r2, [r3, #0]
 8005096:	e7d8      	b.n	800504a <xTaskResumeAll+0x3e>
				if( pxTCB != NULL )
 8005098:	b10c      	cbz	r4, 800509e <xTaskResumeAll+0x92>
					prvResetNextTaskUnblockTime();
 800509a:	f7ff fcd9 	bl	8004a50 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800509e:	4b18      	ldr	r3, [pc, #96]	; (8005100 <xTaskResumeAll+0xf4>)
 80050a0:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80050a2:	b974      	cbnz	r4, 80050c2 <xTaskResumeAll+0xb6>
				if( xYieldPending != pdFALSE )
 80050a4:	4b15      	ldr	r3, [pc, #84]	; (80050fc <xTaskResumeAll+0xf0>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	b1cb      	cbz	r3, 80050de <xTaskResumeAll+0xd2>
					taskYIELD_IF_USING_PREEMPTION();
 80050aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050ae:	4b15      	ldr	r3, [pc, #84]	; (8005104 <xTaskResumeAll+0xf8>)
 80050b0:	601a      	str	r2, [r3, #0]
 80050b2:	f3bf 8f4f 	dsb	sy
 80050b6:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80050ba:	2401      	movs	r4, #1
 80050bc:	e7c0      	b.n	8005040 <xTaskResumeAll+0x34>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80050be:	3c01      	subs	r4, #1
 80050c0:	d007      	beq.n	80050d2 <xTaskResumeAll+0xc6>
							if( xTaskIncrementTick() != pdFALSE )
 80050c2:	f7ff ff13 	bl	8004eec <xTaskIncrementTick>
 80050c6:	2800      	cmp	r0, #0
 80050c8:	d0f9      	beq.n	80050be <xTaskResumeAll+0xb2>
								xYieldPending = pdTRUE;
 80050ca:	2201      	movs	r2, #1
 80050cc:	4b0b      	ldr	r3, [pc, #44]	; (80050fc <xTaskResumeAll+0xf0>)
 80050ce:	601a      	str	r2, [r3, #0]
 80050d0:	e7f5      	b.n	80050be <xTaskResumeAll+0xb2>
						uxPendedTicks = 0;
 80050d2:	2200      	movs	r2, #0
 80050d4:	4b0a      	ldr	r3, [pc, #40]	; (8005100 <xTaskResumeAll+0xf4>)
 80050d6:	601a      	str	r2, [r3, #0]
 80050d8:	e7e4      	b.n	80050a4 <xTaskResumeAll+0x98>
BaseType_t xAlreadyYielded = pdFALSE;
 80050da:	2400      	movs	r4, #0
 80050dc:	e7b0      	b.n	8005040 <xTaskResumeAll+0x34>
 80050de:	2400      	movs	r4, #0
 80050e0:	e7ae      	b.n	8005040 <xTaskResumeAll+0x34>
 80050e2:	bf00      	nop
 80050e4:	20004750 	.word	0x20004750
 80050e8:	20004744 	.word	0x20004744
 80050ec:	2000478c 	.word	0x2000478c
 80050f0:	20004758 	.word	0x20004758
 80050f4:	200046b8 	.word	0x200046b8
 80050f8:	200046ac 	.word	0x200046ac
 80050fc:	200047d0 	.word	0x200047d0
 8005100:	2000474c 	.word	0x2000474c
 8005104:	e000ed04 	.word	0xe000ed04

08005108 <vTaskDelay>:
	{
 8005108:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800510a:	b1a8      	cbz	r0, 8005138 <vTaskDelay+0x30>
 800510c:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 800510e:	4b10      	ldr	r3, [pc, #64]	; (8005150 <vTaskDelay+0x48>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	b143      	cbz	r3, 8005126 <vTaskDelay+0x1e>
 8005114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005118:	f383 8811 	msr	BASEPRI, r3
 800511c:	f3bf 8f6f 	isb	sy
 8005120:	f3bf 8f4f 	dsb	sy
 8005124:	e7fe      	b.n	8005124 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8005126:	f7ff fed3 	bl	8004ed0 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800512a:	2100      	movs	r1, #0
 800512c:	4620      	mov	r0, r4
 800512e:	f7ff fdc9 	bl	8004cc4 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8005132:	f7ff ff6b 	bl	800500c <xTaskResumeAll>
 8005136:	e000      	b.n	800513a <vTaskDelay+0x32>
	BaseType_t xAlreadyYielded = pdFALSE;
 8005138:	2000      	movs	r0, #0
		if( xAlreadyYielded == pdFALSE )
 800513a:	b938      	cbnz	r0, 800514c <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
 800513c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005140:	4b04      	ldr	r3, [pc, #16]	; (8005154 <vTaskDelay+0x4c>)
 8005142:	601a      	str	r2, [r3, #0]
 8005144:	f3bf 8f4f 	dsb	sy
 8005148:	f3bf 8f6f 	isb	sy
 800514c:	bd10      	pop	{r4, pc}
 800514e:	bf00      	nop
 8005150:	20004750 	.word	0x20004750
 8005154:	e000ed04 	.word	0xe000ed04

08005158 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005158:	4b21      	ldr	r3, [pc, #132]	; (80051e0 <vTaskSwitchContext+0x88>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	b9c3      	cbnz	r3, 8005190 <vTaskSwitchContext+0x38>
		xYieldPending = pdFALSE;
 800515e:	2200      	movs	r2, #0
 8005160:	4b20      	ldr	r3, [pc, #128]	; (80051e4 <vTaskSwitchContext+0x8c>)
 8005162:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005164:	4b20      	ldr	r3, [pc, #128]	; (80051e8 <vTaskSwitchContext+0x90>)
 8005166:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005168:	fab3 f383 	clz	r3, r3
 800516c:	b2db      	uxtb	r3, r3
 800516e:	f1c3 031f 	rsb	r3, r3, #31
 8005172:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8005176:	008a      	lsls	r2, r1, #2
 8005178:	491c      	ldr	r1, [pc, #112]	; (80051ec <vTaskSwitchContext+0x94>)
 800517a:	588a      	ldr	r2, [r1, r2]
 800517c:	b962      	cbnz	r2, 8005198 <vTaskSwitchContext+0x40>
	__asm volatile
 800517e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005182:	f383 8811 	msr	BASEPRI, r3
 8005186:	f3bf 8f6f 	isb	sy
 800518a:	f3bf 8f4f 	dsb	sy
 800518e:	e7fe      	b.n	800518e <vTaskSwitchContext+0x36>
		xYieldPending = pdTRUE;
 8005190:	2201      	movs	r2, #1
 8005192:	4b14      	ldr	r3, [pc, #80]	; (80051e4 <vTaskSwitchContext+0x8c>)
 8005194:	601a      	str	r2, [r3, #0]
 8005196:	4770      	bx	lr
{
 8005198:	b410      	push	{r4}
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800519a:	4814      	ldr	r0, [pc, #80]	; (80051ec <vTaskSwitchContext+0x94>)
 800519c:	009a      	lsls	r2, r3, #2
 800519e:	18d4      	adds	r4, r2, r3
 80051a0:	00a1      	lsls	r1, r4, #2
 80051a2:	4401      	add	r1, r0
 80051a4:	684c      	ldr	r4, [r1, #4]
 80051a6:	6864      	ldr	r4, [r4, #4]
 80051a8:	604c      	str	r4, [r1, #4]
 80051aa:	441a      	add	r2, r3
 80051ac:	0091      	lsls	r1, r2, #2
 80051ae:	3108      	adds	r1, #8
 80051b0:	4408      	add	r0, r1
 80051b2:	4284      	cmp	r4, r0
 80051b4:	d00b      	beq.n	80051ce <vTaskSwitchContext+0x76>
 80051b6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80051ba:	009a      	lsls	r2, r3, #2
 80051bc:	4b0b      	ldr	r3, [pc, #44]	; (80051ec <vTaskSwitchContext+0x94>)
 80051be:	4413      	add	r3, r2
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	68da      	ldr	r2, [r3, #12]
 80051c4:	4b0a      	ldr	r3, [pc, #40]	; (80051f0 <vTaskSwitchContext+0x98>)
 80051c6:	601a      	str	r2, [r3, #0]
}
 80051c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051cc:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80051ce:	6860      	ldr	r0, [r4, #4]
 80051d0:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80051d4:	0091      	lsls	r1, r2, #2
 80051d6:	4a05      	ldr	r2, [pc, #20]	; (80051ec <vTaskSwitchContext+0x94>)
 80051d8:	440a      	add	r2, r1
 80051da:	6050      	str	r0, [r2, #4]
 80051dc:	e7eb      	b.n	80051b6 <vTaskSwitchContext+0x5e>
 80051de:	bf00      	nop
 80051e0:	20004750 	.word	0x20004750
 80051e4:	200047d0 	.word	0x200047d0
 80051e8:	20004758 	.word	0x20004758
 80051ec:	200046b8 	.word	0x200046b8
 80051f0:	200046ac 	.word	0x200046ac

080051f4 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 80051f4:	b940      	cbnz	r0, 8005208 <vTaskPlaceOnEventList+0x14>
 80051f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051fa:	f383 8811 	msr	BASEPRI, r3
 80051fe:	f3bf 8f6f 	isb	sy
 8005202:	f3bf 8f4f 	dsb	sy
 8005206:	e7fe      	b.n	8005206 <vTaskPlaceOnEventList+0x12>
{
 8005208:	b510      	push	{r4, lr}
 800520a:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800520c:	4b04      	ldr	r3, [pc, #16]	; (8005220 <vTaskPlaceOnEventList+0x2c>)
 800520e:	6819      	ldr	r1, [r3, #0]
 8005210:	3118      	adds	r1, #24
 8005212:	f7fe fe68 	bl	8003ee6 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005216:	2101      	movs	r1, #1
 8005218:	4620      	mov	r0, r4
 800521a:	f7ff fd53 	bl	8004cc4 <prvAddCurrentTaskToDelayedList>
 800521e:	bd10      	pop	{r4, pc}
 8005220:	200046ac 	.word	0x200046ac

08005224 <vTaskPlaceOnEventListRestricted>:
	{
 8005224:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 8005226:	b170      	cbz	r0, 8005246 <vTaskPlaceOnEventListRestricted+0x22>
 8005228:	460c      	mov	r4, r1
 800522a:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800522c:	4a0a      	ldr	r2, [pc, #40]	; (8005258 <vTaskPlaceOnEventListRestricted+0x34>)
 800522e:	6811      	ldr	r1, [r2, #0]
 8005230:	3118      	adds	r1, #24
 8005232:	f7fe fe4c 	bl	8003ece <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 8005236:	b10d      	cbz	r5, 800523c <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
 8005238:	f04f 34ff 	mov.w	r4, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800523c:	4629      	mov	r1, r5
 800523e:	4620      	mov	r0, r4
 8005240:	f7ff fd40 	bl	8004cc4 <prvAddCurrentTaskToDelayedList>
 8005244:	bd38      	pop	{r3, r4, r5, pc}
 8005246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800524a:	f383 8811 	msr	BASEPRI, r3
 800524e:	f3bf 8f6f 	isb	sy
 8005252:	f3bf 8f4f 	dsb	sy
 8005256:	e7fe      	b.n	8005256 <vTaskPlaceOnEventListRestricted+0x32>
 8005258:	200046ac 	.word	0x200046ac

0800525c <xTaskRemoveFromEventList>:
{
 800525c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800525e:	68c3      	ldr	r3, [r0, #12]
 8005260:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8005262:	b324      	cbz	r4, 80052ae <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005264:	f104 0518 	add.w	r5, r4, #24
 8005268:	4628      	mov	r0, r5
 800526a:	f7fe fe56 	bl	8003f1a <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800526e:	4b18      	ldr	r3, [pc, #96]	; (80052d0 <xTaskRemoveFromEventList+0x74>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	bb2b      	cbnz	r3, 80052c0 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005274:	1d25      	adds	r5, r4, #4
 8005276:	4628      	mov	r0, r5
 8005278:	f7fe fe4f 	bl	8003f1a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800527c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800527e:	2201      	movs	r2, #1
 8005280:	409a      	lsls	r2, r3
 8005282:	4914      	ldr	r1, [pc, #80]	; (80052d4 <xTaskRemoveFromEventList+0x78>)
 8005284:	6808      	ldr	r0, [r1, #0]
 8005286:	4302      	orrs	r2, r0
 8005288:	600a      	str	r2, [r1, #0]
 800528a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800528e:	009a      	lsls	r2, r3, #2
 8005290:	4629      	mov	r1, r5
 8005292:	4811      	ldr	r0, [pc, #68]	; (80052d8 <xTaskRemoveFromEventList+0x7c>)
 8005294:	4410      	add	r0, r2
 8005296:	f7fe fe1a 	bl	8003ece <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800529a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800529c:	4b0f      	ldr	r3, [pc, #60]	; (80052dc <xTaskRemoveFromEventList+0x80>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d911      	bls.n	80052ca <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
 80052a6:	2001      	movs	r0, #1
 80052a8:	4b0d      	ldr	r3, [pc, #52]	; (80052e0 <xTaskRemoveFromEventList+0x84>)
 80052aa:	6018      	str	r0, [r3, #0]
 80052ac:	bd38      	pop	{r3, r4, r5, pc}
 80052ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052b2:	f383 8811 	msr	BASEPRI, r3
 80052b6:	f3bf 8f6f 	isb	sy
 80052ba:	f3bf 8f4f 	dsb	sy
 80052be:	e7fe      	b.n	80052be <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80052c0:	4629      	mov	r1, r5
 80052c2:	4808      	ldr	r0, [pc, #32]	; (80052e4 <xTaskRemoveFromEventList+0x88>)
 80052c4:	f7fe fe03 	bl	8003ece <vListInsertEnd>
 80052c8:	e7e7      	b.n	800529a <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
 80052ca:	2000      	movs	r0, #0
}
 80052cc:	bd38      	pop	{r3, r4, r5, pc}
 80052ce:	bf00      	nop
 80052d0:	20004750 	.word	0x20004750
 80052d4:	20004758 	.word	0x20004758
 80052d8:	200046b8 	.word	0x200046b8
 80052dc:	200046ac 	.word	0x200046ac
 80052e0:	200047d0 	.word	0x200047d0
 80052e4:	2000478c 	.word	0x2000478c

080052e8 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80052e8:	4b03      	ldr	r3, [pc, #12]	; (80052f8 <vTaskInternalSetTimeOutState+0x10>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80052ee:	4b03      	ldr	r3, [pc, #12]	; (80052fc <vTaskInternalSetTimeOutState+0x14>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	6043      	str	r3, [r0, #4]
 80052f4:	4770      	bx	lr
 80052f6:	bf00      	nop
 80052f8:	20004788 	.word	0x20004788
 80052fc:	200047cc 	.word	0x200047cc

08005300 <xTaskCheckForTimeOut>:
{
 8005300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 8005302:	b1e0      	cbz	r0, 800533e <xTaskCheckForTimeOut+0x3e>
 8005304:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 8005306:	b319      	cbz	r1, 8005350 <xTaskCheckForTimeOut+0x50>
 8005308:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
 800530a:	f7fe fe83 	bl	8004014 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800530e:	4b1a      	ldr	r3, [pc, #104]	; (8005378 <xTaskCheckForTimeOut+0x78>)
 8005310:	6818      	ldr	r0, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005312:	6869      	ldr	r1, [r5, #4]
 8005314:	1a42      	subs	r2, r0, r1
			if( *pxTicksToWait == portMAX_DELAY )
 8005316:	6823      	ldr	r3, [r4, #0]
 8005318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800531c:	d028      	beq.n	8005370 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800531e:	682f      	ldr	r7, [r5, #0]
 8005320:	4e16      	ldr	r6, [pc, #88]	; (800537c <xTaskCheckForTimeOut+0x7c>)
 8005322:	6836      	ldr	r6, [r6, #0]
 8005324:	42b7      	cmp	r7, r6
 8005326:	d001      	beq.n	800532c <xTaskCheckForTimeOut+0x2c>
 8005328:	4288      	cmp	r0, r1
 800532a:	d223      	bcs.n	8005374 <xTaskCheckForTimeOut+0x74>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800532c:	429a      	cmp	r2, r3
 800532e:	d318      	bcc.n	8005362 <xTaskCheckForTimeOut+0x62>
			*pxTicksToWait = 0;
 8005330:	2300      	movs	r3, #0
 8005332:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8005334:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8005336:	f7fe fe8f 	bl	8004058 <vPortExitCritical>
}
 800533a:	4620      	mov	r0, r4
 800533c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800533e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005342:	f383 8811 	msr	BASEPRI, r3
 8005346:	f3bf 8f6f 	isb	sy
 800534a:	f3bf 8f4f 	dsb	sy
 800534e:	e7fe      	b.n	800534e <xTaskCheckForTimeOut+0x4e>
 8005350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005354:	f383 8811 	msr	BASEPRI, r3
 8005358:	f3bf 8f6f 	isb	sy
 800535c:	f3bf 8f4f 	dsb	sy
 8005360:	e7fe      	b.n	8005360 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= xElapsedTime;
 8005362:	1a9b      	subs	r3, r3, r2
 8005364:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005366:	4628      	mov	r0, r5
 8005368:	f7ff ffbe 	bl	80052e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800536c:	2400      	movs	r4, #0
 800536e:	e7e2      	b.n	8005336 <xTaskCheckForTimeOut+0x36>
				xReturn = pdFALSE;
 8005370:	2400      	movs	r4, #0
 8005372:	e7e0      	b.n	8005336 <xTaskCheckForTimeOut+0x36>
			xReturn = pdTRUE;
 8005374:	2401      	movs	r4, #1
 8005376:	e7de      	b.n	8005336 <xTaskCheckForTimeOut+0x36>
 8005378:	200047cc 	.word	0x200047cc
 800537c:	20004788 	.word	0x20004788

08005380 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8005380:	2201      	movs	r2, #1
 8005382:	4b01      	ldr	r3, [pc, #4]	; (8005388 <vTaskMissedYield+0x8>)
 8005384:	601a      	str	r2, [r3, #0]
 8005386:	4770      	bx	lr
 8005388:	200047d0 	.word	0x200047d0

0800538c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800538c:	4b05      	ldr	r3, [pc, #20]	; (80053a4 <xTaskGetSchedulerState+0x18>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	b123      	cbz	r3, 800539c <xTaskGetSchedulerState+0x10>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005392:	4b05      	ldr	r3, [pc, #20]	; (80053a8 <xTaskGetSchedulerState+0x1c>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	b91b      	cbnz	r3, 80053a0 <xTaskGetSchedulerState+0x14>
				xReturn = taskSCHEDULER_RUNNING;
 8005398:	2002      	movs	r0, #2
 800539a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800539c:	2001      	movs	r0, #1
 800539e:	4770      	bx	lr
				xReturn = taskSCHEDULER_SUSPENDED;
 80053a0:	2000      	movs	r0, #0
	}
 80053a2:	4770      	bx	lr
 80053a4:	200047a0 	.word	0x200047a0
 80053a8:	20004750 	.word	0x20004750

080053ac <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 80053ac:	2800      	cmp	r0, #0
 80053ae:	d04a      	beq.n	8005446 <xTaskPriorityDisinherit+0x9a>
	{
 80053b0:	b538      	push	{r3, r4, r5, lr}
 80053b2:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 80053b4:	4a27      	ldr	r2, [pc, #156]	; (8005454 <xTaskPriorityDisinherit+0xa8>)
 80053b6:	6812      	ldr	r2, [r2, #0]
 80053b8:	4290      	cmp	r0, r2
 80053ba:	d008      	beq.n	80053ce <xTaskPriorityDisinherit+0x22>
 80053bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053c0:	f383 8811 	msr	BASEPRI, r3
 80053c4:	f3bf 8f6f 	isb	sy
 80053c8:	f3bf 8f4f 	dsb	sy
 80053cc:	e7fe      	b.n	80053cc <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 80053ce:	6c82      	ldr	r2, [r0, #72]	; 0x48
 80053d0:	b942      	cbnz	r2, 80053e4 <xTaskPriorityDisinherit+0x38>
 80053d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053d6:	f383 8811 	msr	BASEPRI, r3
 80053da:	f3bf 8f6f 	isb	sy
 80053de:	f3bf 8f4f 	dsb	sy
 80053e2:	e7fe      	b.n	80053e2 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 80053e4:	3a01      	subs	r2, #1
 80053e6:	6482      	str	r2, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80053e8:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 80053ea:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80053ec:	4288      	cmp	r0, r1
 80053ee:	d02c      	beq.n	800544a <xTaskPriorityDisinherit+0x9e>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80053f0:	bb6a      	cbnz	r2, 800544e <xTaskPriorityDisinherit+0xa2>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80053f2:	1d25      	adds	r5, r4, #4
 80053f4:	4628      	mov	r0, r5
 80053f6:	f7fe fd90 	bl	8003f1a <uxListRemove>
 80053fa:	b970      	cbnz	r0, 800541a <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80053fc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80053fe:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8005402:	008b      	lsls	r3, r1, #2
 8005404:	4914      	ldr	r1, [pc, #80]	; (8005458 <xTaskPriorityDisinherit+0xac>)
 8005406:	58cb      	ldr	r3, [r1, r3]
 8005408:	b93b      	cbnz	r3, 800541a <xTaskPriorityDisinherit+0x6e>
 800540a:	2301      	movs	r3, #1
 800540c:	fa03 f202 	lsl.w	r2, r3, r2
 8005410:	4912      	ldr	r1, [pc, #72]	; (800545c <xTaskPriorityDisinherit+0xb0>)
 8005412:	680b      	ldr	r3, [r1, #0]
 8005414:	ea23 0302 	bic.w	r3, r3, r2
 8005418:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800541a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800541c:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800541e:	f1c3 0207 	rsb	r2, r3, #7
 8005422:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8005424:	2401      	movs	r4, #1
 8005426:	fa04 f203 	lsl.w	r2, r4, r3
 800542a:	490c      	ldr	r1, [pc, #48]	; (800545c <xTaskPriorityDisinherit+0xb0>)
 800542c:	6808      	ldr	r0, [r1, #0]
 800542e:	4302      	orrs	r2, r0
 8005430:	600a      	str	r2, [r1, #0]
 8005432:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005436:	009a      	lsls	r2, r3, #2
 8005438:	4629      	mov	r1, r5
 800543a:	4807      	ldr	r0, [pc, #28]	; (8005458 <xTaskPriorityDisinherit+0xac>)
 800543c:	4410      	add	r0, r2
 800543e:	f7fe fd46 	bl	8003ece <vListInsertEnd>
					xReturn = pdTRUE;
 8005442:	4620      	mov	r0, r4
 8005444:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
 8005446:	2000      	movs	r0, #0
 8005448:	4770      	bx	lr
 800544a:	2000      	movs	r0, #0
 800544c:	bd38      	pop	{r3, r4, r5, pc}
 800544e:	2000      	movs	r0, #0
	}
 8005450:	bd38      	pop	{r3, r4, r5, pc}
 8005452:	bf00      	nop
 8005454:	200046ac 	.word	0x200046ac
 8005458:	200046b8 	.word	0x200046b8
 800545c:	20004758 	.word	0x20004758

08005460 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005460:	4b06      	ldr	r3, [pc, #24]	; (800547c <prvGetNextExpireTime+0x1c>)
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	6813      	ldr	r3, [r2, #0]
 8005466:	fab3 f383 	clz	r3, r3
 800546a:	095b      	lsrs	r3, r3, #5
 800546c:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 800546e:	b913      	cbnz	r3, 8005476 <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005470:	68d3      	ldr	r3, [r2, #12]
 8005472:	6818      	ldr	r0, [r3, #0]
 8005474:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005476:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 8005478:	4770      	bx	lr
 800547a:	bf00      	nop
 800547c:	200047d4 	.word	0x200047d4

08005480 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005480:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005482:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005484:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005486:	4291      	cmp	r1, r2
 8005488:	d80c      	bhi.n	80054a4 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800548a:	1ad2      	subs	r2, r2, r3
 800548c:	6983      	ldr	r3, [r0, #24]
 800548e:	429a      	cmp	r2, r3
 8005490:	d301      	bcc.n	8005496 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005492:	2001      	movs	r0, #1
 8005494:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005496:	1d01      	adds	r1, r0, #4
 8005498:	4b09      	ldr	r3, [pc, #36]	; (80054c0 <prvInsertTimerInActiveList+0x40>)
 800549a:	6818      	ldr	r0, [r3, #0]
 800549c:	f7fe fd23 	bl	8003ee6 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 80054a0:	2000      	movs	r0, #0
 80054a2:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d201      	bcs.n	80054ac <prvInsertTimerInActiveList+0x2c>
 80054a8:	4299      	cmp	r1, r3
 80054aa:	d206      	bcs.n	80054ba <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80054ac:	1d01      	adds	r1, r0, #4
 80054ae:	4b05      	ldr	r3, [pc, #20]	; (80054c4 <prvInsertTimerInActiveList+0x44>)
 80054b0:	6818      	ldr	r0, [r3, #0]
 80054b2:	f7fe fd18 	bl	8003ee6 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 80054b6:	2000      	movs	r0, #0
 80054b8:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
 80054ba:	2001      	movs	r0, #1
		}
	}

	return xProcessTimerNow;
}
 80054bc:	bd08      	pop	{r3, pc}
 80054be:	bf00      	nop
 80054c0:	200047d8 	.word	0x200047d8
 80054c4:	200047d4 	.word	0x200047d4

080054c8 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80054c8:	b530      	push	{r4, r5, lr}
 80054ca:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80054cc:	f7fe fda2 	bl	8004014 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80054d0:	4b11      	ldr	r3, [pc, #68]	; (8005518 <prvCheckForValidListAndQueue+0x50>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	b11b      	cbz	r3, 80054de <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80054d6:	f7fe fdbf 	bl	8004058 <vPortExitCritical>
}
 80054da:	b003      	add	sp, #12
 80054dc:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 80054de:	4d0f      	ldr	r5, [pc, #60]	; (800551c <prvCheckForValidListAndQueue+0x54>)
 80054e0:	4628      	mov	r0, r5
 80054e2:	f7fe fce6 	bl	8003eb2 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80054e6:	4c0e      	ldr	r4, [pc, #56]	; (8005520 <prvCheckForValidListAndQueue+0x58>)
 80054e8:	4620      	mov	r0, r4
 80054ea:	f7fe fce2 	bl	8003eb2 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80054ee:	4b0d      	ldr	r3, [pc, #52]	; (8005524 <prvCheckForValidListAndQueue+0x5c>)
 80054f0:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80054f2:	4b0d      	ldr	r3, [pc, #52]	; (8005528 <prvCheckForValidListAndQueue+0x60>)
 80054f4:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80054f6:	2300      	movs	r3, #0
 80054f8:	9300      	str	r3, [sp, #0]
 80054fa:	4b0c      	ldr	r3, [pc, #48]	; (800552c <prvCheckForValidListAndQueue+0x64>)
 80054fc:	4a0c      	ldr	r2, [pc, #48]	; (8005530 <prvCheckForValidListAndQueue+0x68>)
 80054fe:	210c      	movs	r1, #12
 8005500:	200a      	movs	r0, #10
 8005502:	f7ff f80d 	bl	8004520 <xQueueGenericCreateStatic>
 8005506:	4b04      	ldr	r3, [pc, #16]	; (8005518 <prvCheckForValidListAndQueue+0x50>)
 8005508:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 800550a:	2800      	cmp	r0, #0
 800550c:	d0e3      	beq.n	80054d6 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800550e:	4909      	ldr	r1, [pc, #36]	; (8005534 <prvCheckForValidListAndQueue+0x6c>)
 8005510:	f7ff fa60 	bl	80049d4 <vQueueAddToRegistry>
 8005514:	e7df      	b.n	80054d6 <prvCheckForValidListAndQueue+0xe>
 8005516:	bf00      	nop
 8005518:	200048c8 	.word	0x200048c8
 800551c:	20004854 	.word	0x20004854
 8005520:	20004868 	.word	0x20004868
 8005524:	200047d4 	.word	0x200047d4
 8005528:	200047d8 	.word	0x200047d8
 800552c:	20004880 	.word	0x20004880
 8005530:	200047dc 	.word	0x200047dc
 8005534:	0800a044 	.word	0x0800a044

08005538 <xTimerCreateTimerTask>:
{
 8005538:	b510      	push	{r4, lr}
 800553a:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 800553c:	f7ff ffc4 	bl	80054c8 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8005540:	4b15      	ldr	r3, [pc, #84]	; (8005598 <xTimerCreateTimerTask+0x60>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	b31b      	cbz	r3, 800558e <xTimerCreateTimerTask+0x56>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005546:	2400      	movs	r4, #0
 8005548:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800554a:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800554c:	aa07      	add	r2, sp, #28
 800554e:	a906      	add	r1, sp, #24
 8005550:	a805      	add	r0, sp, #20
 8005552:	f000 fa89 	bl	8005a68 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005556:	9b05      	ldr	r3, [sp, #20]
 8005558:	9302      	str	r3, [sp, #8]
 800555a:	9b06      	ldr	r3, [sp, #24]
 800555c:	9301      	str	r3, [sp, #4]
 800555e:	2302      	movs	r3, #2
 8005560:	9300      	str	r3, [sp, #0]
 8005562:	4623      	mov	r3, r4
 8005564:	9a07      	ldr	r2, [sp, #28]
 8005566:	490d      	ldr	r1, [pc, #52]	; (800559c <xTimerCreateTimerTask+0x64>)
 8005568:	480d      	ldr	r0, [pc, #52]	; (80055a0 <xTimerCreateTimerTask+0x68>)
 800556a:	f7ff fbf7 	bl	8004d5c <xTaskCreateStatic>
 800556e:	4b0d      	ldr	r3, [pc, #52]	; (80055a4 <xTimerCreateTimerTask+0x6c>)
 8005570:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8005572:	b150      	cbz	r0, 800558a <xTimerCreateTimerTask+0x52>
				xReturn = pdPASS;
 8005574:	2001      	movs	r0, #1
	configASSERT( xReturn );
 8005576:	b960      	cbnz	r0, 8005592 <xTimerCreateTimerTask+0x5a>
 8005578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800557c:	f383 8811 	msr	BASEPRI, r3
 8005580:	f3bf 8f6f 	isb	sy
 8005584:	f3bf 8f4f 	dsb	sy
 8005588:	e7fe      	b.n	8005588 <xTimerCreateTimerTask+0x50>
BaseType_t xReturn = pdFAIL;
 800558a:	4620      	mov	r0, r4
 800558c:	e7f3      	b.n	8005576 <xTimerCreateTimerTask+0x3e>
 800558e:	2000      	movs	r0, #0
 8005590:	e7f1      	b.n	8005576 <xTimerCreateTimerTask+0x3e>
}
 8005592:	b008      	add	sp, #32
 8005594:	bd10      	pop	{r4, pc}
 8005596:	bf00      	nop
 8005598:	200048c8 	.word	0x200048c8
 800559c:	0800a04c 	.word	0x0800a04c
 80055a0:	08005875 	.word	0x08005875
 80055a4:	200048cc 	.word	0x200048cc

080055a8 <xTimerGenericCommand>:
	configASSERT( xTimer );
 80055a8:	b1c0      	cbz	r0, 80055dc <xTimerGenericCommand+0x34>
{
 80055aa:	b530      	push	{r4, r5, lr}
 80055ac:	b085      	sub	sp, #20
 80055ae:	4615      	mov	r5, r2
 80055b0:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
 80055b2:	4a17      	ldr	r2, [pc, #92]	; (8005610 <xTimerGenericCommand+0x68>)
 80055b4:	6810      	ldr	r0, [r2, #0]
 80055b6:	b340      	cbz	r0, 800560a <xTimerGenericCommand+0x62>
 80055b8:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
 80055ba:	9101      	str	r1, [sp, #4]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80055bc:	9502      	str	r5, [sp, #8]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80055be:	9403      	str	r4, [sp, #12]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80055c0:	2905      	cmp	r1, #5
 80055c2:	dc1c      	bgt.n	80055fe <xTimerGenericCommand+0x56>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80055c4:	f7ff fee2 	bl	800538c <xTaskGetSchedulerState>
 80055c8:	2802      	cmp	r0, #2
 80055ca:	d010      	beq.n	80055ee <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80055cc:	2300      	movs	r3, #0
 80055ce:	461a      	mov	r2, r3
 80055d0:	a901      	add	r1, sp, #4
 80055d2:	480f      	ldr	r0, [pc, #60]	; (8005610 <xTimerGenericCommand+0x68>)
 80055d4:	6800      	ldr	r0, [r0, #0]
 80055d6:	f7ff f81b 	bl	8004610 <xQueueGenericSend>
 80055da:	e014      	b.n	8005606 <xTimerGenericCommand+0x5e>
 80055dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055e0:	f383 8811 	msr	BASEPRI, r3
 80055e4:	f3bf 8f6f 	isb	sy
 80055e8:	f3bf 8f4f 	dsb	sy
 80055ec:	e7fe      	b.n	80055ec <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80055ee:	2300      	movs	r3, #0
 80055f0:	9a08      	ldr	r2, [sp, #32]
 80055f2:	a901      	add	r1, sp, #4
 80055f4:	4806      	ldr	r0, [pc, #24]	; (8005610 <xTimerGenericCommand+0x68>)
 80055f6:	6800      	ldr	r0, [r0, #0]
 80055f8:	f7ff f80a 	bl	8004610 <xQueueGenericSend>
 80055fc:	e003      	b.n	8005606 <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80055fe:	2300      	movs	r3, #0
 8005600:	a901      	add	r1, sp, #4
 8005602:	f7ff f8c9 	bl	8004798 <xQueueGenericSendFromISR>
}
 8005606:	b005      	add	sp, #20
 8005608:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
 800560a:	2000      	movs	r0, #0
	return xReturn;
 800560c:	e7fb      	b.n	8005606 <xTimerGenericCommand+0x5e>
 800560e:	bf00      	nop
 8005610:	200048c8 	.word	0x200048c8

08005614 <prvSwitchTimerLists>:
{
 8005614:	b570      	push	{r4, r5, r6, lr}
 8005616:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005618:	4b1a      	ldr	r3, [pc, #104]	; (8005684 <prvSwitchTimerLists+0x70>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	b352      	cbz	r2, 8005676 <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005620:	68db      	ldr	r3, [r3, #12]
 8005622:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005624:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005626:	1d25      	adds	r5, r4, #4
 8005628:	4628      	mov	r0, r5
 800562a:	f7fe fc76 	bl	8003f1a <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800562e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005630:	4620      	mov	r0, r4
 8005632:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005634:	69e3      	ldr	r3, [r4, #28]
 8005636:	2b01      	cmp	r3, #1
 8005638:	d1ee      	bne.n	8005618 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800563a:	69a3      	ldr	r3, [r4, #24]
 800563c:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 800563e:	429e      	cmp	r6, r3
 8005640:	d207      	bcs.n	8005652 <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005642:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005644:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005646:	4629      	mov	r1, r5
 8005648:	4b0e      	ldr	r3, [pc, #56]	; (8005684 <prvSwitchTimerLists+0x70>)
 800564a:	6818      	ldr	r0, [r3, #0]
 800564c:	f7fe fc4b 	bl	8003ee6 <vListInsert>
 8005650:	e7e2      	b.n	8005618 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005652:	2100      	movs	r1, #0
 8005654:	9100      	str	r1, [sp, #0]
 8005656:	460b      	mov	r3, r1
 8005658:	4632      	mov	r2, r6
 800565a:	4620      	mov	r0, r4
 800565c:	f7ff ffa4 	bl	80055a8 <xTimerGenericCommand>
				configASSERT( xResult );
 8005660:	2800      	cmp	r0, #0
 8005662:	d1d9      	bne.n	8005618 <prvSwitchTimerLists+0x4>
 8005664:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005668:	f383 8811 	msr	BASEPRI, r3
 800566c:	f3bf 8f6f 	isb	sy
 8005670:	f3bf 8f4f 	dsb	sy
 8005674:	e7fe      	b.n	8005674 <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
 8005676:	4a04      	ldr	r2, [pc, #16]	; (8005688 <prvSwitchTimerLists+0x74>)
 8005678:	6810      	ldr	r0, [r2, #0]
 800567a:	4902      	ldr	r1, [pc, #8]	; (8005684 <prvSwitchTimerLists+0x70>)
 800567c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 800567e:	6013      	str	r3, [r2, #0]
}
 8005680:	b002      	add	sp, #8
 8005682:	bd70      	pop	{r4, r5, r6, pc}
 8005684:	200047d4 	.word	0x200047d4
 8005688:	200047d8 	.word	0x200047d8

0800568c <prvSampleTimeNow>:
{
 800568c:	b538      	push	{r3, r4, r5, lr}
 800568e:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 8005690:	f7ff fc26 	bl	8004ee0 <xTaskGetTickCount>
 8005694:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 8005696:	4b07      	ldr	r3, [pc, #28]	; (80056b4 <prvSampleTimeNow+0x28>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4298      	cmp	r0, r3
 800569c:	d305      	bcc.n	80056aa <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 800569e:	2300      	movs	r3, #0
 80056a0:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 80056a2:	4b04      	ldr	r3, [pc, #16]	; (80056b4 <prvSampleTimeNow+0x28>)
 80056a4:	601c      	str	r4, [r3, #0]
}
 80056a6:	4620      	mov	r0, r4
 80056a8:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 80056aa:	f7ff ffb3 	bl	8005614 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80056ae:	2301      	movs	r3, #1
 80056b0:	602b      	str	r3, [r5, #0]
 80056b2:	e7f6      	b.n	80056a2 <prvSampleTimeNow+0x16>
 80056b4:	2000487c 	.word	0x2000487c

080056b8 <prvProcessExpiredTimer>:
{
 80056b8:	b570      	push	{r4, r5, r6, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	4605      	mov	r5, r0
 80056be:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80056c0:	4b14      	ldr	r3, [pc, #80]	; (8005714 <prvProcessExpiredTimer+0x5c>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80056c8:	1d20      	adds	r0, r4, #4
 80056ca:	f7fe fc26 	bl	8003f1a <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80056ce:	69e3      	ldr	r3, [r4, #28]
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d004      	beq.n	80056de <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80056d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80056d6:	4620      	mov	r0, r4
 80056d8:	4798      	blx	r3
}
 80056da:	b002      	add	sp, #8
 80056dc:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80056de:	69a1      	ldr	r1, [r4, #24]
 80056e0:	462b      	mov	r3, r5
 80056e2:	4632      	mov	r2, r6
 80056e4:	4429      	add	r1, r5
 80056e6:	4620      	mov	r0, r4
 80056e8:	f7ff feca 	bl	8005480 <prvInsertTimerInActiveList>
 80056ec:	2800      	cmp	r0, #0
 80056ee:	d0f1      	beq.n	80056d4 <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80056f0:	2100      	movs	r1, #0
 80056f2:	9100      	str	r1, [sp, #0]
 80056f4:	460b      	mov	r3, r1
 80056f6:	462a      	mov	r2, r5
 80056f8:	4620      	mov	r0, r4
 80056fa:	f7ff ff55 	bl	80055a8 <xTimerGenericCommand>
			configASSERT( xResult );
 80056fe:	2800      	cmp	r0, #0
 8005700:	d1e8      	bne.n	80056d4 <prvProcessExpiredTimer+0x1c>
 8005702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005706:	f383 8811 	msr	BASEPRI, r3
 800570a:	f3bf 8f6f 	isb	sy
 800570e:	f3bf 8f4f 	dsb	sy
 8005712:	e7fe      	b.n	8005712 <prvProcessExpiredTimer+0x5a>
 8005714:	200047d4 	.word	0x200047d4

08005718 <prvProcessTimerOrBlockTask>:
{
 8005718:	b570      	push	{r4, r5, r6, lr}
 800571a:	b082      	sub	sp, #8
 800571c:	4606      	mov	r6, r0
 800571e:	460c      	mov	r4, r1
	vTaskSuspendAll();
 8005720:	f7ff fbd6 	bl	8004ed0 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005724:	a801      	add	r0, sp, #4
 8005726:	f7ff ffb1 	bl	800568c <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 800572a:	9b01      	ldr	r3, [sp, #4]
 800572c:	bb23      	cbnz	r3, 8005778 <prvProcessTimerOrBlockTask+0x60>
 800572e:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005730:	b90c      	cbnz	r4, 8005736 <prvProcessTimerOrBlockTask+0x1e>
 8005732:	42b0      	cmp	r0, r6
 8005734:	d219      	bcs.n	800576a <prvProcessTimerOrBlockTask+0x52>
				if( xListWasEmpty != pdFALSE )
 8005736:	b12c      	cbz	r4, 8005744 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005738:	4b11      	ldr	r3, [pc, #68]	; (8005780 <prvProcessTimerOrBlockTask+0x68>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	681c      	ldr	r4, [r3, #0]
 800573e:	fab4 f484 	clz	r4, r4
 8005742:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005744:	4622      	mov	r2, r4
 8005746:	1b71      	subs	r1, r6, r5
 8005748:	4b0e      	ldr	r3, [pc, #56]	; (8005784 <prvProcessTimerOrBlockTask+0x6c>)
 800574a:	6818      	ldr	r0, [r3, #0]
 800574c:	f7ff f956 	bl	80049fc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005750:	f7ff fc5c 	bl	800500c <xTaskResumeAll>
 8005754:	b938      	cbnz	r0, 8005766 <prvProcessTimerOrBlockTask+0x4e>
					portYIELD_WITHIN_API();
 8005756:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800575a:	4b0b      	ldr	r3, [pc, #44]	; (8005788 <prvProcessTimerOrBlockTask+0x70>)
 800575c:	601a      	str	r2, [r3, #0]
 800575e:	f3bf 8f4f 	dsb	sy
 8005762:	f3bf 8f6f 	isb	sy
}
 8005766:	b002      	add	sp, #8
 8005768:	bd70      	pop	{r4, r5, r6, pc}
				( void ) xTaskResumeAll();
 800576a:	f7ff fc4f 	bl	800500c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800576e:	4629      	mov	r1, r5
 8005770:	4630      	mov	r0, r6
 8005772:	f7ff ffa1 	bl	80056b8 <prvProcessExpiredTimer>
 8005776:	e7f6      	b.n	8005766 <prvProcessTimerOrBlockTask+0x4e>
			( void ) xTaskResumeAll();
 8005778:	f7ff fc48 	bl	800500c <xTaskResumeAll>
}
 800577c:	e7f3      	b.n	8005766 <prvProcessTimerOrBlockTask+0x4e>
 800577e:	bf00      	nop
 8005780:	200047d8 	.word	0x200047d8
 8005784:	200048c8 	.word	0x200048c8
 8005788:	e000ed04 	.word	0xe000ed04

0800578c <prvProcessReceivedCommands>:
{
 800578c:	b530      	push	{r4, r5, lr}
 800578e:	b087      	sub	sp, #28
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005790:	2200      	movs	r2, #0
 8005792:	a903      	add	r1, sp, #12
 8005794:	4b36      	ldr	r3, [pc, #216]	; (8005870 <prvProcessReceivedCommands+0xe4>)
 8005796:	6818      	ldr	r0, [r3, #0]
 8005798:	f7ff f86e 	bl	8004878 <xQueueReceive>
 800579c:	2800      	cmp	r0, #0
 800579e:	d064      	beq.n	800586a <prvProcessReceivedCommands+0xde>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80057a0:	9b03      	ldr	r3, [sp, #12]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	dbf4      	blt.n	8005790 <prvProcessReceivedCommands+0x4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80057a6:	9c05      	ldr	r4, [sp, #20]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80057a8:	6963      	ldr	r3, [r4, #20]
 80057aa:	b113      	cbz	r3, 80057b2 <prvProcessReceivedCommands+0x26>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80057ac:	1d20      	adds	r0, r4, #4
 80057ae:	f7fe fbb4 	bl	8003f1a <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80057b2:	a802      	add	r0, sp, #8
 80057b4:	f7ff ff6a 	bl	800568c <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 80057b8:	9b03      	ldr	r3, [sp, #12]
 80057ba:	2b09      	cmp	r3, #9
 80057bc:	d8e8      	bhi.n	8005790 <prvProcessReceivedCommands+0x4>
 80057be:	a201      	add	r2, pc, #4	; (adr r2, 80057c4 <prvProcessReceivedCommands+0x38>)
 80057c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057c4:	080057ed 	.word	0x080057ed
 80057c8:	080057ed 	.word	0x080057ed
 80057cc:	080057ed 	.word	0x080057ed
 80057d0:	08005791 	.word	0x08005791
 80057d4:	08005835 	.word	0x08005835
 80057d8:	0800585b 	.word	0x0800585b
 80057dc:	080057ed 	.word	0x080057ed
 80057e0:	080057ed 	.word	0x080057ed
 80057e4:	08005791 	.word	0x08005791
 80057e8:	08005835 	.word	0x08005835
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80057ec:	9904      	ldr	r1, [sp, #16]
 80057ee:	69a5      	ldr	r5, [r4, #24]
 80057f0:	460b      	mov	r3, r1
 80057f2:	4602      	mov	r2, r0
 80057f4:	4429      	add	r1, r5
 80057f6:	4620      	mov	r0, r4
 80057f8:	f7ff fe42 	bl	8005480 <prvInsertTimerInActiveList>
 80057fc:	2800      	cmp	r0, #0
 80057fe:	d0c7      	beq.n	8005790 <prvProcessReceivedCommands+0x4>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005800:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005802:	4620      	mov	r0, r4
 8005804:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005806:	69e3      	ldr	r3, [r4, #28]
 8005808:	2b01      	cmp	r3, #1
 800580a:	d1c1      	bne.n	8005790 <prvProcessReceivedCommands+0x4>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800580c:	69a2      	ldr	r2, [r4, #24]
 800580e:	2100      	movs	r1, #0
 8005810:	9100      	str	r1, [sp, #0]
 8005812:	460b      	mov	r3, r1
 8005814:	9804      	ldr	r0, [sp, #16]
 8005816:	4402      	add	r2, r0
 8005818:	4620      	mov	r0, r4
 800581a:	f7ff fec5 	bl	80055a8 <xTimerGenericCommand>
							configASSERT( xResult );
 800581e:	2800      	cmp	r0, #0
 8005820:	d1b6      	bne.n	8005790 <prvProcessReceivedCommands+0x4>
 8005822:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005826:	f383 8811 	msr	BASEPRI, r3
 800582a:	f3bf 8f6f 	isb	sy
 800582e:	f3bf 8f4f 	dsb	sy
 8005832:	e7fe      	b.n	8005832 <prvProcessReceivedCommands+0xa6>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005834:	9904      	ldr	r1, [sp, #16]
 8005836:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005838:	b131      	cbz	r1, 8005848 <prvProcessReceivedCommands+0xbc>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800583a:	4603      	mov	r3, r0
 800583c:	4602      	mov	r2, r0
 800583e:	4401      	add	r1, r0
 8005840:	4620      	mov	r0, r4
 8005842:	f7ff fe1d 	bl	8005480 <prvInsertTimerInActiveList>
					break;
 8005846:	e7a3      	b.n	8005790 <prvProcessReceivedCommands+0x4>
 8005848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800584c:	f383 8811 	msr	BASEPRI, r3
 8005850:	f3bf 8f6f 	isb	sy
 8005854:	f3bf 8f4f 	dsb	sy
 8005858:	e7fe      	b.n	8005858 <prvProcessReceivedCommands+0xcc>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800585a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800585e:	2b00      	cmp	r3, #0
 8005860:	d196      	bne.n	8005790 <prvProcessReceivedCommands+0x4>
							vPortFree( pxTimer );
 8005862:	4620      	mov	r0, r4
 8005864:	f7fe fd62 	bl	800432c <vPortFree>
 8005868:	e792      	b.n	8005790 <prvProcessReceivedCommands+0x4>
}
 800586a:	b007      	add	sp, #28
 800586c:	bd30      	pop	{r4, r5, pc}
 800586e:	bf00      	nop
 8005870:	200048c8 	.word	0x200048c8

08005874 <prvTimerTask>:
{
 8005874:	b500      	push	{lr}
 8005876:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005878:	a801      	add	r0, sp, #4
 800587a:	f7ff fdf1 	bl	8005460 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800587e:	9901      	ldr	r1, [sp, #4]
 8005880:	f7ff ff4a 	bl	8005718 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 8005884:	f7ff ff82 	bl	800578c <prvProcessReceivedCommands>
 8005888:	e7f6      	b.n	8005878 <prvTimerTask+0x4>
	...

0800588c <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800588c:	b500      	push	{lr}
 800588e:	b087      	sub	sp, #28
  ADC_ChannelConfTypeDef sConfig = {0};
 8005890:	2300      	movs	r3, #0
 8005892:	9300      	str	r3, [sp, #0]
 8005894:	9301      	str	r3, [sp, #4]
 8005896:	9302      	str	r3, [sp, #8]
 8005898:	9303      	str	r3, [sp, #12]
 800589a:	9304      	str	r3, [sp, #16]
 800589c:	9305      	str	r3, [sp, #20]

  /** Common config 
  */
  hadc2.Instance = ADC2;
 800589e:	4816      	ldr	r0, [pc, #88]	; (80058f8 <MX_ADC2_Init+0x6c>)
 80058a0:	4a16      	ldr	r2, [pc, #88]	; (80058fc <MX_ADC2_Init+0x70>)
 80058a2:	6002      	str	r2, [r0, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80058a4:	6043      	str	r3, [r0, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80058a6:	6083      	str	r3, [r0, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80058a8:	6103      	str	r3, [r0, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80058aa:	7643      	strb	r3, [r0, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80058ac:	f880 3020 	strb.w	r3, [r0, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80058b0:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80058b2:	2201      	movs	r2, #1
 80058b4:	6282      	str	r2, [r0, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80058b6:	60c3      	str	r3, [r0, #12]
  hadc2.Init.NbrOfConversion = 1;
 80058b8:	61c2      	str	r2, [r0, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80058ba:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80058be:	2204      	movs	r2, #4
 80058c0:	6142      	str	r2, [r0, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80058c2:	7603      	strb	r3, [r0, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80058c4:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80058c6:	f7fb fe59 	bl	800157c <HAL_ADC_Init>
 80058ca:	b978      	cbnz	r0, 80058ec <MX_ADC2_Init+0x60>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80058cc:	2301      	movs	r3, #1
 80058ce:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80058d0:	9301      	str	r3, [sp, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80058d2:	2300      	movs	r3, #0
 80058d4:	9303      	str	r3, [sp, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80058d6:	9302      	str	r3, [sp, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80058d8:	9304      	str	r3, [sp, #16]
  sConfig.Offset = 0;
 80058da:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80058dc:	4669      	mov	r1, sp
 80058de:	4806      	ldr	r0, [pc, #24]	; (80058f8 <MX_ADC2_Init+0x6c>)
 80058e0:	f7fb ff9a 	bl	8001818 <HAL_ADC_ConfigChannel>
 80058e4:	b928      	cbnz	r0, 80058f2 <MX_ADC2_Init+0x66>
  {
    Error_Handler();
  }

}
 80058e6:	b007      	add	sp, #28
 80058e8:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80058ec:	f000 f9b6 	bl	8005c5c <Error_Handler>
 80058f0:	e7ec      	b.n	80058cc <MX_ADC2_Init+0x40>
    Error_Handler();
 80058f2:	f000 f9b3 	bl	8005c5c <Error_Handler>
}
 80058f6:	e7f6      	b.n	80058e6 <MX_ADC2_Init+0x5a>
 80058f8:	2000508c 	.word	0x2000508c
 80058fc:	50000100 	.word	0x50000100

08005900 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8005900:	b510      	push	{r4, lr}
 8005902:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005904:	2300      	movs	r3, #0
 8005906:	9303      	str	r3, [sp, #12]
 8005908:	9304      	str	r3, [sp, #16]
 800590a:	9305      	str	r3, [sp, #20]
 800590c:	9306      	str	r3, [sp, #24]
 800590e:	9307      	str	r3, [sp, #28]
  if(adcHandle->Instance==ADC2)
 8005910:	6802      	ldr	r2, [r0, #0]
 8005912:	4b1e      	ldr	r3, [pc, #120]	; (800598c <HAL_ADC_MspInit+0x8c>)
 8005914:	429a      	cmp	r2, r3
 8005916:	d001      	beq.n	800591c <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8005918:	b008      	add	sp, #32
 800591a:	bd10      	pop	{r4, pc}
 800591c:	4604      	mov	r4, r0
    __HAL_RCC_ADC12_CLK_ENABLE();
 800591e:	4b1c      	ldr	r3, [pc, #112]	; (8005990 <HAL_ADC_MspInit+0x90>)
 8005920:	695a      	ldr	r2, [r3, #20]
 8005922:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005926:	615a      	str	r2, [r3, #20]
 8005928:	695a      	ldr	r2, [r3, #20]
 800592a:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800592e:	9201      	str	r2, [sp, #4]
 8005930:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005932:	695a      	ldr	r2, [r3, #20]
 8005934:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005938:	615a      	str	r2, [r3, #20]
 800593a:	695b      	ldr	r3, [r3, #20]
 800593c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005940:	9302      	str	r3, [sp, #8]
 8005942:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8005944:	2350      	movs	r3, #80	; 0x50
 8005946:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005948:	2303      	movs	r3, #3
 800594a:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800594c:	a903      	add	r1, sp, #12
 800594e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005952:	f7fc fa63 	bl	8001e1c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 8005956:	480f      	ldr	r0, [pc, #60]	; (8005994 <HAL_ADC_MspInit+0x94>)
 8005958:	4b0f      	ldr	r3, [pc, #60]	; (8005998 <HAL_ADC_MspInit+0x98>)
 800595a:	6003      	str	r3, [r0, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800595c:	2300      	movs	r3, #0
 800595e:	6043      	str	r3, [r0, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8005960:	6083      	str	r3, [r0, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8005962:	2280      	movs	r2, #128	; 0x80
 8005964:	60c2      	str	r2, [r0, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005966:	f44f 7280 	mov.w	r2, #256	; 0x100
 800596a:	6102      	str	r2, [r0, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800596c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005970:	6142      	str	r2, [r0, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8005972:	2220      	movs	r2, #32
 8005974:	6182      	str	r2, [r0, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8005976:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8005978:	f7fc f9aa 	bl	8001cd0 <HAL_DMA_Init>
 800597c:	b918      	cbnz	r0, 8005986 <HAL_ADC_MspInit+0x86>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 800597e:	4b05      	ldr	r3, [pc, #20]	; (8005994 <HAL_ADC_MspInit+0x94>)
 8005980:	63a3      	str	r3, [r4, #56]	; 0x38
 8005982:	625c      	str	r4, [r3, #36]	; 0x24
}
 8005984:	e7c8      	b.n	8005918 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8005986:	f000 f969 	bl	8005c5c <Error_Handler>
 800598a:	e7f8      	b.n	800597e <HAL_ADC_MspInit+0x7e>
 800598c:	50000100 	.word	0x50000100
 8005990:	40021000 	.word	0x40021000
 8005994:	200050dc 	.word	0x200050dc
 8005998:	40020408 	.word	0x40020408

0800599c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800599c:	b500      	push	{lr}
 800599e:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80059a0:	4b12      	ldr	r3, [pc, #72]	; (80059ec <MX_DMA_Init+0x50>)
 80059a2:	695a      	ldr	r2, [r3, #20]
 80059a4:	f042 0201 	orr.w	r2, r2, #1
 80059a8:	615a      	str	r2, [r3, #20]
 80059aa:	695a      	ldr	r2, [r3, #20]
 80059ac:	f002 0201 	and.w	r2, r2, #1
 80059b0:	9200      	str	r2, [sp, #0]
 80059b2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80059b4:	695a      	ldr	r2, [r3, #20]
 80059b6:	f042 0202 	orr.w	r2, r2, #2
 80059ba:	615a      	str	r2, [r3, #20]
 80059bc:	695b      	ldr	r3, [r3, #20]
 80059be:	f003 0302 	and.w	r3, r3, #2
 80059c2:	9301      	str	r3, [sp, #4]
 80059c4:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80059c6:	2200      	movs	r2, #0
 80059c8:	2105      	movs	r1, #5
 80059ca:	2011      	movs	r0, #17
 80059cc:	f7fc f91a 	bl	8001c04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80059d0:	2011      	movs	r0, #17
 80059d2:	f7fc f949 	bl	8001c68 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 7, 0);
 80059d6:	2200      	movs	r2, #0
 80059d8:	2107      	movs	r1, #7
 80059da:	2038      	movs	r0, #56	; 0x38
 80059dc:	f7fc f912 	bl	8001c04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 80059e0:	2038      	movs	r0, #56	; 0x38
 80059e2:	f7fc f941 	bl	8001c68 <HAL_NVIC_EnableIRQ>

}
 80059e6:	b003      	add	sp, #12
 80059e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80059ec:	40021000 	.word	0x40021000

080059f0 <StartDefaultTask>:
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
volatile unsigned int power;
void StartDefaultTask(void const * argument)
{
 80059f0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN StartDefaultTask */
	L6206_init();
 80059f2:	f7fb fc01 	bl	80011f8 <L6206_init>
	L6206_enable(1,1);
 80059f6:	2101      	movs	r1, #1
 80059f8:	4608      	mov	r0, r1
 80059fa:	f7fb fc39 	bl	8001270 <L6206_enable>
	Controler_Init();
 80059fe:	f7fb faff 	bl	8001000 <Controler_Init>
  {
	//printf("Encoder CH1:%d CH2:%d \r\n",(int)TIM1->CCR1,(int)TIM1->CCR2);



	for(int i=-250;i<250;i+=1){
 8005a02:	f06f 04f9 	mvn.w	r4, #249	; 0xf9
 8005a06:	e007      	b.n	8005a18 <StartDefaultTask+0x28>
		osDelay(20);
 8005a08:	2014      	movs	r0, #20
 8005a0a:	f7fe fa49 	bl	8003ea0 <osDelay>
		L6206_setDuty(i,i);
 8005a0e:	4621      	mov	r1, r4
 8005a10:	4620      	mov	r0, r4
 8005a12:	f7fb fc4b 	bl	80012ac <L6206_setDuty>
	for(int i=-250;i<250;i+=1){
 8005a16:	3401      	adds	r4, #1
 8005a18:	2cf9      	cmp	r4, #249	; 0xf9
 8005a1a:	ddf5      	ble.n	8005a08 <StartDefaultTask+0x18>
 8005a1c:	24fa      	movs	r4, #250	; 0xfa
 8005a1e:	e007      	b.n	8005a30 <StartDefaultTask+0x40>
	}
	for(int i=250;i>-250;i-=1){
		osDelay(20);
 8005a20:	2014      	movs	r0, #20
 8005a22:	f7fe fa3d 	bl	8003ea0 <osDelay>
		L6206_setDuty(i,i);
 8005a26:	4621      	mov	r1, r4
 8005a28:	4620      	mov	r0, r4
 8005a2a:	f7fb fc3f 	bl	80012ac <L6206_setDuty>
	for(int i=250;i>-250;i-=1){
 8005a2e:	3c01      	subs	r4, #1
 8005a30:	f114 0ff9 	cmn.w	r4, #249	; 0xf9
 8005a34:	daf4      	bge.n	8005a20 <StartDefaultTask+0x30>
	}

	while(1){
		L6206_setDuty(power,power);
 8005a36:	4b04      	ldr	r3, [pc, #16]	; (8005a48 <StartDefaultTask+0x58>)
 8005a38:	6818      	ldr	r0, [r3, #0]
 8005a3a:	6819      	ldr	r1, [r3, #0]
 8005a3c:	f7fb fc36 	bl	80012ac <L6206_setDuty>
		osDelay(200);
 8005a40:	20c8      	movs	r0, #200	; 0xc8
 8005a42:	f7fe fa2d 	bl	8003ea0 <osDelay>
 8005a46:	e7f6      	b.n	8005a36 <StartDefaultTask+0x46>
 8005a48:	20005124 	.word	0x20005124

08005a4c <vApplicationMallocFailedHook>:
{
 8005a4c:	4770      	bx	lr
	...

08005a50 <vApplicationGetIdleTaskMemory>:
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8005a50:	4b03      	ldr	r3, [pc, #12]	; (8005a60 <vApplicationGetIdleTaskMemory+0x10>)
 8005a52:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8005a54:	4b03      	ldr	r3, [pc, #12]	; (8005a64 <vApplicationGetIdleTaskMemory+0x14>)
 8005a56:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8005a58:	2380      	movs	r3, #128	; 0x80
 8005a5a:	6013      	str	r3, [r2, #0]
 8005a5c:	4770      	bx	lr
 8005a5e:	bf00      	nop
 8005a60:	20004ad0 	.word	0x20004ad0
 8005a64:	200048d0 	.word	0x200048d0

08005a68 <vApplicationGetTimerTaskMemory>:
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8005a68:	4b03      	ldr	r3, [pc, #12]	; (8005a78 <vApplicationGetTimerTaskMemory+0x10>)
 8005a6a:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8005a6c:	4b03      	ldr	r3, [pc, #12]	; (8005a7c <vApplicationGetTimerTaskMemory+0x14>)
 8005a6e:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8005a70:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005a74:	6013      	str	r3, [r2, #0]
 8005a76:	4770      	bx	lr
 8005a78:	20004f24 	.word	0x20004f24
 8005a7c:	20004b24 	.word	0x20004b24

08005a80 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 8005a80:	b530      	push	{r4, r5, lr}
 8005a82:	b089      	sub	sp, #36	; 0x24
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8005a84:	ac01      	add	r4, sp, #4
 8005a86:	4d07      	ldr	r5, [pc, #28]	; (8005aa4 <MX_FREERTOS_Init+0x24>)
 8005a88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005a8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005a8c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8005a90:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8005a94:	2100      	movs	r1, #0
 8005a96:	a801      	add	r0, sp, #4
 8005a98:	f7fe f9cd 	bl	8003e36 <osThreadCreate>
 8005a9c:	4b02      	ldr	r3, [pc, #8]	; (8005aa8 <MX_FREERTOS_Init+0x28>)
 8005a9e:	6018      	str	r0, [r3, #0]
}
 8005aa0:	b009      	add	sp, #36	; 0x24
 8005aa2:	bd30      	pop	{r4, r5, pc}
 8005aa4:	08009fc0 	.word	0x08009fc0
 8005aa8:	20005120 	.word	0x20005120

08005aac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ab0:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ab2:	2400      	movs	r4, #0
 8005ab4:	9405      	str	r4, [sp, #20]
 8005ab6:	9406      	str	r4, [sp, #24]
 8005ab8:	9407      	str	r4, [sp, #28]
 8005aba:	9408      	str	r4, [sp, #32]
 8005abc:	9409      	str	r4, [sp, #36]	; 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005abe:	4b32      	ldr	r3, [pc, #200]	; (8005b88 <MX_GPIO_Init+0xdc>)
 8005ac0:	695a      	ldr	r2, [r3, #20]
 8005ac2:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8005ac6:	615a      	str	r2, [r3, #20]
 8005ac8:	695a      	ldr	r2, [r3, #20]
 8005aca:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8005ace:	9201      	str	r2, [sp, #4]
 8005ad0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005ad2:	695a      	ldr	r2, [r3, #20]
 8005ad4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005ad8:	615a      	str	r2, [r3, #20]
 8005ada:	695a      	ldr	r2, [r3, #20]
 8005adc:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8005ae0:	9202      	str	r2, [sp, #8]
 8005ae2:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ae4:	695a      	ldr	r2, [r3, #20]
 8005ae6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005aea:	615a      	str	r2, [r3, #20]
 8005aec:	695a      	ldr	r2, [r3, #20]
 8005aee:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8005af2:	9203      	str	r2, [sp, #12]
 8005af4:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005af6:	695a      	ldr	r2, [r3, #20]
 8005af8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005afc:	615a      	str	r2, [r3, #20]
 8005afe:	695b      	ldr	r3, [r3, #20]
 8005b00:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b04:	9304      	str	r3, [sp, #16]
 8005b06:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_B_GPIO_Port, EN_B_Pin, GPIO_PIN_RESET);
 8005b08:	4e20      	ldr	r6, [pc, #128]	; (8005b8c <MX_GPIO_Init+0xe0>)
 8005b0a:	4622      	mov	r2, r4
 8005b0c:	2102      	movs	r1, #2
 8005b0e:	4630      	mov	r0, r6
 8005b10:	f7fc fa54 	bl	8001fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8005b14:	4f1e      	ldr	r7, [pc, #120]	; (8005b90 <MX_GPIO_Init+0xe4>)
 8005b16:	4622      	mov	r2, r4
 8005b18:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005b1c:	4638      	mov	r0, r7
 8005b1e:	f7fc fa4d 	bl	8001fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_A_GPIO_Port, EN_A_Pin, GPIO_PIN_RESET);
 8005b22:	4622      	mov	r2, r4
 8005b24:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005b28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005b2c:	f7fc fa46 	bl	8001fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_button_Pin;
 8005b30:	f44f 5800 	mov.w	r8, #8192	; 0x2000
 8005b34:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005b38:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b3a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_button_GPIO_Port, &GPIO_InitStruct);
 8005b3c:	a905      	add	r1, sp, #20
 8005b3e:	4630      	mov	r0, r6
 8005b40:	f7fc f96c 	bl	8001e1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EN_B_Pin;
 8005b44:	2302      	movs	r3, #2
 8005b46:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b48:	2501      	movs	r5, #1
 8005b4a:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b4c:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b4e:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(EN_B_GPIO_Port, &GPIO_InitStruct);
 8005b50:	a905      	add	r1, sp, #20
 8005b52:	4630      	mov	r0, r6
 8005b54:	f7fc f962 	bl	8001e1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8005b58:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b5c:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b5e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b60:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8005b62:	a905      	add	r1, sp, #20
 8005b64:	4638      	mov	r0, r7
 8005b66:	f7fc f959 	bl	8001e1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EN_A_Pin;
 8005b6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b6e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b70:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b72:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b74:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(EN_A_GPIO_Port, &GPIO_InitStruct);
 8005b76:	a905      	add	r1, sp, #20
 8005b78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005b7c:	f7fc f94e 	bl	8001e1c <HAL_GPIO_Init>

}
 8005b80:	b00a      	add	sp, #40	; 0x28
 8005b82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b86:	bf00      	nop
 8005b88:	40021000 	.word	0x40021000
 8005b8c:	48000800 	.word	0x48000800
 8005b90:	48000400 	.word	0x48000400

08005b94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005b94:	b530      	push	{r4, r5, lr}
 8005b96:	b09f      	sub	sp, #124	; 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005b98:	2228      	movs	r2, #40	; 0x28
 8005b9a:	2100      	movs	r1, #0
 8005b9c:	a814      	add	r0, sp, #80	; 0x50
 8005b9e:	f000 fcc6 	bl	800652e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005ba2:	2400      	movs	r4, #0
 8005ba4:	940f      	str	r4, [sp, #60]	; 0x3c
 8005ba6:	9410      	str	r4, [sp, #64]	; 0x40
 8005ba8:	9411      	str	r4, [sp, #68]	; 0x44
 8005baa:	9412      	str	r4, [sp, #72]	; 0x48
 8005bac:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005bae:	223c      	movs	r2, #60	; 0x3c
 8005bb0:	4621      	mov	r1, r4
 8005bb2:	4668      	mov	r0, sp
 8005bb4:	f000 fcbb 	bl	800652e <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005bb8:	2201      	movs	r2, #1
 8005bba:	9214      	str	r2, [sp, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005bbc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005bc0:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005bc2:	9218      	str	r2, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005bc4:	2502      	movs	r5, #2
 8005bc6:	951b      	str	r5, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005bc8:	931c      	str	r3, [sp, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8005bca:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8005bce:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005bd0:	a814      	add	r0, sp, #80	; 0x50
 8005bd2:	f7fc f9f9 	bl	8001fc8 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005bd6:	230f      	movs	r3, #15
 8005bd8:	930f      	str	r3, [sp, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005bda:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005bdc:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005bde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005be2:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005be4:	9413      	str	r4, [sp, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005be6:	4629      	mov	r1, r5
 8005be8:	a80f      	add	r0, sp, #60	; 0x3c
 8005bea:	f7fc fd45 	bl	8002678 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM1
 8005bee:	f241 0382 	movw	r3, #4226	; 0x1082
 8005bf2:	9300      	str	r3, [sp, #0]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005bf4:	9403      	str	r4, [sp, #12]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8005bf6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005bfa:	9309      	str	r3, [sp, #36]	; 0x24
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8005bfc:	940c      	str	r4, [sp, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005bfe:	4668      	mov	r0, sp
 8005c00:	f7fc fe5c 	bl	80028bc <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8005c04:	b01f      	add	sp, #124	; 0x7c
 8005c06:	bd30      	pop	{r4, r5, pc}

08005c08 <main>:
{
 8005c08:	b508      	push	{r3, lr}
  HAL_Init();
 8005c0a:	f7fb fc4f 	bl	80014ac <HAL_Init>
  SystemClock_Config();
 8005c0e:	f7ff ffc1 	bl	8005b94 <SystemClock_Config>
  MX_GPIO_Init();
 8005c12:	f7ff ff4b 	bl	8005aac <MX_GPIO_Init>
  MX_DMA_Init();
 8005c16:	f7ff fec1 	bl	800599c <MX_DMA_Init>
  MX_ADC2_Init();
 8005c1a:	f7ff fe37 	bl	800588c <MX_ADC2_Init>
  MX_TIM1_Init();
 8005c1e:	f000 f90b 	bl	8005e38 <MX_TIM1_Init>
  MX_TIM2_Init();
 8005c22:	f000 faa5 	bl	8006170 <MX_TIM2_Init>
  MX_TIM4_Init();
 8005c26:	f000 f93f 	bl	8005ea8 <MX_TIM4_Init>
  MX_TIM16_Init();
 8005c2a:	f000 fb03 	bl	8006234 <MX_TIM16_Init>
  MX_TIM17_Init();
 8005c2e:	f000 fb57 	bl	80062e0 <MX_TIM17_Init>
  MX_USART2_UART_Init();
 8005c32:	f000 fbab 	bl	800638c <MX_USART2_UART_Init>
  MX_TIM7_Init();
 8005c36:	f000 f96d 	bl	8005f14 <MX_TIM7_Init>
  MX_FREERTOS_Init(); 
 8005c3a:	f7ff ff21 	bl	8005a80 <MX_FREERTOS_Init>
  osKernelStart();
 8005c3e:	f7fe f8f5 	bl	8003e2c <osKernelStart>
 8005c42:	e7fe      	b.n	8005c42 <main+0x3a>

08005c44 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c44:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8005c46:	6802      	ldr	r2, [r0, #0]
 8005c48:	4b03      	ldr	r3, [pc, #12]	; (8005c58 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d000      	beq.n	8005c50 <HAL_TIM_PeriodElapsedCallback+0xc>
 8005c4e:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8005c50:	f7fb fc3e 	bl	80014d0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8005c54:	e7fb      	b.n	8005c4e <HAL_TIM_PeriodElapsedCallback+0xa>
 8005c56:	bf00      	nop
 8005c58:	40001000 	.word	0x40001000

08005c5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005c5c:	4770      	bx	lr
	...

08005c60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005c60:	b500      	push	{lr}
 8005c62:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c64:	4b0d      	ldr	r3, [pc, #52]	; (8005c9c <HAL_MspInit+0x3c>)
 8005c66:	699a      	ldr	r2, [r3, #24]
 8005c68:	f042 0201 	orr.w	r2, r2, #1
 8005c6c:	619a      	str	r2, [r3, #24]
 8005c6e:	699a      	ldr	r2, [r3, #24]
 8005c70:	f002 0201 	and.w	r2, r2, #1
 8005c74:	9200      	str	r2, [sp, #0]
 8005c76:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c78:	69da      	ldr	r2, [r3, #28]
 8005c7a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005c7e:	61da      	str	r2, [r3, #28]
 8005c80:	69db      	ldr	r3, [r3, #28]
 8005c82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c86:	9301      	str	r3, [sp, #4]
 8005c88:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	210f      	movs	r1, #15
 8005c8e:	f06f 0001 	mvn.w	r0, #1
 8005c92:	f7fb ffb7 	bl	8001c04 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005c96:	b003      	add	sp, #12
 8005c98:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c9c:	40021000 	.word	0x40021000

08005ca0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005ca0:	b500      	push	{lr}
 8005ca2:	b089      	sub	sp, #36	; 0x24
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	4601      	mov	r1, r0
 8005ca8:	2036      	movs	r0, #54	; 0x36
 8005caa:	f7fb ffab 	bl	8001c04 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 8005cae:	2036      	movs	r0, #54	; 0x36
 8005cb0:	f7fb ffda 	bl	8001c68 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8005cb4:	4b15      	ldr	r3, [pc, #84]	; (8005d0c <HAL_InitTick+0x6c>)
 8005cb6:	69da      	ldr	r2, [r3, #28]
 8005cb8:	f042 0210 	orr.w	r2, r2, #16
 8005cbc:	61da      	str	r2, [r3, #28]
 8005cbe:	69db      	ldr	r3, [r3, #28]
 8005cc0:	f003 0310 	and.w	r3, r3, #16
 8005cc4:	9301      	str	r3, [sp, #4]
 8005cc6:	9b01      	ldr	r3, [sp, #4]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005cc8:	a902      	add	r1, sp, #8
 8005cca:	a803      	add	r0, sp, #12
 8005ccc:	f7fc fdd8 	bl	8002880 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8005cd0:	f7fc fdaa 	bl	8002828 <HAL_RCC_GetPCLK1Freq>
 8005cd4:	0043      	lsls	r3, r0, #1
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8005cd6:	480e      	ldr	r0, [pc, #56]	; (8005d10 <HAL_InitTick+0x70>)
 8005cd8:	fba0 2303 	umull	r2, r3, r0, r3
 8005cdc:	0c9b      	lsrs	r3, r3, #18
 8005cde:	3b01      	subs	r3, #1
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8005ce0:	480c      	ldr	r0, [pc, #48]	; (8005d14 <HAL_InitTick+0x74>)
 8005ce2:	4a0d      	ldr	r2, [pc, #52]	; (8005d18 <HAL_InitTick+0x78>)
 8005ce4:	6002      	str	r2, [r0, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8005ce6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005cea:	60c2      	str	r2, [r0, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8005cec:	6043      	str	r3, [r0, #4]
  htim6.Init.ClockDivision = 0;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	6103      	str	r3, [r0, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005cf2:	6083      	str	r3, [r0, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8005cf4:	f7fd f9d6 	bl	80030a4 <HAL_TIM_Base_Init>
 8005cf8:	b118      	cbz	r0, 8005d02 <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
  }
  
  /* Return function status */
  return HAL_ERROR;
 8005cfa:	2001      	movs	r0, #1
}
 8005cfc:	b009      	add	sp, #36	; 0x24
 8005cfe:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_TIM_Base_Start_IT(&htim6);
 8005d02:	4804      	ldr	r0, [pc, #16]	; (8005d14 <HAL_InitTick+0x74>)
 8005d04:	f7fd f88a 	bl	8002e1c <HAL_TIM_Base_Start_IT>
 8005d08:	e7f8      	b.n	8005cfc <HAL_InitTick+0x5c>
 8005d0a:	bf00      	nop
 8005d0c:	40021000 	.word	0x40021000
 8005d10:	431bde83 	.word	0x431bde83
 8005d14:	20005128 	.word	0x20005128
 8005d18:	40001000 	.word	0x40001000

08005d1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005d1c:	4770      	bx	lr

08005d1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005d1e:	e7fe      	b.n	8005d1e <HardFault_Handler>

08005d20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005d20:	e7fe      	b.n	8005d20 <MemManage_Handler>

08005d22 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005d22:	e7fe      	b.n	8005d22 <BusFault_Handler>

08005d24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005d24:	e7fe      	b.n	8005d24 <UsageFault_Handler>

08005d26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005d26:	4770      	bx	lr

08005d28 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8005d28:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005d2a:	4802      	ldr	r0, [pc, #8]	; (8005d34 <DMA1_Channel7_IRQHandler+0xc>)
 8005d2c:	f7fc f81d 	bl	8001d6a <HAL_DMA_IRQHandler>
 8005d30:	bd08      	pop	{r3, pc}
 8005d32:	bf00      	nop
 8005d34:	200052e8 	.word	0x200052e8

08005d38 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles Timer 6 interrupt and DAC underrun interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005d38:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005d3a:	4802      	ldr	r0, [pc, #8]	; (8005d44 <TIM6_DAC_IRQHandler+0xc>)
 8005d3c:	f7fd f889 	bl	8002e52 <HAL_TIM_IRQHandler>
 8005d40:	bd08      	pop	{r3, pc}
 8005d42:	bf00      	nop
 8005d44:	20005128 	.word	0x20005128

08005d48 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8005d48:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8005d4a:	4802      	ldr	r0, [pc, #8]	; (8005d54 <DMA2_Channel1_IRQHandler+0xc>)
 8005d4c:	f7fc f80d 	bl	8001d6a <HAL_DMA_IRQHandler>
 8005d50:	bd08      	pop	{r3, pc}
 8005d52:	bf00      	nop
 8005d54:	200050dc 	.word	0x200050dc

08005d58 <__io_putchar>:
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8005d58:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005d5c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8005d60:	f013 0f01 	tst.w	r3, #1
 8005d64:	d011      	beq.n	8005d8a <__io_putchar+0x32>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8005d66:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005d6a:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8005d6e:	f013 0f01 	tst.w	r3, #1
 8005d72:	d101      	bne.n	8005d78 <__io_putchar+0x20>
 8005d74:	4770      	bx	lr
      __NOP();
 8005d76:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8005d78:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d0f9      	beq.n	8005d76 <__io_putchar+0x1e>
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8005d82:	b2c3      	uxtb	r3, r0
 8005d84:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8005d88:	7013      	strb	r3, [r2, #0]
char **environ = __env;

int __io_putchar(int ch){
	ITM_SendChar(ch);
	return ch;
}
 8005d8a:	4770      	bx	lr

08005d8c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d8e:	460d      	mov	r5, r1
 8005d90:	4617      	mov	r7, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d92:	2400      	movs	r4, #0
 8005d94:	e005      	b.n	8005da2 <_read+0x16>
	{
		*ptr++ = __io_getchar();
 8005d96:	1c6e      	adds	r6, r5, #1
 8005d98:	f3af 8000 	nop.w
 8005d9c:	7028      	strb	r0, [r5, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d9e:	3401      	adds	r4, #1
		*ptr++ = __io_getchar();
 8005da0:	4635      	mov	r5, r6
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005da2:	42bc      	cmp	r4, r7
 8005da4:	dbf7      	blt.n	8005d96 <_read+0xa>
	}

return len;
}
 8005da6:	4638      	mov	r0, r7
 8005da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005daa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005daa:	b570      	push	{r4, r5, r6, lr}
 8005dac:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005dae:	2400      	movs	r4, #0
 8005db0:	e005      	b.n	8005dbe <_write+0x14>
	{
		__io_putchar(*ptr++);
 8005db2:	1c4d      	adds	r5, r1, #1
 8005db4:	7808      	ldrb	r0, [r1, #0]
 8005db6:	f7ff ffcf 	bl	8005d58 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005dba:	3401      	adds	r4, #1
		__io_putchar(*ptr++);
 8005dbc:	4629      	mov	r1, r5
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005dbe:	42b4      	cmp	r4, r6
 8005dc0:	dbf7      	blt.n	8005db2 <_write+0x8>
	}
	return len;
}
 8005dc2:	4630      	mov	r0, r6
 8005dc4:	bd70      	pop	{r4, r5, r6, pc}
	...

08005dc8 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8005dc8:	b508      	push	{r3, lr}
 8005dca:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005dcc:	4a0b      	ldr	r2, [pc, #44]	; (8005dfc <_sbrk+0x34>)
 8005dce:	6812      	ldr	r2, [r2, #0]
 8005dd0:	b142      	cbz	r2, 8005de4 <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 8005dd2:	4a0a      	ldr	r2, [pc, #40]	; (8005dfc <_sbrk+0x34>)
 8005dd4:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 8005dd6:	4403      	add	r3, r0
 8005dd8:	466a      	mov	r2, sp
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d806      	bhi.n	8005dec <_sbrk+0x24>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8005dde:	4a07      	ldr	r2, [pc, #28]	; (8005dfc <_sbrk+0x34>)
 8005de0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8005de2:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8005de4:	4906      	ldr	r1, [pc, #24]	; (8005e00 <_sbrk+0x38>)
 8005de6:	4a05      	ldr	r2, [pc, #20]	; (8005dfc <_sbrk+0x34>)
 8005de8:	6011      	str	r1, [r2, #0]
 8005dea:	e7f2      	b.n	8005dd2 <_sbrk+0xa>
		errno = ENOMEM;
 8005dec:	f000 fb6a 	bl	80064c4 <__errno>
 8005df0:	230c      	movs	r3, #12
 8005df2:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8005df4:	f04f 30ff 	mov.w	r0, #4294967295
 8005df8:	bd08      	pop	{r3, pc}
 8005dfa:	bf00      	nop
 8005dfc:	20004f78 	.word	0x20004f78
 8005e00:	200053bc 	.word	0x200053bc

08005e04 <_close>:

int _close(int file)
{
	return -1;
}
 8005e04:	f04f 30ff 	mov.w	r0, #4294967295
 8005e08:	4770      	bx	lr

08005e0a <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8005e0a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005e0e:	604b      	str	r3, [r1, #4]
	return 0;
}
 8005e10:	2000      	movs	r0, #0
 8005e12:	4770      	bx	lr

08005e14 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8005e14:	2001      	movs	r0, #1
 8005e16:	4770      	bx	lr

08005e18 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8005e18:	2000      	movs	r0, #0
 8005e1a:	4770      	bx	lr

08005e1c <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005e1c:	4b05      	ldr	r3, [pc, #20]	; (8005e34 <SystemInit+0x18>)
 8005e1e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005e22:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8005e26:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005e2a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005e2e:	609a      	str	r2, [r3, #8]
 8005e30:	4770      	bx	lr
 8005e32:	bf00      	nop
 8005e34:	e000ed00 	.word	0xe000ed00

08005e38 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005e38:	b500      	push	{lr}
 8005e3a:	b08d      	sub	sp, #52	; 0x34
  TIM_Encoder_InitTypeDef sConfig = {0};
 8005e3c:	2224      	movs	r2, #36	; 0x24
 8005e3e:	2100      	movs	r1, #0
 8005e40:	a803      	add	r0, sp, #12
 8005e42:	f000 fb74 	bl	800652e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e46:	2300      	movs	r3, #0
 8005e48:	9300      	str	r3, [sp, #0]
 8005e4a:	9301      	str	r3, [sp, #4]
 8005e4c:	9302      	str	r3, [sp, #8]

  htim1.Instance = TIM1;
 8005e4e:	4814      	ldr	r0, [pc, #80]	; (8005ea0 <MX_TIM1_Init+0x68>)
 8005e50:	4a14      	ldr	r2, [pc, #80]	; (8005ea4 <MX_TIM1_Init+0x6c>)
 8005e52:	6002      	str	r2, [r0, #0]
  htim1.Init.Prescaler = 0;
 8005e54:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e56:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 0xFFFF;
 8005e58:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005e5c:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005e5e:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8005e60:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005e62:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005e64:	2301      	movs	r3, #1
 8005e66:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005e68:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 4;
 8005e6a:	2204      	movs	r2, #4
 8005e6c:	9207      	str	r2, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005e6e:	9309      	str	r3, [sp, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 4;
 8005e70:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8005e72:	a903      	add	r1, sp, #12
 8005e74:	f7fd f948 	bl	8003108 <HAL_TIM_Encoder_Init>
 8005e78:	b958      	cbnz	r0, 8005e92 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005e7e:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005e80:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005e82:	4669      	mov	r1, sp
 8005e84:	4806      	ldr	r0, [pc, #24]	; (8005ea0 <MX_TIM1_Init+0x68>)
 8005e86:	f7fd fb5b 	bl	8003540 <HAL_TIMEx_MasterConfigSynchronization>
 8005e8a:	b928      	cbnz	r0, 8005e98 <MX_TIM1_Init+0x60>
  {
    Error_Handler();
  }

}
 8005e8c:	b00d      	add	sp, #52	; 0x34
 8005e8e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8005e92:	f7ff fee3 	bl	8005c5c <Error_Handler>
 8005e96:	e7f0      	b.n	8005e7a <MX_TIM1_Init+0x42>
    Error_Handler();
 8005e98:	f7ff fee0 	bl	8005c5c <Error_Handler>
}
 8005e9c:	e7f6      	b.n	8005e8c <MX_TIM1_Init+0x54>
 8005e9e:	bf00      	nop
 8005ea0:	200051e8 	.word	0x200051e8
 8005ea4:	40012c00 	.word	0x40012c00

08005ea8 <MX_TIM4_Init>:
  HAL_TIM_MspPostInit(&htim2);

}
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005ea8:	b500      	push	{lr}
 8005eaa:	b08d      	sub	sp, #52	; 0x34
  TIM_Encoder_InitTypeDef sConfig = {0};
 8005eac:	2224      	movs	r2, #36	; 0x24
 8005eae:	2100      	movs	r1, #0
 8005eb0:	a803      	add	r0, sp, #12
 8005eb2:	f000 fb3c 	bl	800652e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	9300      	str	r3, [sp, #0]
 8005eba:	9301      	str	r3, [sp, #4]
 8005ebc:	9302      	str	r3, [sp, #8]

  htim4.Instance = TIM4;
 8005ebe:	4813      	ldr	r0, [pc, #76]	; (8005f0c <MX_TIM4_Init+0x64>)
 8005ec0:	4a13      	ldr	r2, [pc, #76]	; (8005f10 <MX_TIM4_Init+0x68>)
 8005ec2:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 0;
 8005ec4:	6043      	str	r3, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ec6:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 0xFFFF;
 8005ec8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005ecc:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005ece:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005ed0:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005ed6:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 4;
 8005ed8:	2204      	movs	r2, #4
 8005eda:	9207      	str	r2, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005edc:	9309      	str	r3, [sp, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 4;
 8005ede:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005ee0:	a903      	add	r1, sp, #12
 8005ee2:	f7fd f911 	bl	8003108 <HAL_TIM_Encoder_Init>
 8005ee6:	b950      	cbnz	r0, 8005efe <MX_TIM4_Init+0x56>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005eec:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005eee:	4669      	mov	r1, sp
 8005ef0:	4806      	ldr	r0, [pc, #24]	; (8005f0c <MX_TIM4_Init+0x64>)
 8005ef2:	f7fd fb25 	bl	8003540 <HAL_TIMEx_MasterConfigSynchronization>
 8005ef6:	b928      	cbnz	r0, 8005f04 <MX_TIM4_Init+0x5c>
  {
    Error_Handler();
  }

}
 8005ef8:	b00d      	add	sp, #52	; 0x34
 8005efa:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8005efe:	f7ff fead 	bl	8005c5c <Error_Handler>
 8005f02:	e7f1      	b.n	8005ee8 <MX_TIM4_Init+0x40>
    Error_Handler();
 8005f04:	f7ff feaa 	bl	8005c5c <Error_Handler>
}
 8005f08:	e7f6      	b.n	8005ef8 <MX_TIM4_Init+0x50>
 8005f0a:	bf00      	nop
 8005f0c:	20005168 	.word	0x20005168
 8005f10:	40000800 	.word	0x40000800

08005f14 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005f14:	b500      	push	{lr}
 8005f16:	b085      	sub	sp, #20
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005f18:	2300      	movs	r3, #0
 8005f1a:	9301      	str	r3, [sp, #4]
 8005f1c:	9302      	str	r3, [sp, #8]
 8005f1e:	9303      	str	r3, [sp, #12]

  htim7.Instance = TIM7;
 8005f20:	480e      	ldr	r0, [pc, #56]	; (8005f5c <MX_TIM7_Init+0x48>)
 8005f22:	4a0f      	ldr	r2, [pc, #60]	; (8005f60 <MX_TIM7_Init+0x4c>)
 8005f24:	6002      	str	r2, [r0, #0]
  htim7.Init.Prescaler = 71;
 8005f26:	2247      	movs	r2, #71	; 0x47
 8005f28:	6042      	str	r2, [r0, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005f2a:	6083      	str	r3, [r0, #8]
  htim7.Init.Period = 9999;
 8005f2c:	f242 720f 	movw	r2, #9999	; 0x270f
 8005f30:	60c2      	str	r2, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005f32:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005f34:	f7fd f8b6 	bl	80030a4 <HAL_TIM_Base_Init>
 8005f38:	b950      	cbnz	r0, 8005f50 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005f3e:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005f40:	a901      	add	r1, sp, #4
 8005f42:	4806      	ldr	r0, [pc, #24]	; (8005f5c <MX_TIM7_Init+0x48>)
 8005f44:	f7fd fafc 	bl	8003540 <HAL_TIMEx_MasterConfigSynchronization>
 8005f48:	b928      	cbnz	r0, 8005f56 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
  }

}
 8005f4a:	b005      	add	sp, #20
 8005f4c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8005f50:	f7ff fe84 	bl	8005c5c <Error_Handler>
 8005f54:	e7f1      	b.n	8005f3a <MX_TIM7_Init+0x26>
    Error_Handler();
 8005f56:	f7ff fe81 	bl	8005c5c <Error_Handler>
}
 8005f5a:	e7f6      	b.n	8005f4a <MX_TIM7_Init+0x36>
 8005f5c:	200052a8 	.word	0x200052a8
 8005f60:	40001400 	.word	0x40001400

08005f64 <HAL_TIM_Encoder_MspInit>:
  HAL_TIM_MspPostInit(&htim17);

}

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8005f64:	b500      	push	{lr}
 8005f66:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f68:	2300      	movs	r3, #0
 8005f6a:	9305      	str	r3, [sp, #20]
 8005f6c:	9306      	str	r3, [sp, #24]
 8005f6e:	9307      	str	r3, [sp, #28]
 8005f70:	9308      	str	r3, [sp, #32]
 8005f72:	9309      	str	r3, [sp, #36]	; 0x24
  if(tim_encoderHandle->Instance==TIM1)
 8005f74:	6803      	ldr	r3, [r0, #0]
 8005f76:	4a24      	ldr	r2, [pc, #144]	; (8006008 <HAL_TIM_Encoder_MspInit+0xa4>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d005      	beq.n	8005f88 <HAL_TIM_Encoder_MspInit+0x24>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM4)
 8005f7c:	4a23      	ldr	r2, [pc, #140]	; (800600c <HAL_TIM_Encoder_MspInit+0xa8>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d022      	beq.n	8005fc8 <HAL_TIM_Encoder_MspInit+0x64>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8005f82:	b00b      	add	sp, #44	; 0x2c
 8005f84:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005f88:	4b21      	ldr	r3, [pc, #132]	; (8006010 <HAL_TIM_Encoder_MspInit+0xac>)
 8005f8a:	699a      	ldr	r2, [r3, #24]
 8005f8c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005f90:	619a      	str	r2, [r3, #24]
 8005f92:	699a      	ldr	r2, [r3, #24]
 8005f94:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005f98:	9201      	str	r2, [sp, #4]
 8005f9a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f9c:	695a      	ldr	r2, [r3, #20]
 8005f9e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005fa2:	615a      	str	r2, [r3, #20]
 8005fa4:	695b      	ldr	r3, [r3, #20]
 8005fa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005faa:	9302      	str	r3, [sp, #8]
 8005fac:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005fae:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005fb2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fb4:	2302      	movs	r3, #2
 8005fb6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8005fb8:	2306      	movs	r3, #6
 8005fba:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fbc:	a905      	add	r1, sp, #20
 8005fbe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005fc2:	f7fb ff2b 	bl	8001e1c <HAL_GPIO_Init>
 8005fc6:	e7dc      	b.n	8005f82 <HAL_TIM_Encoder_MspInit+0x1e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005fc8:	4b11      	ldr	r3, [pc, #68]	; (8006010 <HAL_TIM_Encoder_MspInit+0xac>)
 8005fca:	69da      	ldr	r2, [r3, #28]
 8005fcc:	f042 0204 	orr.w	r2, r2, #4
 8005fd0:	61da      	str	r2, [r3, #28]
 8005fd2:	69da      	ldr	r2, [r3, #28]
 8005fd4:	f002 0204 	and.w	r2, r2, #4
 8005fd8:	9203      	str	r2, [sp, #12]
 8005fda:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005fdc:	695a      	ldr	r2, [r3, #20]
 8005fde:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005fe2:	615a      	str	r2, [r3, #20]
 8005fe4:	695b      	ldr	r3, [r3, #20]
 8005fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fea:	9304      	str	r3, [sp, #16]
 8005fec:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8005fee:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8005ff2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ff4:	2302      	movs	r3, #2
 8005ff6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8005ff8:	230a      	movs	r3, #10
 8005ffa:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ffc:	a905      	add	r1, sp, #20
 8005ffe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006002:	f7fb ff0b 	bl	8001e1c <HAL_GPIO_Init>
}
 8006006:	e7bc      	b.n	8005f82 <HAL_TIM_Encoder_MspInit+0x1e>
 8006008:	40012c00 	.word	0x40012c00
 800600c:	40000800 	.word	0x40000800
 8006010:	40021000 	.word	0x40021000

08006014 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006014:	b500      	push	{lr}
 8006016:	b085      	sub	sp, #20

  if(tim_baseHandle->Instance==TIM2)
 8006018:	6803      	ldr	r3, [r0, #0]
 800601a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800601e:	d00b      	beq.n	8006038 <HAL_TIM_Base_MspInit+0x24>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM7)
 8006020:	4a20      	ldr	r2, [pc, #128]	; (80060a4 <HAL_TIM_Base_MspInit+0x90>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d014      	beq.n	8006050 <HAL_TIM_Base_MspInit+0x3c>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM16)
 8006026:	4a20      	ldr	r2, [pc, #128]	; (80060a8 <HAL_TIM_Base_MspInit+0x94>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d024      	beq.n	8006076 <HAL_TIM_Base_MspInit+0x62>
    __HAL_RCC_TIM16_CLK_ENABLE();
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM17)
 800602c:	4a1f      	ldr	r2, [pc, #124]	; (80060ac <HAL_TIM_Base_MspInit+0x98>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d02c      	beq.n	800608c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8006032:	b005      	add	sp, #20
 8006034:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006038:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800603c:	69da      	ldr	r2, [r3, #28]
 800603e:	f042 0201 	orr.w	r2, r2, #1
 8006042:	61da      	str	r2, [r3, #28]
 8006044:	69db      	ldr	r3, [r3, #28]
 8006046:	f003 0301 	and.w	r3, r3, #1
 800604a:	9300      	str	r3, [sp, #0]
 800604c:	9b00      	ldr	r3, [sp, #0]
 800604e:	e7f0      	b.n	8006032 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8006050:	4b17      	ldr	r3, [pc, #92]	; (80060b0 <HAL_TIM_Base_MspInit+0x9c>)
 8006052:	69da      	ldr	r2, [r3, #28]
 8006054:	f042 0220 	orr.w	r2, r2, #32
 8006058:	61da      	str	r2, [r3, #28]
 800605a:	69db      	ldr	r3, [r3, #28]
 800605c:	f003 0320 	and.w	r3, r3, #32
 8006060:	9301      	str	r3, [sp, #4]
 8006062:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8006064:	2200      	movs	r2, #0
 8006066:	2105      	movs	r1, #5
 8006068:	2037      	movs	r0, #55	; 0x37
 800606a:	f7fb fdcb 	bl	8001c04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800606e:	2037      	movs	r0, #55	; 0x37
 8006070:	f7fb fdfa 	bl	8001c68 <HAL_NVIC_EnableIRQ>
 8006074:	e7dd      	b.n	8006032 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8006076:	4b0e      	ldr	r3, [pc, #56]	; (80060b0 <HAL_TIM_Base_MspInit+0x9c>)
 8006078:	699a      	ldr	r2, [r3, #24]
 800607a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800607e:	619a      	str	r2, [r3, #24]
 8006080:	699b      	ldr	r3, [r3, #24]
 8006082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006086:	9302      	str	r3, [sp, #8]
 8006088:	9b02      	ldr	r3, [sp, #8]
 800608a:	e7d2      	b.n	8006032 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800608c:	4b08      	ldr	r3, [pc, #32]	; (80060b0 <HAL_TIM_Base_MspInit+0x9c>)
 800608e:	699a      	ldr	r2, [r3, #24]
 8006090:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006094:	619a      	str	r2, [r3, #24]
 8006096:	699b      	ldr	r3, [r3, #24]
 8006098:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800609c:	9303      	str	r3, [sp, #12]
 800609e:	9b03      	ldr	r3, [sp, #12]
}
 80060a0:	e7c7      	b.n	8006032 <HAL_TIM_Base_MspInit+0x1e>
 80060a2:	bf00      	nop
 80060a4:	40001400 	.word	0x40001400
 80060a8:	40014400 	.word	0x40014400
 80060ac:	40014800 	.word	0x40014800
 80060b0:	40021000 	.word	0x40021000

080060b4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80060b4:	b500      	push	{lr}
 80060b6:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80060b8:	2300      	movs	r3, #0
 80060ba:	9303      	str	r3, [sp, #12]
 80060bc:	9304      	str	r3, [sp, #16]
 80060be:	9305      	str	r3, [sp, #20]
 80060c0:	9306      	str	r3, [sp, #24]
 80060c2:	9307      	str	r3, [sp, #28]
  if(timHandle->Instance==TIM2)
 80060c4:	6803      	ldr	r3, [r0, #0]
 80060c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060ca:	d008      	beq.n	80060de <HAL_TIM_MspPostInit+0x2a>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM16)
 80060cc:	4a24      	ldr	r2, [pc, #144]	; (8006160 <HAL_TIM_MspPostInit+0xac>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d01c      	beq.n	800610c <HAL_TIM_MspPostInit+0x58>

  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM17)
 80060d2:	4a24      	ldr	r2, [pc, #144]	; (8006164 <HAL_TIM_MspPostInit+0xb0>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d02e      	beq.n	8006136 <HAL_TIM_MspPostInit+0x82>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 80060d8:	b009      	add	sp, #36	; 0x24
 80060da:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80060de:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80060e2:	695a      	ldr	r2, [r3, #20]
 80060e4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80060e8:	615a      	str	r2, [r3, #20]
 80060ea:	695b      	ldr	r3, [r3, #20]
 80060ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060f0:	9300      	str	r3, [sp, #0]
 80060f2:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80060f4:	2303      	movs	r3, #3
 80060f6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060f8:	2302      	movs	r3, #2
 80060fa:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80060fc:	2301      	movs	r3, #1
 80060fe:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006100:	a903      	add	r1, sp, #12
 8006102:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006106:	f7fb fe89 	bl	8001e1c <HAL_GPIO_Init>
 800610a:	e7e5      	b.n	80060d8 <HAL_TIM_MspPostInit+0x24>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800610c:	4b16      	ldr	r3, [pc, #88]	; (8006168 <HAL_TIM_MspPostInit+0xb4>)
 800610e:	695a      	ldr	r2, [r3, #20]
 8006110:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006114:	615a      	str	r2, [r3, #20]
 8006116:	695b      	ldr	r3, [r3, #20]
 8006118:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800611c:	9301      	str	r3, [sp, #4]
 800611e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8006120:	2310      	movs	r3, #16
 8006122:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006124:	2302      	movs	r3, #2
 8006126:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8006128:	2301      	movs	r3, #1
 800612a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800612c:	a903      	add	r1, sp, #12
 800612e:	480f      	ldr	r0, [pc, #60]	; (800616c <HAL_TIM_MspPostInit+0xb8>)
 8006130:	f7fb fe74 	bl	8001e1c <HAL_GPIO_Init>
 8006134:	e7d0      	b.n	80060d8 <HAL_TIM_MspPostInit+0x24>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006136:	4b0c      	ldr	r3, [pc, #48]	; (8006168 <HAL_TIM_MspPostInit+0xb4>)
 8006138:	695a      	ldr	r2, [r3, #20]
 800613a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800613e:	615a      	str	r2, [r3, #20]
 8006140:	695b      	ldr	r3, [r3, #20]
 8006142:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006146:	9302      	str	r3, [sp, #8]
 8006148:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800614a:	2320      	movs	r3, #32
 800614c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800614e:	2302      	movs	r3, #2
 8006150:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 8006152:	230a      	movs	r3, #10
 8006154:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006156:	a903      	add	r1, sp, #12
 8006158:	4804      	ldr	r0, [pc, #16]	; (800616c <HAL_TIM_MspPostInit+0xb8>)
 800615a:	f7fb fe5f 	bl	8001e1c <HAL_GPIO_Init>
}
 800615e:	e7bb      	b.n	80060d8 <HAL_TIM_MspPostInit+0x24>
 8006160:	40014400 	.word	0x40014400
 8006164:	40014800 	.word	0x40014800
 8006168:	40021000 	.word	0x40021000
 800616c:	48000400 	.word	0x48000400

08006170 <MX_TIM2_Init>:
{
 8006170:	b500      	push	{lr}
 8006172:	b08f      	sub	sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006174:	2300      	movs	r3, #0
 8006176:	930a      	str	r3, [sp, #40]	; 0x28
 8006178:	930b      	str	r3, [sp, #44]	; 0x2c
 800617a:	930c      	str	r3, [sp, #48]	; 0x30
 800617c:	930d      	str	r3, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800617e:	9307      	str	r3, [sp, #28]
 8006180:	9308      	str	r3, [sp, #32]
 8006182:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006184:	9300      	str	r3, [sp, #0]
 8006186:	9301      	str	r3, [sp, #4]
 8006188:	9302      	str	r3, [sp, #8]
 800618a:	9303      	str	r3, [sp, #12]
 800618c:	9304      	str	r3, [sp, #16]
 800618e:	9305      	str	r3, [sp, #20]
 8006190:	9306      	str	r3, [sp, #24]
  htim2.Instance = TIM2;
 8006192:	4827      	ldr	r0, [pc, #156]	; (8006230 <MX_TIM2_Init+0xc0>)
 8006194:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006198:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 4;
 800619a:	2204      	movs	r2, #4
 800619c:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800619e:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 1000;
 80061a0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80061a4:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80061a6:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80061a8:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80061aa:	f7fc ff7b 	bl	80030a4 <HAL_TIM_Base_Init>
 80061ae:	bb60      	cbnz	r0, 800620a <MX_TIM2_Init+0x9a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80061b0:	a90e      	add	r1, sp, #56	; 0x38
 80061b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80061b6:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80061ba:	481d      	ldr	r0, [pc, #116]	; (8006230 <MX_TIM2_Init+0xc0>)
 80061bc:	f7fd f8e0 	bl	8003380 <HAL_TIM_ConfigClockSource>
 80061c0:	bb30      	cbnz	r0, 8006210 <MX_TIM2_Init+0xa0>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80061c2:	481b      	ldr	r0, [pc, #108]	; (8006230 <MX_TIM2_Init+0xc0>)
 80061c4:	f7fc ff87 	bl	80030d6 <HAL_TIM_PWM_Init>
 80061c8:	bb28      	cbnz	r0, 8006216 <MX_TIM2_Init+0xa6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC3REF;
 80061ca:	2360      	movs	r3, #96	; 0x60
 80061cc:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80061ce:	2300      	movs	r3, #0
 80061d0:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80061d2:	a907      	add	r1, sp, #28
 80061d4:	4816      	ldr	r0, [pc, #88]	; (8006230 <MX_TIM2_Init+0xc0>)
 80061d6:	f7fd f9b3 	bl	8003540 <HAL_TIMEx_MasterConfigSynchronization>
 80061da:	b9f8      	cbnz	r0, 800621c <MX_TIM2_Init+0xac>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80061dc:	2360      	movs	r3, #96	; 0x60
 80061de:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 0;
 80061e0:	2200      	movs	r2, #0
 80061e2:	9201      	str	r2, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80061e4:	9202      	str	r2, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80061e6:	9204      	str	r2, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80061e8:	4669      	mov	r1, sp
 80061ea:	4811      	ldr	r0, [pc, #68]	; (8006230 <MX_TIM2_Init+0xc0>)
 80061ec:	f7fd f822 	bl	8003234 <HAL_TIM_PWM_ConfigChannel>
 80061f0:	b9b8      	cbnz	r0, 8006222 <MX_TIM2_Init+0xb2>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80061f2:	2204      	movs	r2, #4
 80061f4:	4669      	mov	r1, sp
 80061f6:	480e      	ldr	r0, [pc, #56]	; (8006230 <MX_TIM2_Init+0xc0>)
 80061f8:	f7fd f81c 	bl	8003234 <HAL_TIM_PWM_ConfigChannel>
 80061fc:	b9a0      	cbnz	r0, 8006228 <MX_TIM2_Init+0xb8>
  HAL_TIM_MspPostInit(&htim2);
 80061fe:	480c      	ldr	r0, [pc, #48]	; (8006230 <MX_TIM2_Init+0xc0>)
 8006200:	f7ff ff58 	bl	80060b4 <HAL_TIM_MspPostInit>
}
 8006204:	b00f      	add	sp, #60	; 0x3c
 8006206:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800620a:	f7ff fd27 	bl	8005c5c <Error_Handler>
 800620e:	e7cf      	b.n	80061b0 <MX_TIM2_Init+0x40>
    Error_Handler();
 8006210:	f7ff fd24 	bl	8005c5c <Error_Handler>
 8006214:	e7d5      	b.n	80061c2 <MX_TIM2_Init+0x52>
    Error_Handler();
 8006216:	f7ff fd21 	bl	8005c5c <Error_Handler>
 800621a:	e7d6      	b.n	80061ca <MX_TIM2_Init+0x5a>
    Error_Handler();
 800621c:	f7ff fd1e 	bl	8005c5c <Error_Handler>
 8006220:	e7dc      	b.n	80061dc <MX_TIM2_Init+0x6c>
    Error_Handler();
 8006222:	f7ff fd1b 	bl	8005c5c <Error_Handler>
 8006226:	e7e4      	b.n	80061f2 <MX_TIM2_Init+0x82>
    Error_Handler();
 8006228:	f7ff fd18 	bl	8005c5c <Error_Handler>
 800622c:	e7e7      	b.n	80061fe <MX_TIM2_Init+0x8e>
 800622e:	bf00      	nop
 8006230:	20005228 	.word	0x20005228

08006234 <MX_TIM16_Init>:
{
 8006234:	b510      	push	{r4, lr}
 8006236:	b092      	sub	sp, #72	; 0x48
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006238:	2400      	movs	r4, #0
 800623a:	940b      	str	r4, [sp, #44]	; 0x2c
 800623c:	940c      	str	r4, [sp, #48]	; 0x30
 800623e:	940d      	str	r4, [sp, #52]	; 0x34
 8006240:	940e      	str	r4, [sp, #56]	; 0x38
 8006242:	940f      	str	r4, [sp, #60]	; 0x3c
 8006244:	9410      	str	r4, [sp, #64]	; 0x40
 8006246:	9411      	str	r4, [sp, #68]	; 0x44
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006248:	222c      	movs	r2, #44	; 0x2c
 800624a:	4621      	mov	r1, r4
 800624c:	4668      	mov	r0, sp
 800624e:	f000 f96e 	bl	800652e <memset>
  htim16.Instance = TIM16;
 8006252:	4821      	ldr	r0, [pc, #132]	; (80062d8 <MX_TIM16_Init+0xa4>)
 8006254:	4b21      	ldr	r3, [pc, #132]	; (80062dc <MX_TIM16_Init+0xa8>)
 8006256:	6003      	str	r3, [r0, #0]
  htim16.Init.Prescaler = 4;
 8006258:	2304      	movs	r3, #4
 800625a:	6043      	str	r3, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800625c:	6084      	str	r4, [r0, #8]
  htim16.Init.Period = 1000;
 800625e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006262:	60c3      	str	r3, [r0, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006264:	6104      	str	r4, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 8006266:	6144      	str	r4, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006268:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800626a:	f7fc ff1b 	bl	80030a4 <HAL_TIM_Base_Init>
 800626e:	bb30      	cbnz	r0, 80062be <MX_TIM16_Init+0x8a>
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8006270:	4819      	ldr	r0, [pc, #100]	; (80062d8 <MX_TIM16_Init+0xa4>)
 8006272:	f7fc ff30 	bl	80030d6 <HAL_TIM_PWM_Init>
 8006276:	bb28      	cbnz	r0, 80062c4 <MX_TIM16_Init+0x90>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006278:	2360      	movs	r3, #96	; 0x60
 800627a:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 800627c:	2200      	movs	r2, #0
 800627e:	920c      	str	r2, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006280:	920d      	str	r2, [sp, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006282:	920e      	str	r2, [sp, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006284:	920f      	str	r2, [sp, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006286:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006288:	9211      	str	r2, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800628a:	a90b      	add	r1, sp, #44	; 0x2c
 800628c:	4812      	ldr	r0, [pc, #72]	; (80062d8 <MX_TIM16_Init+0xa4>)
 800628e:	f7fc ffd1 	bl	8003234 <HAL_TIM_PWM_ConfigChannel>
 8006292:	b9d0      	cbnz	r0, 80062ca <MX_TIM16_Init+0x96>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006294:	2300      	movs	r3, #0
 8006296:	9300      	str	r3, [sp, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006298:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800629a:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800629c:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800629e:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80062a0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80062a4:	9205      	str	r2, [sp, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80062a6:	9306      	str	r3, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80062a8:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 80062aa:	4669      	mov	r1, sp
 80062ac:	480a      	ldr	r0, [pc, #40]	; (80062d8 <MX_TIM16_Init+0xa4>)
 80062ae:	f7fd f98f 	bl	80035d0 <HAL_TIMEx_ConfigBreakDeadTime>
 80062b2:	b968      	cbnz	r0, 80062d0 <MX_TIM16_Init+0x9c>
  HAL_TIM_MspPostInit(&htim16);
 80062b4:	4808      	ldr	r0, [pc, #32]	; (80062d8 <MX_TIM16_Init+0xa4>)
 80062b6:	f7ff fefd 	bl	80060b4 <HAL_TIM_MspPostInit>
}
 80062ba:	b012      	add	sp, #72	; 0x48
 80062bc:	bd10      	pop	{r4, pc}
    Error_Handler();
 80062be:	f7ff fccd 	bl	8005c5c <Error_Handler>
 80062c2:	e7d5      	b.n	8006270 <MX_TIM16_Init+0x3c>
    Error_Handler();
 80062c4:	f7ff fcca 	bl	8005c5c <Error_Handler>
 80062c8:	e7d6      	b.n	8006278 <MX_TIM16_Init+0x44>
    Error_Handler();
 80062ca:	f7ff fcc7 	bl	8005c5c <Error_Handler>
 80062ce:	e7e1      	b.n	8006294 <MX_TIM16_Init+0x60>
    Error_Handler();
 80062d0:	f7ff fcc4 	bl	8005c5c <Error_Handler>
 80062d4:	e7ee      	b.n	80062b4 <MX_TIM16_Init+0x80>
 80062d6:	bf00      	nop
 80062d8:	20005268 	.word	0x20005268
 80062dc:	40014400 	.word	0x40014400

080062e0 <MX_TIM17_Init>:
{
 80062e0:	b510      	push	{r4, lr}
 80062e2:	b092      	sub	sp, #72	; 0x48
  TIM_OC_InitTypeDef sConfigOC = {0};
 80062e4:	2400      	movs	r4, #0
 80062e6:	940b      	str	r4, [sp, #44]	; 0x2c
 80062e8:	940c      	str	r4, [sp, #48]	; 0x30
 80062ea:	940d      	str	r4, [sp, #52]	; 0x34
 80062ec:	940e      	str	r4, [sp, #56]	; 0x38
 80062ee:	940f      	str	r4, [sp, #60]	; 0x3c
 80062f0:	9410      	str	r4, [sp, #64]	; 0x40
 80062f2:	9411      	str	r4, [sp, #68]	; 0x44
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80062f4:	222c      	movs	r2, #44	; 0x2c
 80062f6:	4621      	mov	r1, r4
 80062f8:	4668      	mov	r0, sp
 80062fa:	f000 f918 	bl	800652e <memset>
  htim17.Instance = TIM17;
 80062fe:	4821      	ldr	r0, [pc, #132]	; (8006384 <MX_TIM17_Init+0xa4>)
 8006300:	4b21      	ldr	r3, [pc, #132]	; (8006388 <MX_TIM17_Init+0xa8>)
 8006302:	6003      	str	r3, [r0, #0]
  htim17.Init.Prescaler = 4;
 8006304:	2304      	movs	r3, #4
 8006306:	6043      	str	r3, [r0, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006308:	6084      	str	r4, [r0, #8]
  htim17.Init.Period = 1000;
 800630a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800630e:	60c3      	str	r3, [r0, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006310:	6104      	str	r4, [r0, #16]
  htim17.Init.RepetitionCounter = 0;
 8006312:	6144      	str	r4, [r0, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006314:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8006316:	f7fc fec5 	bl	80030a4 <HAL_TIM_Base_Init>
 800631a:	bb30      	cbnz	r0, 800636a <MX_TIM17_Init+0x8a>
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 800631c:	4819      	ldr	r0, [pc, #100]	; (8006384 <MX_TIM17_Init+0xa4>)
 800631e:	f7fc feda 	bl	80030d6 <HAL_TIM_PWM_Init>
 8006322:	bb28      	cbnz	r0, 8006370 <MX_TIM17_Init+0x90>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006324:	2360      	movs	r3, #96	; 0x60
 8006326:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8006328:	2200      	movs	r2, #0
 800632a:	920c      	str	r2, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800632c:	920d      	str	r2, [sp, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800632e:	920e      	str	r2, [sp, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006330:	920f      	str	r2, [sp, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006332:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006334:	9211      	str	r2, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006336:	a90b      	add	r1, sp, #44	; 0x2c
 8006338:	4812      	ldr	r0, [pc, #72]	; (8006384 <MX_TIM17_Init+0xa4>)
 800633a:	f7fc ff7b 	bl	8003234 <HAL_TIM_PWM_ConfigChannel>
 800633e:	b9d0      	cbnz	r0, 8006376 <MX_TIM17_Init+0x96>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006340:	2300      	movs	r3, #0
 8006342:	9300      	str	r3, [sp, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006344:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006346:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006348:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800634a:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800634c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006350:	9205      	str	r2, [sp, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8006352:	9306      	str	r3, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006354:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8006356:	4669      	mov	r1, sp
 8006358:	480a      	ldr	r0, [pc, #40]	; (8006384 <MX_TIM17_Init+0xa4>)
 800635a:	f7fd f939 	bl	80035d0 <HAL_TIMEx_ConfigBreakDeadTime>
 800635e:	b968      	cbnz	r0, 800637c <MX_TIM17_Init+0x9c>
  HAL_TIM_MspPostInit(&htim17);
 8006360:	4808      	ldr	r0, [pc, #32]	; (8006384 <MX_TIM17_Init+0xa4>)
 8006362:	f7ff fea7 	bl	80060b4 <HAL_TIM_MspPostInit>
}
 8006366:	b012      	add	sp, #72	; 0x48
 8006368:	bd10      	pop	{r4, pc}
    Error_Handler();
 800636a:	f7ff fc77 	bl	8005c5c <Error_Handler>
 800636e:	e7d5      	b.n	800631c <MX_TIM17_Init+0x3c>
    Error_Handler();
 8006370:	f7ff fc74 	bl	8005c5c <Error_Handler>
 8006374:	e7d6      	b.n	8006324 <MX_TIM17_Init+0x44>
    Error_Handler();
 8006376:	f7ff fc71 	bl	8005c5c <Error_Handler>
 800637a:	e7e1      	b.n	8006340 <MX_TIM17_Init+0x60>
    Error_Handler();
 800637c:	f7ff fc6e 	bl	8005c5c <Error_Handler>
 8006380:	e7ee      	b.n	8006360 <MX_TIM17_Init+0x80>
 8006382:	bf00      	nop
 8006384:	200051a8 	.word	0x200051a8
 8006388:	40014800 	.word	0x40014800

0800638c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800638c:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 800638e:	480b      	ldr	r0, [pc, #44]	; (80063bc <MX_USART2_UART_Init+0x30>)
 8006390:	4b0b      	ldr	r3, [pc, #44]	; (80063c0 <MX_USART2_UART_Init+0x34>)
 8006392:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8006394:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8006398:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800639a:	2300      	movs	r3, #0
 800639c:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800639e:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80063a0:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80063a2:	220c      	movs	r2, #12
 80063a4:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80063a6:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80063a8:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80063aa:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80063ac:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80063ae:	f7fd fd04 	bl	8003dba <HAL_UART_Init>
 80063b2:	b900      	cbnz	r0, 80063b6 <MX_USART2_UART_Init+0x2a>
 80063b4:	bd08      	pop	{r3, pc}
  {
    Error_Handler();
 80063b6:	f7ff fc51 	bl	8005c5c <Error_Handler>
  }

}
 80063ba:	e7fb      	b.n	80063b4 <MX_USART2_UART_Init+0x28>
 80063bc:	2000532c 	.word	0x2000532c
 80063c0:	40004400 	.word	0x40004400

080063c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80063c4:	b510      	push	{r4, lr}
 80063c6:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063c8:	2300      	movs	r3, #0
 80063ca:	9303      	str	r3, [sp, #12]
 80063cc:	9304      	str	r3, [sp, #16]
 80063ce:	9305      	str	r3, [sp, #20]
 80063d0:	9306      	str	r3, [sp, #24]
 80063d2:	9307      	str	r3, [sp, #28]
  if(uartHandle->Instance==USART2)
 80063d4:	6802      	ldr	r2, [r0, #0]
 80063d6:	4b23      	ldr	r3, [pc, #140]	; (8006464 <HAL_UART_MspInit+0xa0>)
 80063d8:	429a      	cmp	r2, r3
 80063da:	d001      	beq.n	80063e0 <HAL_UART_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80063dc:	b008      	add	sp, #32
 80063de:	bd10      	pop	{r4, pc}
 80063e0:	4604      	mov	r4, r0
    __HAL_RCC_USART2_CLK_ENABLE();
 80063e2:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80063e6:	69da      	ldr	r2, [r3, #28]
 80063e8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80063ec:	61da      	str	r2, [r3, #28]
 80063ee:	69da      	ldr	r2, [r3, #28]
 80063f0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80063f4:	9201      	str	r2, [sp, #4]
 80063f6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80063f8:	695a      	ldr	r2, [r3, #20]
 80063fa:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80063fe:	615a      	str	r2, [r3, #20]
 8006400:	695b      	ldr	r3, [r3, #20]
 8006402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006406:	9302      	str	r3, [sp, #8]
 8006408:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800640a:	230c      	movs	r3, #12
 800640c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800640e:	2302      	movs	r3, #2
 8006410:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006412:	2303      	movs	r3, #3
 8006414:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006416:	2307      	movs	r3, #7
 8006418:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800641a:	a903      	add	r1, sp, #12
 800641c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006420:	f7fb fcfc 	bl	8001e1c <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8006424:	4810      	ldr	r0, [pc, #64]	; (8006468 <HAL_UART_MspInit+0xa4>)
 8006426:	4b11      	ldr	r3, [pc, #68]	; (800646c <HAL_UART_MspInit+0xa8>)
 8006428:	6003      	str	r3, [r0, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800642a:	2310      	movs	r3, #16
 800642c:	6043      	str	r3, [r0, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800642e:	2300      	movs	r3, #0
 8006430:	6083      	str	r3, [r0, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006432:	2280      	movs	r2, #128	; 0x80
 8006434:	60c2      	str	r2, [r0, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006436:	6103      	str	r3, [r0, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006438:	6143      	str	r3, [r0, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800643a:	6183      	str	r3, [r0, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800643c:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800643e:	f7fb fc47 	bl	8001cd0 <HAL_DMA_Init>
 8006442:	b958      	cbnz	r0, 800645c <HAL_UART_MspInit+0x98>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8006444:	4b08      	ldr	r3, [pc, #32]	; (8006468 <HAL_UART_MspInit+0xa4>)
 8006446:	66a3      	str	r3, [r4, #104]	; 0x68
 8006448:	625c      	str	r4, [r3, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 9, 0);
 800644a:	2200      	movs	r2, #0
 800644c:	2109      	movs	r1, #9
 800644e:	2026      	movs	r0, #38	; 0x26
 8006450:	f7fb fbd8 	bl	8001c04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006454:	2026      	movs	r0, #38	; 0x26
 8006456:	f7fb fc07 	bl	8001c68 <HAL_NVIC_EnableIRQ>
}
 800645a:	e7bf      	b.n	80063dc <HAL_UART_MspInit+0x18>
      Error_Handler();
 800645c:	f7ff fbfe 	bl	8005c5c <Error_Handler>
 8006460:	e7f0      	b.n	8006444 <HAL_UART_MspInit+0x80>
 8006462:	bf00      	nop
 8006464:	40004400 	.word	0x40004400
 8006468:	200052e8 	.word	0x200052e8
 800646c:	40020080 	.word	0x40020080

08006470 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006470:	f8df d034 	ldr.w	sp, [pc, #52]	; 80064a8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8006474:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8006476:	e003      	b.n	8006480 <LoopCopyDataInit>

08006478 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8006478:	4b0c      	ldr	r3, [pc, #48]	; (80064ac <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800647a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800647c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800647e:	3104      	adds	r1, #4

08006480 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8006480:	480b      	ldr	r0, [pc, #44]	; (80064b0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8006482:	4b0c      	ldr	r3, [pc, #48]	; (80064b4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8006484:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8006486:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8006488:	d3f6      	bcc.n	8006478 <CopyDataInit>
	ldr	r2, =_sbss
 800648a:	4a0b      	ldr	r2, [pc, #44]	; (80064b8 <LoopForever+0x12>)
	b	LoopFillZerobss
 800648c:	e002      	b.n	8006494 <LoopFillZerobss>

0800648e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800648e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8006490:	f842 3b04 	str.w	r3, [r2], #4

08006494 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8006494:	4b09      	ldr	r3, [pc, #36]	; (80064bc <LoopForever+0x16>)
	cmp	r2, r3
 8006496:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8006498:	d3f9      	bcc.n	800648e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800649a:	f7ff fcbf 	bl	8005e1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800649e:	f000 f817 	bl	80064d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80064a2:	f7ff fbb1 	bl	8005c08 <main>

080064a6 <LoopForever>:

LoopForever:
    b LoopForever
 80064a6:	e7fe      	b.n	80064a6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80064a8:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 80064ac:	0800a358 	.word	0x0800a358
	ldr	r0, =_sdata
 80064b0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80064b4:	20000680 	.word	0x20000680
	ldr	r2, =_sbss
 80064b8:	20000680 	.word	0x20000680
	ldr	r3, = _ebss
 80064bc:	200053bc 	.word	0x200053bc

080064c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80064c0:	e7fe      	b.n	80064c0 <ADC1_2_IRQHandler>
	...

080064c4 <__errno>:
 80064c4:	4b01      	ldr	r3, [pc, #4]	; (80064cc <__errno+0x8>)
 80064c6:	6818      	ldr	r0, [r3, #0]
 80064c8:	4770      	bx	lr
 80064ca:	bf00      	nop
 80064cc:	20000010 	.word	0x20000010

080064d0 <__libc_init_array>:
 80064d0:	b570      	push	{r4, r5, r6, lr}
 80064d2:	4e0d      	ldr	r6, [pc, #52]	; (8006508 <__libc_init_array+0x38>)
 80064d4:	4c0d      	ldr	r4, [pc, #52]	; (800650c <__libc_init_array+0x3c>)
 80064d6:	1ba4      	subs	r4, r4, r6
 80064d8:	10a4      	asrs	r4, r4, #2
 80064da:	2500      	movs	r5, #0
 80064dc:	42a5      	cmp	r5, r4
 80064de:	d109      	bne.n	80064f4 <__libc_init_array+0x24>
 80064e0:	4e0b      	ldr	r6, [pc, #44]	; (8006510 <__libc_init_array+0x40>)
 80064e2:	4c0c      	ldr	r4, [pc, #48]	; (8006514 <__libc_init_array+0x44>)
 80064e4:	f003 fd60 	bl	8009fa8 <_init>
 80064e8:	1ba4      	subs	r4, r4, r6
 80064ea:	10a4      	asrs	r4, r4, #2
 80064ec:	2500      	movs	r5, #0
 80064ee:	42a5      	cmp	r5, r4
 80064f0:	d105      	bne.n	80064fe <__libc_init_array+0x2e>
 80064f2:	bd70      	pop	{r4, r5, r6, pc}
 80064f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80064f8:	4798      	blx	r3
 80064fa:	3501      	adds	r5, #1
 80064fc:	e7ee      	b.n	80064dc <__libc_init_array+0xc>
 80064fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006502:	4798      	blx	r3
 8006504:	3501      	adds	r5, #1
 8006506:	e7f2      	b.n	80064ee <__libc_init_array+0x1e>
 8006508:	0800a350 	.word	0x0800a350
 800650c:	0800a350 	.word	0x0800a350
 8006510:	0800a350 	.word	0x0800a350
 8006514:	0800a354 	.word	0x0800a354

08006518 <memcpy>:
 8006518:	b510      	push	{r4, lr}
 800651a:	1e43      	subs	r3, r0, #1
 800651c:	440a      	add	r2, r1
 800651e:	4291      	cmp	r1, r2
 8006520:	d100      	bne.n	8006524 <memcpy+0xc>
 8006522:	bd10      	pop	{r4, pc}
 8006524:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006528:	f803 4f01 	strb.w	r4, [r3, #1]!
 800652c:	e7f7      	b.n	800651e <memcpy+0x6>

0800652e <memset>:
 800652e:	4402      	add	r2, r0
 8006530:	4603      	mov	r3, r0
 8006532:	4293      	cmp	r3, r2
 8006534:	d100      	bne.n	8006538 <memset+0xa>
 8006536:	4770      	bx	lr
 8006538:	f803 1b01 	strb.w	r1, [r3], #1
 800653c:	e7f9      	b.n	8006532 <memset+0x4>
	...

08006540 <printf>:
 8006540:	b40f      	push	{r0, r1, r2, r3}
 8006542:	4b0a      	ldr	r3, [pc, #40]	; (800656c <printf+0x2c>)
 8006544:	b513      	push	{r0, r1, r4, lr}
 8006546:	681c      	ldr	r4, [r3, #0]
 8006548:	b124      	cbz	r4, 8006554 <printf+0x14>
 800654a:	69a3      	ldr	r3, [r4, #24]
 800654c:	b913      	cbnz	r3, 8006554 <printf+0x14>
 800654e:	4620      	mov	r0, r4
 8006550:	f002 f87a 	bl	8008648 <__sinit>
 8006554:	ab05      	add	r3, sp, #20
 8006556:	9a04      	ldr	r2, [sp, #16]
 8006558:	68a1      	ldr	r1, [r4, #8]
 800655a:	9301      	str	r3, [sp, #4]
 800655c:	4620      	mov	r0, r4
 800655e:	f000 f807 	bl	8006570 <_vfprintf_r>
 8006562:	b002      	add	sp, #8
 8006564:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006568:	b004      	add	sp, #16
 800656a:	4770      	bx	lr
 800656c:	20000010 	.word	0x20000010

08006570 <_vfprintf_r>:
 8006570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006574:	b0bd      	sub	sp, #244	; 0xf4
 8006576:	4688      	mov	r8, r1
 8006578:	4615      	mov	r5, r2
 800657a:	461c      	mov	r4, r3
 800657c:	461f      	mov	r7, r3
 800657e:	4683      	mov	fp, r0
 8006580:	f002 fa12 	bl	80089a8 <_localeconv_r>
 8006584:	6803      	ldr	r3, [r0, #0]
 8006586:	930d      	str	r3, [sp, #52]	; 0x34
 8006588:	4618      	mov	r0, r3
 800658a:	f7f9 fe71 	bl	8000270 <strlen>
 800658e:	9009      	str	r0, [sp, #36]	; 0x24
 8006590:	f1bb 0f00 	cmp.w	fp, #0
 8006594:	d005      	beq.n	80065a2 <_vfprintf_r+0x32>
 8006596:	f8db 3018 	ldr.w	r3, [fp, #24]
 800659a:	b913      	cbnz	r3, 80065a2 <_vfprintf_r+0x32>
 800659c:	4658      	mov	r0, fp
 800659e:	f002 f853 	bl	8008648 <__sinit>
 80065a2:	4b99      	ldr	r3, [pc, #612]	; (8006808 <_vfprintf_r+0x298>)
 80065a4:	4598      	cmp	r8, r3
 80065a6:	d137      	bne.n	8006618 <_vfprintf_r+0xa8>
 80065a8:	f8db 8004 	ldr.w	r8, [fp, #4]
 80065ac:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 80065b0:	07d8      	lsls	r0, r3, #31
 80065b2:	d407      	bmi.n	80065c4 <_vfprintf_r+0x54>
 80065b4:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80065b8:	0599      	lsls	r1, r3, #22
 80065ba:	d403      	bmi.n	80065c4 <_vfprintf_r+0x54>
 80065bc:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 80065c0:	f002 fa02 	bl	80089c8 <__retarget_lock_acquire_recursive>
 80065c4:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 80065c8:	049a      	lsls	r2, r3, #18
 80065ca:	d409      	bmi.n	80065e0 <_vfprintf_r+0x70>
 80065cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80065d0:	f8a8 300c 	strh.w	r3, [r8, #12]
 80065d4:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 80065d8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80065dc:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
 80065e0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80065e4:	071e      	lsls	r6, r3, #28
 80065e6:	d502      	bpl.n	80065ee <_vfprintf_r+0x7e>
 80065e8:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80065ec:	bb03      	cbnz	r3, 8006630 <_vfprintf_r+0xc0>
 80065ee:	4641      	mov	r1, r8
 80065f0:	4658      	mov	r0, fp
 80065f2:	f001 f839 	bl	8007668 <__swsetup_r>
 80065f6:	b1d8      	cbz	r0, 8006630 <_vfprintf_r+0xc0>
 80065f8:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 80065fc:	07dd      	lsls	r5, r3, #31
 80065fe:	d407      	bmi.n	8006610 <_vfprintf_r+0xa0>
 8006600:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006604:	059c      	lsls	r4, r3, #22
 8006606:	d403      	bmi.n	8006610 <_vfprintf_r+0xa0>
 8006608:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 800660c:	f002 f9dd 	bl	80089ca <__retarget_lock_release_recursive>
 8006610:	f04f 33ff 	mov.w	r3, #4294967295
 8006614:	930a      	str	r3, [sp, #40]	; 0x28
 8006616:	e026      	b.n	8006666 <_vfprintf_r+0xf6>
 8006618:	4b7c      	ldr	r3, [pc, #496]	; (800680c <_vfprintf_r+0x29c>)
 800661a:	4598      	cmp	r8, r3
 800661c:	d102      	bne.n	8006624 <_vfprintf_r+0xb4>
 800661e:	f8db 8008 	ldr.w	r8, [fp, #8]
 8006622:	e7c3      	b.n	80065ac <_vfprintf_r+0x3c>
 8006624:	4b7a      	ldr	r3, [pc, #488]	; (8006810 <_vfprintf_r+0x2a0>)
 8006626:	4598      	cmp	r8, r3
 8006628:	bf08      	it	eq
 800662a:	f8db 800c 	ldreq.w	r8, [fp, #12]
 800662e:	e7bd      	b.n	80065ac <_vfprintf_r+0x3c>
 8006630:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006634:	f003 021a 	and.w	r2, r3, #26
 8006638:	2a0a      	cmp	r2, #10
 800663a:	d118      	bne.n	800666e <_vfprintf_r+0xfe>
 800663c:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 8006640:	2a00      	cmp	r2, #0
 8006642:	db14      	blt.n	800666e <_vfprintf_r+0xfe>
 8006644:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
 8006648:	07d0      	lsls	r0, r2, #31
 800664a:	d405      	bmi.n	8006658 <_vfprintf_r+0xe8>
 800664c:	0599      	lsls	r1, r3, #22
 800664e:	d403      	bmi.n	8006658 <_vfprintf_r+0xe8>
 8006650:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8006654:	f002 f9b9 	bl	80089ca <__retarget_lock_release_recursive>
 8006658:	4623      	mov	r3, r4
 800665a:	462a      	mov	r2, r5
 800665c:	4641      	mov	r1, r8
 800665e:	4658      	mov	r0, fp
 8006660:	f000 ffc2 	bl	80075e8 <__sbprintf>
 8006664:	900a      	str	r0, [sp, #40]	; 0x28
 8006666:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006668:	b03d      	add	sp, #244	; 0xf4
 800666a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800666e:	ed9f 7b64 	vldr	d7, [pc, #400]	; 8006800 <_vfprintf_r+0x290>
 8006672:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006676:	2300      	movs	r3, #0
 8006678:	ac2c      	add	r4, sp, #176	; 0xb0
 800667a:	941f      	str	r4, [sp, #124]	; 0x7c
 800667c:	9321      	str	r3, [sp, #132]	; 0x84
 800667e:	9320      	str	r3, [sp, #128]	; 0x80
 8006680:	9505      	str	r5, [sp, #20]
 8006682:	9303      	str	r3, [sp, #12]
 8006684:	9311      	str	r3, [sp, #68]	; 0x44
 8006686:	9310      	str	r3, [sp, #64]	; 0x40
 8006688:	930a      	str	r3, [sp, #40]	; 0x28
 800668a:	9d05      	ldr	r5, [sp, #20]
 800668c:	462b      	mov	r3, r5
 800668e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006692:	b112      	cbz	r2, 800669a <_vfprintf_r+0x12a>
 8006694:	2a25      	cmp	r2, #37	; 0x25
 8006696:	f040 8083 	bne.w	80067a0 <_vfprintf_r+0x230>
 800669a:	9b05      	ldr	r3, [sp, #20]
 800669c:	1aee      	subs	r6, r5, r3
 800669e:	d00d      	beq.n	80066bc <_vfprintf_r+0x14c>
 80066a0:	e884 0048 	stmia.w	r4, {r3, r6}
 80066a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066a6:	4433      	add	r3, r6
 80066a8:	9321      	str	r3, [sp, #132]	; 0x84
 80066aa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80066ac:	3301      	adds	r3, #1
 80066ae:	2b07      	cmp	r3, #7
 80066b0:	9320      	str	r3, [sp, #128]	; 0x80
 80066b2:	dc77      	bgt.n	80067a4 <_vfprintf_r+0x234>
 80066b4:	3408      	adds	r4, #8
 80066b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066b8:	4433      	add	r3, r6
 80066ba:	930a      	str	r3, [sp, #40]	; 0x28
 80066bc:	782b      	ldrb	r3, [r5, #0]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	f000 8739 	beq.w	8007536 <_vfprintf_r+0xfc6>
 80066c4:	2300      	movs	r3, #0
 80066c6:	1c69      	adds	r1, r5, #1
 80066c8:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80066cc:	461a      	mov	r2, r3
 80066ce:	f04f 3aff 	mov.w	sl, #4294967295
 80066d2:	930b      	str	r3, [sp, #44]	; 0x2c
 80066d4:	461d      	mov	r5, r3
 80066d6:	200a      	movs	r0, #10
 80066d8:	1c4e      	adds	r6, r1, #1
 80066da:	7809      	ldrb	r1, [r1, #0]
 80066dc:	9605      	str	r6, [sp, #20]
 80066de:	9102      	str	r1, [sp, #8]
 80066e0:	9902      	ldr	r1, [sp, #8]
 80066e2:	3920      	subs	r1, #32
 80066e4:	2958      	cmp	r1, #88	; 0x58
 80066e6:	f200 841d 	bhi.w	8006f24 <_vfprintf_r+0x9b4>
 80066ea:	e8df f011 	tbh	[pc, r1, lsl #1]
 80066ee:	00b3      	.short	0x00b3
 80066f0:	041b041b 	.word	0x041b041b
 80066f4:	041b00b8 	.word	0x041b00b8
 80066f8:	041b041b 	.word	0x041b041b
 80066fc:	041b041b 	.word	0x041b041b
 8006700:	00bb041b 	.word	0x00bb041b
 8006704:	041b0065 	.word	0x041b0065
 8006708:	00c700c4 	.word	0x00c700c4
 800670c:	00e4041b 	.word	0x00e4041b
 8006710:	00e700e7 	.word	0x00e700e7
 8006714:	00e700e7 	.word	0x00e700e7
 8006718:	00e700e7 	.word	0x00e700e7
 800671c:	00e700e7 	.word	0x00e700e7
 8006720:	041b00e7 	.word	0x041b00e7
 8006724:	041b041b 	.word	0x041b041b
 8006728:	041b041b 	.word	0x041b041b
 800672c:	041b041b 	.word	0x041b041b
 8006730:	041b041b 	.word	0x041b041b
 8006734:	011b041b 	.word	0x011b041b
 8006738:	041b0131 	.word	0x041b0131
 800673c:	041b0131 	.word	0x041b0131
 8006740:	041b041b 	.word	0x041b041b
 8006744:	00fa041b 	.word	0x00fa041b
 8006748:	041b041b 	.word	0x041b041b
 800674c:	041b0346 	.word	0x041b0346
 8006750:	041b041b 	.word	0x041b041b
 8006754:	041b041b 	.word	0x041b041b
 8006758:	041b03ad 	.word	0x041b03ad
 800675c:	0093041b 	.word	0x0093041b
 8006760:	041b041b 	.word	0x041b041b
 8006764:	041b041b 	.word	0x041b041b
 8006768:	041b041b 	.word	0x041b041b
 800676c:	041b041b 	.word	0x041b041b
 8006770:	041b041b 	.word	0x041b041b
 8006774:	006b010d 	.word	0x006b010d
 8006778:	01310131 	.word	0x01310131
 800677c:	00fd0131 	.word	0x00fd0131
 8006780:	041b006b 	.word	0x041b006b
 8006784:	0100041b 	.word	0x0100041b
 8006788:	0328041b 	.word	0x0328041b
 800678c:	037c0348 	.word	0x037c0348
 8006790:	041b0107 	.word	0x041b0107
 8006794:	041b038d 	.word	0x041b038d
 8006798:	041b03af 	.word	0x041b03af
 800679c:	03c7041b 	.word	0x03c7041b
 80067a0:	461d      	mov	r5, r3
 80067a2:	e773      	b.n	800668c <_vfprintf_r+0x11c>
 80067a4:	aa1f      	add	r2, sp, #124	; 0x7c
 80067a6:	4641      	mov	r1, r8
 80067a8:	4658      	mov	r0, fp
 80067aa:	f002 fec0 	bl	800952e <__sprint_r>
 80067ae:	2800      	cmp	r0, #0
 80067b0:	f040 8699 	bne.w	80074e6 <_vfprintf_r+0xf76>
 80067b4:	ac2c      	add	r4, sp, #176	; 0xb0
 80067b6:	e77e      	b.n	80066b6 <_vfprintf_r+0x146>
 80067b8:	2301      	movs	r3, #1
 80067ba:	222b      	movs	r2, #43	; 0x2b
 80067bc:	9905      	ldr	r1, [sp, #20]
 80067be:	e78b      	b.n	80066d8 <_vfprintf_r+0x168>
 80067c0:	460f      	mov	r7, r1
 80067c2:	e7fb      	b.n	80067bc <_vfprintf_r+0x24c>
 80067c4:	b10b      	cbz	r3, 80067ca <_vfprintf_r+0x25a>
 80067c6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80067ca:	06aa      	lsls	r2, r5, #26
 80067cc:	f140 80b0 	bpl.w	8006930 <_vfprintf_r+0x3c0>
 80067d0:	3707      	adds	r7, #7
 80067d2:	f027 0707 	bic.w	r7, r7, #7
 80067d6:	f107 0308 	add.w	r3, r7, #8
 80067da:	e9d7 6700 	ldrd	r6, r7, [r7]
 80067de:	9304      	str	r3, [sp, #16]
 80067e0:	2e00      	cmp	r6, #0
 80067e2:	f177 0300 	sbcs.w	r3, r7, #0
 80067e6:	da06      	bge.n	80067f6 <_vfprintf_r+0x286>
 80067e8:	4276      	negs	r6, r6
 80067ea:	f04f 032d 	mov.w	r3, #45	; 0x2d
 80067ee:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80067f2:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80067f6:	2301      	movs	r3, #1
 80067f8:	e2d0      	b.n	8006d9c <_vfprintf_r+0x82c>
 80067fa:	bf00      	nop
 80067fc:	f3af 8000 	nop.w
	...
 8006808:	0800a100 	.word	0x0800a100
 800680c:	0800a120 	.word	0x0800a120
 8006810:	0800a0e0 	.word	0x0800a0e0
 8006814:	b10b      	cbz	r3, 800681a <_vfprintf_r+0x2aa>
 8006816:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800681a:	4ba2      	ldr	r3, [pc, #648]	; (8006aa4 <_vfprintf_r+0x534>)
 800681c:	9311      	str	r3, [sp, #68]	; 0x44
 800681e:	06a9      	lsls	r1, r5, #26
 8006820:	f140 8331 	bpl.w	8006e86 <_vfprintf_r+0x916>
 8006824:	3707      	adds	r7, #7
 8006826:	f027 0707 	bic.w	r7, r7, #7
 800682a:	f107 0308 	add.w	r3, r7, #8
 800682e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8006832:	9304      	str	r3, [sp, #16]
 8006834:	07eb      	lsls	r3, r5, #31
 8006836:	d50b      	bpl.n	8006850 <_vfprintf_r+0x2e0>
 8006838:	ea56 0307 	orrs.w	r3, r6, r7
 800683c:	d008      	beq.n	8006850 <_vfprintf_r+0x2e0>
 800683e:	2330      	movs	r3, #48	; 0x30
 8006840:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8006844:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8006848:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 800684c:	f045 0502 	orr.w	r5, r5, #2
 8006850:	2302      	movs	r3, #2
 8006852:	e2a0      	b.n	8006d96 <_vfprintf_r+0x826>
 8006854:	2a00      	cmp	r2, #0
 8006856:	d1b1      	bne.n	80067bc <_vfprintf_r+0x24c>
 8006858:	2301      	movs	r3, #1
 800685a:	2220      	movs	r2, #32
 800685c:	e7ae      	b.n	80067bc <_vfprintf_r+0x24c>
 800685e:	f045 0501 	orr.w	r5, r5, #1
 8006862:	e7ab      	b.n	80067bc <_vfprintf_r+0x24c>
 8006864:	683e      	ldr	r6, [r7, #0]
 8006866:	960b      	str	r6, [sp, #44]	; 0x2c
 8006868:	2e00      	cmp	r6, #0
 800686a:	f107 0104 	add.w	r1, r7, #4
 800686e:	daa7      	bge.n	80067c0 <_vfprintf_r+0x250>
 8006870:	4276      	negs	r6, r6
 8006872:	960b      	str	r6, [sp, #44]	; 0x2c
 8006874:	460f      	mov	r7, r1
 8006876:	f045 0504 	orr.w	r5, r5, #4
 800687a:	e79f      	b.n	80067bc <_vfprintf_r+0x24c>
 800687c:	9905      	ldr	r1, [sp, #20]
 800687e:	1c4e      	adds	r6, r1, #1
 8006880:	7809      	ldrb	r1, [r1, #0]
 8006882:	9102      	str	r1, [sp, #8]
 8006884:	292a      	cmp	r1, #42	; 0x2a
 8006886:	d010      	beq.n	80068aa <_vfprintf_r+0x33a>
 8006888:	f04f 0a00 	mov.w	sl, #0
 800688c:	9605      	str	r6, [sp, #20]
 800688e:	9902      	ldr	r1, [sp, #8]
 8006890:	3930      	subs	r1, #48	; 0x30
 8006892:	2909      	cmp	r1, #9
 8006894:	f63f af24 	bhi.w	80066e0 <_vfprintf_r+0x170>
 8006898:	fb00 1a0a 	mla	sl, r0, sl, r1
 800689c:	9905      	ldr	r1, [sp, #20]
 800689e:	460e      	mov	r6, r1
 80068a0:	f816 1b01 	ldrb.w	r1, [r6], #1
 80068a4:	9102      	str	r1, [sp, #8]
 80068a6:	9605      	str	r6, [sp, #20]
 80068a8:	e7f1      	b.n	800688e <_vfprintf_r+0x31e>
 80068aa:	6839      	ldr	r1, [r7, #0]
 80068ac:	9605      	str	r6, [sp, #20]
 80068ae:	ea41 7ae1 	orr.w	sl, r1, r1, asr #31
 80068b2:	3704      	adds	r7, #4
 80068b4:	e782      	b.n	80067bc <_vfprintf_r+0x24c>
 80068b6:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 80068ba:	e77f      	b.n	80067bc <_vfprintf_r+0x24c>
 80068bc:	2100      	movs	r1, #0
 80068be:	910b      	str	r1, [sp, #44]	; 0x2c
 80068c0:	9902      	ldr	r1, [sp, #8]
 80068c2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80068c4:	3930      	subs	r1, #48	; 0x30
 80068c6:	fb00 1106 	mla	r1, r0, r6, r1
 80068ca:	910b      	str	r1, [sp, #44]	; 0x2c
 80068cc:	9905      	ldr	r1, [sp, #20]
 80068ce:	460e      	mov	r6, r1
 80068d0:	f816 1b01 	ldrb.w	r1, [r6], #1
 80068d4:	9102      	str	r1, [sp, #8]
 80068d6:	9902      	ldr	r1, [sp, #8]
 80068d8:	9605      	str	r6, [sp, #20]
 80068da:	3930      	subs	r1, #48	; 0x30
 80068dc:	2909      	cmp	r1, #9
 80068de:	d9ef      	bls.n	80068c0 <_vfprintf_r+0x350>
 80068e0:	e6fe      	b.n	80066e0 <_vfprintf_r+0x170>
 80068e2:	f045 0508 	orr.w	r5, r5, #8
 80068e6:	e769      	b.n	80067bc <_vfprintf_r+0x24c>
 80068e8:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 80068ec:	e766      	b.n	80067bc <_vfprintf_r+0x24c>
 80068ee:	9905      	ldr	r1, [sp, #20]
 80068f0:	7809      	ldrb	r1, [r1, #0]
 80068f2:	296c      	cmp	r1, #108	; 0x6c
 80068f4:	d105      	bne.n	8006902 <_vfprintf_r+0x392>
 80068f6:	9905      	ldr	r1, [sp, #20]
 80068f8:	3101      	adds	r1, #1
 80068fa:	9105      	str	r1, [sp, #20]
 80068fc:	f045 0520 	orr.w	r5, r5, #32
 8006900:	e75c      	b.n	80067bc <_vfprintf_r+0x24c>
 8006902:	f045 0510 	orr.w	r5, r5, #16
 8006906:	e759      	b.n	80067bc <_vfprintf_r+0x24c>
 8006908:	1d3b      	adds	r3, r7, #4
 800690a:	9304      	str	r3, [sp, #16]
 800690c:	2600      	movs	r6, #0
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8006914:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8006918:	f04f 0a01 	mov.w	sl, #1
 800691c:	9608      	str	r6, [sp, #32]
 800691e:	f10d 0988 	add.w	r9, sp, #136	; 0x88
 8006922:	e11e      	b.n	8006b62 <_vfprintf_r+0x5f2>
 8006924:	b10b      	cbz	r3, 800692a <_vfprintf_r+0x3ba>
 8006926:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800692a:	f045 0510 	orr.w	r5, r5, #16
 800692e:	e74c      	b.n	80067ca <_vfprintf_r+0x25a>
 8006930:	f015 0f10 	tst.w	r5, #16
 8006934:	f107 0304 	add.w	r3, r7, #4
 8006938:	d003      	beq.n	8006942 <_vfprintf_r+0x3d2>
 800693a:	683e      	ldr	r6, [r7, #0]
 800693c:	9304      	str	r3, [sp, #16]
 800693e:	17f7      	asrs	r7, r6, #31
 8006940:	e74e      	b.n	80067e0 <_vfprintf_r+0x270>
 8006942:	683e      	ldr	r6, [r7, #0]
 8006944:	9304      	str	r3, [sp, #16]
 8006946:	f015 0f40 	tst.w	r5, #64	; 0x40
 800694a:	bf18      	it	ne
 800694c:	b236      	sxthne	r6, r6
 800694e:	e7f6      	b.n	800693e <_vfprintf_r+0x3ce>
 8006950:	b10b      	cbz	r3, 8006956 <_vfprintf_r+0x3e6>
 8006952:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006956:	3707      	adds	r7, #7
 8006958:	f027 0707 	bic.w	r7, r7, #7
 800695c:	f107 0308 	add.w	r3, r7, #8
 8006960:	9304      	str	r3, [sp, #16]
 8006962:	ed97 7b00 	vldr	d7, [r7]
 8006966:	ed8d 7b06 	vstr	d7, [sp, #24]
 800696a:	9b06      	ldr	r3, [sp, #24]
 800696c:	9312      	str	r3, [sp, #72]	; 0x48
 800696e:	9b07      	ldr	r3, [sp, #28]
 8006970:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006974:	9313      	str	r3, [sp, #76]	; 0x4c
 8006976:	f04f 32ff 	mov.w	r2, #4294967295
 800697a:	4b4b      	ldr	r3, [pc, #300]	; (8006aa8 <_vfprintf_r+0x538>)
 800697c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8006980:	f7fa f8d0 	bl	8000b24 <__aeabi_dcmpun>
 8006984:	2800      	cmp	r0, #0
 8006986:	f040 85e3 	bne.w	8007550 <_vfprintf_r+0xfe0>
 800698a:	f04f 32ff 	mov.w	r2, #4294967295
 800698e:	4b46      	ldr	r3, [pc, #280]	; (8006aa8 <_vfprintf_r+0x538>)
 8006990:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8006994:	f7fa f8a8 	bl	8000ae8 <__aeabi_dcmple>
 8006998:	2800      	cmp	r0, #0
 800699a:	f040 85d9 	bne.w	8007550 <_vfprintf_r+0xfe0>
 800699e:	2200      	movs	r2, #0
 80069a0:	2300      	movs	r3, #0
 80069a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069a6:	f7fa f895 	bl	8000ad4 <__aeabi_dcmplt>
 80069aa:	b110      	cbz	r0, 80069b2 <_vfprintf_r+0x442>
 80069ac:	232d      	movs	r3, #45	; 0x2d
 80069ae:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80069b2:	4b3e      	ldr	r3, [pc, #248]	; (8006aac <_vfprintf_r+0x53c>)
 80069b4:	4a3e      	ldr	r2, [pc, #248]	; (8006ab0 <_vfprintf_r+0x540>)
 80069b6:	9902      	ldr	r1, [sp, #8]
 80069b8:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80069bc:	2947      	cmp	r1, #71	; 0x47
 80069be:	bfcc      	ite	gt
 80069c0:	4691      	movgt	r9, r2
 80069c2:	4699      	movle	r9, r3
 80069c4:	f04f 0a03 	mov.w	sl, #3
 80069c8:	2600      	movs	r6, #0
 80069ca:	9608      	str	r6, [sp, #32]
 80069cc:	e0c9      	b.n	8006b62 <_vfprintf_r+0x5f2>
 80069ce:	f1ba 3fff 	cmp.w	sl, #4294967295
 80069d2:	d022      	beq.n	8006a1a <_vfprintf_r+0x4aa>
 80069d4:	9b02      	ldr	r3, [sp, #8]
 80069d6:	f023 0320 	bic.w	r3, r3, #32
 80069da:	2b47      	cmp	r3, #71	; 0x47
 80069dc:	d104      	bne.n	80069e8 <_vfprintf_r+0x478>
 80069de:	f1ba 0f00 	cmp.w	sl, #0
 80069e2:	bf08      	it	eq
 80069e4:	f04f 0a01 	moveq.w	sl, #1
 80069e8:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 80069ec:	9314      	str	r3, [sp, #80]	; 0x50
 80069ee:	9b07      	ldr	r3, [sp, #28]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	da15      	bge.n	8006a20 <_vfprintf_r+0x4b0>
 80069f4:	9b06      	ldr	r3, [sp, #24]
 80069f6:	930e      	str	r3, [sp, #56]	; 0x38
 80069f8:	9b07      	ldr	r3, [sp, #28]
 80069fa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80069fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a00:	232d      	movs	r3, #45	; 0x2d
 8006a02:	930c      	str	r3, [sp, #48]	; 0x30
 8006a04:	9b02      	ldr	r3, [sp, #8]
 8006a06:	f023 0720 	bic.w	r7, r3, #32
 8006a0a:	2f46      	cmp	r7, #70	; 0x46
 8006a0c:	d00e      	beq.n	8006a2c <_vfprintf_r+0x4bc>
 8006a0e:	2f45      	cmp	r7, #69	; 0x45
 8006a10:	d146      	bne.n	8006aa0 <_vfprintf_r+0x530>
 8006a12:	f10a 0601 	add.w	r6, sl, #1
 8006a16:	2102      	movs	r1, #2
 8006a18:	e00a      	b.n	8006a30 <_vfprintf_r+0x4c0>
 8006a1a:	f04f 0a06 	mov.w	sl, #6
 8006a1e:	e7e3      	b.n	80069e8 <_vfprintf_r+0x478>
 8006a20:	ed9d 7b06 	vldr	d7, [sp, #24]
 8006a24:	2300      	movs	r3, #0
 8006a26:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8006a2a:	e7ea      	b.n	8006a02 <_vfprintf_r+0x492>
 8006a2c:	4656      	mov	r6, sl
 8006a2e:	2103      	movs	r1, #3
 8006a30:	ab1d      	add	r3, sp, #116	; 0x74
 8006a32:	9301      	str	r3, [sp, #4]
 8006a34:	ab1a      	add	r3, sp, #104	; 0x68
 8006a36:	9300      	str	r3, [sp, #0]
 8006a38:	4632      	mov	r2, r6
 8006a3a:	ab19      	add	r3, sp, #100	; 0x64
 8006a3c:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8006a40:	4658      	mov	r0, fp
 8006a42:	f000 ff0d 	bl	8007860 <_dtoa_r>
 8006a46:	2f47      	cmp	r7, #71	; 0x47
 8006a48:	4681      	mov	r9, r0
 8006a4a:	d102      	bne.n	8006a52 <_vfprintf_r+0x4e2>
 8006a4c:	07eb      	lsls	r3, r5, #31
 8006a4e:	f140 858c 	bpl.w	800756a <_vfprintf_r+0xffa>
 8006a52:	eb09 0306 	add.w	r3, r9, r6
 8006a56:	2f46      	cmp	r7, #70	; 0x46
 8006a58:	9303      	str	r3, [sp, #12]
 8006a5a:	d111      	bne.n	8006a80 <_vfprintf_r+0x510>
 8006a5c:	f899 3000 	ldrb.w	r3, [r9]
 8006a60:	2b30      	cmp	r3, #48	; 0x30
 8006a62:	d109      	bne.n	8006a78 <_vfprintf_r+0x508>
 8006a64:	2200      	movs	r2, #0
 8006a66:	2300      	movs	r3, #0
 8006a68:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006a6c:	f7fa f828 	bl	8000ac0 <__aeabi_dcmpeq>
 8006a70:	b910      	cbnz	r0, 8006a78 <_vfprintf_r+0x508>
 8006a72:	f1c6 0601 	rsb	r6, r6, #1
 8006a76:	9619      	str	r6, [sp, #100]	; 0x64
 8006a78:	9a03      	ldr	r2, [sp, #12]
 8006a7a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006a7c:	441a      	add	r2, r3
 8006a7e:	9203      	str	r2, [sp, #12]
 8006a80:	2200      	movs	r2, #0
 8006a82:	2300      	movs	r3, #0
 8006a84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006a88:	f7fa f81a 	bl	8000ac0 <__aeabi_dcmpeq>
 8006a8c:	b990      	cbnz	r0, 8006ab4 <_vfprintf_r+0x544>
 8006a8e:	2230      	movs	r2, #48	; 0x30
 8006a90:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006a92:	9903      	ldr	r1, [sp, #12]
 8006a94:	4299      	cmp	r1, r3
 8006a96:	d90f      	bls.n	8006ab8 <_vfprintf_r+0x548>
 8006a98:	1c59      	adds	r1, r3, #1
 8006a9a:	911d      	str	r1, [sp, #116]	; 0x74
 8006a9c:	701a      	strb	r2, [r3, #0]
 8006a9e:	e7f7      	b.n	8006a90 <_vfprintf_r+0x520>
 8006aa0:	4656      	mov	r6, sl
 8006aa2:	e7b8      	b.n	8006a16 <_vfprintf_r+0x4a6>
 8006aa4:	0800a08c 	.word	0x0800a08c
 8006aa8:	7fefffff 	.word	0x7fefffff
 8006aac:	0800a07c 	.word	0x0800a07c
 8006ab0:	0800a080 	.word	0x0800a080
 8006ab4:	9b03      	ldr	r3, [sp, #12]
 8006ab6:	931d      	str	r3, [sp, #116]	; 0x74
 8006ab8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006aba:	2f47      	cmp	r7, #71	; 0x47
 8006abc:	eba3 0309 	sub.w	r3, r3, r9
 8006ac0:	9303      	str	r3, [sp, #12]
 8006ac2:	f040 80f8 	bne.w	8006cb6 <_vfprintf_r+0x746>
 8006ac6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006ac8:	1cdf      	adds	r7, r3, #3
 8006aca:	db02      	blt.n	8006ad2 <_vfprintf_r+0x562>
 8006acc:	459a      	cmp	sl, r3
 8006ace:	f280 811f 	bge.w	8006d10 <_vfprintf_r+0x7a0>
 8006ad2:	9b02      	ldr	r3, [sp, #8]
 8006ad4:	3b02      	subs	r3, #2
 8006ad6:	9302      	str	r3, [sp, #8]
 8006ad8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006ada:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8006ade:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 8006ae2:	1e53      	subs	r3, r2, #1
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	9319      	str	r3, [sp, #100]	; 0x64
 8006ae8:	bfb6      	itet	lt
 8006aea:	f1c2 0301 	rsblt	r3, r2, #1
 8006aee:	222b      	movge	r2, #43	; 0x2b
 8006af0:	222d      	movlt	r2, #45	; 0x2d
 8006af2:	2b09      	cmp	r3, #9
 8006af4:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8006af8:	f340 80fa 	ble.w	8006cf0 <_vfprintf_r+0x780>
 8006afc:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8006b00:	260a      	movs	r6, #10
 8006b02:	fb93 f0f6 	sdiv	r0, r3, r6
 8006b06:	fb06 3310 	mls	r3, r6, r0, r3
 8006b0a:	3330      	adds	r3, #48	; 0x30
 8006b0c:	2809      	cmp	r0, #9
 8006b0e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006b12:	f102 31ff 	add.w	r1, r2, #4294967295
 8006b16:	4603      	mov	r3, r0
 8006b18:	f300 80e3 	bgt.w	8006ce2 <_vfprintf_r+0x772>
 8006b1c:	3330      	adds	r3, #48	; 0x30
 8006b1e:	f801 3c01 	strb.w	r3, [r1, #-1]
 8006b22:	3a02      	subs	r2, #2
 8006b24:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8006b28:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8006b2c:	4282      	cmp	r2, r0
 8006b2e:	4619      	mov	r1, r3
 8006b30:	f0c0 80d9 	bcc.w	8006ce6 <_vfprintf_r+0x776>
 8006b34:	9a03      	ldr	r2, [sp, #12]
 8006b36:	ab1b      	add	r3, sp, #108	; 0x6c
 8006b38:	1acb      	subs	r3, r1, r3
 8006b3a:	2a01      	cmp	r2, #1
 8006b3c:	9310      	str	r3, [sp, #64]	; 0x40
 8006b3e:	eb03 0a02 	add.w	sl, r3, r2
 8006b42:	dc03      	bgt.n	8006b4c <_vfprintf_r+0x5dc>
 8006b44:	f015 0301 	ands.w	r3, r5, #1
 8006b48:	9308      	str	r3, [sp, #32]
 8006b4a:	d003      	beq.n	8006b54 <_vfprintf_r+0x5e4>
 8006b4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b4e:	449a      	add	sl, r3
 8006b50:	2300      	movs	r3, #0
 8006b52:	9308      	str	r3, [sp, #32]
 8006b54:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b56:	b113      	cbz	r3, 8006b5e <_vfprintf_r+0x5ee>
 8006b58:	232d      	movs	r3, #45	; 0x2d
 8006b5a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8006b5e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8006b60:	2600      	movs	r6, #0
 8006b62:	4556      	cmp	r6, sl
 8006b64:	4633      	mov	r3, r6
 8006b66:	bfb8      	it	lt
 8006b68:	4653      	movlt	r3, sl
 8006b6a:	930c      	str	r3, [sp, #48]	; 0x30
 8006b6c:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8006b70:	b113      	cbz	r3, 8006b78 <_vfprintf_r+0x608>
 8006b72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b74:	3301      	adds	r3, #1
 8006b76:	930c      	str	r3, [sp, #48]	; 0x30
 8006b78:	f015 0302 	ands.w	r3, r5, #2
 8006b7c:	9314      	str	r3, [sp, #80]	; 0x50
 8006b7e:	bf1e      	ittt	ne
 8006b80:	9b0c      	ldrne	r3, [sp, #48]	; 0x30
 8006b82:	3302      	addne	r3, #2
 8006b84:	930c      	strne	r3, [sp, #48]	; 0x30
 8006b86:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8006b8a:	9315      	str	r3, [sp, #84]	; 0x54
 8006b8c:	d114      	bne.n	8006bb8 <_vfprintf_r+0x648>
 8006b8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006b92:	1a9f      	subs	r7, r3, r2
 8006b94:	2f00      	cmp	r7, #0
 8006b96:	dd0f      	ble.n	8006bb8 <_vfprintf_r+0x648>
 8006b98:	4ba8      	ldr	r3, [pc, #672]	; (8006e3c <_vfprintf_r+0x8cc>)
 8006b9a:	6023      	str	r3, [r4, #0]
 8006b9c:	2f10      	cmp	r7, #16
 8006b9e:	f300 81d3 	bgt.w	8006f48 <_vfprintf_r+0x9d8>
 8006ba2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ba4:	6067      	str	r7, [r4, #4]
 8006ba6:	441f      	add	r7, r3
 8006ba8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006baa:	9721      	str	r7, [sp, #132]	; 0x84
 8006bac:	3301      	adds	r3, #1
 8006bae:	2b07      	cmp	r3, #7
 8006bb0:	9320      	str	r3, [sp, #128]	; 0x80
 8006bb2:	f300 81e0 	bgt.w	8006f76 <_vfprintf_r+0xa06>
 8006bb6:	3408      	adds	r4, #8
 8006bb8:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8006bbc:	b173      	cbz	r3, 8006bdc <_vfprintf_r+0x66c>
 8006bbe:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8006bc2:	6023      	str	r3, [r4, #0]
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	6063      	str	r3, [r4, #4]
 8006bc8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006bca:	3301      	adds	r3, #1
 8006bcc:	9321      	str	r3, [sp, #132]	; 0x84
 8006bce:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006bd0:	3301      	adds	r3, #1
 8006bd2:	2b07      	cmp	r3, #7
 8006bd4:	9320      	str	r3, [sp, #128]	; 0x80
 8006bd6:	f300 81d8 	bgt.w	8006f8a <_vfprintf_r+0xa1a>
 8006bda:	3408      	adds	r4, #8
 8006bdc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006bde:	b16b      	cbz	r3, 8006bfc <_vfprintf_r+0x68c>
 8006be0:	ab18      	add	r3, sp, #96	; 0x60
 8006be2:	6023      	str	r3, [r4, #0]
 8006be4:	2302      	movs	r3, #2
 8006be6:	6063      	str	r3, [r4, #4]
 8006be8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006bea:	3302      	adds	r3, #2
 8006bec:	9321      	str	r3, [sp, #132]	; 0x84
 8006bee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006bf0:	3301      	adds	r3, #1
 8006bf2:	2b07      	cmp	r3, #7
 8006bf4:	9320      	str	r3, [sp, #128]	; 0x80
 8006bf6:	f300 81d2 	bgt.w	8006f9e <_vfprintf_r+0xa2e>
 8006bfa:	3408      	adds	r4, #8
 8006bfc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006bfe:	2b80      	cmp	r3, #128	; 0x80
 8006c00:	d114      	bne.n	8006c2c <_vfprintf_r+0x6bc>
 8006c02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006c06:	1a9f      	subs	r7, r3, r2
 8006c08:	2f00      	cmp	r7, #0
 8006c0a:	dd0f      	ble.n	8006c2c <_vfprintf_r+0x6bc>
 8006c0c:	4b8c      	ldr	r3, [pc, #560]	; (8006e40 <_vfprintf_r+0x8d0>)
 8006c0e:	6023      	str	r3, [r4, #0]
 8006c10:	2f10      	cmp	r7, #16
 8006c12:	f300 81ce 	bgt.w	8006fb2 <_vfprintf_r+0xa42>
 8006c16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c18:	6067      	str	r7, [r4, #4]
 8006c1a:	441f      	add	r7, r3
 8006c1c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006c1e:	9721      	str	r7, [sp, #132]	; 0x84
 8006c20:	3301      	adds	r3, #1
 8006c22:	2b07      	cmp	r3, #7
 8006c24:	9320      	str	r3, [sp, #128]	; 0x80
 8006c26:	f300 81dd 	bgt.w	8006fe4 <_vfprintf_r+0xa74>
 8006c2a:	3408      	adds	r4, #8
 8006c2c:	eba6 060a 	sub.w	r6, r6, sl
 8006c30:	2e00      	cmp	r6, #0
 8006c32:	dd0f      	ble.n	8006c54 <_vfprintf_r+0x6e4>
 8006c34:	4f82      	ldr	r7, [pc, #520]	; (8006e40 <_vfprintf_r+0x8d0>)
 8006c36:	6027      	str	r7, [r4, #0]
 8006c38:	2e10      	cmp	r6, #16
 8006c3a:	f300 81dd 	bgt.w	8006ff8 <_vfprintf_r+0xa88>
 8006c3e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006c40:	9821      	ldr	r0, [sp, #132]	; 0x84
 8006c42:	6066      	str	r6, [r4, #4]
 8006c44:	3301      	adds	r3, #1
 8006c46:	4406      	add	r6, r0
 8006c48:	2b07      	cmp	r3, #7
 8006c4a:	9621      	str	r6, [sp, #132]	; 0x84
 8006c4c:	9320      	str	r3, [sp, #128]	; 0x80
 8006c4e:	f300 81ea 	bgt.w	8007026 <_vfprintf_r+0xab6>
 8006c52:	3408      	adds	r4, #8
 8006c54:	05e9      	lsls	r1, r5, #23
 8006c56:	f100 81f0 	bmi.w	800703a <_vfprintf_r+0xaca>
 8006c5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c5c:	e884 0600 	stmia.w	r4, {r9, sl}
 8006c60:	4453      	add	r3, sl
 8006c62:	9321      	str	r3, [sp, #132]	; 0x84
 8006c64:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006c66:	3301      	adds	r3, #1
 8006c68:	2b07      	cmp	r3, #7
 8006c6a:	9320      	str	r3, [sp, #128]	; 0x80
 8006c6c:	f340 841b 	ble.w	80074a6 <_vfprintf_r+0xf36>
 8006c70:	aa1f      	add	r2, sp, #124	; 0x7c
 8006c72:	4641      	mov	r1, r8
 8006c74:	4658      	mov	r0, fp
 8006c76:	f002 fc5a 	bl	800952e <__sprint_r>
 8006c7a:	2800      	cmp	r0, #0
 8006c7c:	f040 8433 	bne.w	80074e6 <_vfprintf_r+0xf76>
 8006c80:	ac2c      	add	r4, sp, #176	; 0xb0
 8006c82:	0768      	lsls	r0, r5, #29
 8006c84:	f100 8412 	bmi.w	80074ac <_vfprintf_r+0xf3c>
 8006c88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c8a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c8c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006c8e:	428a      	cmp	r2, r1
 8006c90:	bfac      	ite	ge
 8006c92:	189b      	addge	r3, r3, r2
 8006c94:	185b      	addlt	r3, r3, r1
 8006c96:	930a      	str	r3, [sp, #40]	; 0x28
 8006c98:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c9a:	b13b      	cbz	r3, 8006cac <_vfprintf_r+0x73c>
 8006c9c:	aa1f      	add	r2, sp, #124	; 0x7c
 8006c9e:	4641      	mov	r1, r8
 8006ca0:	4658      	mov	r0, fp
 8006ca2:	f002 fc44 	bl	800952e <__sprint_r>
 8006ca6:	2800      	cmp	r0, #0
 8006ca8:	f040 841d 	bne.w	80074e6 <_vfprintf_r+0xf76>
 8006cac:	2300      	movs	r3, #0
 8006cae:	9320      	str	r3, [sp, #128]	; 0x80
 8006cb0:	9f04      	ldr	r7, [sp, #16]
 8006cb2:	ac2c      	add	r4, sp, #176	; 0xb0
 8006cb4:	e4e9      	b.n	800668a <_vfprintf_r+0x11a>
 8006cb6:	9b02      	ldr	r3, [sp, #8]
 8006cb8:	2b65      	cmp	r3, #101	; 0x65
 8006cba:	f77f af0d 	ble.w	8006ad8 <_vfprintf_r+0x568>
 8006cbe:	9b02      	ldr	r3, [sp, #8]
 8006cc0:	2b66      	cmp	r3, #102	; 0x66
 8006cc2:	d125      	bne.n	8006d10 <_vfprintf_r+0x7a0>
 8006cc4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	dd1a      	ble.n	8006d00 <_vfprintf_r+0x790>
 8006cca:	f1ba 0f00 	cmp.w	sl, #0
 8006cce:	d101      	bne.n	8006cd4 <_vfprintf_r+0x764>
 8006cd0:	07ee      	lsls	r6, r5, #31
 8006cd2:	d502      	bpl.n	8006cda <_vfprintf_r+0x76a>
 8006cd4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006cd6:	4413      	add	r3, r2
 8006cd8:	4453      	add	r3, sl
 8006cda:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006cdc:	9208      	str	r2, [sp, #32]
 8006cde:	469a      	mov	sl, r3
 8006ce0:	e738      	b.n	8006b54 <_vfprintf_r+0x5e4>
 8006ce2:	460a      	mov	r2, r1
 8006ce4:	e70d      	b.n	8006b02 <_vfprintf_r+0x592>
 8006ce6:	f812 1b01 	ldrb.w	r1, [r2], #1
 8006cea:	f803 1b01 	strb.w	r1, [r3], #1
 8006cee:	e71d      	b.n	8006b2c <_vfprintf_r+0x5bc>
 8006cf0:	2230      	movs	r2, #48	; 0x30
 8006cf2:	4413      	add	r3, r2
 8006cf4:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8006cf8:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8006cfc:	a91c      	add	r1, sp, #112	; 0x70
 8006cfe:	e719      	b.n	8006b34 <_vfprintf_r+0x5c4>
 8006d00:	f1ba 0f00 	cmp.w	sl, #0
 8006d04:	d101      	bne.n	8006d0a <_vfprintf_r+0x79a>
 8006d06:	07ed      	lsls	r5, r5, #31
 8006d08:	d515      	bpl.n	8006d36 <_vfprintf_r+0x7c6>
 8006d0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d0c:	3301      	adds	r3, #1
 8006d0e:	e7e3      	b.n	8006cd8 <_vfprintf_r+0x768>
 8006d10:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006d12:	9b03      	ldr	r3, [sp, #12]
 8006d14:	429a      	cmp	r2, r3
 8006d16:	db06      	blt.n	8006d26 <_vfprintf_r+0x7b6>
 8006d18:	07e8      	lsls	r0, r5, #31
 8006d1a:	d50e      	bpl.n	8006d3a <_vfprintf_r+0x7ca>
 8006d1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d1e:	4413      	add	r3, r2
 8006d20:	2267      	movs	r2, #103	; 0x67
 8006d22:	9202      	str	r2, [sp, #8]
 8006d24:	e7d9      	b.n	8006cda <_vfprintf_r+0x76a>
 8006d26:	9b03      	ldr	r3, [sp, #12]
 8006d28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d2a:	2a00      	cmp	r2, #0
 8006d2c:	440b      	add	r3, r1
 8006d2e:	dcf7      	bgt.n	8006d20 <_vfprintf_r+0x7b0>
 8006d30:	f1c2 0201 	rsb	r2, r2, #1
 8006d34:	e7f3      	b.n	8006d1e <_vfprintf_r+0x7ae>
 8006d36:	2301      	movs	r3, #1
 8006d38:	e7cf      	b.n	8006cda <_vfprintf_r+0x76a>
 8006d3a:	4613      	mov	r3, r2
 8006d3c:	e7f0      	b.n	8006d20 <_vfprintf_r+0x7b0>
 8006d3e:	b10b      	cbz	r3, 8006d44 <_vfprintf_r+0x7d4>
 8006d40:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006d44:	f015 0f20 	tst.w	r5, #32
 8006d48:	f107 0304 	add.w	r3, r7, #4
 8006d4c:	d008      	beq.n	8006d60 <_vfprintf_r+0x7f0>
 8006d4e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006d50:	683a      	ldr	r2, [r7, #0]
 8006d52:	17ce      	asrs	r6, r1, #31
 8006d54:	4608      	mov	r0, r1
 8006d56:	4631      	mov	r1, r6
 8006d58:	e9c2 0100 	strd	r0, r1, [r2]
 8006d5c:	461f      	mov	r7, r3
 8006d5e:	e494      	b.n	800668a <_vfprintf_r+0x11a>
 8006d60:	06e9      	lsls	r1, r5, #27
 8006d62:	d503      	bpl.n	8006d6c <_vfprintf_r+0x7fc>
 8006d64:	683a      	ldr	r2, [r7, #0]
 8006d66:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006d68:	6011      	str	r1, [r2, #0]
 8006d6a:	e7f7      	b.n	8006d5c <_vfprintf_r+0x7ec>
 8006d6c:	066a      	lsls	r2, r5, #25
 8006d6e:	d5f9      	bpl.n	8006d64 <_vfprintf_r+0x7f4>
 8006d70:	683a      	ldr	r2, [r7, #0]
 8006d72:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 8006d76:	8011      	strh	r1, [r2, #0]
 8006d78:	e7f0      	b.n	8006d5c <_vfprintf_r+0x7ec>
 8006d7a:	f045 0510 	orr.w	r5, r5, #16
 8006d7e:	f015 0320 	ands.w	r3, r5, #32
 8006d82:	d022      	beq.n	8006dca <_vfprintf_r+0x85a>
 8006d84:	3707      	adds	r7, #7
 8006d86:	f027 0707 	bic.w	r7, r7, #7
 8006d8a:	f107 0308 	add.w	r3, r7, #8
 8006d8e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8006d92:	9304      	str	r3, [sp, #16]
 8006d94:	2300      	movs	r3, #0
 8006d96:	2200      	movs	r2, #0
 8006d98:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006d9c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006da0:	f000 83e8 	beq.w	8007574 <_vfprintf_r+0x1004>
 8006da4:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8006da8:	9208      	str	r2, [sp, #32]
 8006daa:	ea56 0207 	orrs.w	r2, r6, r7
 8006dae:	f040 83e6 	bne.w	800757e <_vfprintf_r+0x100e>
 8006db2:	f1ba 0f00 	cmp.w	sl, #0
 8006db6:	f000 80a9 	beq.w	8006f0c <_vfprintf_r+0x99c>
 8006dba:	2b01      	cmp	r3, #1
 8006dbc:	d075      	beq.n	8006eaa <_vfprintf_r+0x93a>
 8006dbe:	2b02      	cmp	r3, #2
 8006dc0:	f000 8090 	beq.w	8006ee4 <_vfprintf_r+0x974>
 8006dc4:	2600      	movs	r6, #0
 8006dc6:	2700      	movs	r7, #0
 8006dc8:	e3df      	b.n	800758a <_vfprintf_r+0x101a>
 8006dca:	1d3a      	adds	r2, r7, #4
 8006dcc:	f015 0110 	ands.w	r1, r5, #16
 8006dd0:	9204      	str	r2, [sp, #16]
 8006dd2:	d002      	beq.n	8006dda <_vfprintf_r+0x86a>
 8006dd4:	683e      	ldr	r6, [r7, #0]
 8006dd6:	2700      	movs	r7, #0
 8006dd8:	e7dd      	b.n	8006d96 <_vfprintf_r+0x826>
 8006dda:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8006dde:	d0f9      	beq.n	8006dd4 <_vfprintf_r+0x864>
 8006de0:	883e      	ldrh	r6, [r7, #0]
 8006de2:	2700      	movs	r7, #0
 8006de4:	e7d6      	b.n	8006d94 <_vfprintf_r+0x824>
 8006de6:	1d3b      	adds	r3, r7, #4
 8006de8:	9304      	str	r3, [sp, #16]
 8006dea:	2330      	movs	r3, #48	; 0x30
 8006dec:	2278      	movs	r2, #120	; 0x78
 8006dee:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8006df2:	4b14      	ldr	r3, [pc, #80]	; (8006e44 <_vfprintf_r+0x8d4>)
 8006df4:	683e      	ldr	r6, [r7, #0]
 8006df6:	9311      	str	r3, [sp, #68]	; 0x44
 8006df8:	2700      	movs	r7, #0
 8006dfa:	f045 0502 	orr.w	r5, r5, #2
 8006dfe:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8006e02:	2302      	movs	r3, #2
 8006e04:	9202      	str	r2, [sp, #8]
 8006e06:	e7c6      	b.n	8006d96 <_vfprintf_r+0x826>
 8006e08:	1d3b      	adds	r3, r7, #4
 8006e0a:	2600      	movs	r6, #0
 8006e0c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006e10:	9304      	str	r3, [sp, #16]
 8006e12:	f8d7 9000 	ldr.w	r9, [r7]
 8006e16:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8006e1a:	d00a      	beq.n	8006e32 <_vfprintf_r+0x8c2>
 8006e1c:	4652      	mov	r2, sl
 8006e1e:	4631      	mov	r1, r6
 8006e20:	4648      	mov	r0, r9
 8006e22:	f7f9 f9d5 	bl	80001d0 <memchr>
 8006e26:	2800      	cmp	r0, #0
 8006e28:	f000 808c 	beq.w	8006f44 <_vfprintf_r+0x9d4>
 8006e2c:	eba0 0a09 	sub.w	sl, r0, r9
 8006e30:	e5cb      	b.n	80069ca <_vfprintf_r+0x45a>
 8006e32:	4648      	mov	r0, r9
 8006e34:	f7f9 fa1c 	bl	8000270 <strlen>
 8006e38:	4682      	mov	sl, r0
 8006e3a:	e5c6      	b.n	80069ca <_vfprintf_r+0x45a>
 8006e3c:	0800a0b0 	.word	0x0800a0b0
 8006e40:	0800a0c0 	.word	0x0800a0c0
 8006e44:	0800a09d 	.word	0x0800a09d
 8006e48:	f045 0510 	orr.w	r5, r5, #16
 8006e4c:	06ae      	lsls	r6, r5, #26
 8006e4e:	d509      	bpl.n	8006e64 <_vfprintf_r+0x8f4>
 8006e50:	3707      	adds	r7, #7
 8006e52:	f027 0707 	bic.w	r7, r7, #7
 8006e56:	f107 0308 	add.w	r3, r7, #8
 8006e5a:	e9d7 6700 	ldrd	r6, r7, [r7]
 8006e5e:	9304      	str	r3, [sp, #16]
 8006e60:	2301      	movs	r3, #1
 8006e62:	e798      	b.n	8006d96 <_vfprintf_r+0x826>
 8006e64:	1d3b      	adds	r3, r7, #4
 8006e66:	f015 0f10 	tst.w	r5, #16
 8006e6a:	9304      	str	r3, [sp, #16]
 8006e6c:	d001      	beq.n	8006e72 <_vfprintf_r+0x902>
 8006e6e:	683e      	ldr	r6, [r7, #0]
 8006e70:	e002      	b.n	8006e78 <_vfprintf_r+0x908>
 8006e72:	0668      	lsls	r0, r5, #25
 8006e74:	d5fb      	bpl.n	8006e6e <_vfprintf_r+0x8fe>
 8006e76:	883e      	ldrh	r6, [r7, #0]
 8006e78:	2700      	movs	r7, #0
 8006e7a:	e7f1      	b.n	8006e60 <_vfprintf_r+0x8f0>
 8006e7c:	b10b      	cbz	r3, 8006e82 <_vfprintf_r+0x912>
 8006e7e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006e82:	4ba2      	ldr	r3, [pc, #648]	; (800710c <_vfprintf_r+0xb9c>)
 8006e84:	e4ca      	b.n	800681c <_vfprintf_r+0x2ac>
 8006e86:	1d3b      	adds	r3, r7, #4
 8006e88:	f015 0f10 	tst.w	r5, #16
 8006e8c:	9304      	str	r3, [sp, #16]
 8006e8e:	d001      	beq.n	8006e94 <_vfprintf_r+0x924>
 8006e90:	683e      	ldr	r6, [r7, #0]
 8006e92:	e002      	b.n	8006e9a <_vfprintf_r+0x92a>
 8006e94:	066a      	lsls	r2, r5, #25
 8006e96:	d5fb      	bpl.n	8006e90 <_vfprintf_r+0x920>
 8006e98:	883e      	ldrh	r6, [r7, #0]
 8006e9a:	2700      	movs	r7, #0
 8006e9c:	e4ca      	b.n	8006834 <_vfprintf_r+0x2c4>
 8006e9e:	464b      	mov	r3, r9
 8006ea0:	e374      	b.n	800758c <_vfprintf_r+0x101c>
 8006ea2:	2f00      	cmp	r7, #0
 8006ea4:	bf08      	it	eq
 8006ea6:	2e0a      	cmpeq	r6, #10
 8006ea8:	d205      	bcs.n	8006eb6 <_vfprintf_r+0x946>
 8006eaa:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 8006eae:	3630      	adds	r6, #48	; 0x30
 8006eb0:	f809 6d41 	strb.w	r6, [r9, #-65]!
 8006eb4:	e385      	b.n	80075c2 <_vfprintf_r+0x1052>
 8006eb6:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8006eba:	4630      	mov	r0, r6
 8006ebc:	4639      	mov	r1, r7
 8006ebe:	220a      	movs	r2, #10
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	f7f9 febd 	bl	8000c40 <__aeabi_uldivmod>
 8006ec6:	3230      	adds	r2, #48	; 0x30
 8006ec8:	f809 2d01 	strb.w	r2, [r9, #-1]!
 8006ecc:	2300      	movs	r3, #0
 8006ece:	4630      	mov	r0, r6
 8006ed0:	4639      	mov	r1, r7
 8006ed2:	220a      	movs	r2, #10
 8006ed4:	f7f9 feb4 	bl	8000c40 <__aeabi_uldivmod>
 8006ed8:	4606      	mov	r6, r0
 8006eda:	460f      	mov	r7, r1
 8006edc:	ea56 0307 	orrs.w	r3, r6, r7
 8006ee0:	d1eb      	bne.n	8006eba <_vfprintf_r+0x94a>
 8006ee2:	e36e      	b.n	80075c2 <_vfprintf_r+0x1052>
 8006ee4:	2600      	movs	r6, #0
 8006ee6:	2700      	movs	r7, #0
 8006ee8:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8006eec:	f006 030f 	and.w	r3, r6, #15
 8006ef0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006ef2:	5cd3      	ldrb	r3, [r2, r3]
 8006ef4:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8006ef8:	0933      	lsrs	r3, r6, #4
 8006efa:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8006efe:	093a      	lsrs	r2, r7, #4
 8006f00:	461e      	mov	r6, r3
 8006f02:	4617      	mov	r7, r2
 8006f04:	ea56 0307 	orrs.w	r3, r6, r7
 8006f08:	d1f0      	bne.n	8006eec <_vfprintf_r+0x97c>
 8006f0a:	e35a      	b.n	80075c2 <_vfprintf_r+0x1052>
 8006f0c:	b93b      	cbnz	r3, 8006f1e <_vfprintf_r+0x9ae>
 8006f0e:	07e8      	lsls	r0, r5, #31
 8006f10:	d505      	bpl.n	8006f1e <_vfprintf_r+0x9ae>
 8006f12:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 8006f16:	2330      	movs	r3, #48	; 0x30
 8006f18:	f809 3d41 	strb.w	r3, [r9, #-65]!
 8006f1c:	e351      	b.n	80075c2 <_vfprintf_r+0x1052>
 8006f1e:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8006f22:	e34e      	b.n	80075c2 <_vfprintf_r+0x1052>
 8006f24:	b10b      	cbz	r3, 8006f2a <_vfprintf_r+0x9ba>
 8006f26:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006f2a:	9b02      	ldr	r3, [sp, #8]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	f000 8302 	beq.w	8007536 <_vfprintf_r+0xfc6>
 8006f32:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8006f36:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8006f3a:	2600      	movs	r6, #0
 8006f3c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8006f40:	9704      	str	r7, [sp, #16]
 8006f42:	e4e9      	b.n	8006918 <_vfprintf_r+0x3a8>
 8006f44:	4606      	mov	r6, r0
 8006f46:	e540      	b.n	80069ca <_vfprintf_r+0x45a>
 8006f48:	2310      	movs	r3, #16
 8006f4a:	6063      	str	r3, [r4, #4]
 8006f4c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f4e:	3310      	adds	r3, #16
 8006f50:	9321      	str	r3, [sp, #132]	; 0x84
 8006f52:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006f54:	3301      	adds	r3, #1
 8006f56:	2b07      	cmp	r3, #7
 8006f58:	9320      	str	r3, [sp, #128]	; 0x80
 8006f5a:	dc02      	bgt.n	8006f62 <_vfprintf_r+0x9f2>
 8006f5c:	3408      	adds	r4, #8
 8006f5e:	3f10      	subs	r7, #16
 8006f60:	e61a      	b.n	8006b98 <_vfprintf_r+0x628>
 8006f62:	aa1f      	add	r2, sp, #124	; 0x7c
 8006f64:	4641      	mov	r1, r8
 8006f66:	4658      	mov	r0, fp
 8006f68:	f002 fae1 	bl	800952e <__sprint_r>
 8006f6c:	2800      	cmp	r0, #0
 8006f6e:	f040 82ba 	bne.w	80074e6 <_vfprintf_r+0xf76>
 8006f72:	ac2c      	add	r4, sp, #176	; 0xb0
 8006f74:	e7f3      	b.n	8006f5e <_vfprintf_r+0x9ee>
 8006f76:	aa1f      	add	r2, sp, #124	; 0x7c
 8006f78:	4641      	mov	r1, r8
 8006f7a:	4658      	mov	r0, fp
 8006f7c:	f002 fad7 	bl	800952e <__sprint_r>
 8006f80:	2800      	cmp	r0, #0
 8006f82:	f040 82b0 	bne.w	80074e6 <_vfprintf_r+0xf76>
 8006f86:	ac2c      	add	r4, sp, #176	; 0xb0
 8006f88:	e616      	b.n	8006bb8 <_vfprintf_r+0x648>
 8006f8a:	aa1f      	add	r2, sp, #124	; 0x7c
 8006f8c:	4641      	mov	r1, r8
 8006f8e:	4658      	mov	r0, fp
 8006f90:	f002 facd 	bl	800952e <__sprint_r>
 8006f94:	2800      	cmp	r0, #0
 8006f96:	f040 82a6 	bne.w	80074e6 <_vfprintf_r+0xf76>
 8006f9a:	ac2c      	add	r4, sp, #176	; 0xb0
 8006f9c:	e61e      	b.n	8006bdc <_vfprintf_r+0x66c>
 8006f9e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006fa0:	4641      	mov	r1, r8
 8006fa2:	4658      	mov	r0, fp
 8006fa4:	f002 fac3 	bl	800952e <__sprint_r>
 8006fa8:	2800      	cmp	r0, #0
 8006faa:	f040 829c 	bne.w	80074e6 <_vfprintf_r+0xf76>
 8006fae:	ac2c      	add	r4, sp, #176	; 0xb0
 8006fb0:	e624      	b.n	8006bfc <_vfprintf_r+0x68c>
 8006fb2:	2210      	movs	r2, #16
 8006fb4:	6062      	str	r2, [r4, #4]
 8006fb6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006fb8:	3210      	adds	r2, #16
 8006fba:	9221      	str	r2, [sp, #132]	; 0x84
 8006fbc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006fbe:	3201      	adds	r2, #1
 8006fc0:	2a07      	cmp	r2, #7
 8006fc2:	9220      	str	r2, [sp, #128]	; 0x80
 8006fc4:	dc02      	bgt.n	8006fcc <_vfprintf_r+0xa5c>
 8006fc6:	3408      	adds	r4, #8
 8006fc8:	3f10      	subs	r7, #16
 8006fca:	e620      	b.n	8006c0e <_vfprintf_r+0x69e>
 8006fcc:	aa1f      	add	r2, sp, #124	; 0x7c
 8006fce:	4641      	mov	r1, r8
 8006fd0:	4658      	mov	r0, fp
 8006fd2:	9314      	str	r3, [sp, #80]	; 0x50
 8006fd4:	f002 faab 	bl	800952e <__sprint_r>
 8006fd8:	2800      	cmp	r0, #0
 8006fda:	f040 8284 	bne.w	80074e6 <_vfprintf_r+0xf76>
 8006fde:	ac2c      	add	r4, sp, #176	; 0xb0
 8006fe0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006fe2:	e7f1      	b.n	8006fc8 <_vfprintf_r+0xa58>
 8006fe4:	aa1f      	add	r2, sp, #124	; 0x7c
 8006fe6:	4641      	mov	r1, r8
 8006fe8:	4658      	mov	r0, fp
 8006fea:	f002 faa0 	bl	800952e <__sprint_r>
 8006fee:	2800      	cmp	r0, #0
 8006ff0:	f040 8279 	bne.w	80074e6 <_vfprintf_r+0xf76>
 8006ff4:	ac2c      	add	r4, sp, #176	; 0xb0
 8006ff6:	e619      	b.n	8006c2c <_vfprintf_r+0x6bc>
 8006ff8:	2310      	movs	r3, #16
 8006ffa:	6063      	str	r3, [r4, #4]
 8006ffc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ffe:	3310      	adds	r3, #16
 8007000:	9321      	str	r3, [sp, #132]	; 0x84
 8007002:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007004:	3301      	adds	r3, #1
 8007006:	2b07      	cmp	r3, #7
 8007008:	9320      	str	r3, [sp, #128]	; 0x80
 800700a:	dc02      	bgt.n	8007012 <_vfprintf_r+0xaa2>
 800700c:	3408      	adds	r4, #8
 800700e:	3e10      	subs	r6, #16
 8007010:	e611      	b.n	8006c36 <_vfprintf_r+0x6c6>
 8007012:	aa1f      	add	r2, sp, #124	; 0x7c
 8007014:	4641      	mov	r1, r8
 8007016:	4658      	mov	r0, fp
 8007018:	f002 fa89 	bl	800952e <__sprint_r>
 800701c:	2800      	cmp	r0, #0
 800701e:	f040 8262 	bne.w	80074e6 <_vfprintf_r+0xf76>
 8007022:	ac2c      	add	r4, sp, #176	; 0xb0
 8007024:	e7f3      	b.n	800700e <_vfprintf_r+0xa9e>
 8007026:	aa1f      	add	r2, sp, #124	; 0x7c
 8007028:	4641      	mov	r1, r8
 800702a:	4658      	mov	r0, fp
 800702c:	f002 fa7f 	bl	800952e <__sprint_r>
 8007030:	2800      	cmp	r0, #0
 8007032:	f040 8258 	bne.w	80074e6 <_vfprintf_r+0xf76>
 8007036:	ac2c      	add	r4, sp, #176	; 0xb0
 8007038:	e60c      	b.n	8006c54 <_vfprintf_r+0x6e4>
 800703a:	9b02      	ldr	r3, [sp, #8]
 800703c:	2b65      	cmp	r3, #101	; 0x65
 800703e:	f340 81ad 	ble.w	800739c <_vfprintf_r+0xe2c>
 8007042:	2200      	movs	r2, #0
 8007044:	2300      	movs	r3, #0
 8007046:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800704a:	f7f9 fd39 	bl	8000ac0 <__aeabi_dcmpeq>
 800704e:	2800      	cmp	r0, #0
 8007050:	d062      	beq.n	8007118 <_vfprintf_r+0xba8>
 8007052:	4b2f      	ldr	r3, [pc, #188]	; (8007110 <_vfprintf_r+0xba0>)
 8007054:	6023      	str	r3, [r4, #0]
 8007056:	2301      	movs	r3, #1
 8007058:	6063      	str	r3, [r4, #4]
 800705a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800705c:	3301      	adds	r3, #1
 800705e:	9321      	str	r3, [sp, #132]	; 0x84
 8007060:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007062:	3301      	adds	r3, #1
 8007064:	2b07      	cmp	r3, #7
 8007066:	9320      	str	r3, [sp, #128]	; 0x80
 8007068:	dc25      	bgt.n	80070b6 <_vfprintf_r+0xb46>
 800706a:	3408      	adds	r4, #8
 800706c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800706e:	9a03      	ldr	r2, [sp, #12]
 8007070:	4293      	cmp	r3, r2
 8007072:	db02      	blt.n	800707a <_vfprintf_r+0xb0a>
 8007074:	07ea      	lsls	r2, r5, #31
 8007076:	f57f ae04 	bpl.w	8006c82 <_vfprintf_r+0x712>
 800707a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800707c:	6023      	str	r3, [r4, #0]
 800707e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007080:	6063      	str	r3, [r4, #4]
 8007082:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007084:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007086:	4413      	add	r3, r2
 8007088:	9321      	str	r3, [sp, #132]	; 0x84
 800708a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800708c:	3301      	adds	r3, #1
 800708e:	2b07      	cmp	r3, #7
 8007090:	9320      	str	r3, [sp, #128]	; 0x80
 8007092:	dc1a      	bgt.n	80070ca <_vfprintf_r+0xb5a>
 8007094:	3408      	adds	r4, #8
 8007096:	9b03      	ldr	r3, [sp, #12]
 8007098:	1e5e      	subs	r6, r3, #1
 800709a:	2e00      	cmp	r6, #0
 800709c:	f77f adf1 	ble.w	8006c82 <_vfprintf_r+0x712>
 80070a0:	4f1c      	ldr	r7, [pc, #112]	; (8007114 <_vfprintf_r+0xba4>)
 80070a2:	f04f 0910 	mov.w	r9, #16
 80070a6:	2e10      	cmp	r6, #16
 80070a8:	6027      	str	r7, [r4, #0]
 80070aa:	dc18      	bgt.n	80070de <_vfprintf_r+0xb6e>
 80070ac:	6066      	str	r6, [r4, #4]
 80070ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070b0:	441e      	add	r6, r3
 80070b2:	9621      	str	r6, [sp, #132]	; 0x84
 80070b4:	e5d6      	b.n	8006c64 <_vfprintf_r+0x6f4>
 80070b6:	aa1f      	add	r2, sp, #124	; 0x7c
 80070b8:	4641      	mov	r1, r8
 80070ba:	4658      	mov	r0, fp
 80070bc:	f002 fa37 	bl	800952e <__sprint_r>
 80070c0:	2800      	cmp	r0, #0
 80070c2:	f040 8210 	bne.w	80074e6 <_vfprintf_r+0xf76>
 80070c6:	ac2c      	add	r4, sp, #176	; 0xb0
 80070c8:	e7d0      	b.n	800706c <_vfprintf_r+0xafc>
 80070ca:	aa1f      	add	r2, sp, #124	; 0x7c
 80070cc:	4641      	mov	r1, r8
 80070ce:	4658      	mov	r0, fp
 80070d0:	f002 fa2d 	bl	800952e <__sprint_r>
 80070d4:	2800      	cmp	r0, #0
 80070d6:	f040 8206 	bne.w	80074e6 <_vfprintf_r+0xf76>
 80070da:	ac2c      	add	r4, sp, #176	; 0xb0
 80070dc:	e7db      	b.n	8007096 <_vfprintf_r+0xb26>
 80070de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070e0:	f8c4 9004 	str.w	r9, [r4, #4]
 80070e4:	3310      	adds	r3, #16
 80070e6:	9321      	str	r3, [sp, #132]	; 0x84
 80070e8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80070ea:	3301      	adds	r3, #1
 80070ec:	2b07      	cmp	r3, #7
 80070ee:	9320      	str	r3, [sp, #128]	; 0x80
 80070f0:	dc02      	bgt.n	80070f8 <_vfprintf_r+0xb88>
 80070f2:	3408      	adds	r4, #8
 80070f4:	3e10      	subs	r6, #16
 80070f6:	e7d6      	b.n	80070a6 <_vfprintf_r+0xb36>
 80070f8:	aa1f      	add	r2, sp, #124	; 0x7c
 80070fa:	4641      	mov	r1, r8
 80070fc:	4658      	mov	r0, fp
 80070fe:	f002 fa16 	bl	800952e <__sprint_r>
 8007102:	2800      	cmp	r0, #0
 8007104:	f040 81ef 	bne.w	80074e6 <_vfprintf_r+0xf76>
 8007108:	ac2c      	add	r4, sp, #176	; 0xb0
 800710a:	e7f3      	b.n	80070f4 <_vfprintf_r+0xb84>
 800710c:	0800a09d 	.word	0x0800a09d
 8007110:	0800a0ae 	.word	0x0800a0ae
 8007114:	0800a0c0 	.word	0x0800a0c0
 8007118:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800711a:	2b00      	cmp	r3, #0
 800711c:	dc7a      	bgt.n	8007214 <_vfprintf_r+0xca4>
 800711e:	4b9d      	ldr	r3, [pc, #628]	; (8007394 <_vfprintf_r+0xe24>)
 8007120:	6023      	str	r3, [r4, #0]
 8007122:	2301      	movs	r3, #1
 8007124:	6063      	str	r3, [r4, #4]
 8007126:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007128:	3301      	adds	r3, #1
 800712a:	9321      	str	r3, [sp, #132]	; 0x84
 800712c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800712e:	3301      	adds	r3, #1
 8007130:	2b07      	cmp	r3, #7
 8007132:	9320      	str	r3, [sp, #128]	; 0x80
 8007134:	dc44      	bgt.n	80071c0 <_vfprintf_r+0xc50>
 8007136:	3408      	adds	r4, #8
 8007138:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800713a:	b923      	cbnz	r3, 8007146 <_vfprintf_r+0xbd6>
 800713c:	9b03      	ldr	r3, [sp, #12]
 800713e:	b913      	cbnz	r3, 8007146 <_vfprintf_r+0xbd6>
 8007140:	07eb      	lsls	r3, r5, #31
 8007142:	f57f ad9e 	bpl.w	8006c82 <_vfprintf_r+0x712>
 8007146:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007148:	6023      	str	r3, [r4, #0]
 800714a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800714c:	6063      	str	r3, [r4, #4]
 800714e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007150:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007152:	4413      	add	r3, r2
 8007154:	9321      	str	r3, [sp, #132]	; 0x84
 8007156:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007158:	3301      	adds	r3, #1
 800715a:	2b07      	cmp	r3, #7
 800715c:	9320      	str	r3, [sp, #128]	; 0x80
 800715e:	dc39      	bgt.n	80071d4 <_vfprintf_r+0xc64>
 8007160:	f104 0308 	add.w	r3, r4, #8
 8007164:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8007166:	2e00      	cmp	r6, #0
 8007168:	da19      	bge.n	800719e <_vfprintf_r+0xc2e>
 800716a:	4f8b      	ldr	r7, [pc, #556]	; (8007398 <_vfprintf_r+0xe28>)
 800716c:	4276      	negs	r6, r6
 800716e:	2410      	movs	r4, #16
 8007170:	2e10      	cmp	r6, #16
 8007172:	601f      	str	r7, [r3, #0]
 8007174:	dc38      	bgt.n	80071e8 <_vfprintf_r+0xc78>
 8007176:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007178:	605e      	str	r6, [r3, #4]
 800717a:	4416      	add	r6, r2
 800717c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800717e:	9621      	str	r6, [sp, #132]	; 0x84
 8007180:	3201      	adds	r2, #1
 8007182:	2a07      	cmp	r2, #7
 8007184:	f103 0308 	add.w	r3, r3, #8
 8007188:	9220      	str	r2, [sp, #128]	; 0x80
 800718a:	dd08      	ble.n	800719e <_vfprintf_r+0xc2e>
 800718c:	aa1f      	add	r2, sp, #124	; 0x7c
 800718e:	4641      	mov	r1, r8
 8007190:	4658      	mov	r0, fp
 8007192:	f002 f9cc 	bl	800952e <__sprint_r>
 8007196:	2800      	cmp	r0, #0
 8007198:	f040 81a5 	bne.w	80074e6 <_vfprintf_r+0xf76>
 800719c:	ab2c      	add	r3, sp, #176	; 0xb0
 800719e:	9a03      	ldr	r2, [sp, #12]
 80071a0:	605a      	str	r2, [r3, #4]
 80071a2:	9903      	ldr	r1, [sp, #12]
 80071a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80071a6:	f8c3 9000 	str.w	r9, [r3]
 80071aa:	440a      	add	r2, r1
 80071ac:	9221      	str	r2, [sp, #132]	; 0x84
 80071ae:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80071b0:	3201      	adds	r2, #1
 80071b2:	2a07      	cmp	r2, #7
 80071b4:	9220      	str	r2, [sp, #128]	; 0x80
 80071b6:	f73f ad5b 	bgt.w	8006c70 <_vfprintf_r+0x700>
 80071ba:	f103 0408 	add.w	r4, r3, #8
 80071be:	e560      	b.n	8006c82 <_vfprintf_r+0x712>
 80071c0:	aa1f      	add	r2, sp, #124	; 0x7c
 80071c2:	4641      	mov	r1, r8
 80071c4:	4658      	mov	r0, fp
 80071c6:	f002 f9b2 	bl	800952e <__sprint_r>
 80071ca:	2800      	cmp	r0, #0
 80071cc:	f040 818b 	bne.w	80074e6 <_vfprintf_r+0xf76>
 80071d0:	ac2c      	add	r4, sp, #176	; 0xb0
 80071d2:	e7b1      	b.n	8007138 <_vfprintf_r+0xbc8>
 80071d4:	aa1f      	add	r2, sp, #124	; 0x7c
 80071d6:	4641      	mov	r1, r8
 80071d8:	4658      	mov	r0, fp
 80071da:	f002 f9a8 	bl	800952e <__sprint_r>
 80071de:	2800      	cmp	r0, #0
 80071e0:	f040 8181 	bne.w	80074e6 <_vfprintf_r+0xf76>
 80071e4:	ab2c      	add	r3, sp, #176	; 0xb0
 80071e6:	e7bd      	b.n	8007164 <_vfprintf_r+0xbf4>
 80071e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80071ea:	605c      	str	r4, [r3, #4]
 80071ec:	3210      	adds	r2, #16
 80071ee:	9221      	str	r2, [sp, #132]	; 0x84
 80071f0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80071f2:	3201      	adds	r2, #1
 80071f4:	2a07      	cmp	r2, #7
 80071f6:	9220      	str	r2, [sp, #128]	; 0x80
 80071f8:	dc02      	bgt.n	8007200 <_vfprintf_r+0xc90>
 80071fa:	3308      	adds	r3, #8
 80071fc:	3e10      	subs	r6, #16
 80071fe:	e7b7      	b.n	8007170 <_vfprintf_r+0xc00>
 8007200:	aa1f      	add	r2, sp, #124	; 0x7c
 8007202:	4641      	mov	r1, r8
 8007204:	4658      	mov	r0, fp
 8007206:	f002 f992 	bl	800952e <__sprint_r>
 800720a:	2800      	cmp	r0, #0
 800720c:	f040 816b 	bne.w	80074e6 <_vfprintf_r+0xf76>
 8007210:	ab2c      	add	r3, sp, #176	; 0xb0
 8007212:	e7f3      	b.n	80071fc <_vfprintf_r+0xc8c>
 8007214:	9b08      	ldr	r3, [sp, #32]
 8007216:	9a03      	ldr	r2, [sp, #12]
 8007218:	4293      	cmp	r3, r2
 800721a:	bfa8      	it	ge
 800721c:	4613      	movge	r3, r2
 800721e:	2b00      	cmp	r3, #0
 8007220:	461e      	mov	r6, r3
 8007222:	dd0b      	ble.n	800723c <_vfprintf_r+0xccc>
 8007224:	6063      	str	r3, [r4, #4]
 8007226:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007228:	f8c4 9000 	str.w	r9, [r4]
 800722c:	4433      	add	r3, r6
 800722e:	9321      	str	r3, [sp, #132]	; 0x84
 8007230:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007232:	3301      	adds	r3, #1
 8007234:	2b07      	cmp	r3, #7
 8007236:	9320      	str	r3, [sp, #128]	; 0x80
 8007238:	dc62      	bgt.n	8007300 <_vfprintf_r+0xd90>
 800723a:	3408      	adds	r4, #8
 800723c:	9b08      	ldr	r3, [sp, #32]
 800723e:	2e00      	cmp	r6, #0
 8007240:	bfa8      	it	ge
 8007242:	1b9b      	subge	r3, r3, r6
 8007244:	2b00      	cmp	r3, #0
 8007246:	461e      	mov	r6, r3
 8007248:	dd0f      	ble.n	800726a <_vfprintf_r+0xcfa>
 800724a:	4f53      	ldr	r7, [pc, #332]	; (8007398 <_vfprintf_r+0xe28>)
 800724c:	f04f 0a10 	mov.w	sl, #16
 8007250:	2e10      	cmp	r6, #16
 8007252:	6027      	str	r7, [r4, #0]
 8007254:	dc5e      	bgt.n	8007314 <_vfprintf_r+0xda4>
 8007256:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007258:	6066      	str	r6, [r4, #4]
 800725a:	441e      	add	r6, r3
 800725c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800725e:	9621      	str	r6, [sp, #132]	; 0x84
 8007260:	3301      	adds	r3, #1
 8007262:	2b07      	cmp	r3, #7
 8007264:	9320      	str	r3, [sp, #128]	; 0x80
 8007266:	dc6c      	bgt.n	8007342 <_vfprintf_r+0xdd2>
 8007268:	3408      	adds	r4, #8
 800726a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800726c:	9a03      	ldr	r2, [sp, #12]
 800726e:	4293      	cmp	r3, r2
 8007270:	db01      	blt.n	8007276 <_vfprintf_r+0xd06>
 8007272:	07ef      	lsls	r7, r5, #31
 8007274:	d50d      	bpl.n	8007292 <_vfprintf_r+0xd22>
 8007276:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007278:	6023      	str	r3, [r4, #0]
 800727a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800727c:	6063      	str	r3, [r4, #4]
 800727e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007280:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007282:	4413      	add	r3, r2
 8007284:	9321      	str	r3, [sp, #132]	; 0x84
 8007286:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007288:	3301      	adds	r3, #1
 800728a:	2b07      	cmp	r3, #7
 800728c:	9320      	str	r3, [sp, #128]	; 0x80
 800728e:	dc62      	bgt.n	8007356 <_vfprintf_r+0xde6>
 8007290:	3408      	adds	r4, #8
 8007292:	9b03      	ldr	r3, [sp, #12]
 8007294:	9a08      	ldr	r2, [sp, #32]
 8007296:	1a9e      	subs	r6, r3, r2
 8007298:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800729a:	9a03      	ldr	r2, [sp, #12]
 800729c:	1ad3      	subs	r3, r2, r3
 800729e:	429e      	cmp	r6, r3
 80072a0:	bfa8      	it	ge
 80072a2:	461e      	movge	r6, r3
 80072a4:	2e00      	cmp	r6, #0
 80072a6:	dd0c      	ble.n	80072c2 <_vfprintf_r+0xd52>
 80072a8:	9b08      	ldr	r3, [sp, #32]
 80072aa:	444b      	add	r3, r9
 80072ac:	e884 0048 	stmia.w	r4, {r3, r6}
 80072b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80072b2:	4433      	add	r3, r6
 80072b4:	9321      	str	r3, [sp, #132]	; 0x84
 80072b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80072b8:	3301      	adds	r3, #1
 80072ba:	2b07      	cmp	r3, #7
 80072bc:	9320      	str	r3, [sp, #128]	; 0x80
 80072be:	dc54      	bgt.n	800736a <_vfprintf_r+0xdfa>
 80072c0:	3408      	adds	r4, #8
 80072c2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80072c4:	9a03      	ldr	r2, [sp, #12]
 80072c6:	2e00      	cmp	r6, #0
 80072c8:	eba2 0303 	sub.w	r3, r2, r3
 80072cc:	bfac      	ite	ge
 80072ce:	1b9e      	subge	r6, r3, r6
 80072d0:	461e      	movlt	r6, r3
 80072d2:	2e00      	cmp	r6, #0
 80072d4:	f77f acd5 	ble.w	8006c82 <_vfprintf_r+0x712>
 80072d8:	4f2f      	ldr	r7, [pc, #188]	; (8007398 <_vfprintf_r+0xe28>)
 80072da:	f04f 0910 	mov.w	r9, #16
 80072de:	2e10      	cmp	r6, #16
 80072e0:	6027      	str	r7, [r4, #0]
 80072e2:	f77f aee3 	ble.w	80070ac <_vfprintf_r+0xb3c>
 80072e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80072e8:	f8c4 9004 	str.w	r9, [r4, #4]
 80072ec:	3310      	adds	r3, #16
 80072ee:	9321      	str	r3, [sp, #132]	; 0x84
 80072f0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80072f2:	3301      	adds	r3, #1
 80072f4:	2b07      	cmp	r3, #7
 80072f6:	9320      	str	r3, [sp, #128]	; 0x80
 80072f8:	dc41      	bgt.n	800737e <_vfprintf_r+0xe0e>
 80072fa:	3408      	adds	r4, #8
 80072fc:	3e10      	subs	r6, #16
 80072fe:	e7ee      	b.n	80072de <_vfprintf_r+0xd6e>
 8007300:	aa1f      	add	r2, sp, #124	; 0x7c
 8007302:	4641      	mov	r1, r8
 8007304:	4658      	mov	r0, fp
 8007306:	f002 f912 	bl	800952e <__sprint_r>
 800730a:	2800      	cmp	r0, #0
 800730c:	f040 80eb 	bne.w	80074e6 <_vfprintf_r+0xf76>
 8007310:	ac2c      	add	r4, sp, #176	; 0xb0
 8007312:	e793      	b.n	800723c <_vfprintf_r+0xccc>
 8007314:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007316:	f8c4 a004 	str.w	sl, [r4, #4]
 800731a:	3310      	adds	r3, #16
 800731c:	9321      	str	r3, [sp, #132]	; 0x84
 800731e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007320:	3301      	adds	r3, #1
 8007322:	2b07      	cmp	r3, #7
 8007324:	9320      	str	r3, [sp, #128]	; 0x80
 8007326:	dc02      	bgt.n	800732e <_vfprintf_r+0xdbe>
 8007328:	3408      	adds	r4, #8
 800732a:	3e10      	subs	r6, #16
 800732c:	e790      	b.n	8007250 <_vfprintf_r+0xce0>
 800732e:	aa1f      	add	r2, sp, #124	; 0x7c
 8007330:	4641      	mov	r1, r8
 8007332:	4658      	mov	r0, fp
 8007334:	f002 f8fb 	bl	800952e <__sprint_r>
 8007338:	2800      	cmp	r0, #0
 800733a:	f040 80d4 	bne.w	80074e6 <_vfprintf_r+0xf76>
 800733e:	ac2c      	add	r4, sp, #176	; 0xb0
 8007340:	e7f3      	b.n	800732a <_vfprintf_r+0xdba>
 8007342:	aa1f      	add	r2, sp, #124	; 0x7c
 8007344:	4641      	mov	r1, r8
 8007346:	4658      	mov	r0, fp
 8007348:	f002 f8f1 	bl	800952e <__sprint_r>
 800734c:	2800      	cmp	r0, #0
 800734e:	f040 80ca 	bne.w	80074e6 <_vfprintf_r+0xf76>
 8007352:	ac2c      	add	r4, sp, #176	; 0xb0
 8007354:	e789      	b.n	800726a <_vfprintf_r+0xcfa>
 8007356:	aa1f      	add	r2, sp, #124	; 0x7c
 8007358:	4641      	mov	r1, r8
 800735a:	4658      	mov	r0, fp
 800735c:	f002 f8e7 	bl	800952e <__sprint_r>
 8007360:	2800      	cmp	r0, #0
 8007362:	f040 80c0 	bne.w	80074e6 <_vfprintf_r+0xf76>
 8007366:	ac2c      	add	r4, sp, #176	; 0xb0
 8007368:	e793      	b.n	8007292 <_vfprintf_r+0xd22>
 800736a:	aa1f      	add	r2, sp, #124	; 0x7c
 800736c:	4641      	mov	r1, r8
 800736e:	4658      	mov	r0, fp
 8007370:	f002 f8dd 	bl	800952e <__sprint_r>
 8007374:	2800      	cmp	r0, #0
 8007376:	f040 80b6 	bne.w	80074e6 <_vfprintf_r+0xf76>
 800737a:	ac2c      	add	r4, sp, #176	; 0xb0
 800737c:	e7a1      	b.n	80072c2 <_vfprintf_r+0xd52>
 800737e:	aa1f      	add	r2, sp, #124	; 0x7c
 8007380:	4641      	mov	r1, r8
 8007382:	4658      	mov	r0, fp
 8007384:	f002 f8d3 	bl	800952e <__sprint_r>
 8007388:	2800      	cmp	r0, #0
 800738a:	f040 80ac 	bne.w	80074e6 <_vfprintf_r+0xf76>
 800738e:	ac2c      	add	r4, sp, #176	; 0xb0
 8007390:	e7b4      	b.n	80072fc <_vfprintf_r+0xd8c>
 8007392:	bf00      	nop
 8007394:	0800a0ae 	.word	0x0800a0ae
 8007398:	0800a0c0 	.word	0x0800a0c0
 800739c:	9b03      	ldr	r3, [sp, #12]
 800739e:	2b01      	cmp	r3, #1
 80073a0:	dc01      	bgt.n	80073a6 <_vfprintf_r+0xe36>
 80073a2:	07ee      	lsls	r6, r5, #31
 80073a4:	d576      	bpl.n	8007494 <_vfprintf_r+0xf24>
 80073a6:	2301      	movs	r3, #1
 80073a8:	6063      	str	r3, [r4, #4]
 80073aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80073ac:	f8c4 9000 	str.w	r9, [r4]
 80073b0:	3301      	adds	r3, #1
 80073b2:	9321      	str	r3, [sp, #132]	; 0x84
 80073b4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80073b6:	3301      	adds	r3, #1
 80073b8:	2b07      	cmp	r3, #7
 80073ba:	9320      	str	r3, [sp, #128]	; 0x80
 80073bc:	dc36      	bgt.n	800742c <_vfprintf_r+0xebc>
 80073be:	3408      	adds	r4, #8
 80073c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80073c2:	6023      	str	r3, [r4, #0]
 80073c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073c6:	6063      	str	r3, [r4, #4]
 80073c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80073cc:	4413      	add	r3, r2
 80073ce:	9321      	str	r3, [sp, #132]	; 0x84
 80073d0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80073d2:	3301      	adds	r3, #1
 80073d4:	2b07      	cmp	r3, #7
 80073d6:	9320      	str	r3, [sp, #128]	; 0x80
 80073d8:	dc31      	bgt.n	800743e <_vfprintf_r+0xece>
 80073da:	3408      	adds	r4, #8
 80073dc:	2300      	movs	r3, #0
 80073de:	2200      	movs	r2, #0
 80073e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80073e4:	f7f9 fb6c 	bl	8000ac0 <__aeabi_dcmpeq>
 80073e8:	9b03      	ldr	r3, [sp, #12]
 80073ea:	1e5e      	subs	r6, r3, #1
 80073ec:	2800      	cmp	r0, #0
 80073ee:	d12f      	bne.n	8007450 <_vfprintf_r+0xee0>
 80073f0:	f109 0301 	add.w	r3, r9, #1
 80073f4:	e884 0048 	stmia.w	r4, {r3, r6}
 80073f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80073fa:	9a03      	ldr	r2, [sp, #12]
 80073fc:	3b01      	subs	r3, #1
 80073fe:	4413      	add	r3, r2
 8007400:	9321      	str	r3, [sp, #132]	; 0x84
 8007402:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007404:	3301      	adds	r3, #1
 8007406:	2b07      	cmp	r3, #7
 8007408:	9320      	str	r3, [sp, #128]	; 0x80
 800740a:	dd4a      	ble.n	80074a2 <_vfprintf_r+0xf32>
 800740c:	aa1f      	add	r2, sp, #124	; 0x7c
 800740e:	4641      	mov	r1, r8
 8007410:	4658      	mov	r0, fp
 8007412:	f002 f88c 	bl	800952e <__sprint_r>
 8007416:	2800      	cmp	r0, #0
 8007418:	d165      	bne.n	80074e6 <_vfprintf_r+0xf76>
 800741a:	ac2c      	add	r4, sp, #176	; 0xb0
 800741c:	ab1b      	add	r3, sp, #108	; 0x6c
 800741e:	6023      	str	r3, [r4, #0]
 8007420:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007422:	6063      	str	r3, [r4, #4]
 8007424:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007426:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007428:	4413      	add	r3, r2
 800742a:	e41a      	b.n	8006c62 <_vfprintf_r+0x6f2>
 800742c:	aa1f      	add	r2, sp, #124	; 0x7c
 800742e:	4641      	mov	r1, r8
 8007430:	4658      	mov	r0, fp
 8007432:	f002 f87c 	bl	800952e <__sprint_r>
 8007436:	2800      	cmp	r0, #0
 8007438:	d155      	bne.n	80074e6 <_vfprintf_r+0xf76>
 800743a:	ac2c      	add	r4, sp, #176	; 0xb0
 800743c:	e7c0      	b.n	80073c0 <_vfprintf_r+0xe50>
 800743e:	aa1f      	add	r2, sp, #124	; 0x7c
 8007440:	4641      	mov	r1, r8
 8007442:	4658      	mov	r0, fp
 8007444:	f002 f873 	bl	800952e <__sprint_r>
 8007448:	2800      	cmp	r0, #0
 800744a:	d14c      	bne.n	80074e6 <_vfprintf_r+0xf76>
 800744c:	ac2c      	add	r4, sp, #176	; 0xb0
 800744e:	e7c5      	b.n	80073dc <_vfprintf_r+0xe6c>
 8007450:	2e00      	cmp	r6, #0
 8007452:	dde3      	ble.n	800741c <_vfprintf_r+0xeac>
 8007454:	4f60      	ldr	r7, [pc, #384]	; (80075d8 <_vfprintf_r+0x1068>)
 8007456:	f04f 0910 	mov.w	r9, #16
 800745a:	2e10      	cmp	r6, #16
 800745c:	6027      	str	r7, [r4, #0]
 800745e:	dc04      	bgt.n	800746a <_vfprintf_r+0xefa>
 8007460:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007462:	6066      	str	r6, [r4, #4]
 8007464:	441e      	add	r6, r3
 8007466:	9621      	str	r6, [sp, #132]	; 0x84
 8007468:	e7cb      	b.n	8007402 <_vfprintf_r+0xe92>
 800746a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800746c:	f8c4 9004 	str.w	r9, [r4, #4]
 8007470:	3310      	adds	r3, #16
 8007472:	9321      	str	r3, [sp, #132]	; 0x84
 8007474:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007476:	3301      	adds	r3, #1
 8007478:	2b07      	cmp	r3, #7
 800747a:	9320      	str	r3, [sp, #128]	; 0x80
 800747c:	dc02      	bgt.n	8007484 <_vfprintf_r+0xf14>
 800747e:	3408      	adds	r4, #8
 8007480:	3e10      	subs	r6, #16
 8007482:	e7ea      	b.n	800745a <_vfprintf_r+0xeea>
 8007484:	aa1f      	add	r2, sp, #124	; 0x7c
 8007486:	4641      	mov	r1, r8
 8007488:	4658      	mov	r0, fp
 800748a:	f002 f850 	bl	800952e <__sprint_r>
 800748e:	bb50      	cbnz	r0, 80074e6 <_vfprintf_r+0xf76>
 8007490:	ac2c      	add	r4, sp, #176	; 0xb0
 8007492:	e7f5      	b.n	8007480 <_vfprintf_r+0xf10>
 8007494:	2301      	movs	r3, #1
 8007496:	6063      	str	r3, [r4, #4]
 8007498:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800749a:	f8c4 9000 	str.w	r9, [r4]
 800749e:	3301      	adds	r3, #1
 80074a0:	e7ae      	b.n	8007400 <_vfprintf_r+0xe90>
 80074a2:	3408      	adds	r4, #8
 80074a4:	e7ba      	b.n	800741c <_vfprintf_r+0xeac>
 80074a6:	3408      	adds	r4, #8
 80074a8:	f7ff bbeb 	b.w	8006c82 <_vfprintf_r+0x712>
 80074ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80074b0:	1a9d      	subs	r5, r3, r2
 80074b2:	2d00      	cmp	r5, #0
 80074b4:	f77f abe8 	ble.w	8006c88 <_vfprintf_r+0x718>
 80074b8:	2610      	movs	r6, #16
 80074ba:	4b48      	ldr	r3, [pc, #288]	; (80075dc <_vfprintf_r+0x106c>)
 80074bc:	6023      	str	r3, [r4, #0]
 80074be:	2d10      	cmp	r5, #16
 80074c0:	dc24      	bgt.n	800750c <_vfprintf_r+0xf9c>
 80074c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80074c4:	6065      	str	r5, [r4, #4]
 80074c6:	441d      	add	r5, r3
 80074c8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80074ca:	9521      	str	r5, [sp, #132]	; 0x84
 80074cc:	3301      	adds	r3, #1
 80074ce:	2b07      	cmp	r3, #7
 80074d0:	9320      	str	r3, [sp, #128]	; 0x80
 80074d2:	f77f abd9 	ble.w	8006c88 <_vfprintf_r+0x718>
 80074d6:	aa1f      	add	r2, sp, #124	; 0x7c
 80074d8:	4641      	mov	r1, r8
 80074da:	4658      	mov	r0, fp
 80074dc:	f002 f827 	bl	800952e <__sprint_r>
 80074e0:	2800      	cmp	r0, #0
 80074e2:	f43f abd1 	beq.w	8006c88 <_vfprintf_r+0x718>
 80074e6:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 80074ea:	07d9      	lsls	r1, r3, #31
 80074ec:	d407      	bmi.n	80074fe <_vfprintf_r+0xf8e>
 80074ee:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80074f2:	059a      	lsls	r2, r3, #22
 80074f4:	d403      	bmi.n	80074fe <_vfprintf_r+0xf8e>
 80074f6:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 80074fa:	f001 fa66 	bl	80089ca <__retarget_lock_release_recursive>
 80074fe:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8007502:	065b      	lsls	r3, r3, #25
 8007504:	f57f a8af 	bpl.w	8006666 <_vfprintf_r+0xf6>
 8007508:	f7ff b882 	b.w	8006610 <_vfprintf_r+0xa0>
 800750c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800750e:	6066      	str	r6, [r4, #4]
 8007510:	3310      	adds	r3, #16
 8007512:	9321      	str	r3, [sp, #132]	; 0x84
 8007514:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007516:	3301      	adds	r3, #1
 8007518:	2b07      	cmp	r3, #7
 800751a:	9320      	str	r3, [sp, #128]	; 0x80
 800751c:	dc02      	bgt.n	8007524 <_vfprintf_r+0xfb4>
 800751e:	3408      	adds	r4, #8
 8007520:	3d10      	subs	r5, #16
 8007522:	e7ca      	b.n	80074ba <_vfprintf_r+0xf4a>
 8007524:	aa1f      	add	r2, sp, #124	; 0x7c
 8007526:	4641      	mov	r1, r8
 8007528:	4658      	mov	r0, fp
 800752a:	f002 f800 	bl	800952e <__sprint_r>
 800752e:	2800      	cmp	r0, #0
 8007530:	d1d9      	bne.n	80074e6 <_vfprintf_r+0xf76>
 8007532:	ac2c      	add	r4, sp, #176	; 0xb0
 8007534:	e7f4      	b.n	8007520 <_vfprintf_r+0xfb0>
 8007536:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007538:	b913      	cbnz	r3, 8007540 <_vfprintf_r+0xfd0>
 800753a:	2300      	movs	r3, #0
 800753c:	9320      	str	r3, [sp, #128]	; 0x80
 800753e:	e7d2      	b.n	80074e6 <_vfprintf_r+0xf76>
 8007540:	aa1f      	add	r2, sp, #124	; 0x7c
 8007542:	4641      	mov	r1, r8
 8007544:	4658      	mov	r0, fp
 8007546:	f001 fff2 	bl	800952e <__sprint_r>
 800754a:	2800      	cmp	r0, #0
 800754c:	d0f5      	beq.n	800753a <_vfprintf_r+0xfca>
 800754e:	e7ca      	b.n	80074e6 <_vfprintf_r+0xf76>
 8007550:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007554:	4610      	mov	r0, r2
 8007556:	4619      	mov	r1, r3
 8007558:	f7f9 fae4 	bl	8000b24 <__aeabi_dcmpun>
 800755c:	2800      	cmp	r0, #0
 800755e:	f43f aa36 	beq.w	80069ce <_vfprintf_r+0x45e>
 8007562:	4b1f      	ldr	r3, [pc, #124]	; (80075e0 <_vfprintf_r+0x1070>)
 8007564:	4a1f      	ldr	r2, [pc, #124]	; (80075e4 <_vfprintf_r+0x1074>)
 8007566:	f7ff ba26 	b.w	80069b6 <_vfprintf_r+0x446>
 800756a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800756c:	1a1b      	subs	r3, r3, r0
 800756e:	9303      	str	r3, [sp, #12]
 8007570:	f7ff baa9 	b.w	8006ac6 <_vfprintf_r+0x556>
 8007574:	ea56 0207 	orrs.w	r2, r6, r7
 8007578:	9508      	str	r5, [sp, #32]
 800757a:	f43f ac1e 	beq.w	8006dba <_vfprintf_r+0x84a>
 800757e:	2b01      	cmp	r3, #1
 8007580:	f43f ac8f 	beq.w	8006ea2 <_vfprintf_r+0x932>
 8007584:	2b02      	cmp	r3, #2
 8007586:	f43f acaf 	beq.w	8006ee8 <_vfprintf_r+0x978>
 800758a:	ab2c      	add	r3, sp, #176	; 0xb0
 800758c:	08f1      	lsrs	r1, r6, #3
 800758e:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8007592:	08f8      	lsrs	r0, r7, #3
 8007594:	f006 0207 	and.w	r2, r6, #7
 8007598:	4607      	mov	r7, r0
 800759a:	460e      	mov	r6, r1
 800759c:	3230      	adds	r2, #48	; 0x30
 800759e:	ea56 0107 	orrs.w	r1, r6, r7
 80075a2:	f103 39ff 	add.w	r9, r3, #4294967295
 80075a6:	f803 2c01 	strb.w	r2, [r3, #-1]
 80075aa:	f47f ac78 	bne.w	8006e9e <_vfprintf_r+0x92e>
 80075ae:	9908      	ldr	r1, [sp, #32]
 80075b0:	07cd      	lsls	r5, r1, #31
 80075b2:	d506      	bpl.n	80075c2 <_vfprintf_r+0x1052>
 80075b4:	2a30      	cmp	r2, #48	; 0x30
 80075b6:	d004      	beq.n	80075c2 <_vfprintf_r+0x1052>
 80075b8:	2230      	movs	r2, #48	; 0x30
 80075ba:	f809 2c01 	strb.w	r2, [r9, #-1]
 80075be:	f1a3 0902 	sub.w	r9, r3, #2
 80075c2:	4656      	mov	r6, sl
 80075c4:	2300      	movs	r3, #0
 80075c6:	f10d 0ab0 	add.w	sl, sp, #176	; 0xb0
 80075ca:	9d08      	ldr	r5, [sp, #32]
 80075cc:	9308      	str	r3, [sp, #32]
 80075ce:	ebaa 0a09 	sub.w	sl, sl, r9
 80075d2:	f7ff bac6 	b.w	8006b62 <_vfprintf_r+0x5f2>
 80075d6:	bf00      	nop
 80075d8:	0800a0c0 	.word	0x0800a0c0
 80075dc:	0800a0b0 	.word	0x0800a0b0
 80075e0:	0800a084 	.word	0x0800a084
 80075e4:	0800a088 	.word	0x0800a088

080075e8 <__sbprintf>:
 80075e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075ea:	460c      	mov	r4, r1
 80075ec:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80075f0:	461f      	mov	r7, r3
 80075f2:	8989      	ldrh	r1, [r1, #12]
 80075f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80075f6:	9319      	str	r3, [sp, #100]	; 0x64
 80075f8:	89e3      	ldrh	r3, [r4, #14]
 80075fa:	f8ad 300e 	strh.w	r3, [sp, #14]
 80075fe:	f021 0102 	bic.w	r1, r1, #2
 8007602:	6a23      	ldr	r3, [r4, #32]
 8007604:	f8ad 100c 	strh.w	r1, [sp, #12]
 8007608:	9308      	str	r3, [sp, #32]
 800760a:	a91a      	add	r1, sp, #104	; 0x68
 800760c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800760e:	930a      	str	r3, [sp, #40]	; 0x28
 8007610:	4615      	mov	r5, r2
 8007612:	2300      	movs	r3, #0
 8007614:	4606      	mov	r6, r0
 8007616:	9100      	str	r1, [sp, #0]
 8007618:	9104      	str	r1, [sp, #16]
 800761a:	a816      	add	r0, sp, #88	; 0x58
 800761c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007620:	9102      	str	r1, [sp, #8]
 8007622:	9105      	str	r1, [sp, #20]
 8007624:	9306      	str	r3, [sp, #24]
 8007626:	f001 f9cd 	bl	80089c4 <__retarget_lock_init_recursive>
 800762a:	462a      	mov	r2, r5
 800762c:	463b      	mov	r3, r7
 800762e:	4669      	mov	r1, sp
 8007630:	4630      	mov	r0, r6
 8007632:	f7fe ff9d 	bl	8006570 <_vfprintf_r>
 8007636:	1e05      	subs	r5, r0, #0
 8007638:	db07      	blt.n	800764a <__sbprintf+0x62>
 800763a:	4669      	mov	r1, sp
 800763c:	4630      	mov	r0, r6
 800763e:	f000 ff6f 	bl	8008520 <_fflush_r>
 8007642:	2800      	cmp	r0, #0
 8007644:	bf18      	it	ne
 8007646:	f04f 35ff 	movne.w	r5, #4294967295
 800764a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800764e:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007650:	065b      	lsls	r3, r3, #25
 8007652:	bf42      	ittt	mi
 8007654:	89a3      	ldrhmi	r3, [r4, #12]
 8007656:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800765a:	81a3      	strhmi	r3, [r4, #12]
 800765c:	f001 f9b3 	bl	80089c6 <__retarget_lock_close_recursive>
 8007660:	4628      	mov	r0, r5
 8007662:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8007666:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007668 <__swsetup_r>:
 8007668:	4b32      	ldr	r3, [pc, #200]	; (8007734 <__swsetup_r+0xcc>)
 800766a:	b570      	push	{r4, r5, r6, lr}
 800766c:	681d      	ldr	r5, [r3, #0]
 800766e:	4606      	mov	r6, r0
 8007670:	460c      	mov	r4, r1
 8007672:	b125      	cbz	r5, 800767e <__swsetup_r+0x16>
 8007674:	69ab      	ldr	r3, [r5, #24]
 8007676:	b913      	cbnz	r3, 800767e <__swsetup_r+0x16>
 8007678:	4628      	mov	r0, r5
 800767a:	f000 ffe5 	bl	8008648 <__sinit>
 800767e:	4b2e      	ldr	r3, [pc, #184]	; (8007738 <__swsetup_r+0xd0>)
 8007680:	429c      	cmp	r4, r3
 8007682:	d10f      	bne.n	80076a4 <__swsetup_r+0x3c>
 8007684:	686c      	ldr	r4, [r5, #4]
 8007686:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800768a:	b29a      	uxth	r2, r3
 800768c:	0715      	lsls	r5, r2, #28
 800768e:	d42c      	bmi.n	80076ea <__swsetup_r+0x82>
 8007690:	06d0      	lsls	r0, r2, #27
 8007692:	d411      	bmi.n	80076b8 <__swsetup_r+0x50>
 8007694:	2209      	movs	r2, #9
 8007696:	6032      	str	r2, [r6, #0]
 8007698:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800769c:	81a3      	strh	r3, [r4, #12]
 800769e:	f04f 30ff 	mov.w	r0, #4294967295
 80076a2:	bd70      	pop	{r4, r5, r6, pc}
 80076a4:	4b25      	ldr	r3, [pc, #148]	; (800773c <__swsetup_r+0xd4>)
 80076a6:	429c      	cmp	r4, r3
 80076a8:	d101      	bne.n	80076ae <__swsetup_r+0x46>
 80076aa:	68ac      	ldr	r4, [r5, #8]
 80076ac:	e7eb      	b.n	8007686 <__swsetup_r+0x1e>
 80076ae:	4b24      	ldr	r3, [pc, #144]	; (8007740 <__swsetup_r+0xd8>)
 80076b0:	429c      	cmp	r4, r3
 80076b2:	bf08      	it	eq
 80076b4:	68ec      	ldreq	r4, [r5, #12]
 80076b6:	e7e6      	b.n	8007686 <__swsetup_r+0x1e>
 80076b8:	0751      	lsls	r1, r2, #29
 80076ba:	d512      	bpl.n	80076e2 <__swsetup_r+0x7a>
 80076bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80076be:	b141      	cbz	r1, 80076d2 <__swsetup_r+0x6a>
 80076c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80076c4:	4299      	cmp	r1, r3
 80076c6:	d002      	beq.n	80076ce <__swsetup_r+0x66>
 80076c8:	4630      	mov	r0, r6
 80076ca:	f001 f893 	bl	80087f4 <_free_r>
 80076ce:	2300      	movs	r3, #0
 80076d0:	6363      	str	r3, [r4, #52]	; 0x34
 80076d2:	89a3      	ldrh	r3, [r4, #12]
 80076d4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80076d8:	81a3      	strh	r3, [r4, #12]
 80076da:	2300      	movs	r3, #0
 80076dc:	6063      	str	r3, [r4, #4]
 80076de:	6923      	ldr	r3, [r4, #16]
 80076e0:	6023      	str	r3, [r4, #0]
 80076e2:	89a3      	ldrh	r3, [r4, #12]
 80076e4:	f043 0308 	orr.w	r3, r3, #8
 80076e8:	81a3      	strh	r3, [r4, #12]
 80076ea:	6923      	ldr	r3, [r4, #16]
 80076ec:	b94b      	cbnz	r3, 8007702 <__swsetup_r+0x9a>
 80076ee:	89a3      	ldrh	r3, [r4, #12]
 80076f0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80076f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80076f8:	d003      	beq.n	8007702 <__swsetup_r+0x9a>
 80076fa:	4621      	mov	r1, r4
 80076fc:	4630      	mov	r0, r6
 80076fe:	f001 f991 	bl	8008a24 <__smakebuf_r>
 8007702:	89a2      	ldrh	r2, [r4, #12]
 8007704:	f012 0301 	ands.w	r3, r2, #1
 8007708:	d00c      	beq.n	8007724 <__swsetup_r+0xbc>
 800770a:	2300      	movs	r3, #0
 800770c:	60a3      	str	r3, [r4, #8]
 800770e:	6963      	ldr	r3, [r4, #20]
 8007710:	425b      	negs	r3, r3
 8007712:	61a3      	str	r3, [r4, #24]
 8007714:	6923      	ldr	r3, [r4, #16]
 8007716:	b953      	cbnz	r3, 800772e <__swsetup_r+0xc6>
 8007718:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800771c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007720:	d1ba      	bne.n	8007698 <__swsetup_r+0x30>
 8007722:	bd70      	pop	{r4, r5, r6, pc}
 8007724:	0792      	lsls	r2, r2, #30
 8007726:	bf58      	it	pl
 8007728:	6963      	ldrpl	r3, [r4, #20]
 800772a:	60a3      	str	r3, [r4, #8]
 800772c:	e7f2      	b.n	8007714 <__swsetup_r+0xac>
 800772e:	2000      	movs	r0, #0
 8007730:	e7f7      	b.n	8007722 <__swsetup_r+0xba>
 8007732:	bf00      	nop
 8007734:	20000010 	.word	0x20000010
 8007738:	0800a100 	.word	0x0800a100
 800773c:	0800a120 	.word	0x0800a120
 8007740:	0800a0e0 	.word	0x0800a0e0

08007744 <quorem>:
 8007744:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007748:	6903      	ldr	r3, [r0, #16]
 800774a:	690c      	ldr	r4, [r1, #16]
 800774c:	429c      	cmp	r4, r3
 800774e:	4680      	mov	r8, r0
 8007750:	f300 8082 	bgt.w	8007858 <quorem+0x114>
 8007754:	3c01      	subs	r4, #1
 8007756:	f101 0714 	add.w	r7, r1, #20
 800775a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800775e:	f100 0614 	add.w	r6, r0, #20
 8007762:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007766:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800776a:	eb06 030e 	add.w	r3, r6, lr
 800776e:	3501      	adds	r5, #1
 8007770:	eb07 090e 	add.w	r9, r7, lr
 8007774:	9301      	str	r3, [sp, #4]
 8007776:	fbb0 f5f5 	udiv	r5, r0, r5
 800777a:	b395      	cbz	r5, 80077e2 <quorem+0x9e>
 800777c:	f04f 0a00 	mov.w	sl, #0
 8007780:	4638      	mov	r0, r7
 8007782:	46b4      	mov	ip, r6
 8007784:	46d3      	mov	fp, sl
 8007786:	f850 2b04 	ldr.w	r2, [r0], #4
 800778a:	b293      	uxth	r3, r2
 800778c:	fb05 a303 	mla	r3, r5, r3, sl
 8007790:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007794:	b29b      	uxth	r3, r3
 8007796:	ebab 0303 	sub.w	r3, fp, r3
 800779a:	0c12      	lsrs	r2, r2, #16
 800779c:	f8bc b000 	ldrh.w	fp, [ip]
 80077a0:	fb05 a202 	mla	r2, r5, r2, sl
 80077a4:	fa13 f38b 	uxtah	r3, r3, fp
 80077a8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80077ac:	fa1f fb82 	uxth.w	fp, r2
 80077b0:	f8dc 2000 	ldr.w	r2, [ip]
 80077b4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80077b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80077bc:	b29b      	uxth	r3, r3
 80077be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80077c2:	4581      	cmp	r9, r0
 80077c4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80077c8:	f84c 3b04 	str.w	r3, [ip], #4
 80077cc:	d2db      	bcs.n	8007786 <quorem+0x42>
 80077ce:	f856 300e 	ldr.w	r3, [r6, lr]
 80077d2:	b933      	cbnz	r3, 80077e2 <quorem+0x9e>
 80077d4:	9b01      	ldr	r3, [sp, #4]
 80077d6:	3b04      	subs	r3, #4
 80077d8:	429e      	cmp	r6, r3
 80077da:	461a      	mov	r2, r3
 80077dc:	d330      	bcc.n	8007840 <quorem+0xfc>
 80077de:	f8c8 4010 	str.w	r4, [r8, #16]
 80077e2:	4640      	mov	r0, r8
 80077e4:	f001 fd89 	bl	80092fa <__mcmp>
 80077e8:	2800      	cmp	r0, #0
 80077ea:	db25      	blt.n	8007838 <quorem+0xf4>
 80077ec:	3501      	adds	r5, #1
 80077ee:	4630      	mov	r0, r6
 80077f0:	f04f 0e00 	mov.w	lr, #0
 80077f4:	f857 2b04 	ldr.w	r2, [r7], #4
 80077f8:	f8d0 c000 	ldr.w	ip, [r0]
 80077fc:	b293      	uxth	r3, r2
 80077fe:	ebae 0303 	sub.w	r3, lr, r3
 8007802:	0c12      	lsrs	r2, r2, #16
 8007804:	fa13 f38c 	uxtah	r3, r3, ip
 8007808:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800780c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007810:	b29b      	uxth	r3, r3
 8007812:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007816:	45b9      	cmp	r9, r7
 8007818:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800781c:	f840 3b04 	str.w	r3, [r0], #4
 8007820:	d2e8      	bcs.n	80077f4 <quorem+0xb0>
 8007822:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007826:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800782a:	b92a      	cbnz	r2, 8007838 <quorem+0xf4>
 800782c:	3b04      	subs	r3, #4
 800782e:	429e      	cmp	r6, r3
 8007830:	461a      	mov	r2, r3
 8007832:	d30b      	bcc.n	800784c <quorem+0x108>
 8007834:	f8c8 4010 	str.w	r4, [r8, #16]
 8007838:	4628      	mov	r0, r5
 800783a:	b003      	add	sp, #12
 800783c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007840:	6812      	ldr	r2, [r2, #0]
 8007842:	3b04      	subs	r3, #4
 8007844:	2a00      	cmp	r2, #0
 8007846:	d1ca      	bne.n	80077de <quorem+0x9a>
 8007848:	3c01      	subs	r4, #1
 800784a:	e7c5      	b.n	80077d8 <quorem+0x94>
 800784c:	6812      	ldr	r2, [r2, #0]
 800784e:	3b04      	subs	r3, #4
 8007850:	2a00      	cmp	r2, #0
 8007852:	d1ef      	bne.n	8007834 <quorem+0xf0>
 8007854:	3c01      	subs	r4, #1
 8007856:	e7ea      	b.n	800782e <quorem+0xea>
 8007858:	2000      	movs	r0, #0
 800785a:	e7ee      	b.n	800783a <quorem+0xf6>
 800785c:	0000      	movs	r0, r0
	...

08007860 <_dtoa_r>:
 8007860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007864:	ec57 6b10 	vmov	r6, r7, d0
 8007868:	b097      	sub	sp, #92	; 0x5c
 800786a:	e9cd 6700 	strd	r6, r7, [sp]
 800786e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007870:	9107      	str	r1, [sp, #28]
 8007872:	4604      	mov	r4, r0
 8007874:	920a      	str	r2, [sp, #40]	; 0x28
 8007876:	930f      	str	r3, [sp, #60]	; 0x3c
 8007878:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800787a:	b93e      	cbnz	r6, 800788c <_dtoa_r+0x2c>
 800787c:	2010      	movs	r0, #16
 800787e:	f001 f911 	bl	8008aa4 <malloc>
 8007882:	6260      	str	r0, [r4, #36]	; 0x24
 8007884:	6046      	str	r6, [r0, #4]
 8007886:	6086      	str	r6, [r0, #8]
 8007888:	6006      	str	r6, [r0, #0]
 800788a:	60c6      	str	r6, [r0, #12]
 800788c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800788e:	6819      	ldr	r1, [r3, #0]
 8007890:	b151      	cbz	r1, 80078a8 <_dtoa_r+0x48>
 8007892:	685a      	ldr	r2, [r3, #4]
 8007894:	604a      	str	r2, [r1, #4]
 8007896:	2301      	movs	r3, #1
 8007898:	4093      	lsls	r3, r2
 800789a:	608b      	str	r3, [r1, #8]
 800789c:	4620      	mov	r0, r4
 800789e:	f001 fb57 	bl	8008f50 <_Bfree>
 80078a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078a4:	2200      	movs	r2, #0
 80078a6:	601a      	str	r2, [r3, #0]
 80078a8:	9b01      	ldr	r3, [sp, #4]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	bfbf      	itttt	lt
 80078ae:	2301      	movlt	r3, #1
 80078b0:	602b      	strlt	r3, [r5, #0]
 80078b2:	9b01      	ldrlt	r3, [sp, #4]
 80078b4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80078b8:	bfb2      	itee	lt
 80078ba:	9301      	strlt	r3, [sp, #4]
 80078bc:	2300      	movge	r3, #0
 80078be:	602b      	strge	r3, [r5, #0]
 80078c0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80078c4:	4ba8      	ldr	r3, [pc, #672]	; (8007b68 <_dtoa_r+0x308>)
 80078c6:	ea33 0308 	bics.w	r3, r3, r8
 80078ca:	d11b      	bne.n	8007904 <_dtoa_r+0xa4>
 80078cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80078ce:	f242 730f 	movw	r3, #9999	; 0x270f
 80078d2:	6013      	str	r3, [r2, #0]
 80078d4:	9b00      	ldr	r3, [sp, #0]
 80078d6:	b923      	cbnz	r3, 80078e2 <_dtoa_r+0x82>
 80078d8:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80078dc:	2800      	cmp	r0, #0
 80078de:	f000 8578 	beq.w	80083d2 <_dtoa_r+0xb72>
 80078e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80078e4:	b953      	cbnz	r3, 80078fc <_dtoa_r+0x9c>
 80078e6:	4ba1      	ldr	r3, [pc, #644]	; (8007b6c <_dtoa_r+0x30c>)
 80078e8:	e021      	b.n	800792e <_dtoa_r+0xce>
 80078ea:	4ba1      	ldr	r3, [pc, #644]	; (8007b70 <_dtoa_r+0x310>)
 80078ec:	9302      	str	r3, [sp, #8]
 80078ee:	3308      	adds	r3, #8
 80078f0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80078f2:	6013      	str	r3, [r2, #0]
 80078f4:	9802      	ldr	r0, [sp, #8]
 80078f6:	b017      	add	sp, #92	; 0x5c
 80078f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078fc:	4b9b      	ldr	r3, [pc, #620]	; (8007b6c <_dtoa_r+0x30c>)
 80078fe:	9302      	str	r3, [sp, #8]
 8007900:	3303      	adds	r3, #3
 8007902:	e7f5      	b.n	80078f0 <_dtoa_r+0x90>
 8007904:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007908:	2200      	movs	r2, #0
 800790a:	2300      	movs	r3, #0
 800790c:	4630      	mov	r0, r6
 800790e:	4639      	mov	r1, r7
 8007910:	f7f9 f8d6 	bl	8000ac0 <__aeabi_dcmpeq>
 8007914:	4681      	mov	r9, r0
 8007916:	b160      	cbz	r0, 8007932 <_dtoa_r+0xd2>
 8007918:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800791a:	2301      	movs	r3, #1
 800791c:	6013      	str	r3, [r2, #0]
 800791e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007920:	2b00      	cmp	r3, #0
 8007922:	f000 8553 	beq.w	80083cc <_dtoa_r+0xb6c>
 8007926:	4b93      	ldr	r3, [pc, #588]	; (8007b74 <_dtoa_r+0x314>)
 8007928:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800792a:	6013      	str	r3, [r2, #0]
 800792c:	3b01      	subs	r3, #1
 800792e:	9302      	str	r3, [sp, #8]
 8007930:	e7e0      	b.n	80078f4 <_dtoa_r+0x94>
 8007932:	aa14      	add	r2, sp, #80	; 0x50
 8007934:	a915      	add	r1, sp, #84	; 0x54
 8007936:	ec47 6b10 	vmov	d0, r6, r7
 800793a:	4620      	mov	r0, r4
 800793c:	f001 fd55 	bl	80093ea <__d2b>
 8007940:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007944:	4682      	mov	sl, r0
 8007946:	2d00      	cmp	r5, #0
 8007948:	d07e      	beq.n	8007a48 <_dtoa_r+0x1e8>
 800794a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800794e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8007952:	4630      	mov	r0, r6
 8007954:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8007958:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800795c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8007960:	2200      	movs	r2, #0
 8007962:	4b85      	ldr	r3, [pc, #532]	; (8007b78 <_dtoa_r+0x318>)
 8007964:	f7f8 fc90 	bl	8000288 <__aeabi_dsub>
 8007968:	a379      	add	r3, pc, #484	; (adr r3, 8007b50 <_dtoa_r+0x2f0>)
 800796a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796e:	f7f8 fe3f 	bl	80005f0 <__aeabi_dmul>
 8007972:	a379      	add	r3, pc, #484	; (adr r3, 8007b58 <_dtoa_r+0x2f8>)
 8007974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007978:	f7f8 fc88 	bl	800028c <__adddf3>
 800797c:	4606      	mov	r6, r0
 800797e:	4628      	mov	r0, r5
 8007980:	460f      	mov	r7, r1
 8007982:	f7f8 fdcf 	bl	8000524 <__aeabi_i2d>
 8007986:	a376      	add	r3, pc, #472	; (adr r3, 8007b60 <_dtoa_r+0x300>)
 8007988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800798c:	f7f8 fe30 	bl	80005f0 <__aeabi_dmul>
 8007990:	4602      	mov	r2, r0
 8007992:	460b      	mov	r3, r1
 8007994:	4630      	mov	r0, r6
 8007996:	4639      	mov	r1, r7
 8007998:	f7f8 fc78 	bl	800028c <__adddf3>
 800799c:	4606      	mov	r6, r0
 800799e:	460f      	mov	r7, r1
 80079a0:	f7f9 f8d6 	bl	8000b50 <__aeabi_d2iz>
 80079a4:	2200      	movs	r2, #0
 80079a6:	4683      	mov	fp, r0
 80079a8:	2300      	movs	r3, #0
 80079aa:	4630      	mov	r0, r6
 80079ac:	4639      	mov	r1, r7
 80079ae:	f7f9 f891 	bl	8000ad4 <__aeabi_dcmplt>
 80079b2:	b158      	cbz	r0, 80079cc <_dtoa_r+0x16c>
 80079b4:	4658      	mov	r0, fp
 80079b6:	f7f8 fdb5 	bl	8000524 <__aeabi_i2d>
 80079ba:	4602      	mov	r2, r0
 80079bc:	460b      	mov	r3, r1
 80079be:	4630      	mov	r0, r6
 80079c0:	4639      	mov	r1, r7
 80079c2:	f7f9 f87d 	bl	8000ac0 <__aeabi_dcmpeq>
 80079c6:	b908      	cbnz	r0, 80079cc <_dtoa_r+0x16c>
 80079c8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80079cc:	f1bb 0f16 	cmp.w	fp, #22
 80079d0:	d859      	bhi.n	8007a86 <_dtoa_r+0x226>
 80079d2:	496a      	ldr	r1, [pc, #424]	; (8007b7c <_dtoa_r+0x31c>)
 80079d4:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80079d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079e0:	f7f9 f896 	bl	8000b10 <__aeabi_dcmpgt>
 80079e4:	2800      	cmp	r0, #0
 80079e6:	d050      	beq.n	8007a8a <_dtoa_r+0x22a>
 80079e8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80079ec:	2300      	movs	r3, #0
 80079ee:	930e      	str	r3, [sp, #56]	; 0x38
 80079f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80079f2:	1b5d      	subs	r5, r3, r5
 80079f4:	1e6b      	subs	r3, r5, #1
 80079f6:	9306      	str	r3, [sp, #24]
 80079f8:	bf45      	ittet	mi
 80079fa:	f1c5 0301 	rsbmi	r3, r5, #1
 80079fe:	9305      	strmi	r3, [sp, #20]
 8007a00:	2300      	movpl	r3, #0
 8007a02:	2300      	movmi	r3, #0
 8007a04:	bf4c      	ite	mi
 8007a06:	9306      	strmi	r3, [sp, #24]
 8007a08:	9305      	strpl	r3, [sp, #20]
 8007a0a:	f1bb 0f00 	cmp.w	fp, #0
 8007a0e:	db3e      	blt.n	8007a8e <_dtoa_r+0x22e>
 8007a10:	9b06      	ldr	r3, [sp, #24]
 8007a12:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8007a16:	445b      	add	r3, fp
 8007a18:	9306      	str	r3, [sp, #24]
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	9308      	str	r3, [sp, #32]
 8007a1e:	9b07      	ldr	r3, [sp, #28]
 8007a20:	2b09      	cmp	r3, #9
 8007a22:	f200 80af 	bhi.w	8007b84 <_dtoa_r+0x324>
 8007a26:	2b05      	cmp	r3, #5
 8007a28:	bfc4      	itt	gt
 8007a2a:	3b04      	subgt	r3, #4
 8007a2c:	9307      	strgt	r3, [sp, #28]
 8007a2e:	9b07      	ldr	r3, [sp, #28]
 8007a30:	f1a3 0302 	sub.w	r3, r3, #2
 8007a34:	bfcc      	ite	gt
 8007a36:	2600      	movgt	r6, #0
 8007a38:	2601      	movle	r6, #1
 8007a3a:	2b03      	cmp	r3, #3
 8007a3c:	f200 80ae 	bhi.w	8007b9c <_dtoa_r+0x33c>
 8007a40:	e8df f003 	tbb	[pc, r3]
 8007a44:	772f8482 	.word	0x772f8482
 8007a48:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a4a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8007a4c:	441d      	add	r5, r3
 8007a4e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007a52:	2b20      	cmp	r3, #32
 8007a54:	dd11      	ble.n	8007a7a <_dtoa_r+0x21a>
 8007a56:	9a00      	ldr	r2, [sp, #0]
 8007a58:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007a5c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8007a60:	fa22 f000 	lsr.w	r0, r2, r0
 8007a64:	fa08 f303 	lsl.w	r3, r8, r3
 8007a68:	4318      	orrs	r0, r3
 8007a6a:	f7f8 fd4b 	bl	8000504 <__aeabi_ui2d>
 8007a6e:	2301      	movs	r3, #1
 8007a70:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007a74:	3d01      	subs	r5, #1
 8007a76:	9312      	str	r3, [sp, #72]	; 0x48
 8007a78:	e772      	b.n	8007960 <_dtoa_r+0x100>
 8007a7a:	f1c3 0020 	rsb	r0, r3, #32
 8007a7e:	9b00      	ldr	r3, [sp, #0]
 8007a80:	fa03 f000 	lsl.w	r0, r3, r0
 8007a84:	e7f1      	b.n	8007a6a <_dtoa_r+0x20a>
 8007a86:	2301      	movs	r3, #1
 8007a88:	e7b1      	b.n	80079ee <_dtoa_r+0x18e>
 8007a8a:	900e      	str	r0, [sp, #56]	; 0x38
 8007a8c:	e7b0      	b.n	80079f0 <_dtoa_r+0x190>
 8007a8e:	9b05      	ldr	r3, [sp, #20]
 8007a90:	eba3 030b 	sub.w	r3, r3, fp
 8007a94:	9305      	str	r3, [sp, #20]
 8007a96:	f1cb 0300 	rsb	r3, fp, #0
 8007a9a:	9308      	str	r3, [sp, #32]
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007aa0:	e7bd      	b.n	8007a1e <_dtoa_r+0x1be>
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	9309      	str	r3, [sp, #36]	; 0x24
 8007aa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	dd7a      	ble.n	8007ba2 <_dtoa_r+0x342>
 8007aac:	9304      	str	r3, [sp, #16]
 8007aae:	9303      	str	r3, [sp, #12]
 8007ab0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	606a      	str	r2, [r5, #4]
 8007ab6:	2104      	movs	r1, #4
 8007ab8:	f101 0214 	add.w	r2, r1, #20
 8007abc:	429a      	cmp	r2, r3
 8007abe:	d975      	bls.n	8007bac <_dtoa_r+0x34c>
 8007ac0:	6869      	ldr	r1, [r5, #4]
 8007ac2:	4620      	mov	r0, r4
 8007ac4:	f001 fa10 	bl	8008ee8 <_Balloc>
 8007ac8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007aca:	6028      	str	r0, [r5, #0]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	9302      	str	r3, [sp, #8]
 8007ad0:	9b03      	ldr	r3, [sp, #12]
 8007ad2:	2b0e      	cmp	r3, #14
 8007ad4:	f200 80e5 	bhi.w	8007ca2 <_dtoa_r+0x442>
 8007ad8:	2e00      	cmp	r6, #0
 8007ada:	f000 80e2 	beq.w	8007ca2 <_dtoa_r+0x442>
 8007ade:	ed9d 7b00 	vldr	d7, [sp]
 8007ae2:	f1bb 0f00 	cmp.w	fp, #0
 8007ae6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8007aea:	dd74      	ble.n	8007bd6 <_dtoa_r+0x376>
 8007aec:	4a23      	ldr	r2, [pc, #140]	; (8007b7c <_dtoa_r+0x31c>)
 8007aee:	f00b 030f 	and.w	r3, fp, #15
 8007af2:	ea4f 162b 	mov.w	r6, fp, asr #4
 8007af6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007afa:	06f0      	lsls	r0, r6, #27
 8007afc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007b00:	d559      	bpl.n	8007bb6 <_dtoa_r+0x356>
 8007b02:	4b1f      	ldr	r3, [pc, #124]	; (8007b80 <_dtoa_r+0x320>)
 8007b04:	ec51 0b17 	vmov	r0, r1, d7
 8007b08:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007b0c:	f7f8 fe9a 	bl	8000844 <__aeabi_ddiv>
 8007b10:	e9cd 0100 	strd	r0, r1, [sp]
 8007b14:	f006 060f 	and.w	r6, r6, #15
 8007b18:	2503      	movs	r5, #3
 8007b1a:	4f19      	ldr	r7, [pc, #100]	; (8007b80 <_dtoa_r+0x320>)
 8007b1c:	2e00      	cmp	r6, #0
 8007b1e:	d14c      	bne.n	8007bba <_dtoa_r+0x35a>
 8007b20:	4642      	mov	r2, r8
 8007b22:	464b      	mov	r3, r9
 8007b24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b28:	f7f8 fe8c 	bl	8000844 <__aeabi_ddiv>
 8007b2c:	e9cd 0100 	strd	r0, r1, [sp]
 8007b30:	e06a      	b.n	8007c08 <_dtoa_r+0x3a8>
 8007b32:	2301      	movs	r3, #1
 8007b34:	9309      	str	r3, [sp, #36]	; 0x24
 8007b36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b38:	445b      	add	r3, fp
 8007b3a:	9304      	str	r3, [sp, #16]
 8007b3c:	3301      	adds	r3, #1
 8007b3e:	2b01      	cmp	r3, #1
 8007b40:	9303      	str	r3, [sp, #12]
 8007b42:	bfb8      	it	lt
 8007b44:	2301      	movlt	r3, #1
 8007b46:	e7b3      	b.n	8007ab0 <_dtoa_r+0x250>
 8007b48:	2300      	movs	r3, #0
 8007b4a:	e7ab      	b.n	8007aa4 <_dtoa_r+0x244>
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	e7f1      	b.n	8007b34 <_dtoa_r+0x2d4>
 8007b50:	636f4361 	.word	0x636f4361
 8007b54:	3fd287a7 	.word	0x3fd287a7
 8007b58:	8b60c8b3 	.word	0x8b60c8b3
 8007b5c:	3fc68a28 	.word	0x3fc68a28
 8007b60:	509f79fb 	.word	0x509f79fb
 8007b64:	3fd34413 	.word	0x3fd34413
 8007b68:	7ff00000 	.word	0x7ff00000
 8007b6c:	0800a0d9 	.word	0x0800a0d9
 8007b70:	0800a0d0 	.word	0x0800a0d0
 8007b74:	0800a0af 	.word	0x0800a0af
 8007b78:	3ff80000 	.word	0x3ff80000
 8007b7c:	0800a168 	.word	0x0800a168
 8007b80:	0800a140 	.word	0x0800a140
 8007b84:	2601      	movs	r6, #1
 8007b86:	2300      	movs	r3, #0
 8007b88:	9307      	str	r3, [sp, #28]
 8007b8a:	9609      	str	r6, [sp, #36]	; 0x24
 8007b8c:	f04f 33ff 	mov.w	r3, #4294967295
 8007b90:	9304      	str	r3, [sp, #16]
 8007b92:	9303      	str	r3, [sp, #12]
 8007b94:	2200      	movs	r2, #0
 8007b96:	2312      	movs	r3, #18
 8007b98:	920a      	str	r2, [sp, #40]	; 0x28
 8007b9a:	e789      	b.n	8007ab0 <_dtoa_r+0x250>
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	9309      	str	r3, [sp, #36]	; 0x24
 8007ba0:	e7f4      	b.n	8007b8c <_dtoa_r+0x32c>
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	9304      	str	r3, [sp, #16]
 8007ba6:	9303      	str	r3, [sp, #12]
 8007ba8:	461a      	mov	r2, r3
 8007baa:	e7f5      	b.n	8007b98 <_dtoa_r+0x338>
 8007bac:	686a      	ldr	r2, [r5, #4]
 8007bae:	3201      	adds	r2, #1
 8007bb0:	606a      	str	r2, [r5, #4]
 8007bb2:	0049      	lsls	r1, r1, #1
 8007bb4:	e780      	b.n	8007ab8 <_dtoa_r+0x258>
 8007bb6:	2502      	movs	r5, #2
 8007bb8:	e7af      	b.n	8007b1a <_dtoa_r+0x2ba>
 8007bba:	07f1      	lsls	r1, r6, #31
 8007bbc:	d508      	bpl.n	8007bd0 <_dtoa_r+0x370>
 8007bbe:	4640      	mov	r0, r8
 8007bc0:	4649      	mov	r1, r9
 8007bc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007bc6:	f7f8 fd13 	bl	80005f0 <__aeabi_dmul>
 8007bca:	3501      	adds	r5, #1
 8007bcc:	4680      	mov	r8, r0
 8007bce:	4689      	mov	r9, r1
 8007bd0:	1076      	asrs	r6, r6, #1
 8007bd2:	3708      	adds	r7, #8
 8007bd4:	e7a2      	b.n	8007b1c <_dtoa_r+0x2bc>
 8007bd6:	f000 809d 	beq.w	8007d14 <_dtoa_r+0x4b4>
 8007bda:	f1cb 0600 	rsb	r6, fp, #0
 8007bde:	4b9f      	ldr	r3, [pc, #636]	; (8007e5c <_dtoa_r+0x5fc>)
 8007be0:	4f9f      	ldr	r7, [pc, #636]	; (8007e60 <_dtoa_r+0x600>)
 8007be2:	f006 020f 	and.w	r2, r6, #15
 8007be6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007bf2:	f7f8 fcfd 	bl	80005f0 <__aeabi_dmul>
 8007bf6:	e9cd 0100 	strd	r0, r1, [sp]
 8007bfa:	1136      	asrs	r6, r6, #4
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	2502      	movs	r5, #2
 8007c00:	2e00      	cmp	r6, #0
 8007c02:	d17c      	bne.n	8007cfe <_dtoa_r+0x49e>
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d191      	bne.n	8007b2c <_dtoa_r+0x2cc>
 8007c08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	f000 8084 	beq.w	8007d18 <_dtoa_r+0x4b8>
 8007c10:	e9dd 8900 	ldrd	r8, r9, [sp]
 8007c14:	2200      	movs	r2, #0
 8007c16:	4b93      	ldr	r3, [pc, #588]	; (8007e64 <_dtoa_r+0x604>)
 8007c18:	4640      	mov	r0, r8
 8007c1a:	4649      	mov	r1, r9
 8007c1c:	f7f8 ff5a 	bl	8000ad4 <__aeabi_dcmplt>
 8007c20:	2800      	cmp	r0, #0
 8007c22:	d079      	beq.n	8007d18 <_dtoa_r+0x4b8>
 8007c24:	9b03      	ldr	r3, [sp, #12]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d076      	beq.n	8007d18 <_dtoa_r+0x4b8>
 8007c2a:	9b04      	ldr	r3, [sp, #16]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	dd34      	ble.n	8007c9a <_dtoa_r+0x43a>
 8007c30:	2200      	movs	r2, #0
 8007c32:	4b8d      	ldr	r3, [pc, #564]	; (8007e68 <_dtoa_r+0x608>)
 8007c34:	4640      	mov	r0, r8
 8007c36:	4649      	mov	r1, r9
 8007c38:	f7f8 fcda 	bl	80005f0 <__aeabi_dmul>
 8007c3c:	e9cd 0100 	strd	r0, r1, [sp]
 8007c40:	9e04      	ldr	r6, [sp, #16]
 8007c42:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007c46:	3501      	adds	r5, #1
 8007c48:	4628      	mov	r0, r5
 8007c4a:	f7f8 fc6b 	bl	8000524 <__aeabi_i2d>
 8007c4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c52:	f7f8 fccd 	bl	80005f0 <__aeabi_dmul>
 8007c56:	2200      	movs	r2, #0
 8007c58:	4b84      	ldr	r3, [pc, #528]	; (8007e6c <_dtoa_r+0x60c>)
 8007c5a:	f7f8 fb17 	bl	800028c <__adddf3>
 8007c5e:	4680      	mov	r8, r0
 8007c60:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8007c64:	2e00      	cmp	r6, #0
 8007c66:	d15a      	bne.n	8007d1e <_dtoa_r+0x4be>
 8007c68:	2200      	movs	r2, #0
 8007c6a:	4b81      	ldr	r3, [pc, #516]	; (8007e70 <_dtoa_r+0x610>)
 8007c6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c70:	f7f8 fb0a 	bl	8000288 <__aeabi_dsub>
 8007c74:	4642      	mov	r2, r8
 8007c76:	464b      	mov	r3, r9
 8007c78:	e9cd 0100 	strd	r0, r1, [sp]
 8007c7c:	f7f8 ff48 	bl	8000b10 <__aeabi_dcmpgt>
 8007c80:	2800      	cmp	r0, #0
 8007c82:	f040 829b 	bne.w	80081bc <_dtoa_r+0x95c>
 8007c86:	4642      	mov	r2, r8
 8007c88:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007c8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c90:	f7f8 ff20 	bl	8000ad4 <__aeabi_dcmplt>
 8007c94:	2800      	cmp	r0, #0
 8007c96:	f040 828f 	bne.w	80081b8 <_dtoa_r+0x958>
 8007c9a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007c9e:	e9cd 2300 	strd	r2, r3, [sp]
 8007ca2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	f2c0 8150 	blt.w	8007f4a <_dtoa_r+0x6ea>
 8007caa:	f1bb 0f0e 	cmp.w	fp, #14
 8007cae:	f300 814c 	bgt.w	8007f4a <_dtoa_r+0x6ea>
 8007cb2:	4b6a      	ldr	r3, [pc, #424]	; (8007e5c <_dtoa_r+0x5fc>)
 8007cb4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007cb8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007cbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	f280 80da 	bge.w	8007e78 <_dtoa_r+0x618>
 8007cc4:	9b03      	ldr	r3, [sp, #12]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	f300 80d6 	bgt.w	8007e78 <_dtoa_r+0x618>
 8007ccc:	f040 8273 	bne.w	80081b6 <_dtoa_r+0x956>
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	4b67      	ldr	r3, [pc, #412]	; (8007e70 <_dtoa_r+0x610>)
 8007cd4:	4640      	mov	r0, r8
 8007cd6:	4649      	mov	r1, r9
 8007cd8:	f7f8 fc8a 	bl	80005f0 <__aeabi_dmul>
 8007cdc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ce0:	f7f8 ff0c 	bl	8000afc <__aeabi_dcmpge>
 8007ce4:	9e03      	ldr	r6, [sp, #12]
 8007ce6:	4637      	mov	r7, r6
 8007ce8:	2800      	cmp	r0, #0
 8007cea:	f040 824a 	bne.w	8008182 <_dtoa_r+0x922>
 8007cee:	9b02      	ldr	r3, [sp, #8]
 8007cf0:	9a02      	ldr	r2, [sp, #8]
 8007cf2:	1c5d      	adds	r5, r3, #1
 8007cf4:	2331      	movs	r3, #49	; 0x31
 8007cf6:	7013      	strb	r3, [r2, #0]
 8007cf8:	f10b 0b01 	add.w	fp, fp, #1
 8007cfc:	e245      	b.n	800818a <_dtoa_r+0x92a>
 8007cfe:	07f2      	lsls	r2, r6, #31
 8007d00:	d505      	bpl.n	8007d0e <_dtoa_r+0x4ae>
 8007d02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d06:	f7f8 fc73 	bl	80005f0 <__aeabi_dmul>
 8007d0a:	3501      	adds	r5, #1
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	1076      	asrs	r6, r6, #1
 8007d10:	3708      	adds	r7, #8
 8007d12:	e775      	b.n	8007c00 <_dtoa_r+0x3a0>
 8007d14:	2502      	movs	r5, #2
 8007d16:	e777      	b.n	8007c08 <_dtoa_r+0x3a8>
 8007d18:	465f      	mov	r7, fp
 8007d1a:	9e03      	ldr	r6, [sp, #12]
 8007d1c:	e794      	b.n	8007c48 <_dtoa_r+0x3e8>
 8007d1e:	9a02      	ldr	r2, [sp, #8]
 8007d20:	4b4e      	ldr	r3, [pc, #312]	; (8007e5c <_dtoa_r+0x5fc>)
 8007d22:	4432      	add	r2, r6
 8007d24:	9213      	str	r2, [sp, #76]	; 0x4c
 8007d26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d28:	1e71      	subs	r1, r6, #1
 8007d2a:	2a00      	cmp	r2, #0
 8007d2c:	d048      	beq.n	8007dc0 <_dtoa_r+0x560>
 8007d2e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8007d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d36:	2000      	movs	r0, #0
 8007d38:	494e      	ldr	r1, [pc, #312]	; (8007e74 <_dtoa_r+0x614>)
 8007d3a:	f7f8 fd83 	bl	8000844 <__aeabi_ddiv>
 8007d3e:	4642      	mov	r2, r8
 8007d40:	464b      	mov	r3, r9
 8007d42:	f7f8 faa1 	bl	8000288 <__aeabi_dsub>
 8007d46:	9d02      	ldr	r5, [sp, #8]
 8007d48:	4680      	mov	r8, r0
 8007d4a:	4689      	mov	r9, r1
 8007d4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d50:	f7f8 fefe 	bl	8000b50 <__aeabi_d2iz>
 8007d54:	4606      	mov	r6, r0
 8007d56:	f7f8 fbe5 	bl	8000524 <__aeabi_i2d>
 8007d5a:	4602      	mov	r2, r0
 8007d5c:	460b      	mov	r3, r1
 8007d5e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d62:	f7f8 fa91 	bl	8000288 <__aeabi_dsub>
 8007d66:	3630      	adds	r6, #48	; 0x30
 8007d68:	f805 6b01 	strb.w	r6, [r5], #1
 8007d6c:	4642      	mov	r2, r8
 8007d6e:	464b      	mov	r3, r9
 8007d70:	e9cd 0100 	strd	r0, r1, [sp]
 8007d74:	f7f8 feae 	bl	8000ad4 <__aeabi_dcmplt>
 8007d78:	2800      	cmp	r0, #0
 8007d7a:	d165      	bne.n	8007e48 <_dtoa_r+0x5e8>
 8007d7c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d80:	2000      	movs	r0, #0
 8007d82:	4938      	ldr	r1, [pc, #224]	; (8007e64 <_dtoa_r+0x604>)
 8007d84:	f7f8 fa80 	bl	8000288 <__aeabi_dsub>
 8007d88:	4642      	mov	r2, r8
 8007d8a:	464b      	mov	r3, r9
 8007d8c:	f7f8 fea2 	bl	8000ad4 <__aeabi_dcmplt>
 8007d90:	2800      	cmp	r0, #0
 8007d92:	f040 80ba 	bne.w	8007f0a <_dtoa_r+0x6aa>
 8007d96:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007d98:	429d      	cmp	r5, r3
 8007d9a:	f43f af7e 	beq.w	8007c9a <_dtoa_r+0x43a>
 8007d9e:	2200      	movs	r2, #0
 8007da0:	4b31      	ldr	r3, [pc, #196]	; (8007e68 <_dtoa_r+0x608>)
 8007da2:	4640      	mov	r0, r8
 8007da4:	4649      	mov	r1, r9
 8007da6:	f7f8 fc23 	bl	80005f0 <__aeabi_dmul>
 8007daa:	2200      	movs	r2, #0
 8007dac:	4680      	mov	r8, r0
 8007dae:	4689      	mov	r9, r1
 8007db0:	4b2d      	ldr	r3, [pc, #180]	; (8007e68 <_dtoa_r+0x608>)
 8007db2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007db6:	f7f8 fc1b 	bl	80005f0 <__aeabi_dmul>
 8007dba:	e9cd 0100 	strd	r0, r1, [sp]
 8007dbe:	e7c5      	b.n	8007d4c <_dtoa_r+0x4ec>
 8007dc0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8007dc4:	4642      	mov	r2, r8
 8007dc6:	464b      	mov	r3, r9
 8007dc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007dcc:	f7f8 fc10 	bl	80005f0 <__aeabi_dmul>
 8007dd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007dd4:	9d02      	ldr	r5, [sp, #8]
 8007dd6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007dda:	f7f8 feb9 	bl	8000b50 <__aeabi_d2iz>
 8007dde:	4606      	mov	r6, r0
 8007de0:	f7f8 fba0 	bl	8000524 <__aeabi_i2d>
 8007de4:	3630      	adds	r6, #48	; 0x30
 8007de6:	4602      	mov	r2, r0
 8007de8:	460b      	mov	r3, r1
 8007dea:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007dee:	f7f8 fa4b 	bl	8000288 <__aeabi_dsub>
 8007df2:	f805 6b01 	strb.w	r6, [r5], #1
 8007df6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007df8:	42ab      	cmp	r3, r5
 8007dfa:	4680      	mov	r8, r0
 8007dfc:	4689      	mov	r9, r1
 8007dfe:	f04f 0200 	mov.w	r2, #0
 8007e02:	d125      	bne.n	8007e50 <_dtoa_r+0x5f0>
 8007e04:	4b1b      	ldr	r3, [pc, #108]	; (8007e74 <_dtoa_r+0x614>)
 8007e06:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007e0a:	f7f8 fa3f 	bl	800028c <__adddf3>
 8007e0e:	4602      	mov	r2, r0
 8007e10:	460b      	mov	r3, r1
 8007e12:	4640      	mov	r0, r8
 8007e14:	4649      	mov	r1, r9
 8007e16:	f7f8 fe7b 	bl	8000b10 <__aeabi_dcmpgt>
 8007e1a:	2800      	cmp	r0, #0
 8007e1c:	d175      	bne.n	8007f0a <_dtoa_r+0x6aa>
 8007e1e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007e22:	2000      	movs	r0, #0
 8007e24:	4913      	ldr	r1, [pc, #76]	; (8007e74 <_dtoa_r+0x614>)
 8007e26:	f7f8 fa2f 	bl	8000288 <__aeabi_dsub>
 8007e2a:	4602      	mov	r2, r0
 8007e2c:	460b      	mov	r3, r1
 8007e2e:	4640      	mov	r0, r8
 8007e30:	4649      	mov	r1, r9
 8007e32:	f7f8 fe4f 	bl	8000ad4 <__aeabi_dcmplt>
 8007e36:	2800      	cmp	r0, #0
 8007e38:	f43f af2f 	beq.w	8007c9a <_dtoa_r+0x43a>
 8007e3c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007e40:	2b30      	cmp	r3, #48	; 0x30
 8007e42:	f105 32ff 	add.w	r2, r5, #4294967295
 8007e46:	d001      	beq.n	8007e4c <_dtoa_r+0x5ec>
 8007e48:	46bb      	mov	fp, r7
 8007e4a:	e04d      	b.n	8007ee8 <_dtoa_r+0x688>
 8007e4c:	4615      	mov	r5, r2
 8007e4e:	e7f5      	b.n	8007e3c <_dtoa_r+0x5dc>
 8007e50:	4b05      	ldr	r3, [pc, #20]	; (8007e68 <_dtoa_r+0x608>)
 8007e52:	f7f8 fbcd 	bl	80005f0 <__aeabi_dmul>
 8007e56:	e9cd 0100 	strd	r0, r1, [sp]
 8007e5a:	e7bc      	b.n	8007dd6 <_dtoa_r+0x576>
 8007e5c:	0800a168 	.word	0x0800a168
 8007e60:	0800a140 	.word	0x0800a140
 8007e64:	3ff00000 	.word	0x3ff00000
 8007e68:	40240000 	.word	0x40240000
 8007e6c:	401c0000 	.word	0x401c0000
 8007e70:	40140000 	.word	0x40140000
 8007e74:	3fe00000 	.word	0x3fe00000
 8007e78:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007e7c:	9d02      	ldr	r5, [sp, #8]
 8007e7e:	4642      	mov	r2, r8
 8007e80:	464b      	mov	r3, r9
 8007e82:	4630      	mov	r0, r6
 8007e84:	4639      	mov	r1, r7
 8007e86:	f7f8 fcdd 	bl	8000844 <__aeabi_ddiv>
 8007e8a:	f7f8 fe61 	bl	8000b50 <__aeabi_d2iz>
 8007e8e:	9000      	str	r0, [sp, #0]
 8007e90:	f7f8 fb48 	bl	8000524 <__aeabi_i2d>
 8007e94:	4642      	mov	r2, r8
 8007e96:	464b      	mov	r3, r9
 8007e98:	f7f8 fbaa 	bl	80005f0 <__aeabi_dmul>
 8007e9c:	4602      	mov	r2, r0
 8007e9e:	460b      	mov	r3, r1
 8007ea0:	4630      	mov	r0, r6
 8007ea2:	4639      	mov	r1, r7
 8007ea4:	f7f8 f9f0 	bl	8000288 <__aeabi_dsub>
 8007ea8:	9e00      	ldr	r6, [sp, #0]
 8007eaa:	9f03      	ldr	r7, [sp, #12]
 8007eac:	3630      	adds	r6, #48	; 0x30
 8007eae:	f805 6b01 	strb.w	r6, [r5], #1
 8007eb2:	9e02      	ldr	r6, [sp, #8]
 8007eb4:	1bae      	subs	r6, r5, r6
 8007eb6:	42b7      	cmp	r7, r6
 8007eb8:	4602      	mov	r2, r0
 8007eba:	460b      	mov	r3, r1
 8007ebc:	d138      	bne.n	8007f30 <_dtoa_r+0x6d0>
 8007ebe:	f7f8 f9e5 	bl	800028c <__adddf3>
 8007ec2:	4606      	mov	r6, r0
 8007ec4:	460f      	mov	r7, r1
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	460b      	mov	r3, r1
 8007eca:	4640      	mov	r0, r8
 8007ecc:	4649      	mov	r1, r9
 8007ece:	f7f8 fe01 	bl	8000ad4 <__aeabi_dcmplt>
 8007ed2:	b9c8      	cbnz	r0, 8007f08 <_dtoa_r+0x6a8>
 8007ed4:	4632      	mov	r2, r6
 8007ed6:	463b      	mov	r3, r7
 8007ed8:	4640      	mov	r0, r8
 8007eda:	4649      	mov	r1, r9
 8007edc:	f7f8 fdf0 	bl	8000ac0 <__aeabi_dcmpeq>
 8007ee0:	b110      	cbz	r0, 8007ee8 <_dtoa_r+0x688>
 8007ee2:	9b00      	ldr	r3, [sp, #0]
 8007ee4:	07db      	lsls	r3, r3, #31
 8007ee6:	d40f      	bmi.n	8007f08 <_dtoa_r+0x6a8>
 8007ee8:	4651      	mov	r1, sl
 8007eea:	4620      	mov	r0, r4
 8007eec:	f001 f830 	bl	8008f50 <_Bfree>
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007ef4:	702b      	strb	r3, [r5, #0]
 8007ef6:	f10b 0301 	add.w	r3, fp, #1
 8007efa:	6013      	str	r3, [r2, #0]
 8007efc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	f43f acf8 	beq.w	80078f4 <_dtoa_r+0x94>
 8007f04:	601d      	str	r5, [r3, #0]
 8007f06:	e4f5      	b.n	80078f4 <_dtoa_r+0x94>
 8007f08:	465f      	mov	r7, fp
 8007f0a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007f0e:	2a39      	cmp	r2, #57	; 0x39
 8007f10:	f105 33ff 	add.w	r3, r5, #4294967295
 8007f14:	d106      	bne.n	8007f24 <_dtoa_r+0x6c4>
 8007f16:	9a02      	ldr	r2, [sp, #8]
 8007f18:	429a      	cmp	r2, r3
 8007f1a:	d107      	bne.n	8007f2c <_dtoa_r+0x6cc>
 8007f1c:	2330      	movs	r3, #48	; 0x30
 8007f1e:	7013      	strb	r3, [r2, #0]
 8007f20:	3701      	adds	r7, #1
 8007f22:	4613      	mov	r3, r2
 8007f24:	781a      	ldrb	r2, [r3, #0]
 8007f26:	3201      	adds	r2, #1
 8007f28:	701a      	strb	r2, [r3, #0]
 8007f2a:	e78d      	b.n	8007e48 <_dtoa_r+0x5e8>
 8007f2c:	461d      	mov	r5, r3
 8007f2e:	e7ec      	b.n	8007f0a <_dtoa_r+0x6aa>
 8007f30:	2200      	movs	r2, #0
 8007f32:	4ba4      	ldr	r3, [pc, #656]	; (80081c4 <_dtoa_r+0x964>)
 8007f34:	f7f8 fb5c 	bl	80005f0 <__aeabi_dmul>
 8007f38:	2200      	movs	r2, #0
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	4606      	mov	r6, r0
 8007f3e:	460f      	mov	r7, r1
 8007f40:	f7f8 fdbe 	bl	8000ac0 <__aeabi_dcmpeq>
 8007f44:	2800      	cmp	r0, #0
 8007f46:	d09a      	beq.n	8007e7e <_dtoa_r+0x61e>
 8007f48:	e7ce      	b.n	8007ee8 <_dtoa_r+0x688>
 8007f4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f4c:	2a00      	cmp	r2, #0
 8007f4e:	f000 80cd 	beq.w	80080ec <_dtoa_r+0x88c>
 8007f52:	9a07      	ldr	r2, [sp, #28]
 8007f54:	2a01      	cmp	r2, #1
 8007f56:	f300 80af 	bgt.w	80080b8 <_dtoa_r+0x858>
 8007f5a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007f5c:	2a00      	cmp	r2, #0
 8007f5e:	f000 80a7 	beq.w	80080b0 <_dtoa_r+0x850>
 8007f62:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007f66:	9e08      	ldr	r6, [sp, #32]
 8007f68:	9d05      	ldr	r5, [sp, #20]
 8007f6a:	9a05      	ldr	r2, [sp, #20]
 8007f6c:	441a      	add	r2, r3
 8007f6e:	9205      	str	r2, [sp, #20]
 8007f70:	9a06      	ldr	r2, [sp, #24]
 8007f72:	2101      	movs	r1, #1
 8007f74:	441a      	add	r2, r3
 8007f76:	4620      	mov	r0, r4
 8007f78:	9206      	str	r2, [sp, #24]
 8007f7a:	f001 f889 	bl	8009090 <__i2b>
 8007f7e:	4607      	mov	r7, r0
 8007f80:	2d00      	cmp	r5, #0
 8007f82:	dd0c      	ble.n	8007f9e <_dtoa_r+0x73e>
 8007f84:	9b06      	ldr	r3, [sp, #24]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	dd09      	ble.n	8007f9e <_dtoa_r+0x73e>
 8007f8a:	42ab      	cmp	r3, r5
 8007f8c:	9a05      	ldr	r2, [sp, #20]
 8007f8e:	bfa8      	it	ge
 8007f90:	462b      	movge	r3, r5
 8007f92:	1ad2      	subs	r2, r2, r3
 8007f94:	9205      	str	r2, [sp, #20]
 8007f96:	9a06      	ldr	r2, [sp, #24]
 8007f98:	1aed      	subs	r5, r5, r3
 8007f9a:	1ad3      	subs	r3, r2, r3
 8007f9c:	9306      	str	r3, [sp, #24]
 8007f9e:	9b08      	ldr	r3, [sp, #32]
 8007fa0:	b1f3      	cbz	r3, 8007fe0 <_dtoa_r+0x780>
 8007fa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	f000 80a5 	beq.w	80080f4 <_dtoa_r+0x894>
 8007faa:	2e00      	cmp	r6, #0
 8007fac:	dd10      	ble.n	8007fd0 <_dtoa_r+0x770>
 8007fae:	4639      	mov	r1, r7
 8007fb0:	4632      	mov	r2, r6
 8007fb2:	4620      	mov	r0, r4
 8007fb4:	f001 f902 	bl	80091bc <__pow5mult>
 8007fb8:	4652      	mov	r2, sl
 8007fba:	4601      	mov	r1, r0
 8007fbc:	4607      	mov	r7, r0
 8007fbe:	4620      	mov	r0, r4
 8007fc0:	f001 f86f 	bl	80090a2 <__multiply>
 8007fc4:	4651      	mov	r1, sl
 8007fc6:	4680      	mov	r8, r0
 8007fc8:	4620      	mov	r0, r4
 8007fca:	f000 ffc1 	bl	8008f50 <_Bfree>
 8007fce:	46c2      	mov	sl, r8
 8007fd0:	9b08      	ldr	r3, [sp, #32]
 8007fd2:	1b9a      	subs	r2, r3, r6
 8007fd4:	d004      	beq.n	8007fe0 <_dtoa_r+0x780>
 8007fd6:	4651      	mov	r1, sl
 8007fd8:	4620      	mov	r0, r4
 8007fda:	f001 f8ef 	bl	80091bc <__pow5mult>
 8007fde:	4682      	mov	sl, r0
 8007fe0:	2101      	movs	r1, #1
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	f001 f854 	bl	8009090 <__i2b>
 8007fe8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	4606      	mov	r6, r0
 8007fee:	f340 8083 	ble.w	80080f8 <_dtoa_r+0x898>
 8007ff2:	461a      	mov	r2, r3
 8007ff4:	4601      	mov	r1, r0
 8007ff6:	4620      	mov	r0, r4
 8007ff8:	f001 f8e0 	bl	80091bc <__pow5mult>
 8007ffc:	9b07      	ldr	r3, [sp, #28]
 8007ffe:	2b01      	cmp	r3, #1
 8008000:	4606      	mov	r6, r0
 8008002:	dd7c      	ble.n	80080fe <_dtoa_r+0x89e>
 8008004:	f04f 0800 	mov.w	r8, #0
 8008008:	6933      	ldr	r3, [r6, #16]
 800800a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800800e:	6918      	ldr	r0, [r3, #16]
 8008010:	f000 fff0 	bl	8008ff4 <__hi0bits>
 8008014:	f1c0 0020 	rsb	r0, r0, #32
 8008018:	9b06      	ldr	r3, [sp, #24]
 800801a:	4418      	add	r0, r3
 800801c:	f010 001f 	ands.w	r0, r0, #31
 8008020:	f000 8096 	beq.w	8008150 <_dtoa_r+0x8f0>
 8008024:	f1c0 0320 	rsb	r3, r0, #32
 8008028:	2b04      	cmp	r3, #4
 800802a:	f340 8087 	ble.w	800813c <_dtoa_r+0x8dc>
 800802e:	9b05      	ldr	r3, [sp, #20]
 8008030:	f1c0 001c 	rsb	r0, r0, #28
 8008034:	4403      	add	r3, r0
 8008036:	9305      	str	r3, [sp, #20]
 8008038:	9b06      	ldr	r3, [sp, #24]
 800803a:	4405      	add	r5, r0
 800803c:	4403      	add	r3, r0
 800803e:	9306      	str	r3, [sp, #24]
 8008040:	9b05      	ldr	r3, [sp, #20]
 8008042:	2b00      	cmp	r3, #0
 8008044:	dd05      	ble.n	8008052 <_dtoa_r+0x7f2>
 8008046:	4651      	mov	r1, sl
 8008048:	461a      	mov	r2, r3
 800804a:	4620      	mov	r0, r4
 800804c:	f001 f904 	bl	8009258 <__lshift>
 8008050:	4682      	mov	sl, r0
 8008052:	9b06      	ldr	r3, [sp, #24]
 8008054:	2b00      	cmp	r3, #0
 8008056:	dd05      	ble.n	8008064 <_dtoa_r+0x804>
 8008058:	4631      	mov	r1, r6
 800805a:	461a      	mov	r2, r3
 800805c:	4620      	mov	r0, r4
 800805e:	f001 f8fb 	bl	8009258 <__lshift>
 8008062:	4606      	mov	r6, r0
 8008064:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008066:	2b00      	cmp	r3, #0
 8008068:	d074      	beq.n	8008154 <_dtoa_r+0x8f4>
 800806a:	4631      	mov	r1, r6
 800806c:	4650      	mov	r0, sl
 800806e:	f001 f944 	bl	80092fa <__mcmp>
 8008072:	2800      	cmp	r0, #0
 8008074:	da6e      	bge.n	8008154 <_dtoa_r+0x8f4>
 8008076:	2300      	movs	r3, #0
 8008078:	4651      	mov	r1, sl
 800807a:	220a      	movs	r2, #10
 800807c:	4620      	mov	r0, r4
 800807e:	f000 ff7e 	bl	8008f7e <__multadd>
 8008082:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008084:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008088:	4682      	mov	sl, r0
 800808a:	2b00      	cmp	r3, #0
 800808c:	f000 81a8 	beq.w	80083e0 <_dtoa_r+0xb80>
 8008090:	2300      	movs	r3, #0
 8008092:	4639      	mov	r1, r7
 8008094:	220a      	movs	r2, #10
 8008096:	4620      	mov	r0, r4
 8008098:	f000 ff71 	bl	8008f7e <__multadd>
 800809c:	9b04      	ldr	r3, [sp, #16]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	4607      	mov	r7, r0
 80080a2:	f300 80c8 	bgt.w	8008236 <_dtoa_r+0x9d6>
 80080a6:	9b07      	ldr	r3, [sp, #28]
 80080a8:	2b02      	cmp	r3, #2
 80080aa:	f340 80c4 	ble.w	8008236 <_dtoa_r+0x9d6>
 80080ae:	e059      	b.n	8008164 <_dtoa_r+0x904>
 80080b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80080b2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80080b6:	e756      	b.n	8007f66 <_dtoa_r+0x706>
 80080b8:	9b03      	ldr	r3, [sp, #12]
 80080ba:	1e5e      	subs	r6, r3, #1
 80080bc:	9b08      	ldr	r3, [sp, #32]
 80080be:	42b3      	cmp	r3, r6
 80080c0:	bfbf      	itttt	lt
 80080c2:	9b08      	ldrlt	r3, [sp, #32]
 80080c4:	9608      	strlt	r6, [sp, #32]
 80080c6:	1af2      	sublt	r2, r6, r3
 80080c8:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 80080ca:	bfb6      	itet	lt
 80080cc:	189b      	addlt	r3, r3, r2
 80080ce:	1b9e      	subge	r6, r3, r6
 80080d0:	930b      	strlt	r3, [sp, #44]	; 0x2c
 80080d2:	9b03      	ldr	r3, [sp, #12]
 80080d4:	bfb8      	it	lt
 80080d6:	2600      	movlt	r6, #0
 80080d8:	2b00      	cmp	r3, #0
 80080da:	bfb9      	ittee	lt
 80080dc:	9b05      	ldrlt	r3, [sp, #20]
 80080de:	9a03      	ldrlt	r2, [sp, #12]
 80080e0:	9d05      	ldrge	r5, [sp, #20]
 80080e2:	9b03      	ldrge	r3, [sp, #12]
 80080e4:	bfbc      	itt	lt
 80080e6:	1a9d      	sublt	r5, r3, r2
 80080e8:	2300      	movlt	r3, #0
 80080ea:	e73e      	b.n	8007f6a <_dtoa_r+0x70a>
 80080ec:	9e08      	ldr	r6, [sp, #32]
 80080ee:	9d05      	ldr	r5, [sp, #20]
 80080f0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80080f2:	e745      	b.n	8007f80 <_dtoa_r+0x720>
 80080f4:	9a08      	ldr	r2, [sp, #32]
 80080f6:	e76e      	b.n	8007fd6 <_dtoa_r+0x776>
 80080f8:	9b07      	ldr	r3, [sp, #28]
 80080fa:	2b01      	cmp	r3, #1
 80080fc:	dc19      	bgt.n	8008132 <_dtoa_r+0x8d2>
 80080fe:	9b00      	ldr	r3, [sp, #0]
 8008100:	b9bb      	cbnz	r3, 8008132 <_dtoa_r+0x8d2>
 8008102:	9b01      	ldr	r3, [sp, #4]
 8008104:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008108:	b99b      	cbnz	r3, 8008132 <_dtoa_r+0x8d2>
 800810a:	9b01      	ldr	r3, [sp, #4]
 800810c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008110:	0d1b      	lsrs	r3, r3, #20
 8008112:	051b      	lsls	r3, r3, #20
 8008114:	b183      	cbz	r3, 8008138 <_dtoa_r+0x8d8>
 8008116:	9b05      	ldr	r3, [sp, #20]
 8008118:	3301      	adds	r3, #1
 800811a:	9305      	str	r3, [sp, #20]
 800811c:	9b06      	ldr	r3, [sp, #24]
 800811e:	3301      	adds	r3, #1
 8008120:	9306      	str	r3, [sp, #24]
 8008122:	f04f 0801 	mov.w	r8, #1
 8008126:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008128:	2b00      	cmp	r3, #0
 800812a:	f47f af6d 	bne.w	8008008 <_dtoa_r+0x7a8>
 800812e:	2001      	movs	r0, #1
 8008130:	e772      	b.n	8008018 <_dtoa_r+0x7b8>
 8008132:	f04f 0800 	mov.w	r8, #0
 8008136:	e7f6      	b.n	8008126 <_dtoa_r+0x8c6>
 8008138:	4698      	mov	r8, r3
 800813a:	e7f4      	b.n	8008126 <_dtoa_r+0x8c6>
 800813c:	d080      	beq.n	8008040 <_dtoa_r+0x7e0>
 800813e:	9a05      	ldr	r2, [sp, #20]
 8008140:	331c      	adds	r3, #28
 8008142:	441a      	add	r2, r3
 8008144:	9205      	str	r2, [sp, #20]
 8008146:	9a06      	ldr	r2, [sp, #24]
 8008148:	441a      	add	r2, r3
 800814a:	441d      	add	r5, r3
 800814c:	4613      	mov	r3, r2
 800814e:	e776      	b.n	800803e <_dtoa_r+0x7de>
 8008150:	4603      	mov	r3, r0
 8008152:	e7f4      	b.n	800813e <_dtoa_r+0x8de>
 8008154:	9b03      	ldr	r3, [sp, #12]
 8008156:	2b00      	cmp	r3, #0
 8008158:	dc36      	bgt.n	80081c8 <_dtoa_r+0x968>
 800815a:	9b07      	ldr	r3, [sp, #28]
 800815c:	2b02      	cmp	r3, #2
 800815e:	dd33      	ble.n	80081c8 <_dtoa_r+0x968>
 8008160:	9b03      	ldr	r3, [sp, #12]
 8008162:	9304      	str	r3, [sp, #16]
 8008164:	9b04      	ldr	r3, [sp, #16]
 8008166:	b963      	cbnz	r3, 8008182 <_dtoa_r+0x922>
 8008168:	4631      	mov	r1, r6
 800816a:	2205      	movs	r2, #5
 800816c:	4620      	mov	r0, r4
 800816e:	f000 ff06 	bl	8008f7e <__multadd>
 8008172:	4601      	mov	r1, r0
 8008174:	4606      	mov	r6, r0
 8008176:	4650      	mov	r0, sl
 8008178:	f001 f8bf 	bl	80092fa <__mcmp>
 800817c:	2800      	cmp	r0, #0
 800817e:	f73f adb6 	bgt.w	8007cee <_dtoa_r+0x48e>
 8008182:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008184:	9d02      	ldr	r5, [sp, #8]
 8008186:	ea6f 0b03 	mvn.w	fp, r3
 800818a:	2300      	movs	r3, #0
 800818c:	9303      	str	r3, [sp, #12]
 800818e:	4631      	mov	r1, r6
 8008190:	4620      	mov	r0, r4
 8008192:	f000 fedd 	bl	8008f50 <_Bfree>
 8008196:	2f00      	cmp	r7, #0
 8008198:	f43f aea6 	beq.w	8007ee8 <_dtoa_r+0x688>
 800819c:	9b03      	ldr	r3, [sp, #12]
 800819e:	b12b      	cbz	r3, 80081ac <_dtoa_r+0x94c>
 80081a0:	42bb      	cmp	r3, r7
 80081a2:	d003      	beq.n	80081ac <_dtoa_r+0x94c>
 80081a4:	4619      	mov	r1, r3
 80081a6:	4620      	mov	r0, r4
 80081a8:	f000 fed2 	bl	8008f50 <_Bfree>
 80081ac:	4639      	mov	r1, r7
 80081ae:	4620      	mov	r0, r4
 80081b0:	f000 fece 	bl	8008f50 <_Bfree>
 80081b4:	e698      	b.n	8007ee8 <_dtoa_r+0x688>
 80081b6:	2600      	movs	r6, #0
 80081b8:	4637      	mov	r7, r6
 80081ba:	e7e2      	b.n	8008182 <_dtoa_r+0x922>
 80081bc:	46bb      	mov	fp, r7
 80081be:	4637      	mov	r7, r6
 80081c0:	e595      	b.n	8007cee <_dtoa_r+0x48e>
 80081c2:	bf00      	nop
 80081c4:	40240000 	.word	0x40240000
 80081c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081ca:	bb93      	cbnz	r3, 8008232 <_dtoa_r+0x9d2>
 80081cc:	9b03      	ldr	r3, [sp, #12]
 80081ce:	9304      	str	r3, [sp, #16]
 80081d0:	9d02      	ldr	r5, [sp, #8]
 80081d2:	4631      	mov	r1, r6
 80081d4:	4650      	mov	r0, sl
 80081d6:	f7ff fab5 	bl	8007744 <quorem>
 80081da:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80081de:	f805 9b01 	strb.w	r9, [r5], #1
 80081e2:	9b02      	ldr	r3, [sp, #8]
 80081e4:	9a04      	ldr	r2, [sp, #16]
 80081e6:	1aeb      	subs	r3, r5, r3
 80081e8:	429a      	cmp	r2, r3
 80081ea:	f300 80dc 	bgt.w	80083a6 <_dtoa_r+0xb46>
 80081ee:	9b02      	ldr	r3, [sp, #8]
 80081f0:	2a01      	cmp	r2, #1
 80081f2:	bfac      	ite	ge
 80081f4:	189b      	addge	r3, r3, r2
 80081f6:	3301      	addlt	r3, #1
 80081f8:	4698      	mov	r8, r3
 80081fa:	2300      	movs	r3, #0
 80081fc:	9303      	str	r3, [sp, #12]
 80081fe:	4651      	mov	r1, sl
 8008200:	2201      	movs	r2, #1
 8008202:	4620      	mov	r0, r4
 8008204:	f001 f828 	bl	8009258 <__lshift>
 8008208:	4631      	mov	r1, r6
 800820a:	4682      	mov	sl, r0
 800820c:	f001 f875 	bl	80092fa <__mcmp>
 8008210:	2800      	cmp	r0, #0
 8008212:	f300 808d 	bgt.w	8008330 <_dtoa_r+0xad0>
 8008216:	d103      	bne.n	8008220 <_dtoa_r+0x9c0>
 8008218:	f019 0f01 	tst.w	r9, #1
 800821c:	f040 8088 	bne.w	8008330 <_dtoa_r+0xad0>
 8008220:	4645      	mov	r5, r8
 8008222:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008226:	2b30      	cmp	r3, #48	; 0x30
 8008228:	f105 32ff 	add.w	r2, r5, #4294967295
 800822c:	d1af      	bne.n	800818e <_dtoa_r+0x92e>
 800822e:	4615      	mov	r5, r2
 8008230:	e7f7      	b.n	8008222 <_dtoa_r+0x9c2>
 8008232:	9b03      	ldr	r3, [sp, #12]
 8008234:	9304      	str	r3, [sp, #16]
 8008236:	2d00      	cmp	r5, #0
 8008238:	dd05      	ble.n	8008246 <_dtoa_r+0x9e6>
 800823a:	4639      	mov	r1, r7
 800823c:	462a      	mov	r2, r5
 800823e:	4620      	mov	r0, r4
 8008240:	f001 f80a 	bl	8009258 <__lshift>
 8008244:	4607      	mov	r7, r0
 8008246:	f1b8 0f00 	cmp.w	r8, #0
 800824a:	d04c      	beq.n	80082e6 <_dtoa_r+0xa86>
 800824c:	6879      	ldr	r1, [r7, #4]
 800824e:	4620      	mov	r0, r4
 8008250:	f000 fe4a 	bl	8008ee8 <_Balloc>
 8008254:	693a      	ldr	r2, [r7, #16]
 8008256:	3202      	adds	r2, #2
 8008258:	4605      	mov	r5, r0
 800825a:	0092      	lsls	r2, r2, #2
 800825c:	f107 010c 	add.w	r1, r7, #12
 8008260:	300c      	adds	r0, #12
 8008262:	f7fe f959 	bl	8006518 <memcpy>
 8008266:	2201      	movs	r2, #1
 8008268:	4629      	mov	r1, r5
 800826a:	4620      	mov	r0, r4
 800826c:	f000 fff4 	bl	8009258 <__lshift>
 8008270:	9b00      	ldr	r3, [sp, #0]
 8008272:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008276:	9703      	str	r7, [sp, #12]
 8008278:	f003 0301 	and.w	r3, r3, #1
 800827c:	4607      	mov	r7, r0
 800827e:	9305      	str	r3, [sp, #20]
 8008280:	4631      	mov	r1, r6
 8008282:	4650      	mov	r0, sl
 8008284:	f7ff fa5e 	bl	8007744 <quorem>
 8008288:	9903      	ldr	r1, [sp, #12]
 800828a:	4605      	mov	r5, r0
 800828c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008290:	4650      	mov	r0, sl
 8008292:	f001 f832 	bl	80092fa <__mcmp>
 8008296:	463a      	mov	r2, r7
 8008298:	9000      	str	r0, [sp, #0]
 800829a:	4631      	mov	r1, r6
 800829c:	4620      	mov	r0, r4
 800829e:	f001 f846 	bl	800932e <__mdiff>
 80082a2:	68c3      	ldr	r3, [r0, #12]
 80082a4:	4602      	mov	r2, r0
 80082a6:	bb03      	cbnz	r3, 80082ea <_dtoa_r+0xa8a>
 80082a8:	4601      	mov	r1, r0
 80082aa:	9006      	str	r0, [sp, #24]
 80082ac:	4650      	mov	r0, sl
 80082ae:	f001 f824 	bl	80092fa <__mcmp>
 80082b2:	9a06      	ldr	r2, [sp, #24]
 80082b4:	4603      	mov	r3, r0
 80082b6:	4611      	mov	r1, r2
 80082b8:	4620      	mov	r0, r4
 80082ba:	9306      	str	r3, [sp, #24]
 80082bc:	f000 fe48 	bl	8008f50 <_Bfree>
 80082c0:	9b06      	ldr	r3, [sp, #24]
 80082c2:	b9a3      	cbnz	r3, 80082ee <_dtoa_r+0xa8e>
 80082c4:	9a07      	ldr	r2, [sp, #28]
 80082c6:	b992      	cbnz	r2, 80082ee <_dtoa_r+0xa8e>
 80082c8:	9a05      	ldr	r2, [sp, #20]
 80082ca:	b982      	cbnz	r2, 80082ee <_dtoa_r+0xa8e>
 80082cc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80082d0:	d029      	beq.n	8008326 <_dtoa_r+0xac6>
 80082d2:	9b00      	ldr	r3, [sp, #0]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	dd01      	ble.n	80082dc <_dtoa_r+0xa7c>
 80082d8:	f105 0931 	add.w	r9, r5, #49	; 0x31
 80082dc:	f108 0501 	add.w	r5, r8, #1
 80082e0:	f888 9000 	strb.w	r9, [r8]
 80082e4:	e753      	b.n	800818e <_dtoa_r+0x92e>
 80082e6:	4638      	mov	r0, r7
 80082e8:	e7c2      	b.n	8008270 <_dtoa_r+0xa10>
 80082ea:	2301      	movs	r3, #1
 80082ec:	e7e3      	b.n	80082b6 <_dtoa_r+0xa56>
 80082ee:	9a00      	ldr	r2, [sp, #0]
 80082f0:	2a00      	cmp	r2, #0
 80082f2:	db04      	blt.n	80082fe <_dtoa_r+0xa9e>
 80082f4:	d125      	bne.n	8008342 <_dtoa_r+0xae2>
 80082f6:	9a07      	ldr	r2, [sp, #28]
 80082f8:	bb1a      	cbnz	r2, 8008342 <_dtoa_r+0xae2>
 80082fa:	9a05      	ldr	r2, [sp, #20]
 80082fc:	bb0a      	cbnz	r2, 8008342 <_dtoa_r+0xae2>
 80082fe:	2b00      	cmp	r3, #0
 8008300:	ddec      	ble.n	80082dc <_dtoa_r+0xa7c>
 8008302:	4651      	mov	r1, sl
 8008304:	2201      	movs	r2, #1
 8008306:	4620      	mov	r0, r4
 8008308:	f000 ffa6 	bl	8009258 <__lshift>
 800830c:	4631      	mov	r1, r6
 800830e:	4682      	mov	sl, r0
 8008310:	f000 fff3 	bl	80092fa <__mcmp>
 8008314:	2800      	cmp	r0, #0
 8008316:	dc03      	bgt.n	8008320 <_dtoa_r+0xac0>
 8008318:	d1e0      	bne.n	80082dc <_dtoa_r+0xa7c>
 800831a:	f019 0f01 	tst.w	r9, #1
 800831e:	d0dd      	beq.n	80082dc <_dtoa_r+0xa7c>
 8008320:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008324:	d1d8      	bne.n	80082d8 <_dtoa_r+0xa78>
 8008326:	2339      	movs	r3, #57	; 0x39
 8008328:	f888 3000 	strb.w	r3, [r8]
 800832c:	f108 0801 	add.w	r8, r8, #1
 8008330:	4645      	mov	r5, r8
 8008332:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008336:	2b39      	cmp	r3, #57	; 0x39
 8008338:	f105 32ff 	add.w	r2, r5, #4294967295
 800833c:	d03b      	beq.n	80083b6 <_dtoa_r+0xb56>
 800833e:	3301      	adds	r3, #1
 8008340:	e040      	b.n	80083c4 <_dtoa_r+0xb64>
 8008342:	2b00      	cmp	r3, #0
 8008344:	f108 0501 	add.w	r5, r8, #1
 8008348:	dd05      	ble.n	8008356 <_dtoa_r+0xaf6>
 800834a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800834e:	d0ea      	beq.n	8008326 <_dtoa_r+0xac6>
 8008350:	f109 0901 	add.w	r9, r9, #1
 8008354:	e7c4      	b.n	80082e0 <_dtoa_r+0xa80>
 8008356:	9b02      	ldr	r3, [sp, #8]
 8008358:	9a04      	ldr	r2, [sp, #16]
 800835a:	f805 9c01 	strb.w	r9, [r5, #-1]
 800835e:	1aeb      	subs	r3, r5, r3
 8008360:	4293      	cmp	r3, r2
 8008362:	46a8      	mov	r8, r5
 8008364:	f43f af4b 	beq.w	80081fe <_dtoa_r+0x99e>
 8008368:	4651      	mov	r1, sl
 800836a:	2300      	movs	r3, #0
 800836c:	220a      	movs	r2, #10
 800836e:	4620      	mov	r0, r4
 8008370:	f000 fe05 	bl	8008f7e <__multadd>
 8008374:	9b03      	ldr	r3, [sp, #12]
 8008376:	9903      	ldr	r1, [sp, #12]
 8008378:	42bb      	cmp	r3, r7
 800837a:	4682      	mov	sl, r0
 800837c:	f04f 0300 	mov.w	r3, #0
 8008380:	f04f 020a 	mov.w	r2, #10
 8008384:	4620      	mov	r0, r4
 8008386:	d104      	bne.n	8008392 <_dtoa_r+0xb32>
 8008388:	f000 fdf9 	bl	8008f7e <__multadd>
 800838c:	9003      	str	r0, [sp, #12]
 800838e:	4607      	mov	r7, r0
 8008390:	e776      	b.n	8008280 <_dtoa_r+0xa20>
 8008392:	f000 fdf4 	bl	8008f7e <__multadd>
 8008396:	2300      	movs	r3, #0
 8008398:	9003      	str	r0, [sp, #12]
 800839a:	220a      	movs	r2, #10
 800839c:	4639      	mov	r1, r7
 800839e:	4620      	mov	r0, r4
 80083a0:	f000 fded 	bl	8008f7e <__multadd>
 80083a4:	e7f3      	b.n	800838e <_dtoa_r+0xb2e>
 80083a6:	4651      	mov	r1, sl
 80083a8:	2300      	movs	r3, #0
 80083aa:	220a      	movs	r2, #10
 80083ac:	4620      	mov	r0, r4
 80083ae:	f000 fde6 	bl	8008f7e <__multadd>
 80083b2:	4682      	mov	sl, r0
 80083b4:	e70d      	b.n	80081d2 <_dtoa_r+0x972>
 80083b6:	9b02      	ldr	r3, [sp, #8]
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d105      	bne.n	80083c8 <_dtoa_r+0xb68>
 80083bc:	9a02      	ldr	r2, [sp, #8]
 80083be:	f10b 0b01 	add.w	fp, fp, #1
 80083c2:	2331      	movs	r3, #49	; 0x31
 80083c4:	7013      	strb	r3, [r2, #0]
 80083c6:	e6e2      	b.n	800818e <_dtoa_r+0x92e>
 80083c8:	4615      	mov	r5, r2
 80083ca:	e7b2      	b.n	8008332 <_dtoa_r+0xad2>
 80083cc:	4b09      	ldr	r3, [pc, #36]	; (80083f4 <_dtoa_r+0xb94>)
 80083ce:	f7ff baae 	b.w	800792e <_dtoa_r+0xce>
 80083d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	f47f aa88 	bne.w	80078ea <_dtoa_r+0x8a>
 80083da:	4b07      	ldr	r3, [pc, #28]	; (80083f8 <_dtoa_r+0xb98>)
 80083dc:	f7ff baa7 	b.w	800792e <_dtoa_r+0xce>
 80083e0:	9b04      	ldr	r3, [sp, #16]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	f73f aef4 	bgt.w	80081d0 <_dtoa_r+0x970>
 80083e8:	9b07      	ldr	r3, [sp, #28]
 80083ea:	2b02      	cmp	r3, #2
 80083ec:	f77f aef0 	ble.w	80081d0 <_dtoa_r+0x970>
 80083f0:	e6b8      	b.n	8008164 <_dtoa_r+0x904>
 80083f2:	bf00      	nop
 80083f4:	0800a0ae 	.word	0x0800a0ae
 80083f8:	0800a0d0 	.word	0x0800a0d0

080083fc <__sflush_r>:
 80083fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008400:	b293      	uxth	r3, r2
 8008402:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008406:	4605      	mov	r5, r0
 8008408:	0718      	lsls	r0, r3, #28
 800840a:	460c      	mov	r4, r1
 800840c:	d461      	bmi.n	80084d2 <__sflush_r+0xd6>
 800840e:	684b      	ldr	r3, [r1, #4]
 8008410:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008414:	2b00      	cmp	r3, #0
 8008416:	818a      	strh	r2, [r1, #12]
 8008418:	dc05      	bgt.n	8008426 <__sflush_r+0x2a>
 800841a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800841c:	2b00      	cmp	r3, #0
 800841e:	dc02      	bgt.n	8008426 <__sflush_r+0x2a>
 8008420:	2000      	movs	r0, #0
 8008422:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008426:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008428:	2e00      	cmp	r6, #0
 800842a:	d0f9      	beq.n	8008420 <__sflush_r+0x24>
 800842c:	2300      	movs	r3, #0
 800842e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008432:	682f      	ldr	r7, [r5, #0]
 8008434:	602b      	str	r3, [r5, #0]
 8008436:	d037      	beq.n	80084a8 <__sflush_r+0xac>
 8008438:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800843a:	89a3      	ldrh	r3, [r4, #12]
 800843c:	075a      	lsls	r2, r3, #29
 800843e:	d505      	bpl.n	800844c <__sflush_r+0x50>
 8008440:	6863      	ldr	r3, [r4, #4]
 8008442:	1ac0      	subs	r0, r0, r3
 8008444:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008446:	b10b      	cbz	r3, 800844c <__sflush_r+0x50>
 8008448:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800844a:	1ac0      	subs	r0, r0, r3
 800844c:	2300      	movs	r3, #0
 800844e:	4602      	mov	r2, r0
 8008450:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008452:	6a21      	ldr	r1, [r4, #32]
 8008454:	4628      	mov	r0, r5
 8008456:	47b0      	blx	r6
 8008458:	1c43      	adds	r3, r0, #1
 800845a:	89a3      	ldrh	r3, [r4, #12]
 800845c:	d106      	bne.n	800846c <__sflush_r+0x70>
 800845e:	6829      	ldr	r1, [r5, #0]
 8008460:	291d      	cmp	r1, #29
 8008462:	d84f      	bhi.n	8008504 <__sflush_r+0x108>
 8008464:	4a2d      	ldr	r2, [pc, #180]	; (800851c <__sflush_r+0x120>)
 8008466:	40ca      	lsrs	r2, r1
 8008468:	07d6      	lsls	r6, r2, #31
 800846a:	d54b      	bpl.n	8008504 <__sflush_r+0x108>
 800846c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008470:	b21b      	sxth	r3, r3
 8008472:	2200      	movs	r2, #0
 8008474:	6062      	str	r2, [r4, #4]
 8008476:	04d9      	lsls	r1, r3, #19
 8008478:	6922      	ldr	r2, [r4, #16]
 800847a:	81a3      	strh	r3, [r4, #12]
 800847c:	6022      	str	r2, [r4, #0]
 800847e:	d504      	bpl.n	800848a <__sflush_r+0x8e>
 8008480:	1c42      	adds	r2, r0, #1
 8008482:	d101      	bne.n	8008488 <__sflush_r+0x8c>
 8008484:	682b      	ldr	r3, [r5, #0]
 8008486:	b903      	cbnz	r3, 800848a <__sflush_r+0x8e>
 8008488:	6560      	str	r0, [r4, #84]	; 0x54
 800848a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800848c:	602f      	str	r7, [r5, #0]
 800848e:	2900      	cmp	r1, #0
 8008490:	d0c6      	beq.n	8008420 <__sflush_r+0x24>
 8008492:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008496:	4299      	cmp	r1, r3
 8008498:	d002      	beq.n	80084a0 <__sflush_r+0xa4>
 800849a:	4628      	mov	r0, r5
 800849c:	f000 f9aa 	bl	80087f4 <_free_r>
 80084a0:	2000      	movs	r0, #0
 80084a2:	6360      	str	r0, [r4, #52]	; 0x34
 80084a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084a8:	6a21      	ldr	r1, [r4, #32]
 80084aa:	2301      	movs	r3, #1
 80084ac:	4628      	mov	r0, r5
 80084ae:	47b0      	blx	r6
 80084b0:	1c41      	adds	r1, r0, #1
 80084b2:	d1c2      	bne.n	800843a <__sflush_r+0x3e>
 80084b4:	682b      	ldr	r3, [r5, #0]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d0bf      	beq.n	800843a <__sflush_r+0x3e>
 80084ba:	2b1d      	cmp	r3, #29
 80084bc:	d001      	beq.n	80084c2 <__sflush_r+0xc6>
 80084be:	2b16      	cmp	r3, #22
 80084c0:	d101      	bne.n	80084c6 <__sflush_r+0xca>
 80084c2:	602f      	str	r7, [r5, #0]
 80084c4:	e7ac      	b.n	8008420 <__sflush_r+0x24>
 80084c6:	89a3      	ldrh	r3, [r4, #12]
 80084c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084cc:	81a3      	strh	r3, [r4, #12]
 80084ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084d2:	690f      	ldr	r7, [r1, #16]
 80084d4:	2f00      	cmp	r7, #0
 80084d6:	d0a3      	beq.n	8008420 <__sflush_r+0x24>
 80084d8:	079b      	lsls	r3, r3, #30
 80084da:	680e      	ldr	r6, [r1, #0]
 80084dc:	bf08      	it	eq
 80084de:	694b      	ldreq	r3, [r1, #20]
 80084e0:	600f      	str	r7, [r1, #0]
 80084e2:	bf18      	it	ne
 80084e4:	2300      	movne	r3, #0
 80084e6:	eba6 0807 	sub.w	r8, r6, r7
 80084ea:	608b      	str	r3, [r1, #8]
 80084ec:	f1b8 0f00 	cmp.w	r8, #0
 80084f0:	dd96      	ble.n	8008420 <__sflush_r+0x24>
 80084f2:	4643      	mov	r3, r8
 80084f4:	463a      	mov	r2, r7
 80084f6:	6a21      	ldr	r1, [r4, #32]
 80084f8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80084fa:	4628      	mov	r0, r5
 80084fc:	47b0      	blx	r6
 80084fe:	2800      	cmp	r0, #0
 8008500:	dc07      	bgt.n	8008512 <__sflush_r+0x116>
 8008502:	89a3      	ldrh	r3, [r4, #12]
 8008504:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008508:	81a3      	strh	r3, [r4, #12]
 800850a:	f04f 30ff 	mov.w	r0, #4294967295
 800850e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008512:	4407      	add	r7, r0
 8008514:	eba8 0800 	sub.w	r8, r8, r0
 8008518:	e7e8      	b.n	80084ec <__sflush_r+0xf0>
 800851a:	bf00      	nop
 800851c:	20400001 	.word	0x20400001

08008520 <_fflush_r>:
 8008520:	b538      	push	{r3, r4, r5, lr}
 8008522:	690b      	ldr	r3, [r1, #16]
 8008524:	4605      	mov	r5, r0
 8008526:	460c      	mov	r4, r1
 8008528:	b913      	cbnz	r3, 8008530 <_fflush_r+0x10>
 800852a:	2500      	movs	r5, #0
 800852c:	4628      	mov	r0, r5
 800852e:	bd38      	pop	{r3, r4, r5, pc}
 8008530:	b118      	cbz	r0, 800853a <_fflush_r+0x1a>
 8008532:	6983      	ldr	r3, [r0, #24]
 8008534:	b90b      	cbnz	r3, 800853a <_fflush_r+0x1a>
 8008536:	f000 f887 	bl	8008648 <__sinit>
 800853a:	4b14      	ldr	r3, [pc, #80]	; (800858c <_fflush_r+0x6c>)
 800853c:	429c      	cmp	r4, r3
 800853e:	d11b      	bne.n	8008578 <_fflush_r+0x58>
 8008540:	686c      	ldr	r4, [r5, #4]
 8008542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d0ef      	beq.n	800852a <_fflush_r+0xa>
 800854a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800854c:	07d0      	lsls	r0, r2, #31
 800854e:	d404      	bmi.n	800855a <_fflush_r+0x3a>
 8008550:	0599      	lsls	r1, r3, #22
 8008552:	d402      	bmi.n	800855a <_fflush_r+0x3a>
 8008554:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008556:	f000 fa37 	bl	80089c8 <__retarget_lock_acquire_recursive>
 800855a:	4628      	mov	r0, r5
 800855c:	4621      	mov	r1, r4
 800855e:	f7ff ff4d 	bl	80083fc <__sflush_r>
 8008562:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008564:	07da      	lsls	r2, r3, #31
 8008566:	4605      	mov	r5, r0
 8008568:	d4e0      	bmi.n	800852c <_fflush_r+0xc>
 800856a:	89a3      	ldrh	r3, [r4, #12]
 800856c:	059b      	lsls	r3, r3, #22
 800856e:	d4dd      	bmi.n	800852c <_fflush_r+0xc>
 8008570:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008572:	f000 fa2a 	bl	80089ca <__retarget_lock_release_recursive>
 8008576:	e7d9      	b.n	800852c <_fflush_r+0xc>
 8008578:	4b05      	ldr	r3, [pc, #20]	; (8008590 <_fflush_r+0x70>)
 800857a:	429c      	cmp	r4, r3
 800857c:	d101      	bne.n	8008582 <_fflush_r+0x62>
 800857e:	68ac      	ldr	r4, [r5, #8]
 8008580:	e7df      	b.n	8008542 <_fflush_r+0x22>
 8008582:	4b04      	ldr	r3, [pc, #16]	; (8008594 <_fflush_r+0x74>)
 8008584:	429c      	cmp	r4, r3
 8008586:	bf08      	it	eq
 8008588:	68ec      	ldreq	r4, [r5, #12]
 800858a:	e7da      	b.n	8008542 <_fflush_r+0x22>
 800858c:	0800a100 	.word	0x0800a100
 8008590:	0800a120 	.word	0x0800a120
 8008594:	0800a0e0 	.word	0x0800a0e0

08008598 <_cleanup_r>:
 8008598:	4901      	ldr	r1, [pc, #4]	; (80085a0 <_cleanup_r+0x8>)
 800859a:	f000 b9e7 	b.w	800896c <_fwalk_reent>
 800859e:	bf00      	nop
 80085a0:	08009639 	.word	0x08009639

080085a4 <std.isra.0>:
 80085a4:	2300      	movs	r3, #0
 80085a6:	b510      	push	{r4, lr}
 80085a8:	4604      	mov	r4, r0
 80085aa:	6003      	str	r3, [r0, #0]
 80085ac:	6043      	str	r3, [r0, #4]
 80085ae:	6083      	str	r3, [r0, #8]
 80085b0:	8181      	strh	r1, [r0, #12]
 80085b2:	6643      	str	r3, [r0, #100]	; 0x64
 80085b4:	81c2      	strh	r2, [r0, #14]
 80085b6:	6103      	str	r3, [r0, #16]
 80085b8:	6143      	str	r3, [r0, #20]
 80085ba:	6183      	str	r3, [r0, #24]
 80085bc:	4619      	mov	r1, r3
 80085be:	2208      	movs	r2, #8
 80085c0:	305c      	adds	r0, #92	; 0x5c
 80085c2:	f7fd ffb4 	bl	800652e <memset>
 80085c6:	4b05      	ldr	r3, [pc, #20]	; (80085dc <std.isra.0+0x38>)
 80085c8:	6263      	str	r3, [r4, #36]	; 0x24
 80085ca:	4b05      	ldr	r3, [pc, #20]	; (80085e0 <std.isra.0+0x3c>)
 80085cc:	62a3      	str	r3, [r4, #40]	; 0x28
 80085ce:	4b05      	ldr	r3, [pc, #20]	; (80085e4 <std.isra.0+0x40>)
 80085d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80085d2:	4b05      	ldr	r3, [pc, #20]	; (80085e8 <std.isra.0+0x44>)
 80085d4:	6224      	str	r4, [r4, #32]
 80085d6:	6323      	str	r3, [r4, #48]	; 0x30
 80085d8:	bd10      	pop	{r4, pc}
 80085da:	bf00      	nop
 80085dc:	080094a9 	.word	0x080094a9
 80085e0:	080094cb 	.word	0x080094cb
 80085e4:	08009503 	.word	0x08009503
 80085e8:	08009527 	.word	0x08009527

080085ec <__sfmoreglue>:
 80085ec:	b570      	push	{r4, r5, r6, lr}
 80085ee:	1e4a      	subs	r2, r1, #1
 80085f0:	2568      	movs	r5, #104	; 0x68
 80085f2:	4355      	muls	r5, r2
 80085f4:	460e      	mov	r6, r1
 80085f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80085fa:	f000 fa5b 	bl	8008ab4 <_malloc_r>
 80085fe:	4604      	mov	r4, r0
 8008600:	b140      	cbz	r0, 8008614 <__sfmoreglue+0x28>
 8008602:	2100      	movs	r1, #0
 8008604:	e880 0042 	stmia.w	r0, {r1, r6}
 8008608:	300c      	adds	r0, #12
 800860a:	60a0      	str	r0, [r4, #8]
 800860c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008610:	f7fd ff8d 	bl	800652e <memset>
 8008614:	4620      	mov	r0, r4
 8008616:	bd70      	pop	{r4, r5, r6, pc}

08008618 <__sfp_lock_acquire>:
 8008618:	4801      	ldr	r0, [pc, #4]	; (8008620 <__sfp_lock_acquire+0x8>)
 800861a:	f000 b9d5 	b.w	80089c8 <__retarget_lock_acquire_recursive>
 800861e:	bf00      	nop
 8008620:	200053b4 	.word	0x200053b4

08008624 <__sfp_lock_release>:
 8008624:	4801      	ldr	r0, [pc, #4]	; (800862c <__sfp_lock_release+0x8>)
 8008626:	f000 b9d0 	b.w	80089ca <__retarget_lock_release_recursive>
 800862a:	bf00      	nop
 800862c:	200053b4 	.word	0x200053b4

08008630 <__sinit_lock_acquire>:
 8008630:	4801      	ldr	r0, [pc, #4]	; (8008638 <__sinit_lock_acquire+0x8>)
 8008632:	f000 b9c9 	b.w	80089c8 <__retarget_lock_acquire_recursive>
 8008636:	bf00      	nop
 8008638:	200053af 	.word	0x200053af

0800863c <__sinit_lock_release>:
 800863c:	4801      	ldr	r0, [pc, #4]	; (8008644 <__sinit_lock_release+0x8>)
 800863e:	f000 b9c4 	b.w	80089ca <__retarget_lock_release_recursive>
 8008642:	bf00      	nop
 8008644:	200053af 	.word	0x200053af

08008648 <__sinit>:
 8008648:	b510      	push	{r4, lr}
 800864a:	4604      	mov	r4, r0
 800864c:	f7ff fff0 	bl	8008630 <__sinit_lock_acquire>
 8008650:	69a3      	ldr	r3, [r4, #24]
 8008652:	b11b      	cbz	r3, 800865c <__sinit+0x14>
 8008654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008658:	f7ff bff0 	b.w	800863c <__sinit_lock_release>
 800865c:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8008660:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 8008664:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8008668:	4b12      	ldr	r3, [pc, #72]	; (80086b4 <__sinit+0x6c>)
 800866a:	4a13      	ldr	r2, [pc, #76]	; (80086b8 <__sinit+0x70>)
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	62a2      	str	r2, [r4, #40]	; 0x28
 8008670:	429c      	cmp	r4, r3
 8008672:	bf04      	itt	eq
 8008674:	2301      	moveq	r3, #1
 8008676:	61a3      	streq	r3, [r4, #24]
 8008678:	4620      	mov	r0, r4
 800867a:	f000 f81f 	bl	80086bc <__sfp>
 800867e:	6060      	str	r0, [r4, #4]
 8008680:	4620      	mov	r0, r4
 8008682:	f000 f81b 	bl	80086bc <__sfp>
 8008686:	60a0      	str	r0, [r4, #8]
 8008688:	4620      	mov	r0, r4
 800868a:	f000 f817 	bl	80086bc <__sfp>
 800868e:	2200      	movs	r2, #0
 8008690:	60e0      	str	r0, [r4, #12]
 8008692:	2104      	movs	r1, #4
 8008694:	6860      	ldr	r0, [r4, #4]
 8008696:	f7ff ff85 	bl	80085a4 <std.isra.0>
 800869a:	2201      	movs	r2, #1
 800869c:	2109      	movs	r1, #9
 800869e:	68a0      	ldr	r0, [r4, #8]
 80086a0:	f7ff ff80 	bl	80085a4 <std.isra.0>
 80086a4:	2202      	movs	r2, #2
 80086a6:	2112      	movs	r1, #18
 80086a8:	68e0      	ldr	r0, [r4, #12]
 80086aa:	f7ff ff7b 	bl	80085a4 <std.isra.0>
 80086ae:	2301      	movs	r3, #1
 80086b0:	61a3      	str	r3, [r4, #24]
 80086b2:	e7cf      	b.n	8008654 <__sinit+0xc>
 80086b4:	0800a078 	.word	0x0800a078
 80086b8:	08008599 	.word	0x08008599

080086bc <__sfp>:
 80086bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086be:	4607      	mov	r7, r0
 80086c0:	f7ff ffaa 	bl	8008618 <__sfp_lock_acquire>
 80086c4:	4b1f      	ldr	r3, [pc, #124]	; (8008744 <__sfp+0x88>)
 80086c6:	681e      	ldr	r6, [r3, #0]
 80086c8:	69b3      	ldr	r3, [r6, #24]
 80086ca:	b913      	cbnz	r3, 80086d2 <__sfp+0x16>
 80086cc:	4630      	mov	r0, r6
 80086ce:	f7ff ffbb 	bl	8008648 <__sinit>
 80086d2:	36d8      	adds	r6, #216	; 0xd8
 80086d4:	68b4      	ldr	r4, [r6, #8]
 80086d6:	6873      	ldr	r3, [r6, #4]
 80086d8:	3b01      	subs	r3, #1
 80086da:	d503      	bpl.n	80086e4 <__sfp+0x28>
 80086dc:	6833      	ldr	r3, [r6, #0]
 80086de:	b133      	cbz	r3, 80086ee <__sfp+0x32>
 80086e0:	6836      	ldr	r6, [r6, #0]
 80086e2:	e7f7      	b.n	80086d4 <__sfp+0x18>
 80086e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80086e8:	b17d      	cbz	r5, 800870a <__sfp+0x4e>
 80086ea:	3468      	adds	r4, #104	; 0x68
 80086ec:	e7f4      	b.n	80086d8 <__sfp+0x1c>
 80086ee:	2104      	movs	r1, #4
 80086f0:	4638      	mov	r0, r7
 80086f2:	f7ff ff7b 	bl	80085ec <__sfmoreglue>
 80086f6:	4604      	mov	r4, r0
 80086f8:	6030      	str	r0, [r6, #0]
 80086fa:	2800      	cmp	r0, #0
 80086fc:	d1f0      	bne.n	80086e0 <__sfp+0x24>
 80086fe:	f7ff ff91 	bl	8008624 <__sfp_lock_release>
 8008702:	230c      	movs	r3, #12
 8008704:	603b      	str	r3, [r7, #0]
 8008706:	4620      	mov	r0, r4
 8008708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800870a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800870e:	81e3      	strh	r3, [r4, #14]
 8008710:	2301      	movs	r3, #1
 8008712:	81a3      	strh	r3, [r4, #12]
 8008714:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008718:	6665      	str	r5, [r4, #100]	; 0x64
 800871a:	f000 f953 	bl	80089c4 <__retarget_lock_init_recursive>
 800871e:	f7ff ff81 	bl	8008624 <__sfp_lock_release>
 8008722:	6025      	str	r5, [r4, #0]
 8008724:	60a5      	str	r5, [r4, #8]
 8008726:	6065      	str	r5, [r4, #4]
 8008728:	6125      	str	r5, [r4, #16]
 800872a:	6165      	str	r5, [r4, #20]
 800872c:	61a5      	str	r5, [r4, #24]
 800872e:	2208      	movs	r2, #8
 8008730:	4629      	mov	r1, r5
 8008732:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008736:	f7fd fefa 	bl	800652e <memset>
 800873a:	6365      	str	r5, [r4, #52]	; 0x34
 800873c:	63a5      	str	r5, [r4, #56]	; 0x38
 800873e:	64a5      	str	r5, [r4, #72]	; 0x48
 8008740:	64e5      	str	r5, [r4, #76]	; 0x4c
 8008742:	e7e0      	b.n	8008706 <__sfp+0x4a>
 8008744:	0800a078 	.word	0x0800a078

08008748 <_malloc_trim_r>:
 8008748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800874c:	4f25      	ldr	r7, [pc, #148]	; (80087e4 <_malloc_trim_r+0x9c>)
 800874e:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 80087f0 <_malloc_trim_r+0xa8>
 8008752:	4689      	mov	r9, r1
 8008754:	4606      	mov	r6, r0
 8008756:	f000 fbbb 	bl	8008ed0 <__malloc_lock>
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	685d      	ldr	r5, [r3, #4]
 800875e:	f1a8 0411 	sub.w	r4, r8, #17
 8008762:	f025 0503 	bic.w	r5, r5, #3
 8008766:	eba4 0409 	sub.w	r4, r4, r9
 800876a:	442c      	add	r4, r5
 800876c:	fbb4 f4f8 	udiv	r4, r4, r8
 8008770:	3c01      	subs	r4, #1
 8008772:	fb08 f404 	mul.w	r4, r8, r4
 8008776:	4544      	cmp	r4, r8
 8008778:	da05      	bge.n	8008786 <_malloc_trim_r+0x3e>
 800877a:	4630      	mov	r0, r6
 800877c:	f000 fbae 	bl	8008edc <__malloc_unlock>
 8008780:	2000      	movs	r0, #0
 8008782:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008786:	2100      	movs	r1, #0
 8008788:	4630      	mov	r0, r6
 800878a:	f000 fe7d 	bl	8009488 <_sbrk_r>
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	442b      	add	r3, r5
 8008792:	4298      	cmp	r0, r3
 8008794:	d1f1      	bne.n	800877a <_malloc_trim_r+0x32>
 8008796:	4261      	negs	r1, r4
 8008798:	4630      	mov	r0, r6
 800879a:	f000 fe75 	bl	8009488 <_sbrk_r>
 800879e:	3001      	adds	r0, #1
 80087a0:	d110      	bne.n	80087c4 <_malloc_trim_r+0x7c>
 80087a2:	2100      	movs	r1, #0
 80087a4:	4630      	mov	r0, r6
 80087a6:	f000 fe6f 	bl	8009488 <_sbrk_r>
 80087aa:	68ba      	ldr	r2, [r7, #8]
 80087ac:	1a83      	subs	r3, r0, r2
 80087ae:	2b0f      	cmp	r3, #15
 80087b0:	dde3      	ble.n	800877a <_malloc_trim_r+0x32>
 80087b2:	490d      	ldr	r1, [pc, #52]	; (80087e8 <_malloc_trim_r+0xa0>)
 80087b4:	6809      	ldr	r1, [r1, #0]
 80087b6:	1a40      	subs	r0, r0, r1
 80087b8:	490c      	ldr	r1, [pc, #48]	; (80087ec <_malloc_trim_r+0xa4>)
 80087ba:	f043 0301 	orr.w	r3, r3, #1
 80087be:	6008      	str	r0, [r1, #0]
 80087c0:	6053      	str	r3, [r2, #4]
 80087c2:	e7da      	b.n	800877a <_malloc_trim_r+0x32>
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	4a09      	ldr	r2, [pc, #36]	; (80087ec <_malloc_trim_r+0xa4>)
 80087c8:	1b2d      	subs	r5, r5, r4
 80087ca:	f045 0501 	orr.w	r5, r5, #1
 80087ce:	605d      	str	r5, [r3, #4]
 80087d0:	6813      	ldr	r3, [r2, #0]
 80087d2:	4630      	mov	r0, r6
 80087d4:	1b1c      	subs	r4, r3, r4
 80087d6:	6014      	str	r4, [r2, #0]
 80087d8:	f000 fb80 	bl	8008edc <__malloc_unlock>
 80087dc:	2001      	movs	r0, #1
 80087de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087e2:	bf00      	nop
 80087e4:	20000104 	.word	0x20000104
 80087e8:	2000050c 	.word	0x2000050c
 80087ec:	20004f7c 	.word	0x20004f7c
 80087f0:	00000080 	.word	0x00000080

080087f4 <_free_r>:
 80087f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087f8:	4604      	mov	r4, r0
 80087fa:	4688      	mov	r8, r1
 80087fc:	2900      	cmp	r1, #0
 80087fe:	f000 80ab 	beq.w	8008958 <_free_r+0x164>
 8008802:	f000 fb65 	bl	8008ed0 <__malloc_lock>
 8008806:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800880a:	4d54      	ldr	r5, [pc, #336]	; (800895c <_free_r+0x168>)
 800880c:	f022 0001 	bic.w	r0, r2, #1
 8008810:	f1a8 0308 	sub.w	r3, r8, #8
 8008814:	181f      	adds	r7, r3, r0
 8008816:	68a9      	ldr	r1, [r5, #8]
 8008818:	687e      	ldr	r6, [r7, #4]
 800881a:	428f      	cmp	r7, r1
 800881c:	f026 0603 	bic.w	r6, r6, #3
 8008820:	f002 0201 	and.w	r2, r2, #1
 8008824:	d11b      	bne.n	800885e <_free_r+0x6a>
 8008826:	4430      	add	r0, r6
 8008828:	b93a      	cbnz	r2, 800883a <_free_r+0x46>
 800882a:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800882e:	1a9b      	subs	r3, r3, r2
 8008830:	4410      	add	r0, r2
 8008832:	6899      	ldr	r1, [r3, #8]
 8008834:	68da      	ldr	r2, [r3, #12]
 8008836:	60ca      	str	r2, [r1, #12]
 8008838:	6091      	str	r1, [r2, #8]
 800883a:	f040 0201 	orr.w	r2, r0, #1
 800883e:	605a      	str	r2, [r3, #4]
 8008840:	60ab      	str	r3, [r5, #8]
 8008842:	4b47      	ldr	r3, [pc, #284]	; (8008960 <_free_r+0x16c>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4298      	cmp	r0, r3
 8008848:	d304      	bcc.n	8008854 <_free_r+0x60>
 800884a:	4b46      	ldr	r3, [pc, #280]	; (8008964 <_free_r+0x170>)
 800884c:	4620      	mov	r0, r4
 800884e:	6819      	ldr	r1, [r3, #0]
 8008850:	f7ff ff7a 	bl	8008748 <_malloc_trim_r>
 8008854:	4620      	mov	r0, r4
 8008856:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800885a:	f000 bb3f 	b.w	8008edc <__malloc_unlock>
 800885e:	607e      	str	r6, [r7, #4]
 8008860:	2a00      	cmp	r2, #0
 8008862:	d139      	bne.n	80088d8 <_free_r+0xe4>
 8008864:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8008868:	1a5b      	subs	r3, r3, r1
 800886a:	4408      	add	r0, r1
 800886c:	6899      	ldr	r1, [r3, #8]
 800886e:	f105 0e08 	add.w	lr, r5, #8
 8008872:	4571      	cmp	r1, lr
 8008874:	d032      	beq.n	80088dc <_free_r+0xe8>
 8008876:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800887a:	f8c1 e00c 	str.w	lr, [r1, #12]
 800887e:	f8ce 1008 	str.w	r1, [lr, #8]
 8008882:	19b9      	adds	r1, r7, r6
 8008884:	6849      	ldr	r1, [r1, #4]
 8008886:	07c9      	lsls	r1, r1, #31
 8008888:	d40a      	bmi.n	80088a0 <_free_r+0xac>
 800888a:	4430      	add	r0, r6
 800888c:	68b9      	ldr	r1, [r7, #8]
 800888e:	bb3a      	cbnz	r2, 80088e0 <_free_r+0xec>
 8008890:	4e35      	ldr	r6, [pc, #212]	; (8008968 <_free_r+0x174>)
 8008892:	42b1      	cmp	r1, r6
 8008894:	d124      	bne.n	80088e0 <_free_r+0xec>
 8008896:	616b      	str	r3, [r5, #20]
 8008898:	612b      	str	r3, [r5, #16]
 800889a:	2201      	movs	r2, #1
 800889c:	60d9      	str	r1, [r3, #12]
 800889e:	6099      	str	r1, [r3, #8]
 80088a0:	f040 0101 	orr.w	r1, r0, #1
 80088a4:	6059      	str	r1, [r3, #4]
 80088a6:	5018      	str	r0, [r3, r0]
 80088a8:	2a00      	cmp	r2, #0
 80088aa:	d1d3      	bne.n	8008854 <_free_r+0x60>
 80088ac:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80088b0:	d21a      	bcs.n	80088e8 <_free_r+0xf4>
 80088b2:	08c0      	lsrs	r0, r0, #3
 80088b4:	1081      	asrs	r1, r0, #2
 80088b6:	2201      	movs	r2, #1
 80088b8:	408a      	lsls	r2, r1
 80088ba:	6869      	ldr	r1, [r5, #4]
 80088bc:	3001      	adds	r0, #1
 80088be:	430a      	orrs	r2, r1
 80088c0:	606a      	str	r2, [r5, #4]
 80088c2:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80088c6:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 80088ca:	6099      	str	r1, [r3, #8]
 80088cc:	3a08      	subs	r2, #8
 80088ce:	60da      	str	r2, [r3, #12]
 80088d0:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 80088d4:	60cb      	str	r3, [r1, #12]
 80088d6:	e7bd      	b.n	8008854 <_free_r+0x60>
 80088d8:	2200      	movs	r2, #0
 80088da:	e7d2      	b.n	8008882 <_free_r+0x8e>
 80088dc:	2201      	movs	r2, #1
 80088de:	e7d0      	b.n	8008882 <_free_r+0x8e>
 80088e0:	68fe      	ldr	r6, [r7, #12]
 80088e2:	60ce      	str	r6, [r1, #12]
 80088e4:	60b1      	str	r1, [r6, #8]
 80088e6:	e7db      	b.n	80088a0 <_free_r+0xac>
 80088e8:	0a42      	lsrs	r2, r0, #9
 80088ea:	2a04      	cmp	r2, #4
 80088ec:	d813      	bhi.n	8008916 <_free_r+0x122>
 80088ee:	0982      	lsrs	r2, r0, #6
 80088f0:	3238      	adds	r2, #56	; 0x38
 80088f2:	1c51      	adds	r1, r2, #1
 80088f4:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 80088f8:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 80088fc:	428e      	cmp	r6, r1
 80088fe:	d124      	bne.n	800894a <_free_r+0x156>
 8008900:	2001      	movs	r0, #1
 8008902:	1092      	asrs	r2, r2, #2
 8008904:	fa00 f202 	lsl.w	r2, r0, r2
 8008908:	6868      	ldr	r0, [r5, #4]
 800890a:	4302      	orrs	r2, r0
 800890c:	606a      	str	r2, [r5, #4]
 800890e:	60de      	str	r6, [r3, #12]
 8008910:	6099      	str	r1, [r3, #8]
 8008912:	60b3      	str	r3, [r6, #8]
 8008914:	e7de      	b.n	80088d4 <_free_r+0xe0>
 8008916:	2a14      	cmp	r2, #20
 8008918:	d801      	bhi.n	800891e <_free_r+0x12a>
 800891a:	325b      	adds	r2, #91	; 0x5b
 800891c:	e7e9      	b.n	80088f2 <_free_r+0xfe>
 800891e:	2a54      	cmp	r2, #84	; 0x54
 8008920:	d802      	bhi.n	8008928 <_free_r+0x134>
 8008922:	0b02      	lsrs	r2, r0, #12
 8008924:	326e      	adds	r2, #110	; 0x6e
 8008926:	e7e4      	b.n	80088f2 <_free_r+0xfe>
 8008928:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800892c:	d802      	bhi.n	8008934 <_free_r+0x140>
 800892e:	0bc2      	lsrs	r2, r0, #15
 8008930:	3277      	adds	r2, #119	; 0x77
 8008932:	e7de      	b.n	80088f2 <_free_r+0xfe>
 8008934:	f240 5154 	movw	r1, #1364	; 0x554
 8008938:	428a      	cmp	r2, r1
 800893a:	bf9a      	itte	ls
 800893c:	0c82      	lsrls	r2, r0, #18
 800893e:	327c      	addls	r2, #124	; 0x7c
 8008940:	227e      	movhi	r2, #126	; 0x7e
 8008942:	e7d6      	b.n	80088f2 <_free_r+0xfe>
 8008944:	6889      	ldr	r1, [r1, #8]
 8008946:	428e      	cmp	r6, r1
 8008948:	d004      	beq.n	8008954 <_free_r+0x160>
 800894a:	684a      	ldr	r2, [r1, #4]
 800894c:	f022 0203 	bic.w	r2, r2, #3
 8008950:	4290      	cmp	r0, r2
 8008952:	d3f7      	bcc.n	8008944 <_free_r+0x150>
 8008954:	68ce      	ldr	r6, [r1, #12]
 8008956:	e7da      	b.n	800890e <_free_r+0x11a>
 8008958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800895c:	20000104 	.word	0x20000104
 8008960:	20000510 	.word	0x20000510
 8008964:	20004fac 	.word	0x20004fac
 8008968:	2000010c 	.word	0x2000010c

0800896c <_fwalk_reent>:
 800896c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008970:	4680      	mov	r8, r0
 8008972:	4689      	mov	r9, r1
 8008974:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 8008978:	2600      	movs	r6, #0
 800897a:	b914      	cbnz	r4, 8008982 <_fwalk_reent+0x16>
 800897c:	4630      	mov	r0, r6
 800897e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008982:	68a5      	ldr	r5, [r4, #8]
 8008984:	6867      	ldr	r7, [r4, #4]
 8008986:	3f01      	subs	r7, #1
 8008988:	d501      	bpl.n	800898e <_fwalk_reent+0x22>
 800898a:	6824      	ldr	r4, [r4, #0]
 800898c:	e7f5      	b.n	800897a <_fwalk_reent+0xe>
 800898e:	89ab      	ldrh	r3, [r5, #12]
 8008990:	2b01      	cmp	r3, #1
 8008992:	d907      	bls.n	80089a4 <_fwalk_reent+0x38>
 8008994:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008998:	3301      	adds	r3, #1
 800899a:	d003      	beq.n	80089a4 <_fwalk_reent+0x38>
 800899c:	4629      	mov	r1, r5
 800899e:	4640      	mov	r0, r8
 80089a0:	47c8      	blx	r9
 80089a2:	4306      	orrs	r6, r0
 80089a4:	3568      	adds	r5, #104	; 0x68
 80089a6:	e7ee      	b.n	8008986 <_fwalk_reent+0x1a>

080089a8 <_localeconv_r>:
 80089a8:	4b04      	ldr	r3, [pc, #16]	; (80089bc <_localeconv_r+0x14>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	6a18      	ldr	r0, [r3, #32]
 80089ae:	4b04      	ldr	r3, [pc, #16]	; (80089c0 <_localeconv_r+0x18>)
 80089b0:	2800      	cmp	r0, #0
 80089b2:	bf08      	it	eq
 80089b4:	4618      	moveq	r0, r3
 80089b6:	30f0      	adds	r0, #240	; 0xf0
 80089b8:	4770      	bx	lr
 80089ba:	bf00      	nop
 80089bc:	20000010 	.word	0x20000010
 80089c0:	20000514 	.word	0x20000514

080089c4 <__retarget_lock_init_recursive>:
 80089c4:	4770      	bx	lr

080089c6 <__retarget_lock_close_recursive>:
 80089c6:	4770      	bx	lr

080089c8 <__retarget_lock_acquire_recursive>:
 80089c8:	4770      	bx	lr

080089ca <__retarget_lock_release_recursive>:
 80089ca:	4770      	bx	lr

080089cc <__swhatbuf_r>:
 80089cc:	b570      	push	{r4, r5, r6, lr}
 80089ce:	460e      	mov	r6, r1
 80089d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089d4:	2900      	cmp	r1, #0
 80089d6:	b090      	sub	sp, #64	; 0x40
 80089d8:	4614      	mov	r4, r2
 80089da:	461d      	mov	r5, r3
 80089dc:	da09      	bge.n	80089f2 <__swhatbuf_r+0x26>
 80089de:	89b3      	ldrh	r3, [r6, #12]
 80089e0:	2200      	movs	r2, #0
 80089e2:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80089e6:	602a      	str	r2, [r5, #0]
 80089e8:	d116      	bne.n	8008a18 <__swhatbuf_r+0x4c>
 80089ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089ee:	6023      	str	r3, [r4, #0]
 80089f0:	e015      	b.n	8008a1e <__swhatbuf_r+0x52>
 80089f2:	aa01      	add	r2, sp, #4
 80089f4:	f000 fef6 	bl	80097e4 <_fstat_r>
 80089f8:	2800      	cmp	r0, #0
 80089fa:	dbf0      	blt.n	80089de <__swhatbuf_r+0x12>
 80089fc:	9a02      	ldr	r2, [sp, #8]
 80089fe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008a02:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008a06:	425a      	negs	r2, r3
 8008a08:	415a      	adcs	r2, r3
 8008a0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a0e:	602a      	str	r2, [r5, #0]
 8008a10:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008a14:	6023      	str	r3, [r4, #0]
 8008a16:	e002      	b.n	8008a1e <__swhatbuf_r+0x52>
 8008a18:	2340      	movs	r3, #64	; 0x40
 8008a1a:	6023      	str	r3, [r4, #0]
 8008a1c:	4610      	mov	r0, r2
 8008a1e:	b010      	add	sp, #64	; 0x40
 8008a20:	bd70      	pop	{r4, r5, r6, pc}
	...

08008a24 <__smakebuf_r>:
 8008a24:	898b      	ldrh	r3, [r1, #12]
 8008a26:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008a28:	079d      	lsls	r5, r3, #30
 8008a2a:	4606      	mov	r6, r0
 8008a2c:	460c      	mov	r4, r1
 8008a2e:	d507      	bpl.n	8008a40 <__smakebuf_r+0x1c>
 8008a30:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008a34:	6023      	str	r3, [r4, #0]
 8008a36:	6123      	str	r3, [r4, #16]
 8008a38:	2301      	movs	r3, #1
 8008a3a:	6163      	str	r3, [r4, #20]
 8008a3c:	b002      	add	sp, #8
 8008a3e:	bd70      	pop	{r4, r5, r6, pc}
 8008a40:	ab01      	add	r3, sp, #4
 8008a42:	466a      	mov	r2, sp
 8008a44:	f7ff ffc2 	bl	80089cc <__swhatbuf_r>
 8008a48:	9900      	ldr	r1, [sp, #0]
 8008a4a:	4605      	mov	r5, r0
 8008a4c:	4630      	mov	r0, r6
 8008a4e:	f000 f831 	bl	8008ab4 <_malloc_r>
 8008a52:	b948      	cbnz	r0, 8008a68 <__smakebuf_r+0x44>
 8008a54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a58:	059a      	lsls	r2, r3, #22
 8008a5a:	d4ef      	bmi.n	8008a3c <__smakebuf_r+0x18>
 8008a5c:	f023 0303 	bic.w	r3, r3, #3
 8008a60:	f043 0302 	orr.w	r3, r3, #2
 8008a64:	81a3      	strh	r3, [r4, #12]
 8008a66:	e7e3      	b.n	8008a30 <__smakebuf_r+0xc>
 8008a68:	4b0d      	ldr	r3, [pc, #52]	; (8008aa0 <__smakebuf_r+0x7c>)
 8008a6a:	62b3      	str	r3, [r6, #40]	; 0x28
 8008a6c:	89a3      	ldrh	r3, [r4, #12]
 8008a6e:	6020      	str	r0, [r4, #0]
 8008a70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a74:	81a3      	strh	r3, [r4, #12]
 8008a76:	9b00      	ldr	r3, [sp, #0]
 8008a78:	6163      	str	r3, [r4, #20]
 8008a7a:	9b01      	ldr	r3, [sp, #4]
 8008a7c:	6120      	str	r0, [r4, #16]
 8008a7e:	b15b      	cbz	r3, 8008a98 <__smakebuf_r+0x74>
 8008a80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a84:	4630      	mov	r0, r6
 8008a86:	f001 f80d 	bl	8009aa4 <_isatty_r>
 8008a8a:	b128      	cbz	r0, 8008a98 <__smakebuf_r+0x74>
 8008a8c:	89a3      	ldrh	r3, [r4, #12]
 8008a8e:	f023 0303 	bic.w	r3, r3, #3
 8008a92:	f043 0301 	orr.w	r3, r3, #1
 8008a96:	81a3      	strh	r3, [r4, #12]
 8008a98:	89a3      	ldrh	r3, [r4, #12]
 8008a9a:	431d      	orrs	r5, r3
 8008a9c:	81a5      	strh	r5, [r4, #12]
 8008a9e:	e7cd      	b.n	8008a3c <__smakebuf_r+0x18>
 8008aa0:	08008599 	.word	0x08008599

08008aa4 <malloc>:
 8008aa4:	4b02      	ldr	r3, [pc, #8]	; (8008ab0 <malloc+0xc>)
 8008aa6:	4601      	mov	r1, r0
 8008aa8:	6818      	ldr	r0, [r3, #0]
 8008aaa:	f000 b803 	b.w	8008ab4 <_malloc_r>
 8008aae:	bf00      	nop
 8008ab0:	20000010 	.word	0x20000010

08008ab4 <_malloc_r>:
 8008ab4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ab8:	f101 040b 	add.w	r4, r1, #11
 8008abc:	2c16      	cmp	r4, #22
 8008abe:	4681      	mov	r9, r0
 8008ac0:	d907      	bls.n	8008ad2 <_malloc_r+0x1e>
 8008ac2:	f034 0407 	bics.w	r4, r4, #7
 8008ac6:	d505      	bpl.n	8008ad4 <_malloc_r+0x20>
 8008ac8:	230c      	movs	r3, #12
 8008aca:	f8c9 3000 	str.w	r3, [r9]
 8008ace:	2600      	movs	r6, #0
 8008ad0:	e131      	b.n	8008d36 <_malloc_r+0x282>
 8008ad2:	2410      	movs	r4, #16
 8008ad4:	428c      	cmp	r4, r1
 8008ad6:	d3f7      	bcc.n	8008ac8 <_malloc_r+0x14>
 8008ad8:	4648      	mov	r0, r9
 8008ada:	f000 f9f9 	bl	8008ed0 <__malloc_lock>
 8008ade:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8008ae2:	4d9c      	ldr	r5, [pc, #624]	; (8008d54 <_malloc_r+0x2a0>)
 8008ae4:	d236      	bcs.n	8008b54 <_malloc_r+0xa0>
 8008ae6:	f104 0208 	add.w	r2, r4, #8
 8008aea:	442a      	add	r2, r5
 8008aec:	f1a2 0108 	sub.w	r1, r2, #8
 8008af0:	6856      	ldr	r6, [r2, #4]
 8008af2:	428e      	cmp	r6, r1
 8008af4:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8008af8:	d102      	bne.n	8008b00 <_malloc_r+0x4c>
 8008afa:	68d6      	ldr	r6, [r2, #12]
 8008afc:	42b2      	cmp	r2, r6
 8008afe:	d010      	beq.n	8008b22 <_malloc_r+0x6e>
 8008b00:	6873      	ldr	r3, [r6, #4]
 8008b02:	68f2      	ldr	r2, [r6, #12]
 8008b04:	68b1      	ldr	r1, [r6, #8]
 8008b06:	f023 0303 	bic.w	r3, r3, #3
 8008b0a:	60ca      	str	r2, [r1, #12]
 8008b0c:	4433      	add	r3, r6
 8008b0e:	6091      	str	r1, [r2, #8]
 8008b10:	685a      	ldr	r2, [r3, #4]
 8008b12:	f042 0201 	orr.w	r2, r2, #1
 8008b16:	605a      	str	r2, [r3, #4]
 8008b18:	4648      	mov	r0, r9
 8008b1a:	f000 f9df 	bl	8008edc <__malloc_unlock>
 8008b1e:	3608      	adds	r6, #8
 8008b20:	e109      	b.n	8008d36 <_malloc_r+0x282>
 8008b22:	3302      	adds	r3, #2
 8008b24:	4a8c      	ldr	r2, [pc, #560]	; (8008d58 <_malloc_r+0x2a4>)
 8008b26:	692e      	ldr	r6, [r5, #16]
 8008b28:	4296      	cmp	r6, r2
 8008b2a:	4611      	mov	r1, r2
 8008b2c:	d06d      	beq.n	8008c0a <_malloc_r+0x156>
 8008b2e:	6870      	ldr	r0, [r6, #4]
 8008b30:	f020 0003 	bic.w	r0, r0, #3
 8008b34:	1b07      	subs	r7, r0, r4
 8008b36:	2f0f      	cmp	r7, #15
 8008b38:	dd47      	ble.n	8008bca <_malloc_r+0x116>
 8008b3a:	1933      	adds	r3, r6, r4
 8008b3c:	f044 0401 	orr.w	r4, r4, #1
 8008b40:	6074      	str	r4, [r6, #4]
 8008b42:	616b      	str	r3, [r5, #20]
 8008b44:	612b      	str	r3, [r5, #16]
 8008b46:	60da      	str	r2, [r3, #12]
 8008b48:	609a      	str	r2, [r3, #8]
 8008b4a:	f047 0201 	orr.w	r2, r7, #1
 8008b4e:	605a      	str	r2, [r3, #4]
 8008b50:	5037      	str	r7, [r6, r0]
 8008b52:	e7e1      	b.n	8008b18 <_malloc_r+0x64>
 8008b54:	0a63      	lsrs	r3, r4, #9
 8008b56:	d02a      	beq.n	8008bae <_malloc_r+0xfa>
 8008b58:	2b04      	cmp	r3, #4
 8008b5a:	d812      	bhi.n	8008b82 <_malloc_r+0xce>
 8008b5c:	09a3      	lsrs	r3, r4, #6
 8008b5e:	3338      	adds	r3, #56	; 0x38
 8008b60:	1c5a      	adds	r2, r3, #1
 8008b62:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8008b66:	f1a2 0008 	sub.w	r0, r2, #8
 8008b6a:	6856      	ldr	r6, [r2, #4]
 8008b6c:	4286      	cmp	r6, r0
 8008b6e:	d006      	beq.n	8008b7e <_malloc_r+0xca>
 8008b70:	6872      	ldr	r2, [r6, #4]
 8008b72:	f022 0203 	bic.w	r2, r2, #3
 8008b76:	1b11      	subs	r1, r2, r4
 8008b78:	290f      	cmp	r1, #15
 8008b7a:	dd1c      	ble.n	8008bb6 <_malloc_r+0x102>
 8008b7c:	3b01      	subs	r3, #1
 8008b7e:	3301      	adds	r3, #1
 8008b80:	e7d0      	b.n	8008b24 <_malloc_r+0x70>
 8008b82:	2b14      	cmp	r3, #20
 8008b84:	d801      	bhi.n	8008b8a <_malloc_r+0xd6>
 8008b86:	335b      	adds	r3, #91	; 0x5b
 8008b88:	e7ea      	b.n	8008b60 <_malloc_r+0xac>
 8008b8a:	2b54      	cmp	r3, #84	; 0x54
 8008b8c:	d802      	bhi.n	8008b94 <_malloc_r+0xe0>
 8008b8e:	0b23      	lsrs	r3, r4, #12
 8008b90:	336e      	adds	r3, #110	; 0x6e
 8008b92:	e7e5      	b.n	8008b60 <_malloc_r+0xac>
 8008b94:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8008b98:	d802      	bhi.n	8008ba0 <_malloc_r+0xec>
 8008b9a:	0be3      	lsrs	r3, r4, #15
 8008b9c:	3377      	adds	r3, #119	; 0x77
 8008b9e:	e7df      	b.n	8008b60 <_malloc_r+0xac>
 8008ba0:	f240 5254 	movw	r2, #1364	; 0x554
 8008ba4:	4293      	cmp	r3, r2
 8008ba6:	d804      	bhi.n	8008bb2 <_malloc_r+0xfe>
 8008ba8:	0ca3      	lsrs	r3, r4, #18
 8008baa:	337c      	adds	r3, #124	; 0x7c
 8008bac:	e7d8      	b.n	8008b60 <_malloc_r+0xac>
 8008bae:	233f      	movs	r3, #63	; 0x3f
 8008bb0:	e7d6      	b.n	8008b60 <_malloc_r+0xac>
 8008bb2:	237e      	movs	r3, #126	; 0x7e
 8008bb4:	e7d4      	b.n	8008b60 <_malloc_r+0xac>
 8008bb6:	2900      	cmp	r1, #0
 8008bb8:	68f1      	ldr	r1, [r6, #12]
 8008bba:	db04      	blt.n	8008bc6 <_malloc_r+0x112>
 8008bbc:	68b3      	ldr	r3, [r6, #8]
 8008bbe:	60d9      	str	r1, [r3, #12]
 8008bc0:	608b      	str	r3, [r1, #8]
 8008bc2:	18b3      	adds	r3, r6, r2
 8008bc4:	e7a4      	b.n	8008b10 <_malloc_r+0x5c>
 8008bc6:	460e      	mov	r6, r1
 8008bc8:	e7d0      	b.n	8008b6c <_malloc_r+0xb8>
 8008bca:	2f00      	cmp	r7, #0
 8008bcc:	616a      	str	r2, [r5, #20]
 8008bce:	612a      	str	r2, [r5, #16]
 8008bd0:	db05      	blt.n	8008bde <_malloc_r+0x12a>
 8008bd2:	4430      	add	r0, r6
 8008bd4:	6843      	ldr	r3, [r0, #4]
 8008bd6:	f043 0301 	orr.w	r3, r3, #1
 8008bda:	6043      	str	r3, [r0, #4]
 8008bdc:	e79c      	b.n	8008b18 <_malloc_r+0x64>
 8008bde:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8008be2:	d244      	bcs.n	8008c6e <_malloc_r+0x1ba>
 8008be4:	08c0      	lsrs	r0, r0, #3
 8008be6:	1087      	asrs	r7, r0, #2
 8008be8:	2201      	movs	r2, #1
 8008bea:	fa02 f707 	lsl.w	r7, r2, r7
 8008bee:	686a      	ldr	r2, [r5, #4]
 8008bf0:	3001      	adds	r0, #1
 8008bf2:	433a      	orrs	r2, r7
 8008bf4:	606a      	str	r2, [r5, #4]
 8008bf6:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8008bfa:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8008bfe:	60b7      	str	r7, [r6, #8]
 8008c00:	3a08      	subs	r2, #8
 8008c02:	60f2      	str	r2, [r6, #12]
 8008c04:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8008c08:	60fe      	str	r6, [r7, #12]
 8008c0a:	2001      	movs	r0, #1
 8008c0c:	109a      	asrs	r2, r3, #2
 8008c0e:	fa00 f202 	lsl.w	r2, r0, r2
 8008c12:	6868      	ldr	r0, [r5, #4]
 8008c14:	4282      	cmp	r2, r0
 8008c16:	f200 80a1 	bhi.w	8008d5c <_malloc_r+0x2a8>
 8008c1a:	4202      	tst	r2, r0
 8008c1c:	d106      	bne.n	8008c2c <_malloc_r+0x178>
 8008c1e:	f023 0303 	bic.w	r3, r3, #3
 8008c22:	0052      	lsls	r2, r2, #1
 8008c24:	4202      	tst	r2, r0
 8008c26:	f103 0304 	add.w	r3, r3, #4
 8008c2a:	d0fa      	beq.n	8008c22 <_malloc_r+0x16e>
 8008c2c:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8008c30:	46e0      	mov	r8, ip
 8008c32:	469e      	mov	lr, r3
 8008c34:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8008c38:	4546      	cmp	r6, r8
 8008c3a:	d153      	bne.n	8008ce4 <_malloc_r+0x230>
 8008c3c:	f10e 0e01 	add.w	lr, lr, #1
 8008c40:	f01e 0f03 	tst.w	lr, #3
 8008c44:	f108 0808 	add.w	r8, r8, #8
 8008c48:	d1f4      	bne.n	8008c34 <_malloc_r+0x180>
 8008c4a:	0798      	lsls	r0, r3, #30
 8008c4c:	d179      	bne.n	8008d42 <_malloc_r+0x28e>
 8008c4e:	686b      	ldr	r3, [r5, #4]
 8008c50:	ea23 0302 	bic.w	r3, r3, r2
 8008c54:	606b      	str	r3, [r5, #4]
 8008c56:	6868      	ldr	r0, [r5, #4]
 8008c58:	0052      	lsls	r2, r2, #1
 8008c5a:	4282      	cmp	r2, r0
 8008c5c:	d87e      	bhi.n	8008d5c <_malloc_r+0x2a8>
 8008c5e:	2a00      	cmp	r2, #0
 8008c60:	d07c      	beq.n	8008d5c <_malloc_r+0x2a8>
 8008c62:	4673      	mov	r3, lr
 8008c64:	4202      	tst	r2, r0
 8008c66:	d1e1      	bne.n	8008c2c <_malloc_r+0x178>
 8008c68:	3304      	adds	r3, #4
 8008c6a:	0052      	lsls	r2, r2, #1
 8008c6c:	e7fa      	b.n	8008c64 <_malloc_r+0x1b0>
 8008c6e:	0a42      	lsrs	r2, r0, #9
 8008c70:	2a04      	cmp	r2, #4
 8008c72:	d815      	bhi.n	8008ca0 <_malloc_r+0x1ec>
 8008c74:	0982      	lsrs	r2, r0, #6
 8008c76:	3238      	adds	r2, #56	; 0x38
 8008c78:	1c57      	adds	r7, r2, #1
 8008c7a:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8008c7e:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8008c82:	45be      	cmp	lr, r7
 8008c84:	d126      	bne.n	8008cd4 <_malloc_r+0x220>
 8008c86:	2001      	movs	r0, #1
 8008c88:	1092      	asrs	r2, r2, #2
 8008c8a:	fa00 f202 	lsl.w	r2, r0, r2
 8008c8e:	6868      	ldr	r0, [r5, #4]
 8008c90:	4310      	orrs	r0, r2
 8008c92:	6068      	str	r0, [r5, #4]
 8008c94:	f8c6 e00c 	str.w	lr, [r6, #12]
 8008c98:	60b7      	str	r7, [r6, #8]
 8008c9a:	f8ce 6008 	str.w	r6, [lr, #8]
 8008c9e:	e7b3      	b.n	8008c08 <_malloc_r+0x154>
 8008ca0:	2a14      	cmp	r2, #20
 8008ca2:	d801      	bhi.n	8008ca8 <_malloc_r+0x1f4>
 8008ca4:	325b      	adds	r2, #91	; 0x5b
 8008ca6:	e7e7      	b.n	8008c78 <_malloc_r+0x1c4>
 8008ca8:	2a54      	cmp	r2, #84	; 0x54
 8008caa:	d802      	bhi.n	8008cb2 <_malloc_r+0x1fe>
 8008cac:	0b02      	lsrs	r2, r0, #12
 8008cae:	326e      	adds	r2, #110	; 0x6e
 8008cb0:	e7e2      	b.n	8008c78 <_malloc_r+0x1c4>
 8008cb2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008cb6:	d802      	bhi.n	8008cbe <_malloc_r+0x20a>
 8008cb8:	0bc2      	lsrs	r2, r0, #15
 8008cba:	3277      	adds	r2, #119	; 0x77
 8008cbc:	e7dc      	b.n	8008c78 <_malloc_r+0x1c4>
 8008cbe:	f240 5754 	movw	r7, #1364	; 0x554
 8008cc2:	42ba      	cmp	r2, r7
 8008cc4:	bf9a      	itte	ls
 8008cc6:	0c82      	lsrls	r2, r0, #18
 8008cc8:	327c      	addls	r2, #124	; 0x7c
 8008cca:	227e      	movhi	r2, #126	; 0x7e
 8008ccc:	e7d4      	b.n	8008c78 <_malloc_r+0x1c4>
 8008cce:	68bf      	ldr	r7, [r7, #8]
 8008cd0:	45be      	cmp	lr, r7
 8008cd2:	d004      	beq.n	8008cde <_malloc_r+0x22a>
 8008cd4:	687a      	ldr	r2, [r7, #4]
 8008cd6:	f022 0203 	bic.w	r2, r2, #3
 8008cda:	4290      	cmp	r0, r2
 8008cdc:	d3f7      	bcc.n	8008cce <_malloc_r+0x21a>
 8008cde:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8008ce2:	e7d7      	b.n	8008c94 <_malloc_r+0x1e0>
 8008ce4:	6870      	ldr	r0, [r6, #4]
 8008ce6:	68f7      	ldr	r7, [r6, #12]
 8008ce8:	f020 0003 	bic.w	r0, r0, #3
 8008cec:	eba0 0a04 	sub.w	sl, r0, r4
 8008cf0:	f1ba 0f0f 	cmp.w	sl, #15
 8008cf4:	dd10      	ble.n	8008d18 <_malloc_r+0x264>
 8008cf6:	68b2      	ldr	r2, [r6, #8]
 8008cf8:	1933      	adds	r3, r6, r4
 8008cfa:	f044 0401 	orr.w	r4, r4, #1
 8008cfe:	6074      	str	r4, [r6, #4]
 8008d00:	60d7      	str	r7, [r2, #12]
 8008d02:	60ba      	str	r2, [r7, #8]
 8008d04:	f04a 0201 	orr.w	r2, sl, #1
 8008d08:	616b      	str	r3, [r5, #20]
 8008d0a:	612b      	str	r3, [r5, #16]
 8008d0c:	60d9      	str	r1, [r3, #12]
 8008d0e:	6099      	str	r1, [r3, #8]
 8008d10:	605a      	str	r2, [r3, #4]
 8008d12:	f846 a000 	str.w	sl, [r6, r0]
 8008d16:	e6ff      	b.n	8008b18 <_malloc_r+0x64>
 8008d18:	f1ba 0f00 	cmp.w	sl, #0
 8008d1c:	db0f      	blt.n	8008d3e <_malloc_r+0x28a>
 8008d1e:	4430      	add	r0, r6
 8008d20:	6843      	ldr	r3, [r0, #4]
 8008d22:	f043 0301 	orr.w	r3, r3, #1
 8008d26:	6043      	str	r3, [r0, #4]
 8008d28:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8008d2c:	4648      	mov	r0, r9
 8008d2e:	60df      	str	r7, [r3, #12]
 8008d30:	60bb      	str	r3, [r7, #8]
 8008d32:	f000 f8d3 	bl	8008edc <__malloc_unlock>
 8008d36:	4630      	mov	r0, r6
 8008d38:	b003      	add	sp, #12
 8008d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d3e:	463e      	mov	r6, r7
 8008d40:	e77a      	b.n	8008c38 <_malloc_r+0x184>
 8008d42:	f85c 0908 	ldr.w	r0, [ip], #-8
 8008d46:	4584      	cmp	ip, r0
 8008d48:	f103 33ff 	add.w	r3, r3, #4294967295
 8008d4c:	f43f af7d 	beq.w	8008c4a <_malloc_r+0x196>
 8008d50:	e781      	b.n	8008c56 <_malloc_r+0x1a2>
 8008d52:	bf00      	nop
 8008d54:	20000104 	.word	0x20000104
 8008d58:	2000010c 	.word	0x2000010c
 8008d5c:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8008d60:	f8db 6004 	ldr.w	r6, [fp, #4]
 8008d64:	f026 0603 	bic.w	r6, r6, #3
 8008d68:	42b4      	cmp	r4, r6
 8008d6a:	d803      	bhi.n	8008d74 <_malloc_r+0x2c0>
 8008d6c:	1b33      	subs	r3, r6, r4
 8008d6e:	2b0f      	cmp	r3, #15
 8008d70:	f300 8096 	bgt.w	8008ea0 <_malloc_r+0x3ec>
 8008d74:	4a4f      	ldr	r2, [pc, #316]	; (8008eb4 <_malloc_r+0x400>)
 8008d76:	6817      	ldr	r7, [r2, #0]
 8008d78:	4a4f      	ldr	r2, [pc, #316]	; (8008eb8 <_malloc_r+0x404>)
 8008d7a:	6811      	ldr	r1, [r2, #0]
 8008d7c:	3710      	adds	r7, #16
 8008d7e:	3101      	adds	r1, #1
 8008d80:	eb0b 0306 	add.w	r3, fp, r6
 8008d84:	4427      	add	r7, r4
 8008d86:	d005      	beq.n	8008d94 <_malloc_r+0x2e0>
 8008d88:	494c      	ldr	r1, [pc, #304]	; (8008ebc <_malloc_r+0x408>)
 8008d8a:	3901      	subs	r1, #1
 8008d8c:	440f      	add	r7, r1
 8008d8e:	3101      	adds	r1, #1
 8008d90:	4249      	negs	r1, r1
 8008d92:	400f      	ands	r7, r1
 8008d94:	4639      	mov	r1, r7
 8008d96:	4648      	mov	r0, r9
 8008d98:	9201      	str	r2, [sp, #4]
 8008d9a:	9300      	str	r3, [sp, #0]
 8008d9c:	f000 fb74 	bl	8009488 <_sbrk_r>
 8008da0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008da4:	4680      	mov	r8, r0
 8008da6:	d056      	beq.n	8008e56 <_malloc_r+0x3a2>
 8008da8:	9b00      	ldr	r3, [sp, #0]
 8008daa:	9a01      	ldr	r2, [sp, #4]
 8008dac:	4283      	cmp	r3, r0
 8008dae:	d901      	bls.n	8008db4 <_malloc_r+0x300>
 8008db0:	45ab      	cmp	fp, r5
 8008db2:	d150      	bne.n	8008e56 <_malloc_r+0x3a2>
 8008db4:	4842      	ldr	r0, [pc, #264]	; (8008ec0 <_malloc_r+0x40c>)
 8008db6:	6801      	ldr	r1, [r0, #0]
 8008db8:	4543      	cmp	r3, r8
 8008dba:	eb07 0e01 	add.w	lr, r7, r1
 8008dbe:	f8c0 e000 	str.w	lr, [r0]
 8008dc2:	4940      	ldr	r1, [pc, #256]	; (8008ec4 <_malloc_r+0x410>)
 8008dc4:	4682      	mov	sl, r0
 8008dc6:	d113      	bne.n	8008df0 <_malloc_r+0x33c>
 8008dc8:	420b      	tst	r3, r1
 8008dca:	d111      	bne.n	8008df0 <_malloc_r+0x33c>
 8008dcc:	68ab      	ldr	r3, [r5, #8]
 8008dce:	443e      	add	r6, r7
 8008dd0:	f046 0601 	orr.w	r6, r6, #1
 8008dd4:	605e      	str	r6, [r3, #4]
 8008dd6:	4a3c      	ldr	r2, [pc, #240]	; (8008ec8 <_malloc_r+0x414>)
 8008dd8:	f8da 3000 	ldr.w	r3, [sl]
 8008ddc:	6811      	ldr	r1, [r2, #0]
 8008dde:	428b      	cmp	r3, r1
 8008de0:	bf88      	it	hi
 8008de2:	6013      	strhi	r3, [r2, #0]
 8008de4:	4a39      	ldr	r2, [pc, #228]	; (8008ecc <_malloc_r+0x418>)
 8008de6:	6811      	ldr	r1, [r2, #0]
 8008de8:	428b      	cmp	r3, r1
 8008dea:	bf88      	it	hi
 8008dec:	6013      	strhi	r3, [r2, #0]
 8008dee:	e032      	b.n	8008e56 <_malloc_r+0x3a2>
 8008df0:	6810      	ldr	r0, [r2, #0]
 8008df2:	3001      	adds	r0, #1
 8008df4:	bf1b      	ittet	ne
 8008df6:	eba8 0303 	subne.w	r3, r8, r3
 8008dfa:	4473      	addne	r3, lr
 8008dfc:	f8c2 8000 	streq.w	r8, [r2]
 8008e00:	f8ca 3000 	strne.w	r3, [sl]
 8008e04:	f018 0007 	ands.w	r0, r8, #7
 8008e08:	bf1c      	itt	ne
 8008e0a:	f1c0 0008 	rsbne	r0, r0, #8
 8008e0e:	4480      	addne	r8, r0
 8008e10:	4b2a      	ldr	r3, [pc, #168]	; (8008ebc <_malloc_r+0x408>)
 8008e12:	4447      	add	r7, r8
 8008e14:	4418      	add	r0, r3
 8008e16:	400f      	ands	r7, r1
 8008e18:	1bc7      	subs	r7, r0, r7
 8008e1a:	4639      	mov	r1, r7
 8008e1c:	4648      	mov	r0, r9
 8008e1e:	f000 fb33 	bl	8009488 <_sbrk_r>
 8008e22:	1c43      	adds	r3, r0, #1
 8008e24:	bf08      	it	eq
 8008e26:	4640      	moveq	r0, r8
 8008e28:	f8da 3000 	ldr.w	r3, [sl]
 8008e2c:	f8c5 8008 	str.w	r8, [r5, #8]
 8008e30:	bf08      	it	eq
 8008e32:	2700      	moveq	r7, #0
 8008e34:	eba0 0008 	sub.w	r0, r0, r8
 8008e38:	443b      	add	r3, r7
 8008e3a:	4407      	add	r7, r0
 8008e3c:	f047 0701 	orr.w	r7, r7, #1
 8008e40:	45ab      	cmp	fp, r5
 8008e42:	f8ca 3000 	str.w	r3, [sl]
 8008e46:	f8c8 7004 	str.w	r7, [r8, #4]
 8008e4a:	d0c4      	beq.n	8008dd6 <_malloc_r+0x322>
 8008e4c:	2e0f      	cmp	r6, #15
 8008e4e:	d810      	bhi.n	8008e72 <_malloc_r+0x3be>
 8008e50:	2301      	movs	r3, #1
 8008e52:	f8c8 3004 	str.w	r3, [r8, #4]
 8008e56:	68ab      	ldr	r3, [r5, #8]
 8008e58:	685a      	ldr	r2, [r3, #4]
 8008e5a:	f022 0203 	bic.w	r2, r2, #3
 8008e5e:	4294      	cmp	r4, r2
 8008e60:	eba2 0304 	sub.w	r3, r2, r4
 8008e64:	d801      	bhi.n	8008e6a <_malloc_r+0x3b6>
 8008e66:	2b0f      	cmp	r3, #15
 8008e68:	dc1a      	bgt.n	8008ea0 <_malloc_r+0x3ec>
 8008e6a:	4648      	mov	r0, r9
 8008e6c:	f000 f836 	bl	8008edc <__malloc_unlock>
 8008e70:	e62d      	b.n	8008ace <_malloc_r+0x1a>
 8008e72:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008e76:	3e0c      	subs	r6, #12
 8008e78:	f026 0607 	bic.w	r6, r6, #7
 8008e7c:	f003 0301 	and.w	r3, r3, #1
 8008e80:	4333      	orrs	r3, r6
 8008e82:	f8cb 3004 	str.w	r3, [fp, #4]
 8008e86:	eb0b 0306 	add.w	r3, fp, r6
 8008e8a:	2205      	movs	r2, #5
 8008e8c:	2e0f      	cmp	r6, #15
 8008e8e:	605a      	str	r2, [r3, #4]
 8008e90:	609a      	str	r2, [r3, #8]
 8008e92:	d9a0      	bls.n	8008dd6 <_malloc_r+0x322>
 8008e94:	f10b 0108 	add.w	r1, fp, #8
 8008e98:	4648      	mov	r0, r9
 8008e9a:	f7ff fcab 	bl	80087f4 <_free_r>
 8008e9e:	e79a      	b.n	8008dd6 <_malloc_r+0x322>
 8008ea0:	68ae      	ldr	r6, [r5, #8]
 8008ea2:	f044 0201 	orr.w	r2, r4, #1
 8008ea6:	4434      	add	r4, r6
 8008ea8:	f043 0301 	orr.w	r3, r3, #1
 8008eac:	6072      	str	r2, [r6, #4]
 8008eae:	60ac      	str	r4, [r5, #8]
 8008eb0:	6063      	str	r3, [r4, #4]
 8008eb2:	e631      	b.n	8008b18 <_malloc_r+0x64>
 8008eb4:	20004fac 	.word	0x20004fac
 8008eb8:	2000050c 	.word	0x2000050c
 8008ebc:	00000080 	.word	0x00000080
 8008ec0:	20004f7c 	.word	0x20004f7c
 8008ec4:	0000007f 	.word	0x0000007f
 8008ec8:	20004fa4 	.word	0x20004fa4
 8008ecc:	20004fa8 	.word	0x20004fa8

08008ed0 <__malloc_lock>:
 8008ed0:	4801      	ldr	r0, [pc, #4]	; (8008ed8 <__malloc_lock+0x8>)
 8008ed2:	f7ff bd79 	b.w	80089c8 <__retarget_lock_acquire_recursive>
 8008ed6:	bf00      	nop
 8008ed8:	200053b0 	.word	0x200053b0

08008edc <__malloc_unlock>:
 8008edc:	4801      	ldr	r0, [pc, #4]	; (8008ee4 <__malloc_unlock+0x8>)
 8008ede:	f7ff bd74 	b.w	80089ca <__retarget_lock_release_recursive>
 8008ee2:	bf00      	nop
 8008ee4:	200053b0 	.word	0x200053b0

08008ee8 <_Balloc>:
 8008ee8:	b570      	push	{r4, r5, r6, lr}
 8008eea:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008eec:	4604      	mov	r4, r0
 8008eee:	460e      	mov	r6, r1
 8008ef0:	b93d      	cbnz	r5, 8008f02 <_Balloc+0x1a>
 8008ef2:	2010      	movs	r0, #16
 8008ef4:	f7ff fdd6 	bl	8008aa4 <malloc>
 8008ef8:	6260      	str	r0, [r4, #36]	; 0x24
 8008efa:	6045      	str	r5, [r0, #4]
 8008efc:	6085      	str	r5, [r0, #8]
 8008efe:	6005      	str	r5, [r0, #0]
 8008f00:	60c5      	str	r5, [r0, #12]
 8008f02:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008f04:	68eb      	ldr	r3, [r5, #12]
 8008f06:	b183      	cbz	r3, 8008f2a <_Balloc+0x42>
 8008f08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f0a:	68db      	ldr	r3, [r3, #12]
 8008f0c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008f10:	b9b8      	cbnz	r0, 8008f42 <_Balloc+0x5a>
 8008f12:	2101      	movs	r1, #1
 8008f14:	fa01 f506 	lsl.w	r5, r1, r6
 8008f18:	1d6a      	adds	r2, r5, #5
 8008f1a:	0092      	lsls	r2, r2, #2
 8008f1c:	4620      	mov	r0, r4
 8008f1e:	f000 fb4d 	bl	80095bc <_calloc_r>
 8008f22:	b160      	cbz	r0, 8008f3e <_Balloc+0x56>
 8008f24:	6046      	str	r6, [r0, #4]
 8008f26:	6085      	str	r5, [r0, #8]
 8008f28:	e00e      	b.n	8008f48 <_Balloc+0x60>
 8008f2a:	2221      	movs	r2, #33	; 0x21
 8008f2c:	2104      	movs	r1, #4
 8008f2e:	4620      	mov	r0, r4
 8008f30:	f000 fb44 	bl	80095bc <_calloc_r>
 8008f34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f36:	60e8      	str	r0, [r5, #12]
 8008f38:	68db      	ldr	r3, [r3, #12]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d1e4      	bne.n	8008f08 <_Balloc+0x20>
 8008f3e:	2000      	movs	r0, #0
 8008f40:	bd70      	pop	{r4, r5, r6, pc}
 8008f42:	6802      	ldr	r2, [r0, #0]
 8008f44:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008f48:	2300      	movs	r3, #0
 8008f4a:	6103      	str	r3, [r0, #16]
 8008f4c:	60c3      	str	r3, [r0, #12]
 8008f4e:	bd70      	pop	{r4, r5, r6, pc}

08008f50 <_Bfree>:
 8008f50:	b570      	push	{r4, r5, r6, lr}
 8008f52:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008f54:	4606      	mov	r6, r0
 8008f56:	460d      	mov	r5, r1
 8008f58:	b93c      	cbnz	r4, 8008f6a <_Bfree+0x1a>
 8008f5a:	2010      	movs	r0, #16
 8008f5c:	f7ff fda2 	bl	8008aa4 <malloc>
 8008f60:	6270      	str	r0, [r6, #36]	; 0x24
 8008f62:	6044      	str	r4, [r0, #4]
 8008f64:	6084      	str	r4, [r0, #8]
 8008f66:	6004      	str	r4, [r0, #0]
 8008f68:	60c4      	str	r4, [r0, #12]
 8008f6a:	b13d      	cbz	r5, 8008f7c <_Bfree+0x2c>
 8008f6c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008f6e:	686a      	ldr	r2, [r5, #4]
 8008f70:	68db      	ldr	r3, [r3, #12]
 8008f72:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f76:	6029      	str	r1, [r5, #0]
 8008f78:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008f7c:	bd70      	pop	{r4, r5, r6, pc}

08008f7e <__multadd>:
 8008f7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f82:	690d      	ldr	r5, [r1, #16]
 8008f84:	461f      	mov	r7, r3
 8008f86:	4606      	mov	r6, r0
 8008f88:	460c      	mov	r4, r1
 8008f8a:	f101 0e14 	add.w	lr, r1, #20
 8008f8e:	2300      	movs	r3, #0
 8008f90:	f8de 0000 	ldr.w	r0, [lr]
 8008f94:	b281      	uxth	r1, r0
 8008f96:	fb02 7101 	mla	r1, r2, r1, r7
 8008f9a:	0c0f      	lsrs	r7, r1, #16
 8008f9c:	0c00      	lsrs	r0, r0, #16
 8008f9e:	fb02 7000 	mla	r0, r2, r0, r7
 8008fa2:	b289      	uxth	r1, r1
 8008fa4:	3301      	adds	r3, #1
 8008fa6:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008faa:	429d      	cmp	r5, r3
 8008fac:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008fb0:	f84e 1b04 	str.w	r1, [lr], #4
 8008fb4:	dcec      	bgt.n	8008f90 <__multadd+0x12>
 8008fb6:	b1d7      	cbz	r7, 8008fee <__multadd+0x70>
 8008fb8:	68a3      	ldr	r3, [r4, #8]
 8008fba:	429d      	cmp	r5, r3
 8008fbc:	db12      	blt.n	8008fe4 <__multadd+0x66>
 8008fbe:	6861      	ldr	r1, [r4, #4]
 8008fc0:	4630      	mov	r0, r6
 8008fc2:	3101      	adds	r1, #1
 8008fc4:	f7ff ff90 	bl	8008ee8 <_Balloc>
 8008fc8:	6922      	ldr	r2, [r4, #16]
 8008fca:	3202      	adds	r2, #2
 8008fcc:	f104 010c 	add.w	r1, r4, #12
 8008fd0:	4680      	mov	r8, r0
 8008fd2:	0092      	lsls	r2, r2, #2
 8008fd4:	300c      	adds	r0, #12
 8008fd6:	f7fd fa9f 	bl	8006518 <memcpy>
 8008fda:	4621      	mov	r1, r4
 8008fdc:	4630      	mov	r0, r6
 8008fde:	f7ff ffb7 	bl	8008f50 <_Bfree>
 8008fe2:	4644      	mov	r4, r8
 8008fe4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008fe8:	3501      	adds	r5, #1
 8008fea:	615f      	str	r7, [r3, #20]
 8008fec:	6125      	str	r5, [r4, #16]
 8008fee:	4620      	mov	r0, r4
 8008ff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008ff4 <__hi0bits>:
 8008ff4:	0c02      	lsrs	r2, r0, #16
 8008ff6:	0412      	lsls	r2, r2, #16
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	b9b2      	cbnz	r2, 800902a <__hi0bits+0x36>
 8008ffc:	0403      	lsls	r3, r0, #16
 8008ffe:	2010      	movs	r0, #16
 8009000:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009004:	bf04      	itt	eq
 8009006:	021b      	lsleq	r3, r3, #8
 8009008:	3008      	addeq	r0, #8
 800900a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800900e:	bf04      	itt	eq
 8009010:	011b      	lsleq	r3, r3, #4
 8009012:	3004      	addeq	r0, #4
 8009014:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009018:	bf04      	itt	eq
 800901a:	009b      	lsleq	r3, r3, #2
 800901c:	3002      	addeq	r0, #2
 800901e:	2b00      	cmp	r3, #0
 8009020:	db06      	blt.n	8009030 <__hi0bits+0x3c>
 8009022:	005b      	lsls	r3, r3, #1
 8009024:	d503      	bpl.n	800902e <__hi0bits+0x3a>
 8009026:	3001      	adds	r0, #1
 8009028:	4770      	bx	lr
 800902a:	2000      	movs	r0, #0
 800902c:	e7e8      	b.n	8009000 <__hi0bits+0xc>
 800902e:	2020      	movs	r0, #32
 8009030:	4770      	bx	lr

08009032 <__lo0bits>:
 8009032:	6803      	ldr	r3, [r0, #0]
 8009034:	f013 0207 	ands.w	r2, r3, #7
 8009038:	4601      	mov	r1, r0
 800903a:	d00b      	beq.n	8009054 <__lo0bits+0x22>
 800903c:	07da      	lsls	r2, r3, #31
 800903e:	d423      	bmi.n	8009088 <__lo0bits+0x56>
 8009040:	0798      	lsls	r0, r3, #30
 8009042:	bf49      	itett	mi
 8009044:	085b      	lsrmi	r3, r3, #1
 8009046:	089b      	lsrpl	r3, r3, #2
 8009048:	2001      	movmi	r0, #1
 800904a:	600b      	strmi	r3, [r1, #0]
 800904c:	bf5c      	itt	pl
 800904e:	600b      	strpl	r3, [r1, #0]
 8009050:	2002      	movpl	r0, #2
 8009052:	4770      	bx	lr
 8009054:	b298      	uxth	r0, r3
 8009056:	b9a8      	cbnz	r0, 8009084 <__lo0bits+0x52>
 8009058:	0c1b      	lsrs	r3, r3, #16
 800905a:	2010      	movs	r0, #16
 800905c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009060:	bf04      	itt	eq
 8009062:	0a1b      	lsreq	r3, r3, #8
 8009064:	3008      	addeq	r0, #8
 8009066:	071a      	lsls	r2, r3, #28
 8009068:	bf04      	itt	eq
 800906a:	091b      	lsreq	r3, r3, #4
 800906c:	3004      	addeq	r0, #4
 800906e:	079a      	lsls	r2, r3, #30
 8009070:	bf04      	itt	eq
 8009072:	089b      	lsreq	r3, r3, #2
 8009074:	3002      	addeq	r0, #2
 8009076:	07da      	lsls	r2, r3, #31
 8009078:	d402      	bmi.n	8009080 <__lo0bits+0x4e>
 800907a:	085b      	lsrs	r3, r3, #1
 800907c:	d006      	beq.n	800908c <__lo0bits+0x5a>
 800907e:	3001      	adds	r0, #1
 8009080:	600b      	str	r3, [r1, #0]
 8009082:	4770      	bx	lr
 8009084:	4610      	mov	r0, r2
 8009086:	e7e9      	b.n	800905c <__lo0bits+0x2a>
 8009088:	2000      	movs	r0, #0
 800908a:	4770      	bx	lr
 800908c:	2020      	movs	r0, #32
 800908e:	4770      	bx	lr

08009090 <__i2b>:
 8009090:	b510      	push	{r4, lr}
 8009092:	460c      	mov	r4, r1
 8009094:	2101      	movs	r1, #1
 8009096:	f7ff ff27 	bl	8008ee8 <_Balloc>
 800909a:	2201      	movs	r2, #1
 800909c:	6144      	str	r4, [r0, #20]
 800909e:	6102      	str	r2, [r0, #16]
 80090a0:	bd10      	pop	{r4, pc}

080090a2 <__multiply>:
 80090a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090a6:	4614      	mov	r4, r2
 80090a8:	690a      	ldr	r2, [r1, #16]
 80090aa:	6923      	ldr	r3, [r4, #16]
 80090ac:	429a      	cmp	r2, r3
 80090ae:	bfb8      	it	lt
 80090b0:	460b      	movlt	r3, r1
 80090b2:	4689      	mov	r9, r1
 80090b4:	bfbc      	itt	lt
 80090b6:	46a1      	movlt	r9, r4
 80090b8:	461c      	movlt	r4, r3
 80090ba:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80090be:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80090c2:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80090c6:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80090ca:	eb07 060a 	add.w	r6, r7, sl
 80090ce:	429e      	cmp	r6, r3
 80090d0:	bfc8      	it	gt
 80090d2:	3101      	addgt	r1, #1
 80090d4:	f7ff ff08 	bl	8008ee8 <_Balloc>
 80090d8:	f100 0514 	add.w	r5, r0, #20
 80090dc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80090e0:	462b      	mov	r3, r5
 80090e2:	2200      	movs	r2, #0
 80090e4:	4543      	cmp	r3, r8
 80090e6:	d316      	bcc.n	8009116 <__multiply+0x74>
 80090e8:	f104 0214 	add.w	r2, r4, #20
 80090ec:	f109 0114 	add.w	r1, r9, #20
 80090f0:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80090f4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80090f8:	9301      	str	r3, [sp, #4]
 80090fa:	9c01      	ldr	r4, [sp, #4]
 80090fc:	4294      	cmp	r4, r2
 80090fe:	4613      	mov	r3, r2
 8009100:	d80c      	bhi.n	800911c <__multiply+0x7a>
 8009102:	2e00      	cmp	r6, #0
 8009104:	dd03      	ble.n	800910e <__multiply+0x6c>
 8009106:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800910a:	2b00      	cmp	r3, #0
 800910c:	d054      	beq.n	80091b8 <__multiply+0x116>
 800910e:	6106      	str	r6, [r0, #16]
 8009110:	b003      	add	sp, #12
 8009112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009116:	f843 2b04 	str.w	r2, [r3], #4
 800911a:	e7e3      	b.n	80090e4 <__multiply+0x42>
 800911c:	f8b3 a000 	ldrh.w	sl, [r3]
 8009120:	3204      	adds	r2, #4
 8009122:	f1ba 0f00 	cmp.w	sl, #0
 8009126:	d020      	beq.n	800916a <__multiply+0xc8>
 8009128:	46ae      	mov	lr, r5
 800912a:	4689      	mov	r9, r1
 800912c:	f04f 0c00 	mov.w	ip, #0
 8009130:	f859 4b04 	ldr.w	r4, [r9], #4
 8009134:	f8be b000 	ldrh.w	fp, [lr]
 8009138:	b2a3      	uxth	r3, r4
 800913a:	fb0a b303 	mla	r3, sl, r3, fp
 800913e:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8009142:	f8de 4000 	ldr.w	r4, [lr]
 8009146:	4463      	add	r3, ip
 8009148:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800914c:	fb0a c40b 	mla	r4, sl, fp, ip
 8009150:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009154:	b29b      	uxth	r3, r3
 8009156:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800915a:	454f      	cmp	r7, r9
 800915c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8009160:	f84e 3b04 	str.w	r3, [lr], #4
 8009164:	d8e4      	bhi.n	8009130 <__multiply+0x8e>
 8009166:	f8ce c000 	str.w	ip, [lr]
 800916a:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800916e:	f1b9 0f00 	cmp.w	r9, #0
 8009172:	d01f      	beq.n	80091b4 <__multiply+0x112>
 8009174:	682b      	ldr	r3, [r5, #0]
 8009176:	46ae      	mov	lr, r5
 8009178:	468c      	mov	ip, r1
 800917a:	f04f 0a00 	mov.w	sl, #0
 800917e:	f8bc 4000 	ldrh.w	r4, [ip]
 8009182:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009186:	fb09 b404 	mla	r4, r9, r4, fp
 800918a:	44a2      	add	sl, r4
 800918c:	b29b      	uxth	r3, r3
 800918e:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8009192:	f84e 3b04 	str.w	r3, [lr], #4
 8009196:	f85c 3b04 	ldr.w	r3, [ip], #4
 800919a:	f8be 4000 	ldrh.w	r4, [lr]
 800919e:	0c1b      	lsrs	r3, r3, #16
 80091a0:	fb09 4303 	mla	r3, r9, r3, r4
 80091a4:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 80091a8:	4567      	cmp	r7, ip
 80091aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80091ae:	d8e6      	bhi.n	800917e <__multiply+0xdc>
 80091b0:	f8ce 3000 	str.w	r3, [lr]
 80091b4:	3504      	adds	r5, #4
 80091b6:	e7a0      	b.n	80090fa <__multiply+0x58>
 80091b8:	3e01      	subs	r6, #1
 80091ba:	e7a2      	b.n	8009102 <__multiply+0x60>

080091bc <__pow5mult>:
 80091bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091c0:	4615      	mov	r5, r2
 80091c2:	f012 0203 	ands.w	r2, r2, #3
 80091c6:	4606      	mov	r6, r0
 80091c8:	460f      	mov	r7, r1
 80091ca:	d007      	beq.n	80091dc <__pow5mult+0x20>
 80091cc:	3a01      	subs	r2, #1
 80091ce:	4c21      	ldr	r4, [pc, #132]	; (8009254 <__pow5mult+0x98>)
 80091d0:	2300      	movs	r3, #0
 80091d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80091d6:	f7ff fed2 	bl	8008f7e <__multadd>
 80091da:	4607      	mov	r7, r0
 80091dc:	10ad      	asrs	r5, r5, #2
 80091de:	d035      	beq.n	800924c <__pow5mult+0x90>
 80091e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80091e2:	b93c      	cbnz	r4, 80091f4 <__pow5mult+0x38>
 80091e4:	2010      	movs	r0, #16
 80091e6:	f7ff fc5d 	bl	8008aa4 <malloc>
 80091ea:	6270      	str	r0, [r6, #36]	; 0x24
 80091ec:	6044      	str	r4, [r0, #4]
 80091ee:	6084      	str	r4, [r0, #8]
 80091f0:	6004      	str	r4, [r0, #0]
 80091f2:	60c4      	str	r4, [r0, #12]
 80091f4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80091f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80091fc:	b94c      	cbnz	r4, 8009212 <__pow5mult+0x56>
 80091fe:	f240 2171 	movw	r1, #625	; 0x271
 8009202:	4630      	mov	r0, r6
 8009204:	f7ff ff44 	bl	8009090 <__i2b>
 8009208:	2300      	movs	r3, #0
 800920a:	f8c8 0008 	str.w	r0, [r8, #8]
 800920e:	4604      	mov	r4, r0
 8009210:	6003      	str	r3, [r0, #0]
 8009212:	f04f 0800 	mov.w	r8, #0
 8009216:	07eb      	lsls	r3, r5, #31
 8009218:	d50a      	bpl.n	8009230 <__pow5mult+0x74>
 800921a:	4639      	mov	r1, r7
 800921c:	4622      	mov	r2, r4
 800921e:	4630      	mov	r0, r6
 8009220:	f7ff ff3f 	bl	80090a2 <__multiply>
 8009224:	4639      	mov	r1, r7
 8009226:	4681      	mov	r9, r0
 8009228:	4630      	mov	r0, r6
 800922a:	f7ff fe91 	bl	8008f50 <_Bfree>
 800922e:	464f      	mov	r7, r9
 8009230:	106d      	asrs	r5, r5, #1
 8009232:	d00b      	beq.n	800924c <__pow5mult+0x90>
 8009234:	6820      	ldr	r0, [r4, #0]
 8009236:	b938      	cbnz	r0, 8009248 <__pow5mult+0x8c>
 8009238:	4622      	mov	r2, r4
 800923a:	4621      	mov	r1, r4
 800923c:	4630      	mov	r0, r6
 800923e:	f7ff ff30 	bl	80090a2 <__multiply>
 8009242:	6020      	str	r0, [r4, #0]
 8009244:	f8c0 8000 	str.w	r8, [r0]
 8009248:	4604      	mov	r4, r0
 800924a:	e7e4      	b.n	8009216 <__pow5mult+0x5a>
 800924c:	4638      	mov	r0, r7
 800924e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009252:	bf00      	nop
 8009254:	0800a230 	.word	0x0800a230

08009258 <__lshift>:
 8009258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800925c:	460c      	mov	r4, r1
 800925e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009262:	6923      	ldr	r3, [r4, #16]
 8009264:	6849      	ldr	r1, [r1, #4]
 8009266:	eb0a 0903 	add.w	r9, sl, r3
 800926a:	68a3      	ldr	r3, [r4, #8]
 800926c:	4607      	mov	r7, r0
 800926e:	4616      	mov	r6, r2
 8009270:	f109 0501 	add.w	r5, r9, #1
 8009274:	42ab      	cmp	r3, r5
 8009276:	db31      	blt.n	80092dc <__lshift+0x84>
 8009278:	4638      	mov	r0, r7
 800927a:	f7ff fe35 	bl	8008ee8 <_Balloc>
 800927e:	2200      	movs	r2, #0
 8009280:	4680      	mov	r8, r0
 8009282:	f100 0314 	add.w	r3, r0, #20
 8009286:	4611      	mov	r1, r2
 8009288:	4552      	cmp	r2, sl
 800928a:	db2a      	blt.n	80092e2 <__lshift+0x8a>
 800928c:	6920      	ldr	r0, [r4, #16]
 800928e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009292:	f104 0114 	add.w	r1, r4, #20
 8009296:	f016 021f 	ands.w	r2, r6, #31
 800929a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800929e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80092a2:	d022      	beq.n	80092ea <__lshift+0x92>
 80092a4:	f1c2 0c20 	rsb	ip, r2, #32
 80092a8:	2000      	movs	r0, #0
 80092aa:	680e      	ldr	r6, [r1, #0]
 80092ac:	4096      	lsls	r6, r2
 80092ae:	4330      	orrs	r0, r6
 80092b0:	f843 0b04 	str.w	r0, [r3], #4
 80092b4:	f851 0b04 	ldr.w	r0, [r1], #4
 80092b8:	458e      	cmp	lr, r1
 80092ba:	fa20 f00c 	lsr.w	r0, r0, ip
 80092be:	d8f4      	bhi.n	80092aa <__lshift+0x52>
 80092c0:	6018      	str	r0, [r3, #0]
 80092c2:	b108      	cbz	r0, 80092c8 <__lshift+0x70>
 80092c4:	f109 0502 	add.w	r5, r9, #2
 80092c8:	3d01      	subs	r5, #1
 80092ca:	4638      	mov	r0, r7
 80092cc:	f8c8 5010 	str.w	r5, [r8, #16]
 80092d0:	4621      	mov	r1, r4
 80092d2:	f7ff fe3d 	bl	8008f50 <_Bfree>
 80092d6:	4640      	mov	r0, r8
 80092d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092dc:	3101      	adds	r1, #1
 80092de:	005b      	lsls	r3, r3, #1
 80092e0:	e7c8      	b.n	8009274 <__lshift+0x1c>
 80092e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80092e6:	3201      	adds	r2, #1
 80092e8:	e7ce      	b.n	8009288 <__lshift+0x30>
 80092ea:	3b04      	subs	r3, #4
 80092ec:	f851 2b04 	ldr.w	r2, [r1], #4
 80092f0:	f843 2f04 	str.w	r2, [r3, #4]!
 80092f4:	458e      	cmp	lr, r1
 80092f6:	d8f9      	bhi.n	80092ec <__lshift+0x94>
 80092f8:	e7e6      	b.n	80092c8 <__lshift+0x70>

080092fa <__mcmp>:
 80092fa:	6903      	ldr	r3, [r0, #16]
 80092fc:	690a      	ldr	r2, [r1, #16]
 80092fe:	1a9b      	subs	r3, r3, r2
 8009300:	b530      	push	{r4, r5, lr}
 8009302:	d10c      	bne.n	800931e <__mcmp+0x24>
 8009304:	0092      	lsls	r2, r2, #2
 8009306:	3014      	adds	r0, #20
 8009308:	3114      	adds	r1, #20
 800930a:	1884      	adds	r4, r0, r2
 800930c:	4411      	add	r1, r2
 800930e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009312:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009316:	4295      	cmp	r5, r2
 8009318:	d003      	beq.n	8009322 <__mcmp+0x28>
 800931a:	d305      	bcc.n	8009328 <__mcmp+0x2e>
 800931c:	2301      	movs	r3, #1
 800931e:	4618      	mov	r0, r3
 8009320:	bd30      	pop	{r4, r5, pc}
 8009322:	42a0      	cmp	r0, r4
 8009324:	d3f3      	bcc.n	800930e <__mcmp+0x14>
 8009326:	e7fa      	b.n	800931e <__mcmp+0x24>
 8009328:	f04f 33ff 	mov.w	r3, #4294967295
 800932c:	e7f7      	b.n	800931e <__mcmp+0x24>

0800932e <__mdiff>:
 800932e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009332:	460d      	mov	r5, r1
 8009334:	4607      	mov	r7, r0
 8009336:	4611      	mov	r1, r2
 8009338:	4628      	mov	r0, r5
 800933a:	4614      	mov	r4, r2
 800933c:	f7ff ffdd 	bl	80092fa <__mcmp>
 8009340:	1e06      	subs	r6, r0, #0
 8009342:	d108      	bne.n	8009356 <__mdiff+0x28>
 8009344:	4631      	mov	r1, r6
 8009346:	4638      	mov	r0, r7
 8009348:	f7ff fdce 	bl	8008ee8 <_Balloc>
 800934c:	2301      	movs	r3, #1
 800934e:	6103      	str	r3, [r0, #16]
 8009350:	6146      	str	r6, [r0, #20]
 8009352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009356:	bfa4      	itt	ge
 8009358:	4623      	movge	r3, r4
 800935a:	462c      	movge	r4, r5
 800935c:	4638      	mov	r0, r7
 800935e:	6861      	ldr	r1, [r4, #4]
 8009360:	bfa6      	itte	ge
 8009362:	461d      	movge	r5, r3
 8009364:	2600      	movge	r6, #0
 8009366:	2601      	movlt	r6, #1
 8009368:	f7ff fdbe 	bl	8008ee8 <_Balloc>
 800936c:	692b      	ldr	r3, [r5, #16]
 800936e:	60c6      	str	r6, [r0, #12]
 8009370:	6926      	ldr	r6, [r4, #16]
 8009372:	f105 0914 	add.w	r9, r5, #20
 8009376:	f104 0214 	add.w	r2, r4, #20
 800937a:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800937e:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009382:	f100 0514 	add.w	r5, r0, #20
 8009386:	f04f 0c00 	mov.w	ip, #0
 800938a:	f852 ab04 	ldr.w	sl, [r2], #4
 800938e:	f859 4b04 	ldr.w	r4, [r9], #4
 8009392:	fa1c f18a 	uxtah	r1, ip, sl
 8009396:	b2a3      	uxth	r3, r4
 8009398:	1ac9      	subs	r1, r1, r3
 800939a:	0c23      	lsrs	r3, r4, #16
 800939c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80093a0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80093a4:	b289      	uxth	r1, r1
 80093a6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80093aa:	45c8      	cmp	r8, r9
 80093ac:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80093b0:	4696      	mov	lr, r2
 80093b2:	f845 3b04 	str.w	r3, [r5], #4
 80093b6:	d8e8      	bhi.n	800938a <__mdiff+0x5c>
 80093b8:	45be      	cmp	lr, r7
 80093ba:	d305      	bcc.n	80093c8 <__mdiff+0x9a>
 80093bc:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80093c0:	b18b      	cbz	r3, 80093e6 <__mdiff+0xb8>
 80093c2:	6106      	str	r6, [r0, #16]
 80093c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093c8:	f85e 1b04 	ldr.w	r1, [lr], #4
 80093cc:	fa1c f381 	uxtah	r3, ip, r1
 80093d0:	141a      	asrs	r2, r3, #16
 80093d2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80093d6:	b29b      	uxth	r3, r3
 80093d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80093dc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80093e0:	f845 3b04 	str.w	r3, [r5], #4
 80093e4:	e7e8      	b.n	80093b8 <__mdiff+0x8a>
 80093e6:	3e01      	subs	r6, #1
 80093e8:	e7e8      	b.n	80093bc <__mdiff+0x8e>

080093ea <__d2b>:
 80093ea:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80093ee:	460e      	mov	r6, r1
 80093f0:	2101      	movs	r1, #1
 80093f2:	ec59 8b10 	vmov	r8, r9, d0
 80093f6:	4615      	mov	r5, r2
 80093f8:	f7ff fd76 	bl	8008ee8 <_Balloc>
 80093fc:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009400:	4607      	mov	r7, r0
 8009402:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009406:	bb34      	cbnz	r4, 8009456 <__d2b+0x6c>
 8009408:	9301      	str	r3, [sp, #4]
 800940a:	f1b8 0f00 	cmp.w	r8, #0
 800940e:	d027      	beq.n	8009460 <__d2b+0x76>
 8009410:	a802      	add	r0, sp, #8
 8009412:	f840 8d08 	str.w	r8, [r0, #-8]!
 8009416:	f7ff fe0c 	bl	8009032 <__lo0bits>
 800941a:	9900      	ldr	r1, [sp, #0]
 800941c:	b1f0      	cbz	r0, 800945c <__d2b+0x72>
 800941e:	9a01      	ldr	r2, [sp, #4]
 8009420:	f1c0 0320 	rsb	r3, r0, #32
 8009424:	fa02 f303 	lsl.w	r3, r2, r3
 8009428:	430b      	orrs	r3, r1
 800942a:	40c2      	lsrs	r2, r0
 800942c:	617b      	str	r3, [r7, #20]
 800942e:	9201      	str	r2, [sp, #4]
 8009430:	9b01      	ldr	r3, [sp, #4]
 8009432:	61bb      	str	r3, [r7, #24]
 8009434:	2b00      	cmp	r3, #0
 8009436:	bf14      	ite	ne
 8009438:	2102      	movne	r1, #2
 800943a:	2101      	moveq	r1, #1
 800943c:	6139      	str	r1, [r7, #16]
 800943e:	b1c4      	cbz	r4, 8009472 <__d2b+0x88>
 8009440:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009444:	4404      	add	r4, r0
 8009446:	6034      	str	r4, [r6, #0]
 8009448:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800944c:	6028      	str	r0, [r5, #0]
 800944e:	4638      	mov	r0, r7
 8009450:	b003      	add	sp, #12
 8009452:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009456:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800945a:	e7d5      	b.n	8009408 <__d2b+0x1e>
 800945c:	6179      	str	r1, [r7, #20]
 800945e:	e7e7      	b.n	8009430 <__d2b+0x46>
 8009460:	a801      	add	r0, sp, #4
 8009462:	f7ff fde6 	bl	8009032 <__lo0bits>
 8009466:	9b01      	ldr	r3, [sp, #4]
 8009468:	617b      	str	r3, [r7, #20]
 800946a:	2101      	movs	r1, #1
 800946c:	6139      	str	r1, [r7, #16]
 800946e:	3020      	adds	r0, #32
 8009470:	e7e5      	b.n	800943e <__d2b+0x54>
 8009472:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009476:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800947a:	6030      	str	r0, [r6, #0]
 800947c:	6918      	ldr	r0, [r3, #16]
 800947e:	f7ff fdb9 	bl	8008ff4 <__hi0bits>
 8009482:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009486:	e7e1      	b.n	800944c <__d2b+0x62>

08009488 <_sbrk_r>:
 8009488:	b538      	push	{r3, r4, r5, lr}
 800948a:	4c06      	ldr	r4, [pc, #24]	; (80094a4 <_sbrk_r+0x1c>)
 800948c:	2300      	movs	r3, #0
 800948e:	4605      	mov	r5, r0
 8009490:	4608      	mov	r0, r1
 8009492:	6023      	str	r3, [r4, #0]
 8009494:	f7fc fc98 	bl	8005dc8 <_sbrk>
 8009498:	1c43      	adds	r3, r0, #1
 800949a:	d102      	bne.n	80094a2 <_sbrk_r+0x1a>
 800949c:	6823      	ldr	r3, [r4, #0]
 800949e:	b103      	cbz	r3, 80094a2 <_sbrk_r+0x1a>
 80094a0:	602b      	str	r3, [r5, #0]
 80094a2:	bd38      	pop	{r3, r4, r5, pc}
 80094a4:	200053b8 	.word	0x200053b8

080094a8 <__sread>:
 80094a8:	b510      	push	{r4, lr}
 80094aa:	460c      	mov	r4, r1
 80094ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094b0:	f000 fb54 	bl	8009b5c <_read_r>
 80094b4:	2800      	cmp	r0, #0
 80094b6:	bfab      	itete	ge
 80094b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80094ba:	89a3      	ldrhlt	r3, [r4, #12]
 80094bc:	181b      	addge	r3, r3, r0
 80094be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80094c2:	bfac      	ite	ge
 80094c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80094c6:	81a3      	strhlt	r3, [r4, #12]
 80094c8:	bd10      	pop	{r4, pc}

080094ca <__swrite>:
 80094ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094ce:	461f      	mov	r7, r3
 80094d0:	898b      	ldrh	r3, [r1, #12]
 80094d2:	05db      	lsls	r3, r3, #23
 80094d4:	4605      	mov	r5, r0
 80094d6:	460c      	mov	r4, r1
 80094d8:	4616      	mov	r6, r2
 80094da:	d505      	bpl.n	80094e8 <__swrite+0x1e>
 80094dc:	2302      	movs	r3, #2
 80094de:	2200      	movs	r2, #0
 80094e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094e4:	f000 fafc 	bl	8009ae0 <_lseek_r>
 80094e8:	89a3      	ldrh	r3, [r4, #12]
 80094ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80094f2:	81a3      	strh	r3, [r4, #12]
 80094f4:	4632      	mov	r2, r6
 80094f6:	463b      	mov	r3, r7
 80094f8:	4628      	mov	r0, r5
 80094fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094fe:	f000 b84b 	b.w	8009598 <_write_r>

08009502 <__sseek>:
 8009502:	b510      	push	{r4, lr}
 8009504:	460c      	mov	r4, r1
 8009506:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800950a:	f000 fae9 	bl	8009ae0 <_lseek_r>
 800950e:	1c43      	adds	r3, r0, #1
 8009510:	89a3      	ldrh	r3, [r4, #12]
 8009512:	bf15      	itete	ne
 8009514:	6560      	strne	r0, [r4, #84]	; 0x54
 8009516:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800951a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800951e:	81a3      	strheq	r3, [r4, #12]
 8009520:	bf18      	it	ne
 8009522:	81a3      	strhne	r3, [r4, #12]
 8009524:	bd10      	pop	{r4, pc}

08009526 <__sclose>:
 8009526:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800952a:	f000 b875 	b.w	8009618 <_close_r>

0800952e <__sprint_r>:
 800952e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009532:	6893      	ldr	r3, [r2, #8]
 8009534:	4680      	mov	r8, r0
 8009536:	460f      	mov	r7, r1
 8009538:	4614      	mov	r4, r2
 800953a:	b91b      	cbnz	r3, 8009544 <__sprint_r+0x16>
 800953c:	6053      	str	r3, [r2, #4]
 800953e:	4618      	mov	r0, r3
 8009540:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009544:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009546:	049d      	lsls	r5, r3, #18
 8009548:	d523      	bpl.n	8009592 <__sprint_r+0x64>
 800954a:	6815      	ldr	r5, [r2, #0]
 800954c:	68a0      	ldr	r0, [r4, #8]
 800954e:	3508      	adds	r5, #8
 8009550:	b920      	cbnz	r0, 800955c <__sprint_r+0x2e>
 8009552:	2300      	movs	r3, #0
 8009554:	60a3      	str	r3, [r4, #8]
 8009556:	6063      	str	r3, [r4, #4]
 8009558:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800955c:	f855 6c04 	ldr.w	r6, [r5, #-4]
 8009560:	f855 bc08 	ldr.w	fp, [r5, #-8]
 8009564:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8009568:	f04f 0900 	mov.w	r9, #0
 800956c:	45ca      	cmp	sl, r9
 800956e:	dc05      	bgt.n	800957c <__sprint_r+0x4e>
 8009570:	68a3      	ldr	r3, [r4, #8]
 8009572:	f026 0603 	bic.w	r6, r6, #3
 8009576:	1b9e      	subs	r6, r3, r6
 8009578:	60a6      	str	r6, [r4, #8]
 800957a:	e7e7      	b.n	800954c <__sprint_r+0x1e>
 800957c:	463a      	mov	r2, r7
 800957e:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8009582:	4640      	mov	r0, r8
 8009584:	f000 f905 	bl	8009792 <_fputwc_r>
 8009588:	1c43      	adds	r3, r0, #1
 800958a:	d0e2      	beq.n	8009552 <__sprint_r+0x24>
 800958c:	f109 0901 	add.w	r9, r9, #1
 8009590:	e7ec      	b.n	800956c <__sprint_r+0x3e>
 8009592:	f000 f939 	bl	8009808 <__sfvwrite_r>
 8009596:	e7dc      	b.n	8009552 <__sprint_r+0x24>

08009598 <_write_r>:
 8009598:	b538      	push	{r3, r4, r5, lr}
 800959a:	4c07      	ldr	r4, [pc, #28]	; (80095b8 <_write_r+0x20>)
 800959c:	4605      	mov	r5, r0
 800959e:	4608      	mov	r0, r1
 80095a0:	4611      	mov	r1, r2
 80095a2:	2200      	movs	r2, #0
 80095a4:	6022      	str	r2, [r4, #0]
 80095a6:	461a      	mov	r2, r3
 80095a8:	f7fc fbff 	bl	8005daa <_write>
 80095ac:	1c43      	adds	r3, r0, #1
 80095ae:	d102      	bne.n	80095b6 <_write_r+0x1e>
 80095b0:	6823      	ldr	r3, [r4, #0]
 80095b2:	b103      	cbz	r3, 80095b6 <_write_r+0x1e>
 80095b4:	602b      	str	r3, [r5, #0]
 80095b6:	bd38      	pop	{r3, r4, r5, pc}
 80095b8:	200053b8 	.word	0x200053b8

080095bc <_calloc_r>:
 80095bc:	b510      	push	{r4, lr}
 80095be:	4351      	muls	r1, r2
 80095c0:	f7ff fa78 	bl	8008ab4 <_malloc_r>
 80095c4:	4604      	mov	r4, r0
 80095c6:	b198      	cbz	r0, 80095f0 <_calloc_r+0x34>
 80095c8:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80095cc:	f022 0203 	bic.w	r2, r2, #3
 80095d0:	3a04      	subs	r2, #4
 80095d2:	2a24      	cmp	r2, #36	; 0x24
 80095d4:	d81b      	bhi.n	800960e <_calloc_r+0x52>
 80095d6:	2a13      	cmp	r2, #19
 80095d8:	d917      	bls.n	800960a <_calloc_r+0x4e>
 80095da:	2100      	movs	r1, #0
 80095dc:	2a1b      	cmp	r2, #27
 80095de:	6001      	str	r1, [r0, #0]
 80095e0:	6041      	str	r1, [r0, #4]
 80095e2:	d807      	bhi.n	80095f4 <_calloc_r+0x38>
 80095e4:	f100 0308 	add.w	r3, r0, #8
 80095e8:	2200      	movs	r2, #0
 80095ea:	601a      	str	r2, [r3, #0]
 80095ec:	605a      	str	r2, [r3, #4]
 80095ee:	609a      	str	r2, [r3, #8]
 80095f0:	4620      	mov	r0, r4
 80095f2:	bd10      	pop	{r4, pc}
 80095f4:	2a24      	cmp	r2, #36	; 0x24
 80095f6:	6081      	str	r1, [r0, #8]
 80095f8:	60c1      	str	r1, [r0, #12]
 80095fa:	bf11      	iteee	ne
 80095fc:	f100 0310 	addne.w	r3, r0, #16
 8009600:	6101      	streq	r1, [r0, #16]
 8009602:	f100 0318 	addeq.w	r3, r0, #24
 8009606:	6141      	streq	r1, [r0, #20]
 8009608:	e7ee      	b.n	80095e8 <_calloc_r+0x2c>
 800960a:	4603      	mov	r3, r0
 800960c:	e7ec      	b.n	80095e8 <_calloc_r+0x2c>
 800960e:	2100      	movs	r1, #0
 8009610:	f7fc ff8d 	bl	800652e <memset>
 8009614:	e7ec      	b.n	80095f0 <_calloc_r+0x34>
	...

08009618 <_close_r>:
 8009618:	b538      	push	{r3, r4, r5, lr}
 800961a:	4c06      	ldr	r4, [pc, #24]	; (8009634 <_close_r+0x1c>)
 800961c:	2300      	movs	r3, #0
 800961e:	4605      	mov	r5, r0
 8009620:	4608      	mov	r0, r1
 8009622:	6023      	str	r3, [r4, #0]
 8009624:	f7fc fbee 	bl	8005e04 <_close>
 8009628:	1c43      	adds	r3, r0, #1
 800962a:	d102      	bne.n	8009632 <_close_r+0x1a>
 800962c:	6823      	ldr	r3, [r4, #0]
 800962e:	b103      	cbz	r3, 8009632 <_close_r+0x1a>
 8009630:	602b      	str	r3, [r5, #0]
 8009632:	bd38      	pop	{r3, r4, r5, pc}
 8009634:	200053b8 	.word	0x200053b8

08009638 <_fclose_r>:
 8009638:	b570      	push	{r4, r5, r6, lr}
 800963a:	4605      	mov	r5, r0
 800963c:	460c      	mov	r4, r1
 800963e:	b911      	cbnz	r1, 8009646 <_fclose_r+0xe>
 8009640:	2600      	movs	r6, #0
 8009642:	4630      	mov	r0, r6
 8009644:	bd70      	pop	{r4, r5, r6, pc}
 8009646:	b118      	cbz	r0, 8009650 <_fclose_r+0x18>
 8009648:	6983      	ldr	r3, [r0, #24]
 800964a:	b90b      	cbnz	r3, 8009650 <_fclose_r+0x18>
 800964c:	f7fe fffc 	bl	8008648 <__sinit>
 8009650:	4b2c      	ldr	r3, [pc, #176]	; (8009704 <_fclose_r+0xcc>)
 8009652:	429c      	cmp	r4, r3
 8009654:	d114      	bne.n	8009680 <_fclose_r+0x48>
 8009656:	686c      	ldr	r4, [r5, #4]
 8009658:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800965a:	07d8      	lsls	r0, r3, #31
 800965c:	d405      	bmi.n	800966a <_fclose_r+0x32>
 800965e:	89a3      	ldrh	r3, [r4, #12]
 8009660:	0599      	lsls	r1, r3, #22
 8009662:	d402      	bmi.n	800966a <_fclose_r+0x32>
 8009664:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009666:	f7ff f9af 	bl	80089c8 <__retarget_lock_acquire_recursive>
 800966a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800966e:	b98b      	cbnz	r3, 8009694 <_fclose_r+0x5c>
 8009670:	6e66      	ldr	r6, [r4, #100]	; 0x64
 8009672:	f016 0601 	ands.w	r6, r6, #1
 8009676:	d1e3      	bne.n	8009640 <_fclose_r+0x8>
 8009678:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800967a:	f7ff f9a6 	bl	80089ca <__retarget_lock_release_recursive>
 800967e:	e7e0      	b.n	8009642 <_fclose_r+0xa>
 8009680:	4b21      	ldr	r3, [pc, #132]	; (8009708 <_fclose_r+0xd0>)
 8009682:	429c      	cmp	r4, r3
 8009684:	d101      	bne.n	800968a <_fclose_r+0x52>
 8009686:	68ac      	ldr	r4, [r5, #8]
 8009688:	e7e6      	b.n	8009658 <_fclose_r+0x20>
 800968a:	4b20      	ldr	r3, [pc, #128]	; (800970c <_fclose_r+0xd4>)
 800968c:	429c      	cmp	r4, r3
 800968e:	bf08      	it	eq
 8009690:	68ec      	ldreq	r4, [r5, #12]
 8009692:	e7e1      	b.n	8009658 <_fclose_r+0x20>
 8009694:	4621      	mov	r1, r4
 8009696:	4628      	mov	r0, r5
 8009698:	f7fe feb0 	bl	80083fc <__sflush_r>
 800969c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800969e:	4606      	mov	r6, r0
 80096a0:	b133      	cbz	r3, 80096b0 <_fclose_r+0x78>
 80096a2:	6a21      	ldr	r1, [r4, #32]
 80096a4:	4628      	mov	r0, r5
 80096a6:	4798      	blx	r3
 80096a8:	2800      	cmp	r0, #0
 80096aa:	bfb8      	it	lt
 80096ac:	f04f 36ff 	movlt.w	r6, #4294967295
 80096b0:	89a3      	ldrh	r3, [r4, #12]
 80096b2:	061a      	lsls	r2, r3, #24
 80096b4:	d503      	bpl.n	80096be <_fclose_r+0x86>
 80096b6:	6921      	ldr	r1, [r4, #16]
 80096b8:	4628      	mov	r0, r5
 80096ba:	f7ff f89b 	bl	80087f4 <_free_r>
 80096be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80096c0:	b141      	cbz	r1, 80096d4 <_fclose_r+0x9c>
 80096c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80096c6:	4299      	cmp	r1, r3
 80096c8:	d002      	beq.n	80096d0 <_fclose_r+0x98>
 80096ca:	4628      	mov	r0, r5
 80096cc:	f7ff f892 	bl	80087f4 <_free_r>
 80096d0:	2300      	movs	r3, #0
 80096d2:	6363      	str	r3, [r4, #52]	; 0x34
 80096d4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80096d6:	b121      	cbz	r1, 80096e2 <_fclose_r+0xaa>
 80096d8:	4628      	mov	r0, r5
 80096da:	f7ff f88b 	bl	80087f4 <_free_r>
 80096de:	2300      	movs	r3, #0
 80096e0:	64a3      	str	r3, [r4, #72]	; 0x48
 80096e2:	f7fe ff99 	bl	8008618 <__sfp_lock_acquire>
 80096e6:	2300      	movs	r3, #0
 80096e8:	81a3      	strh	r3, [r4, #12]
 80096ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80096ec:	07db      	lsls	r3, r3, #31
 80096ee:	d402      	bmi.n	80096f6 <_fclose_r+0xbe>
 80096f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096f2:	f7ff f96a 	bl	80089ca <__retarget_lock_release_recursive>
 80096f6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096f8:	f7ff f965 	bl	80089c6 <__retarget_lock_close_recursive>
 80096fc:	f7fe ff92 	bl	8008624 <__sfp_lock_release>
 8009700:	e79f      	b.n	8009642 <_fclose_r+0xa>
 8009702:	bf00      	nop
 8009704:	0800a100 	.word	0x0800a100
 8009708:	0800a120 	.word	0x0800a120
 800970c:	0800a0e0 	.word	0x0800a0e0

08009710 <__fputwc>:
 8009710:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009714:	4680      	mov	r8, r0
 8009716:	460e      	mov	r6, r1
 8009718:	4614      	mov	r4, r2
 800971a:	f000 f9d3 	bl	8009ac4 <__locale_mb_cur_max>
 800971e:	2801      	cmp	r0, #1
 8009720:	d11c      	bne.n	800975c <__fputwc+0x4c>
 8009722:	1e73      	subs	r3, r6, #1
 8009724:	2bfe      	cmp	r3, #254	; 0xfe
 8009726:	d819      	bhi.n	800975c <__fputwc+0x4c>
 8009728:	f88d 6004 	strb.w	r6, [sp, #4]
 800972c:	4605      	mov	r5, r0
 800972e:	2700      	movs	r7, #0
 8009730:	f10d 0904 	add.w	r9, sp, #4
 8009734:	42af      	cmp	r7, r5
 8009736:	d020      	beq.n	800977a <__fputwc+0x6a>
 8009738:	68a3      	ldr	r3, [r4, #8]
 800973a:	f817 1009 	ldrb.w	r1, [r7, r9]
 800973e:	3b01      	subs	r3, #1
 8009740:	2b00      	cmp	r3, #0
 8009742:	60a3      	str	r3, [r4, #8]
 8009744:	da04      	bge.n	8009750 <__fputwc+0x40>
 8009746:	69a2      	ldr	r2, [r4, #24]
 8009748:	4293      	cmp	r3, r2
 800974a:	db1a      	blt.n	8009782 <__fputwc+0x72>
 800974c:	290a      	cmp	r1, #10
 800974e:	d018      	beq.n	8009782 <__fputwc+0x72>
 8009750:	6823      	ldr	r3, [r4, #0]
 8009752:	1c5a      	adds	r2, r3, #1
 8009754:	6022      	str	r2, [r4, #0]
 8009756:	7019      	strb	r1, [r3, #0]
 8009758:	3701      	adds	r7, #1
 800975a:	e7eb      	b.n	8009734 <__fputwc+0x24>
 800975c:	4632      	mov	r2, r6
 800975e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8009762:	a901      	add	r1, sp, #4
 8009764:	4640      	mov	r0, r8
 8009766:	f000 fbe9 	bl	8009f3c <_wcrtomb_r>
 800976a:	1c42      	adds	r2, r0, #1
 800976c:	4605      	mov	r5, r0
 800976e:	d1de      	bne.n	800972e <__fputwc+0x1e>
 8009770:	89a3      	ldrh	r3, [r4, #12]
 8009772:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009776:	81a3      	strh	r3, [r4, #12]
 8009778:	4606      	mov	r6, r0
 800977a:	4630      	mov	r0, r6
 800977c:	b003      	add	sp, #12
 800977e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009782:	4622      	mov	r2, r4
 8009784:	4640      	mov	r0, r8
 8009786:	f000 fb7b 	bl	8009e80 <__swbuf_r>
 800978a:	1c43      	adds	r3, r0, #1
 800978c:	d1e4      	bne.n	8009758 <__fputwc+0x48>
 800978e:	4606      	mov	r6, r0
 8009790:	e7f3      	b.n	800977a <__fputwc+0x6a>

08009792 <_fputwc_r>:
 8009792:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8009794:	07db      	lsls	r3, r3, #31
 8009796:	b570      	push	{r4, r5, r6, lr}
 8009798:	4605      	mov	r5, r0
 800979a:	460e      	mov	r6, r1
 800979c:	4614      	mov	r4, r2
 800979e:	d405      	bmi.n	80097ac <_fputwc_r+0x1a>
 80097a0:	8993      	ldrh	r3, [r2, #12]
 80097a2:	0598      	lsls	r0, r3, #22
 80097a4:	d402      	bmi.n	80097ac <_fputwc_r+0x1a>
 80097a6:	6d90      	ldr	r0, [r2, #88]	; 0x58
 80097a8:	f7ff f90e 	bl	80089c8 <__retarget_lock_acquire_recursive>
 80097ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097b0:	0499      	lsls	r1, r3, #18
 80097b2:	d406      	bmi.n	80097c2 <_fputwc_r+0x30>
 80097b4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80097b8:	81a3      	strh	r3, [r4, #12]
 80097ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80097bc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80097c0:	6663      	str	r3, [r4, #100]	; 0x64
 80097c2:	4622      	mov	r2, r4
 80097c4:	4628      	mov	r0, r5
 80097c6:	4631      	mov	r1, r6
 80097c8:	f7ff ffa2 	bl	8009710 <__fputwc>
 80097cc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80097ce:	07da      	lsls	r2, r3, #31
 80097d0:	4605      	mov	r5, r0
 80097d2:	d405      	bmi.n	80097e0 <_fputwc_r+0x4e>
 80097d4:	89a3      	ldrh	r3, [r4, #12]
 80097d6:	059b      	lsls	r3, r3, #22
 80097d8:	d402      	bmi.n	80097e0 <_fputwc_r+0x4e>
 80097da:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097dc:	f7ff f8f5 	bl	80089ca <__retarget_lock_release_recursive>
 80097e0:	4628      	mov	r0, r5
 80097e2:	bd70      	pop	{r4, r5, r6, pc}

080097e4 <_fstat_r>:
 80097e4:	b538      	push	{r3, r4, r5, lr}
 80097e6:	4c07      	ldr	r4, [pc, #28]	; (8009804 <_fstat_r+0x20>)
 80097e8:	2300      	movs	r3, #0
 80097ea:	4605      	mov	r5, r0
 80097ec:	4608      	mov	r0, r1
 80097ee:	4611      	mov	r1, r2
 80097f0:	6023      	str	r3, [r4, #0]
 80097f2:	f7fc fb0a 	bl	8005e0a <_fstat>
 80097f6:	1c43      	adds	r3, r0, #1
 80097f8:	d102      	bne.n	8009800 <_fstat_r+0x1c>
 80097fa:	6823      	ldr	r3, [r4, #0]
 80097fc:	b103      	cbz	r3, 8009800 <_fstat_r+0x1c>
 80097fe:	602b      	str	r3, [r5, #0]
 8009800:	bd38      	pop	{r3, r4, r5, pc}
 8009802:	bf00      	nop
 8009804:	200053b8 	.word	0x200053b8

08009808 <__sfvwrite_r>:
 8009808:	6893      	ldr	r3, [r2, #8]
 800980a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800980e:	4607      	mov	r7, r0
 8009810:	460c      	mov	r4, r1
 8009812:	4690      	mov	r8, r2
 8009814:	b91b      	cbnz	r3, 800981e <__sfvwrite_r+0x16>
 8009816:	2000      	movs	r0, #0
 8009818:	b003      	add	sp, #12
 800981a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800981e:	898b      	ldrh	r3, [r1, #12]
 8009820:	0718      	lsls	r0, r3, #28
 8009822:	d526      	bpl.n	8009872 <__sfvwrite_r+0x6a>
 8009824:	690b      	ldr	r3, [r1, #16]
 8009826:	b323      	cbz	r3, 8009872 <__sfvwrite_r+0x6a>
 8009828:	89a3      	ldrh	r3, [r4, #12]
 800982a:	f8d8 6000 	ldr.w	r6, [r8]
 800982e:	f013 0902 	ands.w	r9, r3, #2
 8009832:	d02d      	beq.n	8009890 <__sfvwrite_r+0x88>
 8009834:	f04f 0a00 	mov.w	sl, #0
 8009838:	f8df b264 	ldr.w	fp, [pc, #612]	; 8009aa0 <__sfvwrite_r+0x298>
 800983c:	46d1      	mov	r9, sl
 800983e:	f1b9 0f00 	cmp.w	r9, #0
 8009842:	d01f      	beq.n	8009884 <__sfvwrite_r+0x7c>
 8009844:	45d9      	cmp	r9, fp
 8009846:	464b      	mov	r3, r9
 8009848:	4652      	mov	r2, sl
 800984a:	bf28      	it	cs
 800984c:	465b      	movcs	r3, fp
 800984e:	6a21      	ldr	r1, [r4, #32]
 8009850:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8009852:	4638      	mov	r0, r7
 8009854:	47a8      	blx	r5
 8009856:	2800      	cmp	r0, #0
 8009858:	f340 8089 	ble.w	800996e <__sfvwrite_r+0x166>
 800985c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009860:	4482      	add	sl, r0
 8009862:	eba9 0900 	sub.w	r9, r9, r0
 8009866:	1a18      	subs	r0, r3, r0
 8009868:	f8c8 0008 	str.w	r0, [r8, #8]
 800986c:	2800      	cmp	r0, #0
 800986e:	d1e6      	bne.n	800983e <__sfvwrite_r+0x36>
 8009870:	e7d1      	b.n	8009816 <__sfvwrite_r+0xe>
 8009872:	4621      	mov	r1, r4
 8009874:	4638      	mov	r0, r7
 8009876:	f7fd fef7 	bl	8007668 <__swsetup_r>
 800987a:	2800      	cmp	r0, #0
 800987c:	d0d4      	beq.n	8009828 <__sfvwrite_r+0x20>
 800987e:	f04f 30ff 	mov.w	r0, #4294967295
 8009882:	e7c9      	b.n	8009818 <__sfvwrite_r+0x10>
 8009884:	f8d6 a000 	ldr.w	sl, [r6]
 8009888:	f8d6 9004 	ldr.w	r9, [r6, #4]
 800988c:	3608      	adds	r6, #8
 800988e:	e7d6      	b.n	800983e <__sfvwrite_r+0x36>
 8009890:	f013 0301 	ands.w	r3, r3, #1
 8009894:	d043      	beq.n	800991e <__sfvwrite_r+0x116>
 8009896:	4648      	mov	r0, r9
 8009898:	46ca      	mov	sl, r9
 800989a:	46cb      	mov	fp, r9
 800989c:	f1bb 0f00 	cmp.w	fp, #0
 80098a0:	f000 80d9 	beq.w	8009a56 <__sfvwrite_r+0x24e>
 80098a4:	b950      	cbnz	r0, 80098bc <__sfvwrite_r+0xb4>
 80098a6:	465a      	mov	r2, fp
 80098a8:	210a      	movs	r1, #10
 80098aa:	4650      	mov	r0, sl
 80098ac:	f7f6 fc90 	bl	80001d0 <memchr>
 80098b0:	2800      	cmp	r0, #0
 80098b2:	f000 80d5 	beq.w	8009a60 <__sfvwrite_r+0x258>
 80098b6:	3001      	adds	r0, #1
 80098b8:	eba0 090a 	sub.w	r9, r0, sl
 80098bc:	6820      	ldr	r0, [r4, #0]
 80098be:	6921      	ldr	r1, [r4, #16]
 80098c0:	6962      	ldr	r2, [r4, #20]
 80098c2:	45d9      	cmp	r9, fp
 80098c4:	464b      	mov	r3, r9
 80098c6:	bf28      	it	cs
 80098c8:	465b      	movcs	r3, fp
 80098ca:	4288      	cmp	r0, r1
 80098cc:	f240 80cb 	bls.w	8009a66 <__sfvwrite_r+0x25e>
 80098d0:	68a5      	ldr	r5, [r4, #8]
 80098d2:	4415      	add	r5, r2
 80098d4:	42ab      	cmp	r3, r5
 80098d6:	f340 80c6 	ble.w	8009a66 <__sfvwrite_r+0x25e>
 80098da:	4651      	mov	r1, sl
 80098dc:	462a      	mov	r2, r5
 80098de:	f000 f923 	bl	8009b28 <memmove>
 80098e2:	6823      	ldr	r3, [r4, #0]
 80098e4:	442b      	add	r3, r5
 80098e6:	6023      	str	r3, [r4, #0]
 80098e8:	4621      	mov	r1, r4
 80098ea:	4638      	mov	r0, r7
 80098ec:	f7fe fe18 	bl	8008520 <_fflush_r>
 80098f0:	2800      	cmp	r0, #0
 80098f2:	d13c      	bne.n	800996e <__sfvwrite_r+0x166>
 80098f4:	ebb9 0905 	subs.w	r9, r9, r5
 80098f8:	f040 80cf 	bne.w	8009a9a <__sfvwrite_r+0x292>
 80098fc:	4621      	mov	r1, r4
 80098fe:	4638      	mov	r0, r7
 8009900:	f7fe fe0e 	bl	8008520 <_fflush_r>
 8009904:	2800      	cmp	r0, #0
 8009906:	d132      	bne.n	800996e <__sfvwrite_r+0x166>
 8009908:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800990c:	44aa      	add	sl, r5
 800990e:	ebab 0b05 	sub.w	fp, fp, r5
 8009912:	1b5d      	subs	r5, r3, r5
 8009914:	f8c8 5008 	str.w	r5, [r8, #8]
 8009918:	2d00      	cmp	r5, #0
 800991a:	d1bf      	bne.n	800989c <__sfvwrite_r+0x94>
 800991c:	e77b      	b.n	8009816 <__sfvwrite_r+0xe>
 800991e:	4699      	mov	r9, r3
 8009920:	469a      	mov	sl, r3
 8009922:	f1ba 0f00 	cmp.w	sl, #0
 8009926:	d027      	beq.n	8009978 <__sfvwrite_r+0x170>
 8009928:	89a2      	ldrh	r2, [r4, #12]
 800992a:	68a5      	ldr	r5, [r4, #8]
 800992c:	0591      	lsls	r1, r2, #22
 800992e:	d565      	bpl.n	80099fc <__sfvwrite_r+0x1f4>
 8009930:	45aa      	cmp	sl, r5
 8009932:	d33b      	bcc.n	80099ac <__sfvwrite_r+0x1a4>
 8009934:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009938:	d036      	beq.n	80099a8 <__sfvwrite_r+0x1a0>
 800993a:	6921      	ldr	r1, [r4, #16]
 800993c:	6823      	ldr	r3, [r4, #0]
 800993e:	1a5b      	subs	r3, r3, r1
 8009940:	9301      	str	r3, [sp, #4]
 8009942:	6963      	ldr	r3, [r4, #20]
 8009944:	2002      	movs	r0, #2
 8009946:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800994a:	fb93 fbf0 	sdiv	fp, r3, r0
 800994e:	9b01      	ldr	r3, [sp, #4]
 8009950:	1c58      	adds	r0, r3, #1
 8009952:	4450      	add	r0, sl
 8009954:	4583      	cmp	fp, r0
 8009956:	bf38      	it	cc
 8009958:	4683      	movcc	fp, r0
 800995a:	0553      	lsls	r3, r2, #21
 800995c:	d53e      	bpl.n	80099dc <__sfvwrite_r+0x1d4>
 800995e:	4659      	mov	r1, fp
 8009960:	4638      	mov	r0, r7
 8009962:	f7ff f8a7 	bl	8008ab4 <_malloc_r>
 8009966:	4605      	mov	r5, r0
 8009968:	b950      	cbnz	r0, 8009980 <__sfvwrite_r+0x178>
 800996a:	230c      	movs	r3, #12
 800996c:	603b      	str	r3, [r7, #0]
 800996e:	89a3      	ldrh	r3, [r4, #12]
 8009970:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009974:	81a3      	strh	r3, [r4, #12]
 8009976:	e782      	b.n	800987e <__sfvwrite_r+0x76>
 8009978:	e896 0600 	ldmia.w	r6, {r9, sl}
 800997c:	3608      	adds	r6, #8
 800997e:	e7d0      	b.n	8009922 <__sfvwrite_r+0x11a>
 8009980:	9a01      	ldr	r2, [sp, #4]
 8009982:	6921      	ldr	r1, [r4, #16]
 8009984:	f7fc fdc8 	bl	8006518 <memcpy>
 8009988:	89a2      	ldrh	r2, [r4, #12]
 800998a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800998e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009992:	81a2      	strh	r2, [r4, #12]
 8009994:	9b01      	ldr	r3, [sp, #4]
 8009996:	6125      	str	r5, [r4, #16]
 8009998:	441d      	add	r5, r3
 800999a:	ebab 0303 	sub.w	r3, fp, r3
 800999e:	6025      	str	r5, [r4, #0]
 80099a0:	f8c4 b014 	str.w	fp, [r4, #20]
 80099a4:	4655      	mov	r5, sl
 80099a6:	60a3      	str	r3, [r4, #8]
 80099a8:	45aa      	cmp	sl, r5
 80099aa:	d200      	bcs.n	80099ae <__sfvwrite_r+0x1a6>
 80099ac:	4655      	mov	r5, sl
 80099ae:	462a      	mov	r2, r5
 80099b0:	4649      	mov	r1, r9
 80099b2:	6820      	ldr	r0, [r4, #0]
 80099b4:	f000 f8b8 	bl	8009b28 <memmove>
 80099b8:	68a3      	ldr	r3, [r4, #8]
 80099ba:	1b5b      	subs	r3, r3, r5
 80099bc:	60a3      	str	r3, [r4, #8]
 80099be:	6823      	ldr	r3, [r4, #0]
 80099c0:	441d      	add	r5, r3
 80099c2:	6025      	str	r5, [r4, #0]
 80099c4:	4655      	mov	r5, sl
 80099c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80099ca:	44a9      	add	r9, r5
 80099cc:	ebaa 0a05 	sub.w	sl, sl, r5
 80099d0:	1b5d      	subs	r5, r3, r5
 80099d2:	f8c8 5008 	str.w	r5, [r8, #8]
 80099d6:	2d00      	cmp	r5, #0
 80099d8:	d1a3      	bne.n	8009922 <__sfvwrite_r+0x11a>
 80099da:	e71c      	b.n	8009816 <__sfvwrite_r+0xe>
 80099dc:	465a      	mov	r2, fp
 80099de:	4638      	mov	r0, r7
 80099e0:	f000 f8ce 	bl	8009b80 <_realloc_r>
 80099e4:	4605      	mov	r5, r0
 80099e6:	2800      	cmp	r0, #0
 80099e8:	d1d4      	bne.n	8009994 <__sfvwrite_r+0x18c>
 80099ea:	6921      	ldr	r1, [r4, #16]
 80099ec:	4638      	mov	r0, r7
 80099ee:	f7fe ff01 	bl	80087f4 <_free_r>
 80099f2:	89a3      	ldrh	r3, [r4, #12]
 80099f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80099f8:	81a3      	strh	r3, [r4, #12]
 80099fa:	e7b6      	b.n	800996a <__sfvwrite_r+0x162>
 80099fc:	6820      	ldr	r0, [r4, #0]
 80099fe:	6923      	ldr	r3, [r4, #16]
 8009a00:	4298      	cmp	r0, r3
 8009a02:	d802      	bhi.n	8009a0a <__sfvwrite_r+0x202>
 8009a04:	6962      	ldr	r2, [r4, #20]
 8009a06:	4592      	cmp	sl, r2
 8009a08:	d215      	bcs.n	8009a36 <__sfvwrite_r+0x22e>
 8009a0a:	4555      	cmp	r5, sl
 8009a0c:	bf28      	it	cs
 8009a0e:	4655      	movcs	r5, sl
 8009a10:	462a      	mov	r2, r5
 8009a12:	4649      	mov	r1, r9
 8009a14:	f000 f888 	bl	8009b28 <memmove>
 8009a18:	68a3      	ldr	r3, [r4, #8]
 8009a1a:	6822      	ldr	r2, [r4, #0]
 8009a1c:	1b5b      	subs	r3, r3, r5
 8009a1e:	442a      	add	r2, r5
 8009a20:	60a3      	str	r3, [r4, #8]
 8009a22:	6022      	str	r2, [r4, #0]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d1ce      	bne.n	80099c6 <__sfvwrite_r+0x1be>
 8009a28:	4621      	mov	r1, r4
 8009a2a:	4638      	mov	r0, r7
 8009a2c:	f7fe fd78 	bl	8008520 <_fflush_r>
 8009a30:	2800      	cmp	r0, #0
 8009a32:	d0c8      	beq.n	80099c6 <__sfvwrite_r+0x1be>
 8009a34:	e79b      	b.n	800996e <__sfvwrite_r+0x166>
 8009a36:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8009a3a:	4553      	cmp	r3, sl
 8009a3c:	bf28      	it	cs
 8009a3e:	4653      	movcs	r3, sl
 8009a40:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8009a42:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a46:	6a21      	ldr	r1, [r4, #32]
 8009a48:	4353      	muls	r3, r2
 8009a4a:	4638      	mov	r0, r7
 8009a4c:	464a      	mov	r2, r9
 8009a4e:	47a8      	blx	r5
 8009a50:	1e05      	subs	r5, r0, #0
 8009a52:	dcb8      	bgt.n	80099c6 <__sfvwrite_r+0x1be>
 8009a54:	e78b      	b.n	800996e <__sfvwrite_r+0x166>
 8009a56:	e896 0c00 	ldmia.w	r6, {sl, fp}
 8009a5a:	2000      	movs	r0, #0
 8009a5c:	3608      	adds	r6, #8
 8009a5e:	e71d      	b.n	800989c <__sfvwrite_r+0x94>
 8009a60:	f10b 0901 	add.w	r9, fp, #1
 8009a64:	e72a      	b.n	80098bc <__sfvwrite_r+0xb4>
 8009a66:	4293      	cmp	r3, r2
 8009a68:	db09      	blt.n	8009a7e <__sfvwrite_r+0x276>
 8009a6a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8009a6c:	6a21      	ldr	r1, [r4, #32]
 8009a6e:	4613      	mov	r3, r2
 8009a70:	4638      	mov	r0, r7
 8009a72:	4652      	mov	r2, sl
 8009a74:	47a8      	blx	r5
 8009a76:	1e05      	subs	r5, r0, #0
 8009a78:	f73f af3c 	bgt.w	80098f4 <__sfvwrite_r+0xec>
 8009a7c:	e777      	b.n	800996e <__sfvwrite_r+0x166>
 8009a7e:	461a      	mov	r2, r3
 8009a80:	4651      	mov	r1, sl
 8009a82:	9301      	str	r3, [sp, #4]
 8009a84:	f000 f850 	bl	8009b28 <memmove>
 8009a88:	9b01      	ldr	r3, [sp, #4]
 8009a8a:	68a2      	ldr	r2, [r4, #8]
 8009a8c:	1ad2      	subs	r2, r2, r3
 8009a8e:	60a2      	str	r2, [r4, #8]
 8009a90:	6822      	ldr	r2, [r4, #0]
 8009a92:	441a      	add	r2, r3
 8009a94:	6022      	str	r2, [r4, #0]
 8009a96:	461d      	mov	r5, r3
 8009a98:	e72c      	b.n	80098f4 <__sfvwrite_r+0xec>
 8009a9a:	2001      	movs	r0, #1
 8009a9c:	e734      	b.n	8009908 <__sfvwrite_r+0x100>
 8009a9e:	bf00      	nop
 8009aa0:	7ffffc00 	.word	0x7ffffc00

08009aa4 <_isatty_r>:
 8009aa4:	b538      	push	{r3, r4, r5, lr}
 8009aa6:	4c06      	ldr	r4, [pc, #24]	; (8009ac0 <_isatty_r+0x1c>)
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	4605      	mov	r5, r0
 8009aac:	4608      	mov	r0, r1
 8009aae:	6023      	str	r3, [r4, #0]
 8009ab0:	f7fc f9b0 	bl	8005e14 <_isatty>
 8009ab4:	1c43      	adds	r3, r0, #1
 8009ab6:	d102      	bne.n	8009abe <_isatty_r+0x1a>
 8009ab8:	6823      	ldr	r3, [r4, #0]
 8009aba:	b103      	cbz	r3, 8009abe <_isatty_r+0x1a>
 8009abc:	602b      	str	r3, [r5, #0]
 8009abe:	bd38      	pop	{r3, r4, r5, pc}
 8009ac0:	200053b8 	.word	0x200053b8

08009ac4 <__locale_mb_cur_max>:
 8009ac4:	4b04      	ldr	r3, [pc, #16]	; (8009ad8 <__locale_mb_cur_max+0x14>)
 8009ac6:	4a05      	ldr	r2, [pc, #20]	; (8009adc <__locale_mb_cur_max+0x18>)
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	6a1b      	ldr	r3, [r3, #32]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	bf08      	it	eq
 8009ad0:	4613      	moveq	r3, r2
 8009ad2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8009ad6:	4770      	bx	lr
 8009ad8:	20000010 	.word	0x20000010
 8009adc:	20000514 	.word	0x20000514

08009ae0 <_lseek_r>:
 8009ae0:	b538      	push	{r3, r4, r5, lr}
 8009ae2:	4c07      	ldr	r4, [pc, #28]	; (8009b00 <_lseek_r+0x20>)
 8009ae4:	4605      	mov	r5, r0
 8009ae6:	4608      	mov	r0, r1
 8009ae8:	4611      	mov	r1, r2
 8009aea:	2200      	movs	r2, #0
 8009aec:	6022      	str	r2, [r4, #0]
 8009aee:	461a      	mov	r2, r3
 8009af0:	f7fc f992 	bl	8005e18 <_lseek>
 8009af4:	1c43      	adds	r3, r0, #1
 8009af6:	d102      	bne.n	8009afe <_lseek_r+0x1e>
 8009af8:	6823      	ldr	r3, [r4, #0]
 8009afa:	b103      	cbz	r3, 8009afe <_lseek_r+0x1e>
 8009afc:	602b      	str	r3, [r5, #0]
 8009afe:	bd38      	pop	{r3, r4, r5, pc}
 8009b00:	200053b8 	.word	0x200053b8

08009b04 <__ascii_mbtowc>:
 8009b04:	b082      	sub	sp, #8
 8009b06:	b901      	cbnz	r1, 8009b0a <__ascii_mbtowc+0x6>
 8009b08:	a901      	add	r1, sp, #4
 8009b0a:	b142      	cbz	r2, 8009b1e <__ascii_mbtowc+0x1a>
 8009b0c:	b14b      	cbz	r3, 8009b22 <__ascii_mbtowc+0x1e>
 8009b0e:	7813      	ldrb	r3, [r2, #0]
 8009b10:	600b      	str	r3, [r1, #0]
 8009b12:	7812      	ldrb	r2, [r2, #0]
 8009b14:	1c10      	adds	r0, r2, #0
 8009b16:	bf18      	it	ne
 8009b18:	2001      	movne	r0, #1
 8009b1a:	b002      	add	sp, #8
 8009b1c:	4770      	bx	lr
 8009b1e:	4610      	mov	r0, r2
 8009b20:	e7fb      	b.n	8009b1a <__ascii_mbtowc+0x16>
 8009b22:	f06f 0001 	mvn.w	r0, #1
 8009b26:	e7f8      	b.n	8009b1a <__ascii_mbtowc+0x16>

08009b28 <memmove>:
 8009b28:	4288      	cmp	r0, r1
 8009b2a:	b510      	push	{r4, lr}
 8009b2c:	eb01 0302 	add.w	r3, r1, r2
 8009b30:	d803      	bhi.n	8009b3a <memmove+0x12>
 8009b32:	1e42      	subs	r2, r0, #1
 8009b34:	4299      	cmp	r1, r3
 8009b36:	d10c      	bne.n	8009b52 <memmove+0x2a>
 8009b38:	bd10      	pop	{r4, pc}
 8009b3a:	4298      	cmp	r0, r3
 8009b3c:	d2f9      	bcs.n	8009b32 <memmove+0xa>
 8009b3e:	1881      	adds	r1, r0, r2
 8009b40:	1ad2      	subs	r2, r2, r3
 8009b42:	42d3      	cmn	r3, r2
 8009b44:	d100      	bne.n	8009b48 <memmove+0x20>
 8009b46:	bd10      	pop	{r4, pc}
 8009b48:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b4c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009b50:	e7f7      	b.n	8009b42 <memmove+0x1a>
 8009b52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b56:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009b5a:	e7eb      	b.n	8009b34 <memmove+0xc>

08009b5c <_read_r>:
 8009b5c:	b538      	push	{r3, r4, r5, lr}
 8009b5e:	4c07      	ldr	r4, [pc, #28]	; (8009b7c <_read_r+0x20>)
 8009b60:	4605      	mov	r5, r0
 8009b62:	4608      	mov	r0, r1
 8009b64:	4611      	mov	r1, r2
 8009b66:	2200      	movs	r2, #0
 8009b68:	6022      	str	r2, [r4, #0]
 8009b6a:	461a      	mov	r2, r3
 8009b6c:	f7fc f90e 	bl	8005d8c <_read>
 8009b70:	1c43      	adds	r3, r0, #1
 8009b72:	d102      	bne.n	8009b7a <_read_r+0x1e>
 8009b74:	6823      	ldr	r3, [r4, #0]
 8009b76:	b103      	cbz	r3, 8009b7a <_read_r+0x1e>
 8009b78:	602b      	str	r3, [r5, #0]
 8009b7a:	bd38      	pop	{r3, r4, r5, pc}
 8009b7c:	200053b8 	.word	0x200053b8

08009b80 <_realloc_r>:
 8009b80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b84:	4682      	mov	sl, r0
 8009b86:	460c      	mov	r4, r1
 8009b88:	b929      	cbnz	r1, 8009b96 <_realloc_r+0x16>
 8009b8a:	4611      	mov	r1, r2
 8009b8c:	b003      	add	sp, #12
 8009b8e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b92:	f7fe bf8f 	b.w	8008ab4 <_malloc_r>
 8009b96:	9201      	str	r2, [sp, #4]
 8009b98:	f7ff f99a 	bl	8008ed0 <__malloc_lock>
 8009b9c:	9a01      	ldr	r2, [sp, #4]
 8009b9e:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8009ba2:	f102 080b 	add.w	r8, r2, #11
 8009ba6:	f1b8 0f16 	cmp.w	r8, #22
 8009baa:	f1a4 0908 	sub.w	r9, r4, #8
 8009bae:	f025 0603 	bic.w	r6, r5, #3
 8009bb2:	d90a      	bls.n	8009bca <_realloc_r+0x4a>
 8009bb4:	f038 0807 	bics.w	r8, r8, #7
 8009bb8:	d509      	bpl.n	8009bce <_realloc_r+0x4e>
 8009bba:	230c      	movs	r3, #12
 8009bbc:	f8ca 3000 	str.w	r3, [sl]
 8009bc0:	2700      	movs	r7, #0
 8009bc2:	4638      	mov	r0, r7
 8009bc4:	b003      	add	sp, #12
 8009bc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bca:	f04f 0810 	mov.w	r8, #16
 8009bce:	4590      	cmp	r8, r2
 8009bd0:	d3f3      	bcc.n	8009bba <_realloc_r+0x3a>
 8009bd2:	45b0      	cmp	r8, r6
 8009bd4:	f340 8145 	ble.w	8009e62 <_realloc_r+0x2e2>
 8009bd8:	4ba8      	ldr	r3, [pc, #672]	; (8009e7c <_realloc_r+0x2fc>)
 8009bda:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8009bde:	eb09 0106 	add.w	r1, r9, r6
 8009be2:	4571      	cmp	r1, lr
 8009be4:	469b      	mov	fp, r3
 8009be6:	684b      	ldr	r3, [r1, #4]
 8009be8:	d005      	beq.n	8009bf6 <_realloc_r+0x76>
 8009bea:	f023 0001 	bic.w	r0, r3, #1
 8009bee:	4408      	add	r0, r1
 8009bf0:	6840      	ldr	r0, [r0, #4]
 8009bf2:	07c7      	lsls	r7, r0, #31
 8009bf4:	d447      	bmi.n	8009c86 <_realloc_r+0x106>
 8009bf6:	f023 0303 	bic.w	r3, r3, #3
 8009bfa:	4571      	cmp	r1, lr
 8009bfc:	eb06 0703 	add.w	r7, r6, r3
 8009c00:	d119      	bne.n	8009c36 <_realloc_r+0xb6>
 8009c02:	f108 0010 	add.w	r0, r8, #16
 8009c06:	4287      	cmp	r7, r0
 8009c08:	db3f      	blt.n	8009c8a <_realloc_r+0x10a>
 8009c0a:	eb09 0308 	add.w	r3, r9, r8
 8009c0e:	eba7 0708 	sub.w	r7, r7, r8
 8009c12:	f047 0701 	orr.w	r7, r7, #1
 8009c16:	f8cb 3008 	str.w	r3, [fp, #8]
 8009c1a:	605f      	str	r7, [r3, #4]
 8009c1c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009c20:	f003 0301 	and.w	r3, r3, #1
 8009c24:	ea43 0308 	orr.w	r3, r3, r8
 8009c28:	f844 3c04 	str.w	r3, [r4, #-4]
 8009c2c:	4650      	mov	r0, sl
 8009c2e:	f7ff f955 	bl	8008edc <__malloc_unlock>
 8009c32:	4627      	mov	r7, r4
 8009c34:	e7c5      	b.n	8009bc2 <_realloc_r+0x42>
 8009c36:	45b8      	cmp	r8, r7
 8009c38:	dc27      	bgt.n	8009c8a <_realloc_r+0x10a>
 8009c3a:	68cb      	ldr	r3, [r1, #12]
 8009c3c:	688a      	ldr	r2, [r1, #8]
 8009c3e:	60d3      	str	r3, [r2, #12]
 8009c40:	609a      	str	r2, [r3, #8]
 8009c42:	eba7 0008 	sub.w	r0, r7, r8
 8009c46:	280f      	cmp	r0, #15
 8009c48:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009c4c:	eb09 0207 	add.w	r2, r9, r7
 8009c50:	f240 8109 	bls.w	8009e66 <_realloc_r+0x2e6>
 8009c54:	eb09 0108 	add.w	r1, r9, r8
 8009c58:	f003 0301 	and.w	r3, r3, #1
 8009c5c:	ea43 0308 	orr.w	r3, r3, r8
 8009c60:	f040 0001 	orr.w	r0, r0, #1
 8009c64:	f8c9 3004 	str.w	r3, [r9, #4]
 8009c68:	6048      	str	r0, [r1, #4]
 8009c6a:	6853      	ldr	r3, [r2, #4]
 8009c6c:	f043 0301 	orr.w	r3, r3, #1
 8009c70:	6053      	str	r3, [r2, #4]
 8009c72:	3108      	adds	r1, #8
 8009c74:	4650      	mov	r0, sl
 8009c76:	f7fe fdbd 	bl	80087f4 <_free_r>
 8009c7a:	4650      	mov	r0, sl
 8009c7c:	f7ff f92e 	bl	8008edc <__malloc_unlock>
 8009c80:	f109 0708 	add.w	r7, r9, #8
 8009c84:	e79d      	b.n	8009bc2 <_realloc_r+0x42>
 8009c86:	2300      	movs	r3, #0
 8009c88:	4619      	mov	r1, r3
 8009c8a:	07e8      	lsls	r0, r5, #31
 8009c8c:	f100 8084 	bmi.w	8009d98 <_realloc_r+0x218>
 8009c90:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8009c94:	eba9 0505 	sub.w	r5, r9, r5
 8009c98:	6868      	ldr	r0, [r5, #4]
 8009c9a:	f020 0003 	bic.w	r0, r0, #3
 8009c9e:	4430      	add	r0, r6
 8009ca0:	2900      	cmp	r1, #0
 8009ca2:	d076      	beq.n	8009d92 <_realloc_r+0x212>
 8009ca4:	4571      	cmp	r1, lr
 8009ca6:	d150      	bne.n	8009d4a <_realloc_r+0x1ca>
 8009ca8:	4403      	add	r3, r0
 8009caa:	f108 0110 	add.w	r1, r8, #16
 8009cae:	428b      	cmp	r3, r1
 8009cb0:	db6f      	blt.n	8009d92 <_realloc_r+0x212>
 8009cb2:	462f      	mov	r7, r5
 8009cb4:	68ea      	ldr	r2, [r5, #12]
 8009cb6:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8009cba:	60ca      	str	r2, [r1, #12]
 8009cbc:	6091      	str	r1, [r2, #8]
 8009cbe:	1f32      	subs	r2, r6, #4
 8009cc0:	2a24      	cmp	r2, #36	; 0x24
 8009cc2:	d83b      	bhi.n	8009d3c <_realloc_r+0x1bc>
 8009cc4:	2a13      	cmp	r2, #19
 8009cc6:	d936      	bls.n	8009d36 <_realloc_r+0x1b6>
 8009cc8:	6821      	ldr	r1, [r4, #0]
 8009cca:	60a9      	str	r1, [r5, #8]
 8009ccc:	6861      	ldr	r1, [r4, #4]
 8009cce:	60e9      	str	r1, [r5, #12]
 8009cd0:	2a1b      	cmp	r2, #27
 8009cd2:	d81c      	bhi.n	8009d0e <_realloc_r+0x18e>
 8009cd4:	f105 0210 	add.w	r2, r5, #16
 8009cd8:	f104 0108 	add.w	r1, r4, #8
 8009cdc:	6808      	ldr	r0, [r1, #0]
 8009cde:	6010      	str	r0, [r2, #0]
 8009ce0:	6848      	ldr	r0, [r1, #4]
 8009ce2:	6050      	str	r0, [r2, #4]
 8009ce4:	6889      	ldr	r1, [r1, #8]
 8009ce6:	6091      	str	r1, [r2, #8]
 8009ce8:	eb05 0208 	add.w	r2, r5, r8
 8009cec:	eba3 0308 	sub.w	r3, r3, r8
 8009cf0:	f043 0301 	orr.w	r3, r3, #1
 8009cf4:	f8cb 2008 	str.w	r2, [fp, #8]
 8009cf8:	6053      	str	r3, [r2, #4]
 8009cfa:	686b      	ldr	r3, [r5, #4]
 8009cfc:	f003 0301 	and.w	r3, r3, #1
 8009d00:	ea43 0308 	orr.w	r3, r3, r8
 8009d04:	606b      	str	r3, [r5, #4]
 8009d06:	4650      	mov	r0, sl
 8009d08:	f7ff f8e8 	bl	8008edc <__malloc_unlock>
 8009d0c:	e759      	b.n	8009bc2 <_realloc_r+0x42>
 8009d0e:	68a1      	ldr	r1, [r4, #8]
 8009d10:	6129      	str	r1, [r5, #16]
 8009d12:	68e1      	ldr	r1, [r4, #12]
 8009d14:	6169      	str	r1, [r5, #20]
 8009d16:	2a24      	cmp	r2, #36	; 0x24
 8009d18:	bf01      	itttt	eq
 8009d1a:	6922      	ldreq	r2, [r4, #16]
 8009d1c:	61aa      	streq	r2, [r5, #24]
 8009d1e:	6960      	ldreq	r0, [r4, #20]
 8009d20:	61e8      	streq	r0, [r5, #28]
 8009d22:	bf19      	ittee	ne
 8009d24:	f105 0218 	addne.w	r2, r5, #24
 8009d28:	f104 0110 	addne.w	r1, r4, #16
 8009d2c:	f105 0220 	addeq.w	r2, r5, #32
 8009d30:	f104 0118 	addeq.w	r1, r4, #24
 8009d34:	e7d2      	b.n	8009cdc <_realloc_r+0x15c>
 8009d36:	463a      	mov	r2, r7
 8009d38:	4621      	mov	r1, r4
 8009d3a:	e7cf      	b.n	8009cdc <_realloc_r+0x15c>
 8009d3c:	4621      	mov	r1, r4
 8009d3e:	4638      	mov	r0, r7
 8009d40:	9301      	str	r3, [sp, #4]
 8009d42:	f7ff fef1 	bl	8009b28 <memmove>
 8009d46:	9b01      	ldr	r3, [sp, #4]
 8009d48:	e7ce      	b.n	8009ce8 <_realloc_r+0x168>
 8009d4a:	18c7      	adds	r7, r0, r3
 8009d4c:	45b8      	cmp	r8, r7
 8009d4e:	dc20      	bgt.n	8009d92 <_realloc_r+0x212>
 8009d50:	68cb      	ldr	r3, [r1, #12]
 8009d52:	688a      	ldr	r2, [r1, #8]
 8009d54:	60d3      	str	r3, [r2, #12]
 8009d56:	609a      	str	r2, [r3, #8]
 8009d58:	4628      	mov	r0, r5
 8009d5a:	68eb      	ldr	r3, [r5, #12]
 8009d5c:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8009d60:	60d3      	str	r3, [r2, #12]
 8009d62:	609a      	str	r2, [r3, #8]
 8009d64:	1f32      	subs	r2, r6, #4
 8009d66:	2a24      	cmp	r2, #36	; 0x24
 8009d68:	d842      	bhi.n	8009df0 <_realloc_r+0x270>
 8009d6a:	2a13      	cmp	r2, #19
 8009d6c:	d93e      	bls.n	8009dec <_realloc_r+0x26c>
 8009d6e:	6823      	ldr	r3, [r4, #0]
 8009d70:	60ab      	str	r3, [r5, #8]
 8009d72:	6863      	ldr	r3, [r4, #4]
 8009d74:	60eb      	str	r3, [r5, #12]
 8009d76:	2a1b      	cmp	r2, #27
 8009d78:	d824      	bhi.n	8009dc4 <_realloc_r+0x244>
 8009d7a:	f105 0010 	add.w	r0, r5, #16
 8009d7e:	f104 0308 	add.w	r3, r4, #8
 8009d82:	681a      	ldr	r2, [r3, #0]
 8009d84:	6002      	str	r2, [r0, #0]
 8009d86:	685a      	ldr	r2, [r3, #4]
 8009d88:	6042      	str	r2, [r0, #4]
 8009d8a:	689b      	ldr	r3, [r3, #8]
 8009d8c:	6083      	str	r3, [r0, #8]
 8009d8e:	46a9      	mov	r9, r5
 8009d90:	e757      	b.n	8009c42 <_realloc_r+0xc2>
 8009d92:	4580      	cmp	r8, r0
 8009d94:	4607      	mov	r7, r0
 8009d96:	dddf      	ble.n	8009d58 <_realloc_r+0x1d8>
 8009d98:	4611      	mov	r1, r2
 8009d9a:	4650      	mov	r0, sl
 8009d9c:	f7fe fe8a 	bl	8008ab4 <_malloc_r>
 8009da0:	4607      	mov	r7, r0
 8009da2:	2800      	cmp	r0, #0
 8009da4:	d0af      	beq.n	8009d06 <_realloc_r+0x186>
 8009da6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009daa:	f023 0301 	bic.w	r3, r3, #1
 8009dae:	f1a0 0208 	sub.w	r2, r0, #8
 8009db2:	444b      	add	r3, r9
 8009db4:	429a      	cmp	r2, r3
 8009db6:	d11f      	bne.n	8009df8 <_realloc_r+0x278>
 8009db8:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8009dbc:	f027 0703 	bic.w	r7, r7, #3
 8009dc0:	4437      	add	r7, r6
 8009dc2:	e73e      	b.n	8009c42 <_realloc_r+0xc2>
 8009dc4:	68a3      	ldr	r3, [r4, #8]
 8009dc6:	612b      	str	r3, [r5, #16]
 8009dc8:	68e3      	ldr	r3, [r4, #12]
 8009dca:	616b      	str	r3, [r5, #20]
 8009dcc:	2a24      	cmp	r2, #36	; 0x24
 8009dce:	bf01      	itttt	eq
 8009dd0:	6923      	ldreq	r3, [r4, #16]
 8009dd2:	61ab      	streq	r3, [r5, #24]
 8009dd4:	6962      	ldreq	r2, [r4, #20]
 8009dd6:	61ea      	streq	r2, [r5, #28]
 8009dd8:	bf19      	ittee	ne
 8009dda:	f105 0018 	addne.w	r0, r5, #24
 8009dde:	f104 0310 	addne.w	r3, r4, #16
 8009de2:	f105 0020 	addeq.w	r0, r5, #32
 8009de6:	f104 0318 	addeq.w	r3, r4, #24
 8009dea:	e7ca      	b.n	8009d82 <_realloc_r+0x202>
 8009dec:	4623      	mov	r3, r4
 8009dee:	e7c8      	b.n	8009d82 <_realloc_r+0x202>
 8009df0:	4621      	mov	r1, r4
 8009df2:	f7ff fe99 	bl	8009b28 <memmove>
 8009df6:	e7ca      	b.n	8009d8e <_realloc_r+0x20e>
 8009df8:	1f32      	subs	r2, r6, #4
 8009dfa:	2a24      	cmp	r2, #36	; 0x24
 8009dfc:	d82d      	bhi.n	8009e5a <_realloc_r+0x2da>
 8009dfe:	2a13      	cmp	r2, #19
 8009e00:	d928      	bls.n	8009e54 <_realloc_r+0x2d4>
 8009e02:	6823      	ldr	r3, [r4, #0]
 8009e04:	6003      	str	r3, [r0, #0]
 8009e06:	6863      	ldr	r3, [r4, #4]
 8009e08:	6043      	str	r3, [r0, #4]
 8009e0a:	2a1b      	cmp	r2, #27
 8009e0c:	d80e      	bhi.n	8009e2c <_realloc_r+0x2ac>
 8009e0e:	f100 0308 	add.w	r3, r0, #8
 8009e12:	f104 0208 	add.w	r2, r4, #8
 8009e16:	6811      	ldr	r1, [r2, #0]
 8009e18:	6019      	str	r1, [r3, #0]
 8009e1a:	6851      	ldr	r1, [r2, #4]
 8009e1c:	6059      	str	r1, [r3, #4]
 8009e1e:	6892      	ldr	r2, [r2, #8]
 8009e20:	609a      	str	r2, [r3, #8]
 8009e22:	4621      	mov	r1, r4
 8009e24:	4650      	mov	r0, sl
 8009e26:	f7fe fce5 	bl	80087f4 <_free_r>
 8009e2a:	e76c      	b.n	8009d06 <_realloc_r+0x186>
 8009e2c:	68a3      	ldr	r3, [r4, #8]
 8009e2e:	6083      	str	r3, [r0, #8]
 8009e30:	68e3      	ldr	r3, [r4, #12]
 8009e32:	60c3      	str	r3, [r0, #12]
 8009e34:	2a24      	cmp	r2, #36	; 0x24
 8009e36:	bf01      	itttt	eq
 8009e38:	6923      	ldreq	r3, [r4, #16]
 8009e3a:	6103      	streq	r3, [r0, #16]
 8009e3c:	6961      	ldreq	r1, [r4, #20]
 8009e3e:	6141      	streq	r1, [r0, #20]
 8009e40:	bf19      	ittee	ne
 8009e42:	f100 0310 	addne.w	r3, r0, #16
 8009e46:	f104 0210 	addne.w	r2, r4, #16
 8009e4a:	f100 0318 	addeq.w	r3, r0, #24
 8009e4e:	f104 0218 	addeq.w	r2, r4, #24
 8009e52:	e7e0      	b.n	8009e16 <_realloc_r+0x296>
 8009e54:	4603      	mov	r3, r0
 8009e56:	4622      	mov	r2, r4
 8009e58:	e7dd      	b.n	8009e16 <_realloc_r+0x296>
 8009e5a:	4621      	mov	r1, r4
 8009e5c:	f7ff fe64 	bl	8009b28 <memmove>
 8009e60:	e7df      	b.n	8009e22 <_realloc_r+0x2a2>
 8009e62:	4637      	mov	r7, r6
 8009e64:	e6ed      	b.n	8009c42 <_realloc_r+0xc2>
 8009e66:	f003 0301 	and.w	r3, r3, #1
 8009e6a:	431f      	orrs	r7, r3
 8009e6c:	f8c9 7004 	str.w	r7, [r9, #4]
 8009e70:	6853      	ldr	r3, [r2, #4]
 8009e72:	f043 0301 	orr.w	r3, r3, #1
 8009e76:	6053      	str	r3, [r2, #4]
 8009e78:	e6ff      	b.n	8009c7a <_realloc_r+0xfa>
 8009e7a:	bf00      	nop
 8009e7c:	20000104 	.word	0x20000104

08009e80 <__swbuf_r>:
 8009e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e82:	460e      	mov	r6, r1
 8009e84:	4614      	mov	r4, r2
 8009e86:	4605      	mov	r5, r0
 8009e88:	b118      	cbz	r0, 8009e92 <__swbuf_r+0x12>
 8009e8a:	6983      	ldr	r3, [r0, #24]
 8009e8c:	b90b      	cbnz	r3, 8009e92 <__swbuf_r+0x12>
 8009e8e:	f7fe fbdb 	bl	8008648 <__sinit>
 8009e92:	4b27      	ldr	r3, [pc, #156]	; (8009f30 <__swbuf_r+0xb0>)
 8009e94:	429c      	cmp	r4, r3
 8009e96:	d12f      	bne.n	8009ef8 <__swbuf_r+0x78>
 8009e98:	686c      	ldr	r4, [r5, #4]
 8009e9a:	69a3      	ldr	r3, [r4, #24]
 8009e9c:	60a3      	str	r3, [r4, #8]
 8009e9e:	89a3      	ldrh	r3, [r4, #12]
 8009ea0:	0719      	lsls	r1, r3, #28
 8009ea2:	d533      	bpl.n	8009f0c <__swbuf_r+0x8c>
 8009ea4:	6923      	ldr	r3, [r4, #16]
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d030      	beq.n	8009f0c <__swbuf_r+0x8c>
 8009eaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009eae:	b2f6      	uxtb	r6, r6
 8009eb0:	049a      	lsls	r2, r3, #18
 8009eb2:	4637      	mov	r7, r6
 8009eb4:	d534      	bpl.n	8009f20 <__swbuf_r+0xa0>
 8009eb6:	6923      	ldr	r3, [r4, #16]
 8009eb8:	6820      	ldr	r0, [r4, #0]
 8009eba:	1ac0      	subs	r0, r0, r3
 8009ebc:	6963      	ldr	r3, [r4, #20]
 8009ebe:	4298      	cmp	r0, r3
 8009ec0:	db04      	blt.n	8009ecc <__swbuf_r+0x4c>
 8009ec2:	4621      	mov	r1, r4
 8009ec4:	4628      	mov	r0, r5
 8009ec6:	f7fe fb2b 	bl	8008520 <_fflush_r>
 8009eca:	bb28      	cbnz	r0, 8009f18 <__swbuf_r+0x98>
 8009ecc:	68a3      	ldr	r3, [r4, #8]
 8009ece:	3b01      	subs	r3, #1
 8009ed0:	60a3      	str	r3, [r4, #8]
 8009ed2:	6823      	ldr	r3, [r4, #0]
 8009ed4:	1c5a      	adds	r2, r3, #1
 8009ed6:	6022      	str	r2, [r4, #0]
 8009ed8:	701e      	strb	r6, [r3, #0]
 8009eda:	6963      	ldr	r3, [r4, #20]
 8009edc:	3001      	adds	r0, #1
 8009ede:	4298      	cmp	r0, r3
 8009ee0:	d004      	beq.n	8009eec <__swbuf_r+0x6c>
 8009ee2:	89a3      	ldrh	r3, [r4, #12]
 8009ee4:	07db      	lsls	r3, r3, #31
 8009ee6:	d519      	bpl.n	8009f1c <__swbuf_r+0x9c>
 8009ee8:	2e0a      	cmp	r6, #10
 8009eea:	d117      	bne.n	8009f1c <__swbuf_r+0x9c>
 8009eec:	4621      	mov	r1, r4
 8009eee:	4628      	mov	r0, r5
 8009ef0:	f7fe fb16 	bl	8008520 <_fflush_r>
 8009ef4:	b190      	cbz	r0, 8009f1c <__swbuf_r+0x9c>
 8009ef6:	e00f      	b.n	8009f18 <__swbuf_r+0x98>
 8009ef8:	4b0e      	ldr	r3, [pc, #56]	; (8009f34 <__swbuf_r+0xb4>)
 8009efa:	429c      	cmp	r4, r3
 8009efc:	d101      	bne.n	8009f02 <__swbuf_r+0x82>
 8009efe:	68ac      	ldr	r4, [r5, #8]
 8009f00:	e7cb      	b.n	8009e9a <__swbuf_r+0x1a>
 8009f02:	4b0d      	ldr	r3, [pc, #52]	; (8009f38 <__swbuf_r+0xb8>)
 8009f04:	429c      	cmp	r4, r3
 8009f06:	bf08      	it	eq
 8009f08:	68ec      	ldreq	r4, [r5, #12]
 8009f0a:	e7c6      	b.n	8009e9a <__swbuf_r+0x1a>
 8009f0c:	4621      	mov	r1, r4
 8009f0e:	4628      	mov	r0, r5
 8009f10:	f7fd fbaa 	bl	8007668 <__swsetup_r>
 8009f14:	2800      	cmp	r0, #0
 8009f16:	d0c8      	beq.n	8009eaa <__swbuf_r+0x2a>
 8009f18:	f04f 37ff 	mov.w	r7, #4294967295
 8009f1c:	4638      	mov	r0, r7
 8009f1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f20:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009f24:	81a3      	strh	r3, [r4, #12]
 8009f26:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009f28:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009f2c:	6663      	str	r3, [r4, #100]	; 0x64
 8009f2e:	e7c2      	b.n	8009eb6 <__swbuf_r+0x36>
 8009f30:	0800a100 	.word	0x0800a100
 8009f34:	0800a120 	.word	0x0800a120
 8009f38:	0800a0e0 	.word	0x0800a0e0

08009f3c <_wcrtomb_r>:
 8009f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f3e:	4605      	mov	r5, r0
 8009f40:	b085      	sub	sp, #20
 8009f42:	461e      	mov	r6, r3
 8009f44:	460f      	mov	r7, r1
 8009f46:	4c0f      	ldr	r4, [pc, #60]	; (8009f84 <_wcrtomb_r+0x48>)
 8009f48:	b991      	cbnz	r1, 8009f70 <_wcrtomb_r+0x34>
 8009f4a:	6822      	ldr	r2, [r4, #0]
 8009f4c:	490e      	ldr	r1, [pc, #56]	; (8009f88 <_wcrtomb_r+0x4c>)
 8009f4e:	6a12      	ldr	r2, [r2, #32]
 8009f50:	2a00      	cmp	r2, #0
 8009f52:	bf08      	it	eq
 8009f54:	460a      	moveq	r2, r1
 8009f56:	a901      	add	r1, sp, #4
 8009f58:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8009f5c:	463a      	mov	r2, r7
 8009f5e:	47a0      	blx	r4
 8009f60:	1c43      	adds	r3, r0, #1
 8009f62:	bf01      	itttt	eq
 8009f64:	2300      	moveq	r3, #0
 8009f66:	6033      	streq	r3, [r6, #0]
 8009f68:	238a      	moveq	r3, #138	; 0x8a
 8009f6a:	602b      	streq	r3, [r5, #0]
 8009f6c:	b005      	add	sp, #20
 8009f6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f70:	6824      	ldr	r4, [r4, #0]
 8009f72:	4f05      	ldr	r7, [pc, #20]	; (8009f88 <_wcrtomb_r+0x4c>)
 8009f74:	6a24      	ldr	r4, [r4, #32]
 8009f76:	2c00      	cmp	r4, #0
 8009f78:	bf08      	it	eq
 8009f7a:	463c      	moveq	r4, r7
 8009f7c:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 8009f80:	e7ed      	b.n	8009f5e <_wcrtomb_r+0x22>
 8009f82:	bf00      	nop
 8009f84:	20000010 	.word	0x20000010
 8009f88:	20000514 	.word	0x20000514

08009f8c <__ascii_wctomb>:
 8009f8c:	b149      	cbz	r1, 8009fa2 <__ascii_wctomb+0x16>
 8009f8e:	2aff      	cmp	r2, #255	; 0xff
 8009f90:	bf85      	ittet	hi
 8009f92:	238a      	movhi	r3, #138	; 0x8a
 8009f94:	6003      	strhi	r3, [r0, #0]
 8009f96:	700a      	strbls	r2, [r1, #0]
 8009f98:	f04f 30ff 	movhi.w	r0, #4294967295
 8009f9c:	bf98      	it	ls
 8009f9e:	2001      	movls	r0, #1
 8009fa0:	4770      	bx	lr
 8009fa2:	4608      	mov	r0, r1
 8009fa4:	4770      	bx	lr
	...

08009fa8 <_init>:
 8009fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009faa:	bf00      	nop
 8009fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fae:	bc08      	pop	{r3}
 8009fb0:	469e      	mov	lr, r3
 8009fb2:	4770      	bx	lr

08009fb4 <_fini>:
 8009fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fb6:	bf00      	nop
 8009fb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fba:	bc08      	pop	{r3}
 8009fbc:	469e      	mov	lr, r3
 8009fbe:	4770      	bx	lr
