# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../RAM.vhd" \
"../../../../../ROM.vhd" \
"../../../../Registros_ROM_RAM.srcs/sources_1/new/Registros.vhd" \
"../../../../Registros_ROM_RAM.srcs/sources_1/new/operacion.vhd" \
"../../../../Registros_ROM_RAM.srcs/sources_1/new/unidad_control.vhd" \
"../../../../Registros_ROM_RAM.srcs/sim_1/new/Registros_tb.vhd" \

# Do not sort compile order
nosort
