<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/sparc/utility.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_e8c39d4b544d7c2848b26cb06875cdea.html">sparc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">utility.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sparc_2utility_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *          Ali Saidi</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sparc_2utility_8hh.html">arch/sparc/utility.hh</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2sparc_2faults_8hh.html">arch/sparc/faults.hh</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sparc_2vtophys_8hh.html">arch/sparc/vtophys.hh</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="fs__translating__port__proxy_8hh.html">mem/fs_translating_port_proxy.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceSparcISA.html">SparcISA</a> {</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// The caller uses %o0-%05 for the first 6 arguments even if their floating</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// point. Double precision floating point values take two registers/args.</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// Quads, structs, and unions are passed as pointers. All arguments beyond</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// the sixth are passed on the stack past the 16 word window save area,</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// space for the struct/union return pointer, and space reserved for the</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// first 6 arguments which the caller may use but doesn&#39;t have to.</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;uint64_t</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespaceSparcISA.html#af453eaac8ca46679309a6d324bcc980b">   48</a></span>&#160;<a class="code" href="namespaceSparcISA.html#af453eaac8ca46679309a6d324bcc980b">getArgument</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> &amp;number, uint16_t size, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">fp</a>)</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;getArgument() only implemented for full system\n&quot;</span>);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        M5_DUMMY_RETURN</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    }</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">NumArgumentRegs</a> = 6;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="keywordflow">if</span> (number &lt; NumArgumentRegs) {</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(8 + number);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a374fc69ddc2f21b9b13d2dcdcad3531f">sp</a> = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceSparcISA.html#ac638ee9d0667679fea103922b4472b37">StackPointerReg</a>);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <a class="code" href="classPortProxy.html">PortProxy</a> &amp;vp = tc-&gt;<a class="code" href="classThreadContext.html#a492b606f90dbfda70bd8de5650ac7088">getVirtProxy</a>();</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        uint64_t arg = vp.<a class="code" href="classPortProxy.html#a77ddabedf90196adc78a51fc794d224a">read</a>&lt;uint64_t&gt;(sp + 92 +</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                            (number-<a class="code" href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">NumArgumentRegs</a>) * <span class="keyword">sizeof</span>(uint64_t));</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <span class="keywordflow">return</span> arg;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    }</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;}</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="namespaceSparcISA.html#a6ba085f16ecfdce64ab76f77855a2009">   68</a></span>&#160;<a class="code" href="namespaceSparcISA.html#a6ba085f16ecfdce64ab76f77855a2009">copyMiscRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest)</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;{</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    uint8_t <a class="code" href="namespaceMipsISA.html#a02c1eec4d905c95a4614e86e0a933741">tl</a> = src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a887fa687abdf25daa896add5f5d7be4d">MISCREG_TL</a>);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="comment">// Read all the trap level dependent registers and save them off</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 1; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt;= <a class="code" href="namespaceSparcISA.html#a7fc70925d9b55ea5a531967d5994a283">MaxTL</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        src-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a887fa687abdf25daa896add5f5d7be4d">MISCREG_TL</a>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a887fa687abdf25daa896add5f5d7be4d">MISCREG_TL</a>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a63a761355f53711c5e097f14d0384a46">MISCREG_TT</a>,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a63a761355f53711c5e097f14d0384a46">MISCREG_TT</a>));</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad377926386bb44a61780494c84920c17">MISCREG_TPC</a>,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad377926386bb44a61780494c84920c17">MISCREG_TPC</a>));</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac802ace407551710595a031c51ae4882">MISCREG_TNPC</a>,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac802ace407551710595a031c51ae4882">MISCREG_TNPC</a>));</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a33bbe55d0a91f4c0eb22fafb3d1362c1">MISCREG_TSTATE</a>,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a33bbe55d0a91f4c0eb22fafb3d1362c1">MISCREG_TSTATE</a>));</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="comment">// Save off the traplevel</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a887fa687abdf25daa896add5f5d7be4d">MISCREG_TL</a>, tl);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    src-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a887fa687abdf25daa896add5f5d7be4d">MISCREG_TL</a>, tl);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="comment">// ASRs</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">//    dest-&gt;setMiscRegNoEffect(MISCREG_Y,</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">//            src-&gt;readMiscRegNoEffect(MISCREG_Y));</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">//    dest-&gt;setMiscRegNoEffect(MISCREG_CCR,</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">//            src-&gt;readMiscRegNoEffect(MISCREG_CCR));</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a831a392f415b647f33b4be99e14fd733">MISCREG_ASI</a>,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a831a392f415b647f33b4be99e14fd733">MISCREG_ASI</a>));</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a2999dadfecb3d82725e6c0e3e8fa3017">MISCREG_TICK</a>,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a2999dadfecb3d82725e6c0e3e8fa3017">MISCREG_TICK</a>));</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ab85ef8f45d48b56b04f471e837070cab">MISCREG_FPRS</a>,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ab85ef8f45d48b56b04f471e837070cab">MISCREG_FPRS</a>));</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afdca3da6262fe3508cb9323ebb8e1c1b">MISCREG_SOFTINT</a>,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afdca3da6262fe3508cb9323ebb8e1c1b">MISCREG_SOFTINT</a>));</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a521928381e9b1b67308597116cb20038">MISCREG_TICK_CMPR</a>,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a521928381e9b1b67308597116cb20038">MISCREG_TICK_CMPR</a>));</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a7a93d90f712b829d0d75df4286d3839b">MISCREG_STICK</a>,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a7a93d90f712b829d0d75df4286d3839b">MISCREG_STICK</a>));</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a7a702050fae2607c3885a7ffcb9e7d70">MISCREG_STICK_CMPR</a>,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a7a702050fae2607c3885a7ffcb9e7d70">MISCREG_STICK_CMPR</a>));</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="comment">// Priv Registers</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a2999dadfecb3d82725e6c0e3e8fa3017">MISCREG_TICK</a>,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a2999dadfecb3d82725e6c0e3e8fa3017">MISCREG_TICK</a>));</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a3984433dc2a46ca0e8c067951e80cbb2">MISCREG_TBA</a>,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a3984433dc2a46ca0e8c067951e80cbb2">MISCREG_TBA</a>));</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">MISCREG_PSTATE</a>,</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">MISCREG_PSTATE</a>));</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad091b3ccedd89ce1e90799a63a0b7468">MISCREG_PIL</a>,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad091b3ccedd89ce1e90799a63a0b7468">MISCREG_PIL</a>));</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8d40d476faf25b4ffeeecdfba72dfca2">MISCREG_CWP</a>,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8d40d476faf25b4ffeeecdfba72dfca2">MISCREG_CWP</a>));</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">//    dest-&gt;setMiscRegNoEffect(MISCREG_CANSAVE,</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">//            src-&gt;readMiscRegNoEffect(MISCREG_CANSAVE));</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">//    dest-&gt;setMiscRegNoEffect(MISCREG_CANRESTORE,</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">//            src-&gt;readMiscRegNoEffect(MISCREG_CANRESTORE));</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">//    dest-&gt;setMiscRegNoEffect(MISCREG_OTHERWIN,</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">//            src-&gt;readMiscRegNoEffect(MISCREG_OTHERWIN));</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">//    dest-&gt;setMiscRegNoEffect(MISCREG_CLEANWIN,</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">//            src-&gt;readMiscRegNoEffect(MISCREG_CLEANWIN));</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">//    dest-&gt;setMiscRegNoEffect(MISCREG_WSTATE,</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">//            src-&gt;readMiscRegNoEffect(MISCREG_WSTATE));</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54349a00e362e6edb382d8e0d3f78250">MISCREG_GL</a>, src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54349a00e362e6edb382d8e0d3f78250">MISCREG_GL</a>));</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="comment">// Hyperprivilged registers</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6">MISCREG_HPSTATE</a>,</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6">MISCREG_HPSTATE</a>));</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54a00ed9c101b82a527ba103ad494d84">MISCREG_HINTP</a>,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54a00ed9c101b82a527ba103ad494d84">MISCREG_HINTP</a>));</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ae7329ab09f518edab8c7ef18048c65ec">MISCREG_HTBA</a>,</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ae7329ab09f518edab8c7ef18048c65ec">MISCREG_HTBA</a>));</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aa8945151ce3ce90890e326cc3f4d8237">MISCREG_STRAND_STS_REG</a>,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aa8945151ce3ce90890e326cc3f4d8237">MISCREG_STRAND_STS_REG</a>));</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a82cf7941a644b1cae5aa5a96ff623b60">MISCREG_HSTICK_CMPR</a>,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a82cf7941a644b1cae5aa5a96ff623b60">MISCREG_HSTICK_CMPR</a>));</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="comment">// FSR</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afbc73bf75f6c3c011082b62644917a3a">MISCREG_FSR</a>,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afbc73bf75f6c3c011082b62644917a3a">MISCREG_FSR</a>));</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="comment">// Strand Status Register</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aa8945151ce3ce90890e326cc3f4d8237">MISCREG_STRAND_STS_REG</a>,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aa8945151ce3ce90890e326cc3f4d8237">MISCREG_STRAND_STS_REG</a>));</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="comment">// MMU Registers</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a28f0fac6603122e36a4c56b6c24cd6ea">MISCREG_MMU_P_CONTEXT</a>,</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a28f0fac6603122e36a4c56b6c24cd6ea">MISCREG_MMU_P_CONTEXT</a>));</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aa44ae3a65257f7d60941248c5872ea76">MISCREG_MMU_S_CONTEXT</a>,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aa44ae3a65257f7d60941248c5872ea76">MISCREG_MMU_S_CONTEXT</a>));</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a2c25c59ca0d540d9eca424095e07f8c6">MISCREG_MMU_PART_ID</a>,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a2c25c59ca0d540d9eca424095e07f8c6">MISCREG_MMU_PART_ID</a>));</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aa0eec0013c3a67114a501af622d1ad5b">MISCREG_MMU_LSU_CTRL</a>,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aa0eec0013c3a67114a501af622d1ad5b">MISCREG_MMU_LSU_CTRL</a>));</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="comment">// Scratchpad Registers</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13af8bc860eb90b57f101bca6818f64d21a">MISCREG_SCRATCHPAD_R0</a>,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13af8bc860eb90b57f101bca6818f64d21a">MISCREG_SCRATCHPAD_R0</a>));</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad76d04a27b7f80d1b9f58aa7ec8864b7">MISCREG_SCRATCHPAD_R1</a>,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad76d04a27b7f80d1b9f58aa7ec8864b7">MISCREG_SCRATCHPAD_R1</a>));</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ab4a9ad464058e9da2400ba86380a446f">MISCREG_SCRATCHPAD_R2</a>,</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ab4a9ad464058e9da2400ba86380a446f">MISCREG_SCRATCHPAD_R2</a>));</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a7f7cf52e332bd0112ba66cd7674ebcbc">MISCREG_SCRATCHPAD_R3</a>,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a7f7cf52e332bd0112ba66cd7674ebcbc">MISCREG_SCRATCHPAD_R3</a>));</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aef5a72a8e26832842e8e928618e3b337">MISCREG_SCRATCHPAD_R4</a>,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aef5a72a8e26832842e8e928618e3b337">MISCREG_SCRATCHPAD_R4</a>));</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a97e1c181de1a6591bbd7c1dad9a3c73a">MISCREG_SCRATCHPAD_R5</a>,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a97e1c181de1a6591bbd7c1dad9a3c73a">MISCREG_SCRATCHPAD_R5</a>));</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13abbd202ce1faf754b6b3fb2773be49692">MISCREG_SCRATCHPAD_R6</a>,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13abbd202ce1faf754b6b3fb2773be49692">MISCREG_SCRATCHPAD_R6</a>));</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aa8d150da64cdead773e5415ebc267a5f">MISCREG_SCRATCHPAD_R7</a>,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aa8d150da64cdead773e5415ebc267a5f">MISCREG_SCRATCHPAD_R7</a>));</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="comment">// Queue Registers</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a247cf7cf90a4a914fc114bfed2c8a6f2">MISCREG_QUEUE_CPU_MONDO_HEAD</a>,</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a247cf7cf90a4a914fc114bfed2c8a6f2">MISCREG_QUEUE_CPU_MONDO_HEAD</a>));</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13af0024555862f0b3d72c58d06e8b85adf">MISCREG_QUEUE_CPU_MONDO_TAIL</a>,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13af0024555862f0b3d72c58d06e8b85adf">MISCREG_QUEUE_CPU_MONDO_TAIL</a>));</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8ebce2d8e9bdd0bd9c9d36f863cd7bc1">MISCREG_QUEUE_DEV_MONDO_HEAD</a>,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8ebce2d8e9bdd0bd9c9d36f863cd7bc1">MISCREG_QUEUE_DEV_MONDO_HEAD</a>));</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a4b9c9eb2e23a79fba9f45db4c33df8a2">MISCREG_QUEUE_DEV_MONDO_TAIL</a>,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a4b9c9eb2e23a79fba9f45db4c33df8a2">MISCREG_QUEUE_DEV_MONDO_TAIL</a>));</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a1f61d16da3b8f01ea0e0171d5416c21d">MISCREG_QUEUE_RES_ERROR_HEAD</a>,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a1f61d16da3b8f01ea0e0171d5416c21d">MISCREG_QUEUE_RES_ERROR_HEAD</a>));</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a01da2e45c868a759515d24d0dfeb71af">MISCREG_QUEUE_RES_ERROR_TAIL</a>,</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a01da2e45c868a759515d24d0dfeb71af">MISCREG_QUEUE_RES_ERROR_TAIL</a>));</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a4d2a33ea880804a78da48be9f2d1ce0f">MISCREG_QUEUE_NRES_ERROR_HEAD</a>,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a4d2a33ea880804a78da48be9f2d1ce0f">MISCREG_QUEUE_NRES_ERROR_HEAD</a>));</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad5720b4f6ed79d5fc144ee64f687e0b7">MISCREG_QUEUE_NRES_ERROR_TAIL</a>,</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;            src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad5720b4f6ed79d5fc144ee64f687e0b7">MISCREG_QUEUE_NRES_ERROR_TAIL</a>));</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;}</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="namespaceSparcISA.html#a65fcdb0a395a44a70661a90407f72038">  204</a></span>&#160;<a class="code" href="namespaceSparcISA.html#a65fcdb0a395a44a70661a90407f72038">copyRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest)</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;{</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="comment">// First loop through the integer registers.</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keywordtype">int</span> old_gl = src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54349a00e362e6edb382d8e0d3f78250">MISCREG_GL</a>);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordtype">int</span> old_cwp = src-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8d40d476faf25b4ffeeecdfba72dfca2">MISCREG_CWP</a>);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="comment">// Globals</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a> = 0; <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a> &lt; <a class="code" href="namespaceSparcISA.html#ae6ced686e0d9533199167842193cd2e6">MaxGL</a>; ++<a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>) {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        src-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54349a00e362e6edb382d8e0d3f78250">MISCREG_GL</a>, <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        dest-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54349a00e362e6edb382d8e0d3f78250">MISCREG_GL</a>, <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        <span class="comment">// Skip %g0 which is always zero.</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> y = 1; y &lt; 8; y++)</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;            dest-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(y, src-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(y));</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    }</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="comment">// Locals and ins. Outs are all also ins.</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a> = 0; <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a> &lt; <a class="code" href="namespaceSparcISA.html#a2eb6858d8ba11fb2871968be98d28d60">NWindows</a>; ++<a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>) {</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;         src-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8d40d476faf25b4ffeeecdfba72dfca2">MISCREG_CWP</a>, <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;         dest-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8d40d476faf25b4ffeeecdfba72dfca2">MISCREG_CWP</a>, <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a>);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> y = 16; y &lt; 32; y++)</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;             dest-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(y, src-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(y));</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    }</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="comment">// Microcode reg and pseudo int regs (misc regs in the integer regfile).</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> y = <a class="code" href="namespaceSparcISA.html#a7089b8c5cf16cf29783fce9b9957fe47">NumIntArchRegs</a>; y &lt; <a class="code" href="namespaceSparcISA.html#a7089b8c5cf16cf29783fce9b9957fe47">NumIntArchRegs</a> + <a class="code" href="namespaceSparcISA.html#aa7a126e3127a2b9a40bb43b25c177bb6">NumMicroIntRegs</a>; ++y)</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        dest-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(y, src-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(y));</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="comment">// Restore src&#39;s GL, CWP</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    src-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54349a00e362e6edb382d8e0d3f78250">MISCREG_GL</a>, old_gl);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    src-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8d40d476faf25b4ffeeecdfba72dfca2">MISCREG_CWP</a>, old_cwp);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="comment">// Then loop through the floating point registers.</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceSparcISA.html#a4dd1dfdf966d60347de9eabf3a5d6d9e">SparcISA::NumFloatArchRegs</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        dest-&gt;<a class="code" href="classThreadContext.html#a347b871ff912f57fb64af0cde4a54ebe">setFloatReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, src-&gt;<a class="code" href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">readFloatReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    }</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="comment">// Would need to add condition-code regs if implemented</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    assert(<a class="code" href="namespaceSparcISA.html#a4e6839981a615bd31df770070c5ae716">NumCCRegs</a> == 0);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="comment">// Copy misc. registers</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <a class="code" href="namespaceSparcISA.html#a6ba085f16ecfdce64ab76f77855a2009">copyMiscRegs</a>(src, dest);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="comment">// Lastly copy PC/NPC</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    dest-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(src-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>());</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;}</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="namespaceSparcISA.html#a67a549e3472644927bd8b7d353e2be98">  249</a></span>&#160;<a class="code" href="namespaceSparcISA.html#a67a549e3472644927bd8b7d353e2be98">skipFunction</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;{</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotUPCState.html">PCState</a> newPC = tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>();</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    newPC.<a class="code" href="classGenericISA_1_1DelaySlotUPCState.html#a0f2d4e55a15a5b1fc5a574ace6ca85b7">set</a>(tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceSparcISA.html#a5ec7cda464f5e4f727a1c3e17fcfdbc4">ReturnAddressReg</a>));</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(newPC);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;}</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="namespaceSparcISA.html#af38c4a1a7e9fd0d8aa7a31be2c2250b0">  258</a></span>&#160;<a class="code" href="namespaceSparcISA.html#af38c4a1a7e9fd0d8aa7a31be2c2250b0">initCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId)</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;{</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keyword">static</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> por = std::make_shared&lt;PowerOnReset&gt;();</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">if</span> (cpuId == 0)</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        por-&gt;invoke(tc);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;}</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;} <span class="comment">// namespace SPARC_ISA</span></div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classThreadContext_html_a23a64a50403b3a89e3ea71d4899a4363"><div class="ttname"><a href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg</a></div><div class="ttdeci">virtual void setMiscReg(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a247cf7cf90a4a914fc114bfed2c8a6f2"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a247cf7cf90a4a914fc114bfed2c8a6f2">SparcISA::MISCREG_QUEUE_CPU_MONDO_HEAD</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00105">miscregs.hh:105</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a2999dadfecb3d82725e6c0e3e8fa3017"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a2999dadfecb3d82725e6c0e3e8fa3017">SparcISA::MISCREG_TICK</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00046">miscregs.hh:46</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a97e1c181de1a6591bbd7c1dad9a3c73a"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a97e1c181de1a6591bbd7c1dad9a3c73a">SparcISA::MISCREG_SCRATCHPAD_R5</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00100">miscregs.hh:100</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13aa8945151ce3ce90890e326cc3f4d8237"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aa8945151ce3ce90890e326cc3f4d8237">SparcISA::MISCREG_STRAND_STS_REG</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00082">miscregs.hh:82</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a7a702050fae2607c3885a7ffcb9e7d70"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a7a702050fae2607c3885a7ffcb9e7d70">SparcISA::MISCREG_STICK_CMPR</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00056">miscregs.hh:56</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classThreadContext_html_aaa39c3080c92b37f7f740e264338c4a4"><div class="ttname"><a href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg</a></div><div class="ttdeci">virtual RegVal readIntReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="sparc_2vtophys_8hh_html"><div class="ttname"><a href="sparc_2vtophys_8hh.html">vtophys.hh</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a2c25c59ca0d540d9eca424095e07f8c6"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a2c25c59ca0d540d9eca424095e07f8c6">SparcISA::MISCREG_MMU_PART_ID</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00091">miscregs.hh:91</a></div></div>
<div class="ttc" id="classThreadContext_html_acc2c70b9ee300b1b8c65d7dff1d3d7f0"><div class="ttname"><a href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect</a></div><div class="ttdeci">virtual void setMiscRegNoEffect(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="namespaceSparcISA_html_ae6ced686e0d9533199167842193cd2e6"><div class="ttname"><a href="namespaceSparcISA.html#ae6ced686e0d9533199167842193cd2e6">SparcISA::MaxGL</a></div><div class="ttdeci">const int MaxGL</div><div class="ttdef"><b>Definition:</b> <a href="sparc__traits_8hh_source.html#l00039">sparc_traits.hh:39</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a7f7cf52e332bd0112ba66cd7674ebcbc"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a7f7cf52e332bd0112ba66cd7674ebcbc">SparcISA::MISCREG_SCRATCHPAD_R3</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00098">miscregs.hh:98</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a54a00ed9c101b82a527ba103ad494d84"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54a00ed9c101b82a527ba103ad494d84">SparcISA::MISCREG_HINTP</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00079">miscregs.hh:79</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a01da2e45c868a759515d24d0dfeb71af"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a01da2e45c868a759515d24d0dfeb71af">SparcISA::MISCREG_QUEUE_RES_ERROR_TAIL</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00110">miscregs.hh:110</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a4b9c9eb2e23a79fba9f45db4c33df8a2"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a4b9c9eb2e23a79fba9f45db4c33df8a2">SparcISA::MISCREG_QUEUE_DEV_MONDO_TAIL</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00108">miscregs.hh:108</a></div></div>
<div class="ttc" id="classThreadContext_html_a492b606f90dbfda70bd8de5650ac7088"><div class="ttname"><a href="classThreadContext.html#a492b606f90dbfda70bd8de5650ac7088">ThreadContext::getVirtProxy</a></div><div class="ttdeci">virtual PortProxy &amp; getVirtProxy()=0</div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a54349a00e362e6edb382d8e0d3f78250"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a54349a00e362e6edb382d8e0d3f78250">SparcISA::MISCREG_GL</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00074">miscregs.hh:74</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a374fc69ddc2f21b9b13d2dcdcad3531f"><div class="ttname"><a href="namespaceArmISA.html#a374fc69ddc2f21b9b13d2dcdcad3531f">ArmISA::sp</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; sp</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00074">miscregs_types.hh:74</a></div></div>
<div class="ttc" id="classPortProxy_html_a77ddabedf90196adc78a51fc794d224a"><div class="ttname"><a href="classPortProxy.html#a77ddabedf90196adc78a51fc794d224a">PortProxy::read</a></div><div class="ttdeci">T read(Addr address) const</div><div class="ttdoc">Read sizeof(T) bytes from address and return as object T. </div><div class="ttdef"><b>Definition:</b> <a href="port__proxy_8hh_source.html#l00284">port_proxy.hh:284</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a4d2a33ea880804a78da48be9f2d1ce0f"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a4d2a33ea880804a78da48be9f2d1ce0f">SparcISA::MISCREG_QUEUE_NRES_ERROR_HEAD</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00111">miscregs.hh:111</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13ad76d04a27b7f80d1b9f58aa7ec8864b7"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad76d04a27b7f80d1b9f58aa7ec8864b7">SparcISA::MISCREG_SCRATCHPAD_R1</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00096">miscregs.hh:96</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a5ec7cda464f5e4f727a1c3e17fcfdbc4"><div class="ttname"><a href="namespaceSparcISA.html#a5ec7cda464f5e4f727a1c3e17fcfdbc4">SparcISA::ReturnAddressReg</a></div><div class="ttdeci">const int ReturnAddressReg</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2registers_8hh_source.html#l00067">registers.hh:67</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a28f0fac6603122e36a4c56b6c24cd6ea"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a28f0fac6603122e36a4c56b6c24cd6ea">SparcISA::MISCREG_MMU_P_CONTEXT</a></div><div class="ttdoc">MMU Internal Registers. </div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00089">miscregs.hh:89</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13ae7329ab09f518edab8c7ef18048c65ec"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ae7329ab09f518edab8c7ef18048c65ec">SparcISA::MISCREG_HTBA</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00080">miscregs.hh:80</a></div></div>
<div class="ttc" id="classThreadContext_html_a347b871ff912f57fb64af0cde4a54ebe"><div class="ttname"><a href="classThreadContext.html#a347b871ff912f57fb64af0cde4a54ebe">ThreadContext::setFloatReg</a></div><div class="ttdeci">virtual void setFloatReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aefa8cc4d142456a03053100c3dc5253c">SparcISA::MISCREG_PSTATE</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00065">miscregs.hh:65</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13aa44ae3a65257f7d60941248c5872ea76"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aa44ae3a65257f7d60941248c5872ea76">SparcISA::MISCREG_MMU_S_CONTEXT</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00090">miscregs.hh:90</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a887fa687abdf25daa896add5f5d7be4d"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a887fa687abdf25daa896add5f5d7be4d">SparcISA::MISCREG_TL</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00066">miscregs.hh:66</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a67a549e3472644927bd8b7d353e2be98"><div class="ttname"><a href="namespaceSparcISA.html#a67a549e3472644927bd8b7d353e2be98">SparcISA::skipFunction</a></div><div class="ttdeci">void skipFunction(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2utility_8cc_source.html#l00249">utility.cc:249</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a7089b8c5cf16cf29783fce9b9957fe47"><div class="ttname"><a href="namespaceSparcISA.html#a7089b8c5cf16cf29783fce9b9957fe47">SparcISA::NumIntArchRegs</a></div><div class="ttdeci">const int NumIntArchRegs</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2registers_8hh_source.html#l00075">registers.hh:75</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a65fcdb0a395a44a70661a90407f72038"><div class="ttname"><a href="namespaceSparcISA.html#a65fcdb0a395a44a70661a90407f72038">SparcISA::copyRegs</a></div><div class="ttdeci">void copyRegs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2utility_8cc_source.html#l00204">utility.cc:204</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13ad5720b4f6ed79d5fc144ee64f687e0b7"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad5720b4f6ed79d5fc144ee64f687e0b7">SparcISA::MISCREG_QUEUE_NRES_ERROR_TAIL</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00112">miscregs.hh:112</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13aef5a72a8e26832842e8e928618e3b337"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aef5a72a8e26832842e8e928618e3b337">SparcISA::MISCREG_SCRATCHPAD_R4</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00099">miscregs.hh:99</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a02c1eec4d905c95a4614e86e0a933741"><div class="ttname"><a href="namespaceMipsISA.html#a02c1eec4d905c95a4614e86e0a933741">MipsISA::tl</a></div><div class="ttdeci">Bitfield&lt; 23, 20 &gt; tl</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00253">pra_constants.hh:253</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_af453eaac8ca46679309a6d324bcc980b"><div class="ttname"><a href="namespaceSparcISA.html#af453eaac8ca46679309a6d324bcc980b">SparcISA::getArgument</a></div><div class="ttdeci">uint64_t getArgument(ThreadContext *tc, int &amp;number, uint16_t size, bool fp)</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2utility_8cc_source.html#l00048">utility.cc:48</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_af38c4a1a7e9fd0d8aa7a31be2c2250b0"><div class="ttname"><a href="namespaceSparcISA.html#af38c4a1a7e9fd0d8aa7a31be2c2250b0">SparcISA::initCPU</a></div><div class="ttdeci">void initCPU(ThreadContext *tc, int cpuId)</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2utility_8cc_source.html#l00258">utility.cc:258</a></div></div>
<div class="ttc" id="classThreadContext_html_a585fb09e81d5aa91955cc6c84948af97"><div class="ttname"><a href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">ThreadContext::readFloatReg</a></div><div class="ttdeci">virtual RegVal readFloatReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac3a79e26cba695cda645d876adae85b6">SparcISA::MISCREG_HPSTATE</a></div><div class="ttdoc">Hyper privileged registers. </div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00077">miscregs.hh:77</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a8d40d476faf25b4ffeeecdfba72dfca2"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8d40d476faf25b4ffeeecdfba72dfca2">SparcISA::MISCREG_CWP</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00068">miscregs.hh:68</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a7a93d90f712b829d0d75df4286d3839b"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a7a93d90f712b829d0d75df4286d3839b">SparcISA::MISCREG_STICK</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00055">miscregs.hh:55</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13ad091b3ccedd89ce1e90799a63a0b7468"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad091b3ccedd89ce1e90799a63a0b7468">SparcISA::MISCREG_PIL</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00067">miscregs.hh:67</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a4dd1dfdf966d60347de9eabf3a5d6d9e"><div class="ttname"><a href="namespaceSparcISA.html#a4dd1dfdf966d60347de9eabf3a5d6d9e">SparcISA::NumFloatArchRegs</a></div><div class="ttdeci">const int NumFloatArchRegs</div><div class="ttdef"><b>Definition:</b> <a href="sparc__traits_8hh_source.html#l00051">sparc_traits.hh:51</a></div></div>
<div class="ttc" id="arch_2sparc_2faults_8hh_html"><div class="ttname"><a href="arch_2sparc_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a521928381e9b1b67308597116cb20038"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a521928381e9b1b67308597116cb20038">SparcISA::MISCREG_TICK_CMPR</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00054">miscregs.hh:54</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a2be5f0fc62327c298d9b7b646772cd7b"><div class="ttname"><a href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">ArmISA::NumArgumentRegs</a></div><div class="ttdeci">const int NumArgumentRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00114">registers.hh:114</a></div></div>
<div class="ttc" id="classThreadContext_html_a49c3ce8c24de55ea52f307a9f7929ab4"><div class="ttname"><a href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">ThreadContext::setIntReg</a></div><div class="ttdeci">virtual void setIntReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13ac802ace407551710595a031c51ae4882"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ac802ace407551710595a031c51ae4882">SparcISA::MISCREG_TNPC</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00060">miscregs.hh:60</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a831a392f415b647f33b4be99e14fd733"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a831a392f415b647f33b4be99e14fd733">SparcISA::MISCREG_ASI</a></div><div class="ttdoc">Ancillary State Registers. </div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00045">miscregs.hh:45</a></div></div>
<div class="ttc" id="sparc_2utility_8hh_html"><div class="ttname"><a href="sparc_2utility_8hh.html">utility.hh</a></div></div>
<div class="ttc" id="classPortProxy_html"><div class="ttname"><a href="classPortProxy.html">PortProxy</a></div><div class="ttdoc">This object is a proxy for a port or other object which implements the functional response protocol...</div><div class="ttdef"><b>Definition:</b> <a href="port__proxy_8hh_source.html#l00082">port_proxy.hh:82</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="namespaceSparcISA_html_a7fc70925d9b55ea5a531967d5994a283"><div class="ttname"><a href="namespaceSparcISA.html#a7fc70925d9b55ea5a531967d5994a283">SparcISA::MaxTL</a></div><div class="ttdeci">const int MaxTL</div><div class="ttdef"><b>Definition:</b> <a href="sparc__traits_8hh_source.html#l00038">sparc_traits.hh:38</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html_a0f2d4e55a15a5b1fc5a574ace6ca85b7"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html#a0f2d4e55a15a5b1fc5a574ace6ca85b7">GenericISA::DelaySlotUPCState::set</a></div><div class="ttdeci">void set(Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00396">types.hh:396</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotUPCState_html"><div class="ttname"><a href="classGenericISA_1_1DelaySlotUPCState.html">GenericISA::DelaySlotUPCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00373">types.hh:373</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a82cf7941a644b1cae5aa5a96ff623b60"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a82cf7941a644b1cae5aa5a96ff623b60">SparcISA::MISCREG_HSTICK_CMPR</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00083">miscregs.hh:83</a></div></div>
<div class="ttc" id="namespaceSparcISA_html"><div class="ttname"><a href="namespaceSparcISA.html">SparcISA</a></div><div class="ttdef"><b>Definition:</b> <a href="asi_8cc_source.html#l00034">asi.cc:34</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13ad377926386bb44a61780494c84920c17"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ad377926386bb44a61780494c84920c17">SparcISA::MISCREG_TPC</a></div><div class="ttdoc">Privilged Registers. </div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00059">miscregs.hh:59</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13af8bc860eb90b57f101bca6818f64d21a"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13af8bc860eb90b57f101bca6818f64d21a">SparcISA::MISCREG_SCRATCHPAD_R0</a></div><div class="ttdoc">Scratchpad regiscers. </div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00095">miscregs.hh:95</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13ab85ef8f45d48b56b04f471e837070cab"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ab85ef8f45d48b56b04f471e837070cab">SparcISA::MISCREG_FPRS</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00047">miscregs.hh:47</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13afdca3da6262fe3508cb9323ebb8e1c1b"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afdca3da6262fe3508cb9323ebb8e1c1b">SparcISA::MISCREG_SOFTINT</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00053">miscregs.hh:53</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13aa8d150da64cdead773e5415ebc267a5f"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aa8d150da64cdead773e5415ebc267a5f">SparcISA::MISCREG_SCRATCHPAD_R7</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00102">miscregs.hh:102</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a2eb6858d8ba11fb2871968be98d28d60"><div class="ttname"><a href="namespaceSparcISA.html#a2eb6858d8ba11fb2871968be98d28d60">SparcISA::NWindows</a></div><div class="ttdeci">const int NWindows</div><div class="ttdef"><b>Definition:</b> <a href="sparc__traits_8hh_source.html#l00043">sparc_traits.hh:43</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_ac638ee9d0667679fea103922b4472b37"><div class="ttname"><a href="namespaceSparcISA.html#ac638ee9d0667679fea103922b4472b37">SparcISA::StackPointerReg</a></div><div class="ttdeci">const int StackPointerReg</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2registers_8hh_source.html#l00069">registers.hh:69</a></div></div>
<div class="ttc" id="fs__translating__port__proxy_8hh_html"><div class="ttname"><a href="fs__translating__port__proxy_8hh.html">fs_translating_port_proxy.hh</a></div><div class="ttdoc">TranslatingPortProxy Object Declaration for FS. </div></div>
<div class="ttc" id="namespaceSparcISA_html_aa7a126e3127a2b9a40bb43b25c177bb6"><div class="ttname"><a href="namespaceSparcISA.html#aa7a126e3127a2b9a40bb43b25c177bb6">SparcISA::NumMicroIntRegs</a></div><div class="ttdeci">const int NumMicroIntRegs</div><div class="ttdef"><b>Definition:</b> <a href="sparc__traits_8hh_source.html#l00045">sparc_traits.hh:45</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a3984433dc2a46ca0e8c067951e80cbb2"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a3984433dc2a46ca0e8c067951e80cbb2">SparcISA::MISCREG_TBA</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00064">miscregs.hh:64</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a8ebce2d8e9bdd0bd9c9d36f863cd7bc1"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a8ebce2d8e9bdd0bd9c9d36f863cd7bc1">SparcISA::MISCREG_QUEUE_DEV_MONDO_HEAD</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00107">miscregs.hh:107</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13af0024555862f0b3d72c58d06e8b85adf"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13af0024555862f0b3d72c58d06e8b85adf">SparcISA::MISCREG_QUEUE_CPU_MONDO_TAIL</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00106">miscregs.hh:106</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a4e6839981a615bd31df770070c5ae716"><div class="ttname"><a href="namespaceSparcISA.html#a4e6839981a615bd31df770070c5ae716">SparcISA::NumCCRegs</a></div><div class="ttdeci">const int NumCCRegs</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2registers_8hh_source.html#l00081">registers.hh:81</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13abbd202ce1faf754b6b3fb2773be49692"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13abbd202ce1faf754b6b3fb2773be49692">SparcISA::MISCREG_SCRATCHPAD_R6</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00101">miscregs.hh:101</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a63a761355f53711c5e097f14d0384a46"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a63a761355f53711c5e097f14d0384a46">SparcISA::MISCREG_TT</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00062">miscregs.hh:62</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13ab4a9ad464058e9da2400ba86380a446f"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13ab4a9ad464058e9da2400ba86380a446f">SparcISA::MISCREG_SCRATCHPAD_R2</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00097">miscregs.hh:97</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a6ba085f16ecfdce64ab76f77855a2009"><div class="ttname"><a href="namespaceSparcISA.html#a6ba085f16ecfdce64ab76f77855a2009">SparcISA::copyMiscRegs</a></div><div class="ttdeci">void copyMiscRegs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="sparc_2utility_8cc_source.html#l00068">utility.cc:68</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a34f1e0260a3bfa397bda36736e2caa41"><div class="ttname"><a href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">ArmISA::fp</a></div><div class="ttdeci">Bitfield&lt; 19, 16 &gt; fp</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00175">miscregs_types.hh:175</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13aa0eec0013c3a67114a501af622d1ad5b"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13aa0eec0013c3a67114a501af622d1ad5b">SparcISA::MISCREG_MMU_LSU_CTRL</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00092">miscregs.hh:92</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a0aec5ee396ee2840c29facb40fa90530"><div class="ttname"><a href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">X86ISA::x</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; x</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00105">types.hh:105</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a33bbe55d0a91f4c0eb22fafb3d1362c1"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a33bbe55d0a91f4c0eb22fafb3d1362c1">SparcISA::MISCREG_TSTATE</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00061">miscregs.hh:61</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13a1f61d16da3b8f01ea0e0171d5416c21d"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13a1f61d16da3b8f01ea0e0171d5416c21d">SparcISA::MISCREG_QUEUE_RES_ERROR_HEAD</a></div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00109">miscregs.hh:109</a></div></div>
<div class="ttc" id="namespaceSparcISA_html_a8b399c7e98e2a68710f85cbf58cc5e13afbc73bf75f6c3c011082b62644917a3a"><div class="ttname"><a href="namespaceSparcISA.html#a8b399c7e98e2a68710f85cbf58cc5e13afbc73bf75f6c3c011082b62644917a3a">SparcISA::MISCREG_FSR</a></div><div class="ttdoc">Floating Point Status Register. </div><div class="ttdef"><b>Definition:</b> <a href="sparc_2miscregs_8hh_source.html#l00086">miscregs.hh:86</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
