<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AMDGPUTargetMachine.cpp File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">AMDGPUTargetMachine.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>The AMDGPU target machine contains all of the hardware specific information needed to emit code for R600 and SI GPUs.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPUTargetMachine_8h_source.html">AMDGPUTargetMachine.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="R600ISelLowering_8h_source.html">R600ISelLowering.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="R600MachineScheduler_8h_source.html">R600MachineScheduler.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="SIISelLowering_8h_source.html">SIISelLowering.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Analysis_2Passes_8h_source.html">llvm/Analysis/Passes.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineFunctionAnalysis_8h_source.html">llvm/CodeGen/MachineFunctionAnalysis.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="TargetLoweringObjectFileImpl_8h_source.html">llvm/CodeGen/TargetLoweringObjectFileImpl.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineModuleInfo_8h_source.html">llvm/CodeGen/MachineModuleInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="CodeGen_2Passes_8h_source.html">llvm/CodeGen/Passes.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Verifier_8h_source.html">llvm/IR/Verifier.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MCAsmInfo_8h_source.html">llvm/MC/MCAsmInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="PassManager_8h_source.html">llvm/PassManager.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="TargetRegistry_8h_source.html">llvm/Support/TargetRegistry.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="raw__os__ostream_8h_source.html">llvm/Support/raw_os_ostream.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Transforms_2IPO_8h_source.html">llvm/Transforms/IPO.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Transforms_2Scalar_8h_source.html">llvm/Transforms/Scalar.h</a>&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPUTargetMachine.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUTargetMachine_8cpp__incl.png" border="0" usemap="#AMDGPUTargetMachine_8cpp" alt=""/></div>
<map name="AMDGPUTargetMachine_8cpp" id="AMDGPUTargetMachine_8cpp">
<area shape="rect" id="node2" href="AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="1621,87,1805,114"/><area shape="rect" id="node8" href="AMDGPU_8h.html" title="AMDGPU.h" alt="" coords="2139,266,2231,293"/><area shape="rect" id="node9" href="TargetRegistry_8h.html" title="llvm/Support/TargetRegistry.h" alt="" coords="2086,348,2293,375"/><area shape="rect" id="node13" href="R600ISelLowering_8h.html" title="R600 DAG Lowering interface definition. " alt="" coords="1365,266,1510,293"/><area shape="rect" id="node19" href="R600InstrInfo_8h.html" title="Interface definition for R600InstrInfo. " alt="" coords="739,177,856,203"/><area shape="rect" id="node22" href="R600MachineScheduler_8h.html" title="R600 Machine Scheduler interface. " alt="" coords="399,87,582,114"/><area shape="rect" id="node26" href="SIISelLowering_8h.html" title="SI DAG Lowering interface definition. " alt="" coords="1264,87,1389,114"/><area shape="rect" id="node27" href="SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo. " alt="" coords="1169,177,1266,203"/><area shape="rect" id="node30" href="Analysis_2Passes_8h.html" title="llvm/Analysis/Passes.h" alt="" coords="2771,87,2935,114"/><area shape="rect" id="node31" href="MachineFunctionAnalysis_8h.html" title="llvm/CodeGen/MachineFunction\lAnalysis.h" alt="" coords="2525,80,2747,121"/><area shape="rect" id="node32" href="TargetLoweringObjectFileImpl_8h.html" title="llvm/CodeGen/TargetLowering\lObjectFileImpl.h" alt="" coords="2365,169,2576,211"/><area shape="rect" id="node35" href="MachineModuleInfo_8h.html" title="llvm/CodeGen/MachineModule\lInfo.h" alt="" coords="3417,169,3631,211"/><area shape="rect" id="node44" href="CodeGen_2Passes_8h.html" title="llvm/CodeGen/Passes.h" alt="" coords="2307,266,2477,293"/><area shape="rect" id="node45" href="Verifier_8h.html" title="llvm/IR/Verifier.h" alt="" coords="1891,177,2013,203"/><area shape="rect" id="node46" href="MCAsmInfo_8h.html" title="llvm/MC/MCAsmInfo.h" alt="" coords="2341,87,2501,114"/><area shape="rect" id="node47" href="PassManager_8h.html" title="llvm/PassManager.h" alt="" coords="2959,87,3107,114"/><area shape="rect" id="node48" href="raw__os__ostream_8h.html" title="llvm/Support/raw_os\l_ostream.h" alt="" coords="3131,80,3282,121"/><area shape="rect" id="node49" href="Transforms_2IPO_8h.html" title="llvm/Transforms/IPO.h" alt="" coords="3306,87,3465,114"/><area shape="rect" id="node50" href="Transforms_2Scalar_8h.html" title="llvm/Transforms/Scalar.h" alt="" coords="1886,87,2063,114"/><area shape="rect" id="node3" href="AMDGPUFrameLowering_8h.html" title="Interface to describe a layout of a stack frame on a AMDIL target machine. " alt="" coords="1774,266,1962,293"/><area shape="rect" id="node4" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="1146,266,1289,293"/><area shape="rect" id="node6" href="AMDGPUIntrinsicInfo_8h.html" title="Interface for the AMDGPU Implementation of the Intrinsic Info class. " alt="" coords="1534,266,1698,293"/><area shape="rect" id="node7" href="AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="1635,177,1791,203"/><area shape="rect" id="node15" href="DataLayout_8h.html" title="llvm/IR/DataLayout.h" alt="" coords="3054,266,3207,293"/><area shape="rect" id="node11" href="StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="1973,423,2123,449"/><area shape="rect" id="node10" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="2367,348,2566,375"/><area shape="rect" id="node12" href="Pass_8h.html" title="llvm/Pass.h" alt="" coords="2891,423,2984,449"/><area shape="rect" id="node14" href="AMDGPUISelLowering_8h.html" title="Interface definition of the TargetLowering class that is common to all AMD GPUs. " alt="" coords="1309,348,1480,375"/><area shape="rect" id="node16" href="DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="3220,348,3383,375"/><area shape="rect" id="node17" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="2975,348,3145,375"/><area shape="rect" id="node20" href="R600Defines_8h.html" title="R600Defines.h" alt="" coords="693,266,808,293"/><area shape="rect" id="node21" href="R600RegisterInfo_8h.html" title="Interface definition for R600RegisterInfo. " alt="" coords="529,266,669,293"/><area shape="rect" id="node23" href="PriorityQueue_8h.html" title="llvm/ADT/PriorityQueue.h" alt="" coords="273,177,453,203"/><area shape="rect" id="node24" href="MachineScheduler_8h.html" title="llvm/CodeGen/MachineScheduler.h" alt="" coords="5,177,248,203"/><area shape="rect" id="node25" href="Debug_8h.html" title="llvm/Support/Debug.h" alt="" coords="637,348,798,375"/><area shape="rect" id="node28" href="SIDefines_8h.html" title="SIDefines.h" alt="" coords="1027,266,1122,293"/><area shape="rect" id="node29" href="SIRegisterInfo_8h.html" title="Interface definition for SIRegisterInfo. " alt="" coords="883,266,1003,293"/><area shape="rect" id="node33" href="SectionKind_8h.html" title="llvm/MC/SectionKind.h" alt="" coords="2649,348,2812,375"/><area shape="rect" id="node34" href="TargetLoweringObjectFile_8h.html" title="llvm/Target/TargetLowering\lObjectFile.h" alt="" coords="2502,259,2693,300"/><area shape="rect" id="node36" href="PointerIntPair_8h.html" title="llvm/ADT/PointerIntPair.h" alt="" coords="4022,348,4199,375"/><area shape="rect" id="node37" href="SmallPtrSet_8h.html" title="llvm/ADT/SmallPtrSet.h" alt="" coords="3676,266,3847,293"/><area shape="rect" id="node38" href="DebugLoc_8h.html" title="llvm/IR/DebugLoc.h" alt="" coords="3871,266,4014,293"/><area shape="rect" id="node39" href="Metadata_8h.html" title="llvm/IR/Metadata.h" alt="" coords="3231,266,3371,293"/><area shape="rect" id="node40" href="ValueHandle_8h.html" title="llvm/IR/ValueHandle.h" alt="" coords="4090,266,4249,293"/><area shape="rect" id="node41" href="MCContext_8h.html" title="llvm/MC/MCContext.h" alt="" coords="2769,266,2927,293"/><area shape="rect" id="node42" href="MachineLocation_8h.html" title="llvm/MC/MachineLocation.h" alt="" coords="4273,266,4468,293"/><area shape="rect" id="node43" href="Dwarf_8h.html" title="llvm/Support/Dwarf.h" alt="" coords="3447,266,3601,293"/></map>
</div>
</div>
<p><a href="AMDGPUTargetMachine_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:af5322c9ea5f8b843bdbe0a6b91e236ad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUTargetMachine_8cpp.html#af5322c9ea5f8b843bdbe0a6b91e236ad">LLVMInitializeR600Target</a> ()</td></tr>
<tr class="separator:af5322c9ea5f8b843bdbe0a6b91e236ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca25b8cad5b26bd5bb91f5ff9a301ac2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUTargetMachine_8cpp.html#aca25b8cad5b26bd5bb91f5ff9a301ac2">createR600MachineScheduler</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *C)</td></tr>
<tr class="separator:aca25b8cad5b26bd5bb91f5ff9a301ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:aea1eb2aad2c8c8aec961b2343345c90c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUTargetMachine_8cpp.html#aea1eb2aad2c8c8aec961b2343345c90c">SchedCustomRegistry</a> (&quot;r600&quot;,&quot;Run R600's custom <a class="el" href="MachineScheduler_8cpp.html#a1d934565f08cba6018cb2349232b7bf3">scheduler</a>&quot;, createR600MachineScheduler)</td></tr>
<tr class="separator:aea1eb2aad2c8c8aec961b2343345c90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The AMDGPU target machine contains all of the hardware specific information needed to emit code for R600 and SI GPUs. </p>

<p>Definition in file <a class="el" href="AMDGPUTargetMachine_8cpp_source.html">AMDGPUTargetMachine.cpp</a>.</p>
</div><h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="aca25b8cad5b26bd5bb91f5ff9a301ac2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>* createR600MachineScheduler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l00045">45</a> of file <a class="el" href="AMDGPUTargetMachine_8cpp_source.html">AMDGPUTargetMachine.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="af5322c9ea5f8b843bdbe0a6b91e236ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LLVMInitializeR600Target </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l00039">39</a> of file <a class="el" href="AMDGPUTargetMachine_8cpp_source.html">AMDGPUTargetMachine.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUMCTargetDesc_8h_source.html#l00030">llvm::TheAMDGPUTarget</a>, <a class="el" href="AMDGPUMCTargetDesc_8h_source.html#l00033">llvm::TheGCNTarget</a>, <a class="el" href="namespacellvm.html#a6569d00d31a5d74e563e2f39f82271ab">llvm::X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a1bdbcdc4205781eefd549946d40ff378">Y</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="aea1eb2aad2c8c8aec961b2343345c90c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> SchedCustomRegistry(&quot;r600&quot;,&quot;Run R600's custom <a class="el" href="MachineScheduler_8cpp.html#a1d934565f08cba6018cb2349232b7bf3">scheduler</a>&quot;, createR600MachineScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:46 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
