<profile>

<section name = "Vivado HLS Report for 'axi_stream_to_vga'" level="0">
<item name = "Date">Tue Mar 10 11:32:05 2020
</item>
<item name = "Version">2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)</item>
<item name = "Project">AXI_STREAM_TO_VGA</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">3.15</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1260002, 1260002, 1260002, 1260002, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1260000, 1260000, 4, 3, 1, 420000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 328, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 246, -</column>
<column name="Register">-, -, 136, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_320_p2">+, 0, 0, 26, 19, 1</column>
<column name="op2_V_read_assign_fu_262_p2">+, 0, 0, 12, 4, 1</column>
<column name="p_Val2_s_fu_423_p2">+, 0, 0, 18, 11, 9</column>
<column name="x_1_fu_509_p2">+, 0, 0, 17, 10, 1</column>
<column name="y_coordinate_V_mid2_fu_348_p2">+, 0, 0, 17, 10, 10</column>
<column name="y_s_fu_354_p2">+, 0, 0, 17, 10, 1</column>
<column name="tmp_6_i_fu_274_p2">-, 0, 0, 12, 3, 4</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage2_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_251">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op101_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op71_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond2_fu_447_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_441_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp2_fu_308_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp2_mid1_fu_397_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_fu_314_p2">icmp, 0, 0, 20, 19, 18</column>
<column name="icmp1_fu_370_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="icmp_fu_290_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="not_1_fu_498_p2">icmp, 0, 0, 13, 10, 7</column>
<column name="tmp_2_fu_296_p2">icmp, 0, 0, 13, 10, 6</column>
<column name="tmp_2_mid1_fu_385_p2">icmp, 0, 0, 13, 10, 6</column>
<column name="tmp_3_fu_302_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="tmp_3_mid1_fu_391_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="tmp_5_fu_326_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="tmp_6_fu_429_p2">icmp, 0, 0, 13, 10, 8</column>
<column name="tmp_7_fu_435_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="not_mid2_fu_376_p3">select, 0, 0, 2, 1, 1</column>
<column name="tmp2_mid2_fu_403_p3">select, 0, 0, 2, 1, 1</column>
<column name="x_mid2_fu_332_p3">select, 0, 0, 9, 1, 1</column>
<column name="y_coordinate_V_mid2_s_fu_340_p3">select, 0, 0, 7, 1, 7</column>
<column name="y_mid2_fu_411_p3">select, 0, 0, 9, 1, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="B_V">15, 3, 4, 12</column>
<column name="B_V_preg">9, 2, 4, 8</column>
<column name="B_temp_V_read_assign_fu_130">15, 3, 4, 12</column>
<column name="G_V">15, 3, 4, 12</column>
<column name="G_V_preg">9, 2, 4, 8</column>
<column name="G_temp_V_read_assign_fu_126">9, 2, 4, 8</column>
<column name="H_SYNC_V">9, 2, 1, 2</column>
<column name="R_V">15, 3, 4, 12</column>
<column name="R_V_preg">9, 2, 4, 8</column>
<column name="R_temp_V_read_assign_fu_122">21, 4, 4, 16</column>
<column name="V_SYNC_V">9, 2, 1, 2</column>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_196_p4">9, 2, 19, 38</column>
<column name="ap_phi_mux_x_phi_fu_218_p4">9, 2, 10, 20</column>
<column name="ap_phi_mux_y_phi_fu_207_p4">9, 2, 10, 20</column>
<column name="inStream_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_192">9, 2, 19, 38</column>
<column name="x_reg_214">9, 2, 10, 20</column>
<column name="y_reg_203">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B_V_preg">4, 0, 4, 0</column>
<column name="B_temp_V_read_assign_fu_130">4, 0, 4, 0</column>
<column name="G_V_preg">4, 0, 4, 0</column>
<column name="G_temp_V_read_assign_fu_126">4, 0, 4, 0</column>
<column name="H_SYNC_V_preg">1, 0, 1, 0</column>
<column name="R_V_preg">4, 0, 4, 0</column>
<column name="R_temp_V_read_assign_fu_122">4, 0, 4, 0</column>
<column name="V_SYNC_V_preg">1, 0, 1, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="color_blinking_V">4, 0, 4, 0</column>
<column name="exitcond_flatten_reg_568">1, 0, 1, 0</column>
<column name="indvar_flatten_next_reg_572">19, 0, 19, 0</column>
<column name="indvar_flatten_reg_192">19, 0, 19, 0</column>
<column name="op2_V_read_assign_reg_554">4, 0, 4, 0</column>
<column name="or_cond2_reg_588">1, 0, 1, 0</column>
<column name="tmp_6_i_reg_563">4, 0, 4, 0</column>
<column name="tmp_reg_559">1, 0, 1, 0</column>
<column name="x_1_reg_595">10, 0, 10, 0</column>
<column name="x_mid2_reg_577">10, 0, 10, 0</column>
<column name="x_reg_214">10, 0, 10, 0</column>
<column name="y_mid2_reg_583">10, 0, 10, 0</column>
<column name="y_reg_203">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, axi_stream_to_vga, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, axi_stream_to_vga, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, axi_stream_to_vga, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, axi_stream_to_vga, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, axi_stream_to_vga, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, axi_stream_to_vga, return value</column>
<column name="selftest">in, 1, ap_none, selftest, scalar</column>
<column name="inStream_V_V_TDATA">in, 8, axis, inStream_V_V, pointer</column>
<column name="inStream_V_V_TVALID">in, 1, axis, inStream_V_V, pointer</column>
<column name="inStream_V_V_TREADY">out, 1, axis, inStream_V_V, pointer</column>
<column name="R_V">out, 4, ap_none, R_V, pointer</column>
<column name="G_V">out, 4, ap_none, G_V, pointer</column>
<column name="B_V">out, 4, ap_none, B_V, pointer</column>
<column name="V_SYNC_V">out, 1, ap_none, V_SYNC_V, pointer</column>
<column name="H_SYNC_V">out, 1, ap_none, H_SYNC_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.15</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'x'">phi, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, &apos;x&apos;, AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:88</column>
<column name="'tmp_5', AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:88">icmp, 0.86, 0.86, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'x_mid2', AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:88">select, 0.47, 1.33, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_5_cast', AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:92">zext, 0.00, 1.33, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'x_coordinate.V', AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:92">add, 0.93, 2.26, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_10', AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:92">bitselect, 0.00, 2.26, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_1_i', AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:92">zext, 0.00, 2.26, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_2_i', AXI_STREAM_TO_VGA/vga_bram_read_address.cpp:92">bitconcatenate, 0.00, 2.26, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
