Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 13 12:33:27 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (7)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U_counter/u_clock_div/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_btn/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_btn2/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_btn3/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_btn4/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_btn5/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.831        0.000                      0                  294        0.182        0.000                      0                  294        4.500        0.000                       0                   231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.831        0.000                      0                  294        0.182        0.000                      0                  294        4.500        0.000                       0                   231  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 u_btn3/edge_detect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/u_ti2/count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.916ns (24.640%)  route 2.802ns (75.360%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.638     5.159    u_btn3/CLK
    SLICE_X64Y5          FDCE                                         r  u_btn3/edge_detect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.518     5.677 f  u_btn3/edge_detect_reg[0]/Q
                         net (fo=1, routed)           0.426     6.103    u_btn3/edge_detect[0]
    SLICE_X64Y5          LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  u_btn3/count_reg[5]_i_7/O
                         net (fo=4, routed)           0.954     7.181    u_btn4/count_reg_reg[0]
    SLICE_X59Y2          LUT4 (Prop_lut4_I1_O)        0.124     7.305 r  u_btn4/count_reg[5]_i_3__0/O
                         net (fo=3, routed)           0.776     8.081    u_clock_set/count_reg_reg[0]
    SLICE_X62Y2          LUT4 (Prop_lut4_I3_O)        0.150     8.231 r  u_clock_set/count_reg[5]_i_1__0/O
                         net (fo=6, routed)           0.646     8.877    dps/u_ti2/E[0]
    SLICE_X60Y1          FDCE                                         r  dps/u_ti2/count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.519    14.860    dps/u_ti2/CLK
    SLICE_X60Y1          FDCE                                         r  dps/u_ti2/count_reg_reg[3]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y1          FDCE (Setup_fdce_C_CE)      -0.377    14.708    dps/u_ti2/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 u_btn3/edge_detect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/u_ti2/count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.916ns (24.640%)  route 2.802ns (75.360%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.638     5.159    u_btn3/CLK
    SLICE_X64Y5          FDCE                                         r  u_btn3/edge_detect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.518     5.677 f  u_btn3/edge_detect_reg[0]/Q
                         net (fo=1, routed)           0.426     6.103    u_btn3/edge_detect[0]
    SLICE_X64Y5          LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  u_btn3/count_reg[5]_i_7/O
                         net (fo=4, routed)           0.954     7.181    u_btn4/count_reg_reg[0]
    SLICE_X59Y2          LUT4 (Prop_lut4_I1_O)        0.124     7.305 r  u_btn4/count_reg[5]_i_3__0/O
                         net (fo=3, routed)           0.776     8.081    u_clock_set/count_reg_reg[0]
    SLICE_X62Y2          LUT4 (Prop_lut4_I3_O)        0.150     8.231 r  u_clock_set/count_reg[5]_i_1__0/O
                         net (fo=6, routed)           0.646     8.877    dps/u_ti2/E[0]
    SLICE_X60Y1          FDCE                                         r  dps/u_ti2/count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.519    14.860    dps/u_ti2/CLK
    SLICE_X60Y1          FDCE                                         r  dps/u_ti2/count_reg_reg[5]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y1          FDCE (Setup_fdce_C_CE)      -0.377    14.708    dps/u_ti2/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 dps/uclk_100/count_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/uclk_100/count_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 1.145ns (27.449%)  route 3.026ns (72.551%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.636     5.157    dps/uclk_100/CLK
    SLICE_X60Y8          FDCE                                         r  dps/uclk_100/count_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDCE (Prop_fdce_C_Q)         0.478     5.635 f  dps/uclk_100/count_reg_reg[17]/Q
                         net (fo=2, routed)           0.805     6.441    dps/uclk_100/count_reg[17]
    SLICE_X60Y9          LUT4 (Prop_lut4_I0_O)        0.295     6.736 r  dps/uclk_100/count_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.302     7.038    dps/uclk_100/count_reg[19]_i_5__0_n_0
    SLICE_X60Y8          LUT5 (Prop_lut5_I4_O)        0.124     7.162 r  dps/uclk_100/count_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.748     7.910    dps/uclk_100/count_reg[19]_i_3__0_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.034 f  dps/uclk_100/count_reg[19]_i_2/O
                         net (fo=20, routed)          1.171     9.205    dps/uclk_100/clk_next
    SLICE_X60Y8          LUT2 (Prop_lut2_I0_O)        0.124     9.329 r  dps/uclk_100/count_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     9.329    dps/uclk_100/count_next[14]
    SLICE_X60Y8          FDCE                                         r  dps/uclk_100/count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.517    14.858    dps/uclk_100/CLK
    SLICE_X60Y8          FDCE                                         r  dps/uclk_100/count_reg_reg[14]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X60Y8          FDCE (Setup_fdce_C_D)        0.077    15.199    dps/uclk_100/count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 u_btn3/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn3/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.952ns (23.242%)  route 3.144ns (76.758%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.636     5.157    u_btn3/CLK
    SLICE_X65Y10         FDCE                                         r  u_btn3/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  u_btn3/counter_reg[10]/Q
                         net (fo=2, routed)           0.998     6.611    u_btn3/counter_reg_n_0_[10]
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.735 r  u_btn3/counter[17]_i_5__1/O
                         net (fo=1, routed)           0.574     7.310    u_btn3/counter[17]_i_5__1_n_0
    SLICE_X65Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.434 r  u_btn3/counter[17]_i_4__1/O
                         net (fo=1, routed)           0.403     7.837    u_btn3/counter[17]_i_4__1_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.961 f  u_btn3/counter[17]_i_2__1/O
                         net (fo=18, routed)          1.169     9.129    u_btn3/r_1khz
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.253 r  u_btn3/counter[15]_i_1__1/O
                         net (fo=1, routed)           0.000     9.253    u_btn3/counter[15]
    SLICE_X65Y11         FDCE                                         r  u_btn3/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.516    14.857    u_btn3/CLK
    SLICE_X65Y11         FDCE                                         r  u_btn3/counter_reg[15]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X65Y11         FDCE (Setup_fdce_C_D)        0.031    15.127    u_btn3/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 u_btn3/edge_detect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/u_ti2/count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.916ns (25.205%)  route 2.718ns (74.795%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.638     5.159    u_btn3/CLK
    SLICE_X64Y5          FDCE                                         r  u_btn3/edge_detect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.518     5.677 f  u_btn3/edge_detect_reg[0]/Q
                         net (fo=1, routed)           0.426     6.103    u_btn3/edge_detect[0]
    SLICE_X64Y5          LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  u_btn3/count_reg[5]_i_7/O
                         net (fo=4, routed)           0.954     7.181    u_btn4/count_reg_reg[0]
    SLICE_X59Y2          LUT4 (Prop_lut4_I1_O)        0.124     7.305 r  u_btn4/count_reg[5]_i_3__0/O
                         net (fo=3, routed)           0.776     8.081    u_clock_set/count_reg_reg[0]
    SLICE_X62Y2          LUT4 (Prop_lut4_I3_O)        0.150     8.231 r  u_clock_set/count_reg[5]_i_1__0/O
                         net (fo=6, routed)           0.562     8.793    dps/u_ti2/E[0]
    SLICE_X61Y2          FDCE                                         r  dps/u_ti2/count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.519    14.860    dps/u_ti2/CLK
    SLICE_X61Y2          FDCE                                         r  dps/u_ti2/count_reg_reg[4]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X61Y2          FDCE (Setup_fdce_C_CE)      -0.413    14.672    dps/u_ti2/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 u_btn3/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn3/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 0.952ns (23.305%)  route 3.133ns (76.695%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.636     5.157    u_btn3/CLK
    SLICE_X65Y10         FDCE                                         r  u_btn3/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  u_btn3/counter_reg[10]/Q
                         net (fo=2, routed)           0.998     6.611    u_btn3/counter_reg_n_0_[10]
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.735 r  u_btn3/counter[17]_i_5__1/O
                         net (fo=1, routed)           0.574     7.310    u_btn3/counter[17]_i_5__1_n_0
    SLICE_X65Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.434 r  u_btn3/counter[17]_i_4__1/O
                         net (fo=1, routed)           0.403     7.837    u_btn3/counter[17]_i_4__1_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.961 f  u_btn3/counter[17]_i_2__1/O
                         net (fo=18, routed)          1.158     9.118    u_btn3/r_1khz
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.242 r  u_btn3/counter[14]_i_1__1/O
                         net (fo=1, routed)           0.000     9.242    u_btn3/counter[14]
    SLICE_X65Y11         FDCE                                         r  u_btn3/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.516    14.857    u_btn3/CLK
    SLICE_X65Y11         FDCE                                         r  u_btn3/counter_reg[14]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X65Y11         FDCE (Setup_fdce_C_D)        0.029    15.125    u_btn3/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 dps/uclk_100/count_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/uclk_100/count_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.167ns (27.829%)  route 3.026ns (72.171%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.636     5.157    dps/uclk_100/CLK
    SLICE_X60Y8          FDCE                                         r  dps/uclk_100/count_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDCE (Prop_fdce_C_Q)         0.478     5.635 f  dps/uclk_100/count_reg_reg[17]/Q
                         net (fo=2, routed)           0.805     6.441    dps/uclk_100/count_reg[17]
    SLICE_X60Y9          LUT4 (Prop_lut4_I0_O)        0.295     6.736 r  dps/uclk_100/count_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.302     7.038    dps/uclk_100/count_reg[19]_i_5__0_n_0
    SLICE_X60Y8          LUT5 (Prop_lut5_I4_O)        0.124     7.162 r  dps/uclk_100/count_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.748     7.910    dps/uclk_100/count_reg[19]_i_3__0_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I4_O)        0.124     8.034 f  dps/uclk_100/count_reg[19]_i_2/O
                         net (fo=20, routed)          1.171     9.205    dps/uclk_100/clk_next
    SLICE_X60Y8          LUT2 (Prop_lut2_I0_O)        0.146     9.351 r  dps/uclk_100/count_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     9.351    dps/uclk_100/count_next[17]
    SLICE_X60Y8          FDCE                                         r  dps/uclk_100/count_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.517    14.858    dps/uclk_100/CLK
    SLICE_X60Y8          FDCE                                         r  dps/uclk_100/count_reg_reg[17]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X60Y8          FDCE (Setup_fdce_C_D)        0.118    15.240    dps/uclk_100/count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 u_btn3/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn3/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.980ns (23.763%)  route 3.144ns (76.237%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.636     5.157    u_btn3/CLK
    SLICE_X65Y10         FDCE                                         r  u_btn3/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDCE (Prop_fdce_C_Q)         0.456     5.613 f  u_btn3/counter_reg[10]/Q
                         net (fo=2, routed)           0.998     6.611    u_btn3/counter_reg_n_0_[10]
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.735 r  u_btn3/counter[17]_i_5__1/O
                         net (fo=1, routed)           0.574     7.310    u_btn3/counter[17]_i_5__1_n_0
    SLICE_X65Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.434 r  u_btn3/counter[17]_i_4__1/O
                         net (fo=1, routed)           0.403     7.837    u_btn3/counter[17]_i_4__1_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.961 f  u_btn3/counter[17]_i_2__1/O
                         net (fo=18, routed)          1.169     9.129    u_btn3/r_1khz
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.152     9.281 r  u_btn3/counter[16]_i_1__1/O
                         net (fo=1, routed)           0.000     9.281    u_btn3/counter[16]
    SLICE_X65Y11         FDCE                                         r  u_btn3/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.516    14.857    u_btn3/CLK
    SLICE_X65Y11         FDCE                                         r  u_btn3/counter_reg[16]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X65Y11         FDCE (Setup_fdce_C_D)        0.075    15.171    u_btn3/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 u_btn3/edge_detect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/u_ti4/count_reg_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.918ns (25.258%)  route 2.716ns (74.742%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.638     5.159    u_btn3/CLK
    SLICE_X64Y5          FDCE                                         r  u_btn3/edge_detect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.518     5.677 f  u_btn3/edge_detect_reg[0]/Q
                         net (fo=1, routed)           0.426     6.103    u_btn3/edge_detect[0]
    SLICE_X64Y5          LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  u_btn3/count_reg[5]_i_7/O
                         net (fo=4, routed)           0.954     7.181    u_btn4/count_reg_reg[0]
    SLICE_X59Y2          LUT4 (Prop_lut4_I1_O)        0.124     7.305 r  u_btn4/count_reg[5]_i_3__0/O
                         net (fo=3, routed)           0.828     8.133    u_clock_set/count_reg_reg[0]
    SLICE_X62Y2          LUT4 (Prop_lut4_I3_O)        0.152     8.285 r  u_clock_set/count_reg[4]_i_1__1/O
                         net (fo=5, routed)           0.509     8.794    dps/u_ti4/count_reg_reg[0]_0[0]
    SLICE_X63Y4          FDPE                                         r  dps/u_ti4/count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.519    14.860    dps/u_ti4/CLK
    SLICE_X63Y4          FDPE                                         r  dps/u_ti4/count_reg_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X63Y4          FDPE (Setup_fdpe_C_CE)      -0.407    14.692    dps/u_ti4/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 u_btn3/edge_detect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/u_ti4/count_reg_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.918ns (25.258%)  route 2.716ns (74.742%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.638     5.159    u_btn3/CLK
    SLICE_X64Y5          FDCE                                         r  u_btn3/edge_detect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y5          FDCE (Prop_fdce_C_Q)         0.518     5.677 f  u_btn3/edge_detect_reg[0]/Q
                         net (fo=1, routed)           0.426     6.103    u_btn3/edge_detect[0]
    SLICE_X64Y5          LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  u_btn3/count_reg[5]_i_7/O
                         net (fo=4, routed)           0.954     7.181    u_btn4/count_reg_reg[0]
    SLICE_X59Y2          LUT4 (Prop_lut4_I1_O)        0.124     7.305 r  u_btn4/count_reg[5]_i_3__0/O
                         net (fo=3, routed)           0.828     8.133    u_clock_set/count_reg_reg[0]
    SLICE_X62Y2          LUT4 (Prop_lut4_I3_O)        0.152     8.285 r  u_clock_set/count_reg[4]_i_1__1/O
                         net (fo=5, routed)           0.509     8.794    dps/u_ti4/count_reg_reg[0]_0[0]
    SLICE_X63Y4          FDPE                                         r  dps/u_ti4/count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.519    14.860    dps/u_ti4/CLK
    SLICE_X63Y4          FDPE                                         r  dps/u_ti4/count_reg_reg[3]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X63Y4          FDPE (Setup_fdpe_C_CE)      -0.407    14.692    dps/u_ti4/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  5.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U_counter/u2hz/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter/u2hz/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.401%)  route 0.132ns (41.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.595     1.478    U_counter/u2hz/CLK
    SLICE_X63Y6          FDCE                                         r  U_counter/u2hz/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_counter/u2hz/r_counter_reg[0]/Q
                         net (fo=8, routed)           0.132     1.752    U_counter/u2hz_n_6
    SLICE_X64Y5          LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  U_counter/r_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.797    U_counter/u2hz/D[1]
    SLICE_X64Y5          FDCE                                         r  U_counter/u2hz/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.866     1.993    U_counter/u2hz/CLK
    SLICE_X64Y5          FDCE                                         r  U_counter/u2hz/r_counter_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X64Y5          FDCE (Hold_fdce_C_D)         0.120     1.614    U_counter/u2hz/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 dps2/u_ti2/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps2/u_ti22/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.838%)  route 0.132ns (41.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.595     1.478    dps2/u_ti2/CLK
    SLICE_X58Y0          FDCE                                         r  dps2/u_ti2/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  dps2/u_ti2/tick_reg_reg/Q
                         net (fo=8, routed)           0.132     1.751    dps2/u_ti22/count_reg_reg[1]_0
    SLICE_X59Y0          LUT5 (Prop_lut5_I1_O)        0.048     1.799 r  dps2/u_ti22/count_reg[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.799    dps2/u_ti22/count_reg[2]_i_1__3_n_0
    SLICE_X59Y0          FDCE                                         r  dps2/u_ti22/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.865     1.992    dps2/u_ti22/CLK
    SLICE_X59Y0          FDCE                                         r  dps2/u_ti22/count_reg_reg[2]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X59Y0          FDCE (Hold_fdce_C_D)         0.107     1.598    dps2/u_ti22/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dps2/u_ti32/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps2/u_ti32/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.534%)  route 0.117ns (35.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.596     1.479    dps2/u_ti32/CLK
    SLICE_X64Y0          FDCE                                         r  dps2/u_ti32/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDCE (Prop_fdce_C_Q)         0.164     1.643 r  dps2/u_ti32/count_reg_reg[0]/Q
                         net (fo=6, routed)           0.117     1.760    dps2/u_ti32/Q[0]
    SLICE_X65Y0          LUT5 (Prop_lut5_I2_O)        0.048     1.808 r  dps2/u_ti32/count_reg[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.808    dps2/u_ti32/count_reg[2]_i_1__4_n_0
    SLICE_X65Y0          FDCE                                         r  dps2/u_ti32/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.867     1.994    dps2/u_ti32/CLK
    SLICE_X65Y0          FDCE                                         r  dps2/u_ti32/count_reg_reg[2]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X65Y0          FDCE (Hold_fdce_C_D)         0.107     1.599    dps2/u_ti32/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dps2/u_ti32/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps2/u_ti42/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.707%)  route 0.160ns (46.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.596     1.479    dps2/u_ti32/CLK
    SLICE_X65Y1          FDCE                                         r  dps2/u_ti32/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y1          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  dps2/u_ti32/tick_reg_reg/Q
                         net (fo=7, routed)           0.160     1.780    dps2/u_ti32/tick_reg_reg_0
    SLICE_X64Y3          LUT2 (Prop_lut2_I0_O)        0.045     1.825 r  dps2/u_ti32/count_reg[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.825    dps2/u_ti42/D[0]
    SLICE_X64Y3          FDCE                                         r  dps2/u_ti42/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.866     1.993    dps2/u_ti42/CLK
    SLICE_X64Y3          FDCE                                         r  dps2/u_ti42/count_reg_reg[0]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X64Y3          FDCE (Hold_fdce_C_D)         0.121     1.615    dps2/u_ti42/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 dps2/u_ti2/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps2/u_ti22/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.595     1.478    dps2/u_ti2/CLK
    SLICE_X58Y0          FDCE                                         r  dps2/u_ti2/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  dps2/u_ti2/tick_reg_reg/Q
                         net (fo=8, routed)           0.132     1.751    dps2/u_ti22/count_reg_reg[1]_0
    SLICE_X59Y0          LUT3 (Prop_lut3_I2_O)        0.045     1.796 r  dps2/u_ti22/count_reg[1]_i_1__6/O
                         net (fo=1, routed)           0.000     1.796    dps2/u_ti22/count_reg[1]_i_1__6_n_0
    SLICE_X59Y0          FDCE                                         r  dps2/u_ti22/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.865     1.992    dps2/u_ti22/CLK
    SLICE_X59Y0          FDCE                                         r  dps2/u_ti22/count_reg_reg[1]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X59Y0          FDCE (Hold_fdce_C_D)         0.091     1.582    dps2/u_ti22/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 dps2/u_ti2/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps2/u_ti22/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.267%)  route 0.133ns (41.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.595     1.478    dps2/u_ti2/CLK
    SLICE_X58Y0          FDCE                                         r  dps2/u_ti2/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  dps2/u_ti2/tick_reg_reg/Q
                         net (fo=8, routed)           0.133     1.752    dps2/u_ti22/count_reg_reg[1]_0
    SLICE_X59Y0          LUT6 (Prop_lut6_I1_O)        0.045     1.797 r  dps2/u_ti22/count_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.000     1.797    dps2/u_ti22/count_reg[4]_i_1__3_n_0
    SLICE_X59Y0          FDCE                                         r  dps2/u_ti22/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.865     1.992    dps2/u_ti22/CLK
    SLICE_X59Y0          FDCE                                         r  dps2/u_ti22/count_reg_reg[4]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X59Y0          FDCE (Hold_fdce_C_D)         0.092     1.583    dps2/u_ti22/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dps2/u_ti32/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps2/u_ti32/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.596     1.479    dps2/u_ti32/CLK
    SLICE_X64Y0          FDCE                                         r  dps2/u_ti32/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDCE (Prop_fdce_C_Q)         0.164     1.643 r  dps2/u_ti32/count_reg_reg[0]/Q
                         net (fo=6, routed)           0.117     1.760    dps2/u_ti32/Q[0]
    SLICE_X65Y0          LUT3 (Prop_lut3_I1_O)        0.045     1.805 r  dps2/u_ti32/count_reg[1]_i_1__7/O
                         net (fo=1, routed)           0.000     1.805    dps2/u_ti32/count_reg[1]_i_1__7_n_0
    SLICE_X65Y0          FDCE                                         r  dps2/u_ti32/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.867     1.994    dps2/u_ti32/CLK
    SLICE_X65Y0          FDCE                                         r  dps2/u_ti32/count_reg_reg[1]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X65Y0          FDCE (Hold_fdce_C_D)         0.091     1.583    dps2/u_ti32/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_CU2/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU2/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.567     1.450    U_CU2/CLK
    SLICE_X54Y2          FDCE                                         r  U_CU2/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  U_CU2/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.138     1.752    U_CU2/w_clear
    SLICE_X54Y2          LUT6 (Prop_lut6_I3_O)        0.045     1.797 r  U_CU2/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    U_CU2/FSM_onehot_state[2]_i_1_n_0
    SLICE_X54Y2          FDCE                                         r  U_CU2/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.838     1.965    U_CU2/CLK
    SLICE_X54Y2          FDCE                                         r  U_CU2/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X54Y2          FDCE (Hold_fdce_C_D)         0.121     1.571    U_CU2/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dps2/u_ti2/count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps2/u_ti2/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.220%)  route 0.138ns (39.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.569     1.452    dps2/u_ti2/CLK
    SLICE_X56Y2          FDCE                                         r  dps2/u_ti2/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y2          FDCE (Prop_fdce_C_Q)         0.164     1.616 r  dps2/u_ti2/count_reg_reg[6]/Q
                         net (fo=4, routed)           0.138     1.754    dps2/u_ti2/Q[6]
    SLICE_X56Y2          LUT4 (Prop_lut4_I0_O)        0.045     1.799 r  dps2/u_ti2/count_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.799    dps2/u_ti2/count_reg[6]_i_2_n_0
    SLICE_X56Y2          FDCE                                         r  dps2/u_ti2/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.838     1.965    dps2/u_ti2/CLK
    SLICE_X56Y2          FDCE                                         r  dps2/u_ti2/count_reg_reg[6]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X56Y2          FDCE (Hold_fdce_C_D)         0.121     1.573    dps2/u_ti2/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dps/u_ti2/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/u_ti2/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.595     1.478    dps/u_ti2/CLK
    SLICE_X60Y2          FDCE                                         r  dps/u_ti2/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDCE (Prop_fdce_C_Q)         0.148     1.626 r  dps/u_ti2/count_reg_reg[1]/Q
                         net (fo=10, routed)          0.101     1.727    dps/u_ti2/w_sec[1]
    SLICE_X60Y2          LUT6 (Prop_lut6_I3_O)        0.098     1.825 r  dps/u_ti2/count_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.825    dps/u_ti2/count_reg[2]_i_1__1_n_0
    SLICE_X60Y2          FDCE                                         r  dps/u_ti2/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.865     1.992    dps/u_ti2/CLK
    SLICE_X60Y2          FDCE                                         r  dps/u_ti2/count_reg_reg[2]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X60Y2          FDCE (Hold_fdce_C_D)         0.121     1.599    dps/u_ti2/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X54Y2    U_CU2/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y2    U_CU2/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y2    U_CU2/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y7    U_counter/u_clock_div/r_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y7    U_counter/u_clock_div/r_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y8    U_counter/u_clock_div/r_counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y8    U_counter/u_clock_div/r_counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y9    U_counter/u_clock_div/r_counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y8    U_counter/u_clock_div/r_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y7    U_counter/u_clock_div/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y7    U_counter/u_clock_div/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y8    U_counter/u_clock_div/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y8    U_counter/u_clock_div/r_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y8    U_counter/u_clock_div/r_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y8    U_counter/u_clock_div/r_counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    dps/uclk_100/count_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    dps/uclk_100/count_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y8    u_btn3/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y8    u_btn3/r_1khz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y2    dps/u_ti/tick_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y2    dps/u_ti2/count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y2    dps/u_ti2/count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y2    dps/u_ti2/count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y1    dps/u_ti2/count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y2    dps/u_ti2/count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y1    dps/u_ti2/count_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y3    dps/u_ti4/count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y3    dps/u_ti4/count_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y4    dps/u_ti4/count_reg_reg[2]/C



