Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.2 (win64) Build 1494164 Fri Feb 26 04:18:56 MST 2016
| Date         : Mon Aug 15 19:05:30 2016
| Host         : DESKTOP-I329812 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/sigmoid_timing_synth.rpt
| Design       : sigmoid
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 5.926ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 11.600 - 10.000 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=227, unset)          1.774     1.774    sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/aclk
                         DSP48E1                                      r  sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.500     4.274 r  sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.000     4.274    sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     5.987 r  sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.987    sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP_0[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.713     7.700 r  sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PCOUT[0]
                         net (fo=1, unplaced)         0.000     7.700    sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP_0[0]
                         DSP48E1                                      r  sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=227, unset)          1.600    11.600    sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/aclk
                         DSP48E1                                      r  sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
                         clock pessimism              0.000    11.600    
                         clock uncertainty           -0.035    11.564    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.792     9.772    sigmoid_dmul_64ns_64ns_64_6_max_dsp_U0/sigmoid_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP
  -------------------------------------------------------------------
                         required time                          9.772    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  2.073    




