// Seed: 595845024
module module_0 (
    input wand id_0,
    input uwire id_1,
    input wor id_2,
    input wire id_3,
    output supply0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    input uwire id_7,
    input tri1 id_8,
    output tri0 id_9,
    output tri1 id_10,
    input wand id_11,
    input tri0 id_12
);
  wire id_14;
endmodule
module module_0 (
    input wor id_0,
    input wor id_1,
    output supply0 id_2,
    output wor id_3,
    output wor id_4,
    input wire id_5,
    input tri0 id_6,
    output wand id_7,
    output supply0 id_8,
    input tri1 id_9,
    output supply1 id_10,
    input tri0 module_1,
    output supply0 id_12,
    input tri id_13,
    output tri1 id_14
);
  assign id_4 = -1 ==? (id_6 + {-1'b0{1}});
  module_0 modCall_1 (
      id_6,
      id_13,
      id_6,
      id_9,
      id_8,
      id_9,
      id_14,
      id_5,
      id_9,
      id_2,
      id_10,
      id_9,
      id_9
  );
  assign modCall_1.id_11 = 0;
  wire id_16;
  wire id_17;
  wire [-1 : -1] id_18;
endmodule
