#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17ec7a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17dfa60 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x17edd10 .functor NOT 1, L_0x1826570, C4<0>, C4<0>, C4<0>;
L_0x1826300 .functor XOR 25, L_0x18261c0, L_0x1826260, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1826460 .functor XOR 25, L_0x1826300, L_0x18263c0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1822f90_0 .net *"_ivl_10", 24 0, L_0x18263c0;  1 drivers
v0x1823090_0 .net *"_ivl_12", 24 0, L_0x1826460;  1 drivers
v0x1823170_0 .net *"_ivl_2", 24 0, L_0x1826120;  1 drivers
v0x1823230_0 .net *"_ivl_4", 24 0, L_0x18261c0;  1 drivers
v0x1823310_0 .net *"_ivl_6", 24 0, L_0x1826260;  1 drivers
v0x1823440_0 .net *"_ivl_8", 24 0, L_0x1826300;  1 drivers
v0x1823520_0 .net "a", 0 0, v0x1821880_0;  1 drivers
v0x18235c0_0 .net "b", 0 0, v0x1821940_0;  1 drivers
v0x1823660_0 .net "c", 0 0, v0x18219e0_0;  1 drivers
v0x1823790_0 .var "clk", 0 0;
v0x1823830_0 .net "d", 0 0, v0x1821b20_0;  1 drivers
v0x18238d0_0 .net "e", 0 0, v0x1821c10_0;  1 drivers
v0x1823970_0 .net "out_dut", 24 0, L_0x1825fc0;  1 drivers
v0x1823a10_0 .net "out_ref", 24 0, L_0x17ee5d0;  1 drivers
v0x1823ab0_0 .var/2u "stats1", 159 0;
v0x1823b70_0 .var/2u "strobe", 0 0;
v0x1823c30_0 .net "tb_match", 0 0, L_0x1826570;  1 drivers
v0x1823cf0_0 .net "tb_mismatch", 0 0, L_0x17edd10;  1 drivers
L_0x1826120 .concat [ 25 0 0 0], L_0x17ee5d0;
L_0x18261c0 .concat [ 25 0 0 0], L_0x17ee5d0;
L_0x1826260 .concat [ 25 0 0 0], L_0x1825fc0;
L_0x18263c0 .concat [ 25 0 0 0], L_0x17ee5d0;
L_0x1826570 .cmp/eeq 25, L_0x1826120, L_0x1826460;
S_0x17df770 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x17dfa60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x17f8020 .functor NOT 25, L_0x1824860, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x17ee5d0 .functor XOR 25, L_0x17f8020, L_0x18249b0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x17edf80_0 .net *"_ivl_0", 4 0, L_0x1823dd0;  1 drivers
v0x17ee020_0 .net *"_ivl_10", 24 0, L_0x1824860;  1 drivers
v0x1820b10_0 .net *"_ivl_12", 24 0, L_0x17f8020;  1 drivers
v0x1820bd0_0 .net *"_ivl_14", 24 0, L_0x18249b0;  1 drivers
v0x1820cb0_0 .net *"_ivl_2", 4 0, L_0x1823fb0;  1 drivers
v0x1820de0_0 .net *"_ivl_4", 4 0, L_0x18241d0;  1 drivers
v0x1820ec0_0 .net *"_ivl_6", 4 0, L_0x18243f0;  1 drivers
v0x1820fa0_0 .net *"_ivl_8", 4 0, L_0x1824640;  1 drivers
v0x1821080_0 .net "a", 0 0, v0x1821880_0;  alias, 1 drivers
v0x1821140_0 .net "b", 0 0, v0x1821940_0;  alias, 1 drivers
v0x1821200_0 .net "c", 0 0, v0x18219e0_0;  alias, 1 drivers
v0x18212c0_0 .net "d", 0 0, v0x1821b20_0;  alias, 1 drivers
v0x1821380_0 .net "e", 0 0, v0x1821c10_0;  alias, 1 drivers
v0x1821440_0 .net "out", 24 0, L_0x17ee5d0;  alias, 1 drivers
LS_0x1823dd0_0_0 .concat [ 1 1 1 1], v0x1821880_0, v0x1821880_0, v0x1821880_0, v0x1821880_0;
LS_0x1823dd0_0_4 .concat [ 1 0 0 0], v0x1821880_0;
L_0x1823dd0 .concat [ 4 1 0 0], LS_0x1823dd0_0_0, LS_0x1823dd0_0_4;
LS_0x1823fb0_0_0 .concat [ 1 1 1 1], v0x1821940_0, v0x1821940_0, v0x1821940_0, v0x1821940_0;
LS_0x1823fb0_0_4 .concat [ 1 0 0 0], v0x1821940_0;
L_0x1823fb0 .concat [ 4 1 0 0], LS_0x1823fb0_0_0, LS_0x1823fb0_0_4;
LS_0x18241d0_0_0 .concat [ 1 1 1 1], v0x18219e0_0, v0x18219e0_0, v0x18219e0_0, v0x18219e0_0;
LS_0x18241d0_0_4 .concat [ 1 0 0 0], v0x18219e0_0;
L_0x18241d0 .concat [ 4 1 0 0], LS_0x18241d0_0_0, LS_0x18241d0_0_4;
LS_0x18243f0_0_0 .concat [ 1 1 1 1], v0x1821b20_0, v0x1821b20_0, v0x1821b20_0, v0x1821b20_0;
LS_0x18243f0_0_4 .concat [ 1 0 0 0], v0x1821b20_0;
L_0x18243f0 .concat [ 4 1 0 0], LS_0x18243f0_0_0, LS_0x18243f0_0_4;
LS_0x1824640_0_0 .concat [ 1 1 1 1], v0x1821c10_0, v0x1821c10_0, v0x1821c10_0, v0x1821c10_0;
LS_0x1824640_0_4 .concat [ 1 0 0 0], v0x1821c10_0;
L_0x1824640 .concat [ 4 1 0 0], LS_0x1824640_0_0, LS_0x1824640_0_4;
LS_0x1824860_0_0 .concat [ 5 5 5 5], L_0x1824640, L_0x18243f0, L_0x18241d0, L_0x1823fb0;
LS_0x1824860_0_4 .concat [ 5 0 0 0], L_0x1823dd0;
L_0x1824860 .concat [ 20 5 0 0], LS_0x1824860_0_0, LS_0x1824860_0_4;
LS_0x18249b0_0_0 .concat [ 1 1 1 1], v0x1821c10_0, v0x1821b20_0, v0x18219e0_0, v0x1821940_0;
LS_0x18249b0_0_4 .concat [ 1 1 1 1], v0x1821880_0, v0x1821c10_0, v0x1821b20_0, v0x18219e0_0;
LS_0x18249b0_0_8 .concat [ 1 1 1 1], v0x1821940_0, v0x1821880_0, v0x1821c10_0, v0x1821b20_0;
LS_0x18249b0_0_12 .concat [ 1 1 1 1], v0x18219e0_0, v0x1821940_0, v0x1821880_0, v0x1821c10_0;
LS_0x18249b0_0_16 .concat [ 1 1 1 1], v0x1821b20_0, v0x18219e0_0, v0x1821940_0, v0x1821880_0;
LS_0x18249b0_0_20 .concat [ 1 1 1 1], v0x1821c10_0, v0x1821b20_0, v0x18219e0_0, v0x1821940_0;
LS_0x18249b0_0_24 .concat [ 1 0 0 0], v0x1821880_0;
LS_0x18249b0_1_0 .concat [ 4 4 4 4], LS_0x18249b0_0_0, LS_0x18249b0_0_4, LS_0x18249b0_0_8, LS_0x18249b0_0_12;
LS_0x18249b0_1_4 .concat [ 4 4 1 0], LS_0x18249b0_0_16, LS_0x18249b0_0_20, LS_0x18249b0_0_24;
L_0x18249b0 .concat [ 16 9 0 0], LS_0x18249b0_1_0, LS_0x18249b0_1_4;
S_0x18215e0 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x17dfa60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x1821880_0 .var "a", 0 0;
v0x1821940_0 .var "b", 0 0;
v0x18219e0_0 .var "c", 0 0;
v0x1821a80_0 .net "clk", 0 0, v0x1823790_0;  1 drivers
v0x1821b20_0 .var "d", 0 0;
v0x1821c10_0 .var "e", 0 0;
E_0x17f4490/0 .event negedge, v0x1821a80_0;
E_0x17f4490/1 .event posedge, v0x1821a80_0;
E_0x17f4490 .event/or E_0x17f4490/0, E_0x17f4490/1;
S_0x1821cd0 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x17dfa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1825d80 .functor NOT 25, L_0x1825ad0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1825fc0 .functor XOR 25, L_0x1825d80, L_0x1825e40, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1821fb0_0 .net *"_ivl_10", 24 0, L_0x1825ad0;  1 drivers
v0x1822090_0 .net "a", 0 0, v0x1821880_0;  alias, 1 drivers
v0x18221a0_0 .net "a_vec", 4 0, L_0x1824c20;  1 drivers
v0x1822240_0 .net "b", 0 0, v0x1821940_0;  alias, 1 drivers
v0x1822330_0 .net "b_vec", 4 0, L_0x1824f10;  1 drivers
v0x1822460_0 .net "c", 0 0, v0x18219e0_0;  alias, 1 drivers
v0x1822550_0 .net "c_vec", 4 0, L_0x1825200;  1 drivers
v0x1822630_0 .net "d", 0 0, v0x1821b20_0;  alias, 1 drivers
v0x1822720_0 .net "d_vec", 4 0, L_0x18254f0;  1 drivers
v0x1822890_0 .net "e", 0 0, v0x1821c10_0;  alias, 1 drivers
v0x1822930_0 .net "e_vec", 4 0, L_0x18257e0;  1 drivers
v0x1822a10_0 .net "not_vec", 24 0, L_0x1825d80;  1 drivers
v0x1822af0_0 .net "or_vec", 24 0, L_0x1825e40;  1 drivers
v0x1822bd0_0 .net "out", 24 0, L_0x1825fc0;  alias, 1 drivers
LS_0x1824c20_0_0 .concat [ 1 1 1 1], v0x1821880_0, v0x1821880_0, v0x1821880_0, v0x1821880_0;
LS_0x1824c20_0_4 .concat [ 1 0 0 0], v0x1821880_0;
L_0x1824c20 .concat [ 4 1 0 0], LS_0x1824c20_0_0, LS_0x1824c20_0_4;
LS_0x1824f10_0_0 .concat [ 1 1 1 1], v0x1821940_0, v0x1821940_0, v0x1821940_0, v0x1821940_0;
LS_0x1824f10_0_4 .concat [ 1 0 0 0], v0x1821940_0;
L_0x1824f10 .concat [ 4 1 0 0], LS_0x1824f10_0_0, LS_0x1824f10_0_4;
LS_0x1825200_0_0 .concat [ 1 1 1 1], v0x18219e0_0, v0x18219e0_0, v0x18219e0_0, v0x18219e0_0;
LS_0x1825200_0_4 .concat [ 1 0 0 0], v0x18219e0_0;
L_0x1825200 .concat [ 4 1 0 0], LS_0x1825200_0_0, LS_0x1825200_0_4;
LS_0x18254f0_0_0 .concat [ 1 1 1 1], v0x1821b20_0, v0x1821b20_0, v0x1821b20_0, v0x1821b20_0;
LS_0x18254f0_0_4 .concat [ 1 0 0 0], v0x1821b20_0;
L_0x18254f0 .concat [ 4 1 0 0], LS_0x18254f0_0_0, LS_0x18254f0_0_4;
LS_0x18257e0_0_0 .concat [ 1 1 1 1], v0x1821c10_0, v0x1821c10_0, v0x1821c10_0, v0x1821c10_0;
LS_0x18257e0_0_4 .concat [ 1 0 0 0], v0x1821c10_0;
L_0x18257e0 .concat [ 4 1 0 0], LS_0x18257e0_0_0, LS_0x18257e0_0_4;
LS_0x1825ad0_0_0 .concat [ 5 5 5 5], L_0x18257e0, L_0x18254f0, L_0x1825200, L_0x1824f10;
LS_0x1825ad0_0_4 .concat [ 5 0 0 0], L_0x1824c20;
L_0x1825ad0 .concat [ 20 5 0 0], LS_0x1825ad0_0_0, LS_0x1825ad0_0_4;
LS_0x1825e40_0_0 .concat [ 1 1 1 1], v0x1821c10_0, v0x1821b20_0, v0x18219e0_0, v0x1821940_0;
LS_0x1825e40_0_4 .concat [ 1 1 1 1], v0x1821880_0, v0x1821c10_0, v0x1821b20_0, v0x18219e0_0;
LS_0x1825e40_0_8 .concat [ 1 1 1 1], v0x1821940_0, v0x1821880_0, v0x1821c10_0, v0x1821b20_0;
LS_0x1825e40_0_12 .concat [ 1 1 1 1], v0x18219e0_0, v0x1821940_0, v0x1821880_0, v0x1821c10_0;
LS_0x1825e40_0_16 .concat [ 1 1 1 1], v0x1821b20_0, v0x18219e0_0, v0x1821940_0, v0x1821880_0;
LS_0x1825e40_0_20 .concat [ 1 1 1 1], v0x1821c10_0, v0x1821b20_0, v0x18219e0_0, v0x1821940_0;
LS_0x1825e40_0_24 .concat [ 1 0 0 0], v0x1821880_0;
LS_0x1825e40_1_0 .concat [ 4 4 4 4], LS_0x1825e40_0_0, LS_0x1825e40_0_4, LS_0x1825e40_0_8, LS_0x1825e40_0_12;
LS_0x1825e40_1_4 .concat [ 4 4 1 0], LS_0x1825e40_0_16, LS_0x1825e40_0_20, LS_0x1825e40_0_24;
L_0x1825e40 .concat [ 16 9 0 0], LS_0x1825e40_1_0, LS_0x1825e40_1_4;
S_0x1822d70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x17dfa60;
 .timescale -12 -12;
E_0x17f4010 .event anyedge, v0x1823b70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1823b70_0;
    %nor/r;
    %assign/vec4 v0x1823b70_0, 0;
    %wait E_0x17f4010;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18215e0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17f4490;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x1821c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1821b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18219e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1821940_0, 0;
    %assign/vec4 v0x1821880_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x17dfa60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1823790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1823b70_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x17dfa60;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1823790_0;
    %inv;
    %store/vec4 v0x1823790_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x17dfa60;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1821a80_0, v0x1823cf0_0, v0x1823520_0, v0x18235c0_0, v0x1823660_0, v0x1823830_0, v0x18238d0_0, v0x1823a10_0, v0x1823970_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x17dfa60;
T_5 ;
    %load/vec4 v0x1823ab0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1823ab0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1823ab0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1823ab0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1823ab0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1823ab0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1823ab0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x17dfa60;
T_6 ;
    %wait E_0x17f4490;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1823ab0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1823ab0_0, 4, 32;
    %load/vec4 v0x1823c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1823ab0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1823ab0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1823ab0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1823ab0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1823a10_0;
    %load/vec4 v0x1823a10_0;
    %load/vec4 v0x1823970_0;
    %xor;
    %load/vec4 v0x1823a10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1823ab0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1823ab0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1823ab0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1823ab0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/machine/vector5/iter0/response3/top_module.sv";
