5 18 1fd81 3 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude10.2.vcd) 2 -v (exclude10.2.v) 2 -o (exclude10.2.cdd)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 exclude10.2.v 8 28 1 
2 1 13 13 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 19 19 19 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 a 1 10 34f000a 1 1 0 3 1 0 8 19 0 ff 0 c0 0 c0 0 0
1 b 2 11 30f000a 1 1 0 3 1 0 8 19 0 ff 0 0 0 0 0 0
4 1 1 0 0 1
4 2 1 0 0 2
13 M 1 1263095372 This memory is not needed
3 1 main.u$0 "main.u$0" 0 exclude10.2.v 13 17 1 
2 3 14 14 14 8000c 1 0 21004 0 0 2 16 0 0
2 4 14 14 14 30003 0 0 1400 0 0 32 48 0 0
2 5 14 14 14 10004 0 23 1410 0 4 2 18 0 3 0 0 0 0 a
2 6 14 14 14 1000c 1 37 16 3 5
2 7 15 15 15 20002 1 0 1008 0 0 32 48 5 0
2 8 15 15 15 10002 2 2c 900a 7 0 32 18 0 ffffffff 0 0 0 0
2 9 16 16 16 8000c 1 0 21008 0 0 2 16 3 0
2 10 16 16 16 30003 1 0 1404 0 0 32 48 0 0
2 11 16 16 16 10004 0 23 1410 0 10 2 18 0 3 0 0 0 0 a
2 12 16 16 16 1000c 1 37 1a 9 11
4 6 11 8 8 6
4 8 0 12 0 6
4 12 0 0 0 6
3 1 main.u$1 "main.u$1" 0 exclude10.2.v 19 26 1 
2 13 24 24 24 9000a 1 0 1008 0 0 32 48 a 0
2 14 24 24 24 8000a 2 2c 900a 13 0 32 18 0 ffffffff 0 0 0 0
2 15 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 15 0 0 0 14
4 14 11 15 0 14
