{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740831924954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740831924954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 01 17:55:24 2025 " "Processing started: Sat Mar 01 17:55:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740831924954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740831924954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off minicalculator -c minicalculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off minicalculator -c minicalculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740831924957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740831925195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740831925195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_adder " "Found entity 1: one_bit_adder" {  } { { "one_bit_adder.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A1/one_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740831930372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740831930372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_adder_tb " "Found entity 1: one_bit_adder_tb" {  } { { "one_bit_adder_tb.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A1/one_bit_adder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740831930372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740831930372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_adder " "Found entity 1: eight_bit_adder" {  } { { "eight_bit_adder.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A1/eight_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740831930372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740831930372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_adder_tb " "Found entity 1: eight_bit_adder_tb" {  } { { "eight_bit_adder_tb.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A1/eight_bit_adder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740831930372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740831930372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_unsigned_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_unsigned_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_unsigned_multiplier " "Found entity 1: four_bit_unsigned_multiplier" {  } { { "four_bit_unsigned_multiplier.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A1/four_bit_unsigned_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740831930372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740831930372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_multiplier_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_multiplier_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_multiplier_tb " "Found entity 1: four_bit_multiplier_tb" {  } { { "four_bit_multiplier_tb.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A1/four_bit_multiplier_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740831930372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740831930372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_signed_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_signed_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_signed_multiplier " "Found entity 1: four_bit_signed_multiplier" {  } { { "four_bit_signed_multiplier.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A1/four_bit_signed_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740831930372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740831930372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_signed_multiplier_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_signed_multiplier_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_signed_multiplier_tb " "Found entity 1: four_bit_signed_multiplier_tb" {  } { { "four_bit_signed_multiplier_tb.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A1/four_bit_signed_multiplier_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740831930372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740831930372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A1/seven_segment_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740831930372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740831930372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_decoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder_tb " "Found entity 1: seven_segment_decoder_tb" {  } { { "seven_segment_decoder_tb.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A1/seven_segment_decoder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740831930372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740831930372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A1/top_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740831930372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740831930372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_tb " "Found entity 1: top_module_tb" {  } { { "top_module_tb.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A1/top_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740831930380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740831930380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_bit_signed_multiplier_tb " "Elaborating entity \"four_bit_signed_multiplier_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740831930396 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "four_bit_signed_multiplier_tb.sv(15) " "Verilog HDL warning at four_bit_signed_multiplier_tb.sv(15): ignoring unsupported system task" {  } { { "four_bit_signed_multiplier_tb.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A1/four_bit_signed_multiplier_tb.sv" 15 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1740831930396 "|four_bit_signed_multiplier_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "four_bit_signed_multiplier_tb.sv(16) " "Verilog HDL warning at four_bit_signed_multiplier_tb.sv(16): ignoring unsupported system task" {  } { { "four_bit_signed_multiplier_tb.sv" "" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A1/four_bit_signed_multiplier_tb.sv" 16 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1740831930396 "|four_bit_signed_multiplier_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_signed_multiplier four_bit_signed_multiplier:dut " "Elaborating entity \"four_bit_signed_multiplier\" for hierarchy \"four_bit_signed_multiplier:dut\"" {  } { { "four_bit_signed_multiplier_tb.sv" "dut" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A1/four_bit_signed_multiplier_tb.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740831930396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_adder four_bit_signed_multiplier:dut\|eight_bit_adder:add\[0\].eightadder " "Elaborating entity \"eight_bit_adder\" for hierarchy \"four_bit_signed_multiplier:dut\|eight_bit_adder:add\[0\].eightadder\"" {  } { { "four_bit_signed_multiplier.sv" "add\[0\].eightadder" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A1/four_bit_signed_multiplier.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740831930405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_adder four_bit_signed_multiplier:dut\|eight_bit_adder:add\[0\].eightadder\|one_bit_adder:add\[0\].fa " "Elaborating entity \"one_bit_adder\" for hierarchy \"four_bit_signed_multiplier:dut\|eight_bit_adder:add\[0\].eightadder\|one_bit_adder:add\[0\].fa\"" {  } { { "eight_bit_adder.sv" "add\[0\].fa" { Text "C:/Users/Nilakna/Projects_local/SVADS/SVADS_A1/eight_bit_adder.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740831930408 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1740831930650 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740831930713 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 01 17:55:30 2025 " "Processing ended: Sat Mar 01 17:55:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740831930713 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740831930713 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740831930713 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740831930713 ""}
