git clone --depth 1 --no-tags https://github.com/Plague-Inc/pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452176331
git clone --depth 1 --no-tags https://github.com/madmaverickminion/Soil-monitoring-bot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452184879
git clone --depth 1 --no-tags https://github.com/Jim-CTChen/DSPIV_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445985661
git clone --depth 1 --no-tags https://github.com/Gaojh078/mouxing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446018396
git clone --depth 1 --no-tags https://github.com/lzhj73/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446039219
git clone --depth 1 --no-tags https://github.com/the-pinbo/EC-204_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445252388
git clone --depth 1 --no-tags https://github.com/htfab/ks-guitar-2s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443479028
git clone --depth 1 --no-tags https://github.com/luke-mckay/cr_pipe_reg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443975597
git clone --depth 1 --no-tags https://github.com/hongdatchy/riscv-com-ar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444041236
git clone --depth 1 --no-tags https://github.com/nyundiii/Logic-circuit-design-and-experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443988616
git clone --depth 1 --no-tags https://github.com/sarmentow/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444077971
git clone --depth 1 --no-tags https://github.com/Steven11876/ECE253.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443665588
git clone --depth 1 --no-tags https://github.com/Byron-MN-FRC/4859PublicCAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445699254
git clone --depth 1 --no-tags https://github.com/icelin99/single-circle-cpu-with-simple-mips-intruction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445466160
git clone --depth 1 --no-tags https://github.com/barisubasi/FB-CPU-RTL-DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444769546
git clone --depth 1 --no-tags https://github.com/UA3MQJ/tape-streamer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446848607
git clone --depth 1 --no-tags https://github.com/alymaamoun/DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446858403
git clone --depth 1 --no-tags https://github.com/manish257/Pipelined-RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447333978
git clone --depth 1 --no-tags https://github.com/rohinthram/avsd_opamp_tapeout_mpw3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449358385
git clone --depth 1 --no-tags https://github.com/BrownGrizzl/Digital_ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446811733
git clone --depth 1 --no-tags https://github.com/JeremiahJiang/EE2026-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448166161
git clone --depth 1 --no-tags https://github.com/SaritaB21/Burrows-Wheeler-Transform-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448233901
git clone --depth 1 --no-tags https://github.com/BRO-TO/FPGA-Development.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447530338
git clone --depth 1 --no-tags https://github.com/Sanjana-Srinidhi/Shift-Registers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447668373
git clone --depth 1 --no-tags https://github.com/mohshammasi/KAUST-CS294O.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448614549
git clone --depth 1 --no-tags https://github.com/mwbrown/picorv-sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450717660
git clone --depth 1 --no-tags https://github.com/mfkiwl/miranda_fpga_openmpw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450212689
git clone --depth 1 --no-tags https://github.com/Akshada-khele/VerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450223300
git clone --depth 1 --no-tags https://github.com/AdiPratapSingh/iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450185086
git clone --depth 1 --no-tags https://github.com/priyam1999/verilogprojects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450223699
git clone --depth 1 --no-tags https://github.com/aminb7/ARM-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449189410
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/wp01-2021-2-grupo05-2021-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449549755
git clone --depth 1 --no-tags https://github.com/MeharMishra/Johnson-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449229528
git clone --depth 1 --no-tags https://github.com/mdzakirhussain/try1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450366783
git clone --depth 1 --no-tags https://github.com/rajaatif1/Semester-Project-Stopwatch-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454735675
git clone --depth 1 --no-tags https://github.com/elvislzy/prng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455690543
git clone --depth 1 --no-tags https://github.com/oscarmarmejia/Verilog_DigitalClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454543585
git clone --depth 1 --no-tags https://github.com/Nana2929/Cached-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447826020
git clone --depth 1 --no-tags https://github.com/AbdelnabyK/OpenFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453203799
git clone --depth 1 --no-tags https://github.com/sheiny/OpenROAD2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443940148
git clone --depth 1 --no-tags https://github.com/nuretanjim/ALU-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445623261
git clone --depth 1 --no-tags https://github.com/pawlex/altera_fpga_memory_controllers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444983106
git clone --depth 1 --no-tags https://github.com/rnjsskdud/Verilog-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446312960
git clone --depth 1 --no-tags https://github.com/Shaalan-omar/Verilog-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447404462
git clone --depth 1 --no-tags https://github.com/JackShkifati28/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445641978
git clone --depth 1 --no-tags https://github.com/JamesLuyangJiang/RISC-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447038712
git clone --depth 1 --no-tags https://github.com/Franzavi/State-Machine-Proyect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444124955
git clone --depth 1 --no-tags https://github.com/0BananaBig0/stdcell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443486265
git clone --depth 1 --no-tags https://github.com/Russ44-creator/single-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444438741
git clone --depth 1 --no-tags https://github.com/Frogyyy/Digital_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448969278
git clone --depth 1 --no-tags https://github.com/ranaadeelahmad/32-bit-Risc-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448848343
git clone --depth 1 --no-tags https://github.com/linjw16/utilities.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449996573
git clone --depth 1 --no-tags https://github.com/harry11070723/2022_TSRI_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449963401
git clone --depth 1 --no-tags https://github.com/Shetkarl/Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448556443
git clone --depth 1 --no-tags https://github.com/odaymishael/basic-Verilog-rtl-and-tb-codes-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447954068
git clone --depth 1 --no-tags https://github.com/andrzejenne/truxton.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452215364
git clone --depth 1 --no-tags https://github.com/jared-p/CPU_Design_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449807379
git clone --depth 1 --no-tags https://github.com/xiaohanhaowei/openmips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448789968
git clone --depth 1 --no-tags https://github.com/lphlch/Digital-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448812587
git clone --depth 1 --no-tags https://github.com/raipranav384/IPA_project_Y86-64_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455579757
git clone --depth 1 --no-tags https://github.com/yhs1202/DigitalLab_exp8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455403245
git clone --depth 1 --no-tags https://github.com/zslztms/circuit-experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450702451
git clone --depth 1 --no-tags https://github.com/hemanthr28/Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451247376
git clone --depth 1 --no-tags https://github.com/jacleveland/tropicalu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448063237
git clone --depth 1 --no-tags https://github.com/elieloshiokameh/VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453399886
git clone --depth 1 --no-tags https://github.com/mariamosn/CN2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452464846
git clone --depth 1 --no-tags https://github.com/araramya/verilog_bzbz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452637105
git clone --depth 1 --no-tags https://github.com/Leo-i/Cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453000757
git clone --depth 1 --no-tags https://github.com/hugoasampaio/hueblue-fw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446951802
git clone --depth 1 --no-tags https://github.com/yiyading/Thesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444004872
git clone --depth 1 --no-tags https://github.com/zzj-eric/RISCV-CPU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446054344
git clone --depth 1 --no-tags https://github.com/chouguting/mcu-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445505217
git clone --depth 1 --no-tags https://github.com/doudou030/Logic-Design-and-Laboratory-Experiments_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446680428
git clone --depth 1 --no-tags https://github.com/matheusdelimasilva/DinoRunGameVHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447769497
git clone --depth 1 --no-tags https://github.com/VaradrajSK/CS2204_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444471001
git clone --depth 1 --no-tags https://github.com/sarath-003/LWdes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448599149
git clone --depth 1 --no-tags https://github.com/Carlos-Jr/EPFL-Libraries-Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446178105
git clone --depth 1 --no-tags https://github.com/anhtu0310/Single-cycle-Risc-V-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447290840
git clone --depth 1 --no-tags https://github.com/Ninjacreepiamus/ece337.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447389133
git clone --depth 1 --no-tags https://github.com/aangoorani/Logic-Circuits-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443569438
git clone --depth 1 --no-tags https://github.com/stephen863256/yahaha.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443500967
git clone --depth 1 --no-tags https://github.com/ehsanjso/Computer-Architecture-Project4-MIPS-Like.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445035218
git clone --depth 1 --no-tags https://github.com/eminakcy/digital_desing_with_fpga_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445131675
git clone --depth 1 --no-tags https://github.com/YunusEmreKurtarici/fb_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445138794
git clone --depth 1 --no-tags https://github.com/BuminK1907/FB-CPU-Islemci-Tasarimi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444933993
git clone --depth 1 --no-tags https://github.com/alishahanda/MIPS32_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444911406
git clone --depth 1 --no-tags https://github.com/TonyLiu0226/Simple-RISC-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445357518
git clone --depth 1 --no-tags https://github.com/sartajsw/hardware-modeling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449483097
git clone --depth 1 --no-tags https://github.com/furkansahinz/fssec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449213289
git clone --depth 1 --no-tags https://github.com/tienanh129902/nios_serial_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448806876
git clone --depth 1 --no-tags https://github.com/holmes-inputcheck/SCALE-MAMBA-CIRCUIT-BENCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451359705
git clone --depth 1 --no-tags https://github.com/whrudwns/Mentoring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450302490
git clone --depth 1 --no-tags https://github.com/uditpd3000/cs220-programming-assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450247004
git clone --depth 1 --no-tags https://github.com/oopsitmelted/matrixledcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450683674
git clone --depth 1 --no-tags https://github.com/mfkiwl/superscalar_processor-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449998504
git clone --depth 1 --no-tags https://github.com/WANGHanshuo1220/s7-archi-processor-miniprojet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449698310
git clone --depth 1 --no-tags https://github.com/JANAKIRAMEMANI/SEQUENTIAL_CKTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453919156
