<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\fpga\gowin_vhdl_tang25k\impl\gwsynthesis\tt_project_env.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\fpga\gowin_vhdl_tang25k\src\tt_project_env.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\pasca\OneDrive\Schule_BFH\5_Semester\TinyTapeoutProjekt\git\tt09-scope-bfh-mht1_3\fpga\gowin_vhdl_tang25k\src\tt_project_env.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 13 19:45:17 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1531</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>616</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_50MHz</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_50MHz </td>
</tr>
<tr>
<td>2</td>
<td>clk_25MHz</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>clk_50MHz </td>
<td>clk_50MHz</td>
<td>clk_25MHz_s0 </td>
</tr>
<tr>
<td>3</td>
<td>hdmi_clock</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>clk_50MHz </td>
<td>clk_50MHz</td>
<td>uo_out[1] uo_out_d[1] </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>hdmi_clock</td>
<td>25.000(MHz)</td>
<td>94.978(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_50MHz!</h4>
<h4>No timing paths to get frequency of clk_25MHz!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_50MHz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50MHz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25MHz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25MHz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_clock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_clock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>19.629</td>
<td>n6_s2/I0</td>
<td>clk_25MHz_s0/D</td>
<td>hdmi_clock:[F]</td>
<td>clk_25MHz:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>0.272</td>
</tr>
<tr>
<td>2</td>
<td>29.471</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_1_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.016</td>
<td>10.449</td>
</tr>
<tr>
<td>3</td>
<td>29.844</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_2_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.033</td>
<td>10.059</td>
</tr>
<tr>
<td>4</td>
<td>29.987</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_3_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.033</td>
<td>9.916</td>
</tr>
<tr>
<td>5</td>
<td>30.063</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_5_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.033</td>
<td>9.840</td>
</tr>
<tr>
<td>6</td>
<td>30.131</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_4_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.024</td>
<td>9.781</td>
</tr>
<tr>
<td>7</td>
<td>30.374</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_6_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.071</td>
<td>9.491</td>
</tr>
<tr>
<td>8</td>
<td>30.406</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_0_s2/CE</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.058</td>
<td>9.225</td>
</tr>
<tr>
<td>9</td>
<td>30.454</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_1_s2/CE</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.067</td>
<td>9.167</td>
</tr>
<tr>
<td>10</td>
<td>30.454</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_2_s2/CE</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.067</td>
<td>9.167</td>
</tr>
<tr>
<td>11</td>
<td>30.517</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_14_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.067</td>
<td>9.352</td>
</tr>
<tr>
<td>12</td>
<td>30.525</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_7_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.024</td>
<td>9.387</td>
</tr>
<tr>
<td>13</td>
<td>30.638</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_0_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.031</td>
<td>9.274</td>
</tr>
<tr>
<td>14</td>
<td>30.638</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_9_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.065</td>
<td>9.234</td>
</tr>
<tr>
<td>15</td>
<td>30.639</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_11_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.067</td>
<td>9.230</td>
</tr>
<tr>
<td>16</td>
<td>30.695</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_6_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.031</td>
<td>9.210</td>
</tr>
<tr>
<td>17</td>
<td>30.788</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/alreadyTriggered_reg_s2/CE</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.055</td>
<td>8.845</td>
</tr>
<tr>
<td>18</td>
<td>30.806</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s2/CE</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.040</td>
<td>8.842</td>
</tr>
<tr>
<td>19</td>
<td>30.812</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_8_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.065</td>
<td>9.060</td>
</tr>
<tr>
<td>20</td>
<td>30.912</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_12_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.061</td>
<td>8.962</td>
</tr>
<tr>
<td>21</td>
<td>30.987</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_7_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.059</td>
<td>8.890</td>
</tr>
<tr>
<td>22</td>
<td>31.020</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_10_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.058</td>
<td>8.859</td>
</tr>
<tr>
<td>23</td>
<td>31.041</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_5_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.055</td>
<td>8.840</td>
</tr>
<tr>
<td>24</td>
<td>31.121</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_0_s2/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.058</td>
<td>8.757</td>
</tr>
<tr>
<td>25</td>
<td>31.128</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_13_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>40.000</td>
<td>0.055</td>
<td>8.759</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.099</td>
<td>n6_s2/I0</td>
<td>clk_25MHz_s0/D</td>
<td>hdmi_clock:[R]</td>
<td>clk_25MHz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.159</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_14_s2/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_14_s2/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_reg_3_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_reg_3_s0/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/SWITCH_DEBOUNCER[1].DEBOUNCE_SWITCHES/counter_reg_1_s1/Q</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/SWITCH_DEBOUNCER[1].DEBOUNCE_SWITCHES/counter_reg_1_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/BUTTON_DEBOUNCER[3].DEBOUNCE_BUTTONS/counter_reg_2_s1/Q</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/BUTTON_DEBOUNCER[3].DEBOUNCE_BUTTONS/counter_reg_2_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerOnRisingEdge_reg_s0/Q</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerOnRisingEdge_reg_s0/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.278</td>
<td>TinyTapeout_Test/SIGGEN/state_reg_s5/Q</td>
<td>TinyTapeout_Test/SIGGEN/state_reg_s5/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>8</td>
<td>0.278</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/sclk_reg_s5/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/sclk_reg_s5/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>9</td>
<td>0.278</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/cnt_reg_0_s1/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/cnt_reg_0_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>10</td>
<td>0.278</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/shift_reg_0_s1/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/shift_reg_0_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>11</td>
<td>0.278</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_5_s2/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_5_s2/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>12</td>
<td>0.278</td>
<td>TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_reg_0_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_reg_0_s0/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>13</td>
<td>0.278</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/timebase_reg_0_s2/Q</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/timebase_reg_0_s2/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>14</td>
<td>0.278</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_0_s3/Q</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_0_s3/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>15</td>
<td>0.278</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/chAmplitude_reg_2_s0/Q</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/chAmplitude_reg_2_s0/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>16</td>
<td>0.278</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/dsgFreqShift_reg_1_s0/Q</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/dsgFreqShift_reg_1_s0/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>17</td>
<td>0.278</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/chAmplitude_reg_0_s0/Q</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/chAmplitude_reg_0_s0/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>18</td>
<td>0.278</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_0_s0/Q</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_0_s0/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>19</td>
<td>0.281</td>
<td>TinyTapeout_Test/SIGGEN/DAC_PMOD/sclk_reg_s0/Q</td>
<td>TinyTapeout_Test/SIGGEN/DAC_PMOD/sclk_reg_s0/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>20</td>
<td>0.281</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_8_s2/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_8_s2/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>21</td>
<td>0.281</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_11_s2/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_11_s2/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>22</td>
<td>0.281</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_7_s1/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_7_s1/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>23</td>
<td>0.281</td>
<td>TinyTapeout_Test/MEASUREMENTS/state_reg_0_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/state_reg_0_s0/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>24</td>
<td>0.281</td>
<td>TinyTapeout_Test/MEASUREMENTS/state_reg_6_s0/Q</td>
<td>TinyTapeout_Test/MEASUREMENTS/state_reg_6_s0/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>25</td>
<td>0.281</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/timebase_reg_1_s0/Q</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/timebase_reg_1_s0/D</td>
<td>hdmi_clock:[R]</td>
<td>hdmi_clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>17.970</td>
<td>18.220</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clock</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/BUTTON_DEBOUNCER[3].DEBOUNCE_BUTTONS/output_reg_s1</td>
</tr>
<tr>
<td>2</td>
<td>17.971</td>
<td>18.221</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clock</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_4_s2</td>
</tr>
<tr>
<td>3</td>
<td>17.971</td>
<td>18.221</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clock</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_3_s2</td>
</tr>
<tr>
<td>4</td>
<td>17.971</td>
<td>18.221</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clock</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_2_s2</td>
</tr>
<tr>
<td>5</td>
<td>17.971</td>
<td>18.221</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clock</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_0_s2</td>
</tr>
<tr>
<td>6</td>
<td>17.971</td>
<td>18.221</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clock</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>17.971</td>
<td>18.221</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clock</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_6_s2</td>
</tr>
<tr>
<td>8</td>
<td>17.971</td>
<td>18.221</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clock</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_5_s2</td>
</tr>
<tr>
<td>9</td>
<td>17.971</td>
<td>18.221</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clock</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>17.971</td>
<td>18.221</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clock</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_7_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.901</td>
</tr>
<tr>
<td class="label">From</td>
<td>n6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_25MHz_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>20.010</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">n6_s2/I0</td>
</tr>
<tr>
<td>20.273</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" background: #97FFFF;">n6_s2/F</td>
</tr>
<tr>
<td>20.273</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">clk_25MHz_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25MHz</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/CLK</td>
</tr>
<tr>
<td>39.965</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_25MHz_s0</td>
</tr>
<tr>
<td>39.901</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 96.330%; route: 0.000, 0.000%; tC2Q: 0.010, 3.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.961</td>
<td>2.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/CLK</td>
</tr>
<tr>
<td>3.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R25C34[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/Q</td>
</tr>
<tr>
<td>5.617</td>
<td>2.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[3][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n588_s2/I1</td>
</tr>
<tr>
<td>6.114</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C35[3][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n588_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s0/I0</td>
</tr>
<tr>
<td>6.776</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C35[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n594_s0/F</td>
</tr>
<tr>
<td>6.936</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s/I0</td>
</tr>
<tr>
<td>7.462</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n594_s/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n666_s/I1</td>
</tr>
<tr>
<td>8.444</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n666_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s/CIN</td>
</tr>
<tr>
<td>8.494</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n665_s/COUT</td>
</tr>
<tr>
<td>8.494</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n664_s/CIN</td>
</tr>
<tr>
<td>8.544</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n664_s/COUT</td>
</tr>
<tr>
<td>8.544</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s/CIN</td>
</tr>
<tr>
<td>8.841</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n663_s/SUM</td>
</tr>
<tr>
<td>9.323</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s0/I1</td>
</tr>
<tr>
<td>9.816</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n663_s0/COUT</td>
</tr>
<tr>
<td>9.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n662_s0/CIN</td>
</tr>
<tr>
<td>9.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n662_s0/COUT</td>
</tr>
<tr>
<td>9.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n661_s0/CIN</td>
</tr>
<tr>
<td>9.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n661_s0/COUT</td>
</tr>
<tr>
<td>9.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n660_s0/CIN</td>
</tr>
<tr>
<td>9.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n660_s0/COUT</td>
</tr>
<tr>
<td>9.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n659_s0/CIN</td>
</tr>
<tr>
<td>10.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n659_s0/COUT</td>
</tr>
<tr>
<td>10.607</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s16/I2</td>
</tr>
<tr>
<td>11.133</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C40[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s16/F</td>
</tr>
<tr>
<td>11.271</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s15/I0</td>
</tr>
<tr>
<td>11.797</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C40[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s15/F</td>
</tr>
<tr>
<td>11.954</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s11/I1</td>
</tr>
<tr>
<td>12.471</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s11/F</td>
</tr>
<tr>
<td>12.473</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s10/I2</td>
</tr>
<tr>
<td>12.989</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s10/F</td>
</tr>
<tr>
<td>13.147</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s9/I2</td>
</tr>
<tr>
<td>13.409</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_1_s9/F</td>
</tr>
<tr>
<td>13.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.944</td>
<td>2.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_1_s1/CLK</td>
</tr>
<tr>
<td>42.881</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C39[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.474, 52.387%; route: 4.592, 43.953%; tC2Q: 0.382, 3.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.944, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.961</td>
<td>2.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/CLK</td>
</tr>
<tr>
<td>3.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R25C34[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/Q</td>
</tr>
<tr>
<td>5.617</td>
<td>2.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[3][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n588_s2/I1</td>
</tr>
<tr>
<td>6.114</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C35[3][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n588_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s0/I0</td>
</tr>
<tr>
<td>6.776</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C35[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n594_s0/F</td>
</tr>
<tr>
<td>6.936</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s/I0</td>
</tr>
<tr>
<td>7.462</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n594_s/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n666_s/I1</td>
</tr>
<tr>
<td>8.444</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n666_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s/CIN</td>
</tr>
<tr>
<td>8.494</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n665_s/COUT</td>
</tr>
<tr>
<td>8.494</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n664_s/CIN</td>
</tr>
<tr>
<td>8.544</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n664_s/COUT</td>
</tr>
<tr>
<td>8.544</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s/CIN</td>
</tr>
<tr>
<td>8.841</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n663_s/SUM</td>
</tr>
<tr>
<td>9.323</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s0/I1</td>
</tr>
<tr>
<td>9.816</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n663_s0/COUT</td>
</tr>
<tr>
<td>9.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n662_s0/CIN</td>
</tr>
<tr>
<td>9.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n662_s0/COUT</td>
</tr>
<tr>
<td>9.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n661_s0/CIN</td>
</tr>
<tr>
<td>9.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n661_s0/COUT</td>
</tr>
<tr>
<td>9.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n660_s0/CIN</td>
</tr>
<tr>
<td>9.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n660_s0/COUT</td>
</tr>
<tr>
<td>9.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n659_s0/CIN</td>
</tr>
<tr>
<td>10.267</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n659_s0/SUM</td>
</tr>
<tr>
<td>10.272</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_2_s13/I0</td>
</tr>
<tr>
<td>10.793</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_2_s13/F</td>
</tr>
<tr>
<td>11.201</td>
<td>0.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_2_s11/I1</td>
</tr>
<tr>
<td>11.722</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_2_s11/F</td>
</tr>
<tr>
<td>11.879</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_2_s10/I2</td>
</tr>
<tr>
<td>12.401</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_2_s10/F</td>
</tr>
<tr>
<td>12.558</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_2_s9/I2</td>
</tr>
<tr>
<td>13.019</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_2_s9/F</td>
</tr>
<tr>
<td>13.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.928</td>
<td>2.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_2_s1/CLK</td>
</tr>
<tr>
<td>42.864</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.402, 53.709%; route: 4.274, 42.488%; tC2Q: 0.382, 3.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.928, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.961</td>
<td>2.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/CLK</td>
</tr>
<tr>
<td>3.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R25C34[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/Q</td>
</tr>
<tr>
<td>5.617</td>
<td>2.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[3][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n588_s2/I1</td>
</tr>
<tr>
<td>6.114</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C35[3][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n588_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s0/I0</td>
</tr>
<tr>
<td>6.776</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C35[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n594_s0/F</td>
</tr>
<tr>
<td>6.936</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s/I0</td>
</tr>
<tr>
<td>7.462</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n594_s/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n666_s/I1</td>
</tr>
<tr>
<td>8.444</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n666_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s/CIN</td>
</tr>
<tr>
<td>8.494</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n665_s/COUT</td>
</tr>
<tr>
<td>8.494</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n664_s/CIN</td>
</tr>
<tr>
<td>8.544</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n664_s/COUT</td>
</tr>
<tr>
<td>8.544</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s/CIN</td>
</tr>
<tr>
<td>8.841</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n663_s/SUM</td>
</tr>
<tr>
<td>9.323</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s0/I1</td>
</tr>
<tr>
<td>9.816</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n663_s0/COUT</td>
</tr>
<tr>
<td>9.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n662_s0/CIN</td>
</tr>
<tr>
<td>9.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n662_s0/COUT</td>
</tr>
<tr>
<td>9.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n661_s0/CIN</td>
</tr>
<tr>
<td>9.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n661_s0/COUT</td>
</tr>
<tr>
<td>9.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n660_s0/CIN</td>
</tr>
<tr>
<td>10.159</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n660_s0/SUM</td>
</tr>
<tr>
<td>10.532</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_3_s13/I0</td>
</tr>
<tr>
<td>11.029</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C38[3][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_3_s13/F</td>
</tr>
<tr>
<td>11.032</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_3_s11/I1</td>
</tr>
<tr>
<td>11.558</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_3_s11/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_3_s10/I2</td>
</tr>
<tr>
<td>11.978</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_3_s10/F</td>
</tr>
<tr>
<td>12.351</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_3_s9/I2</td>
</tr>
<tr>
<td>12.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_3_s9/F</td>
</tr>
<tr>
<td>12.877</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.928</td>
<td>2.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_3_s1/CLK</td>
</tr>
<tr>
<td>42.864</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.082, 51.254%; route: 4.451, 44.888%; tC2Q: 0.382, 3.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.928, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.961</td>
<td>2.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/CLK</td>
</tr>
<tr>
<td>3.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R25C34[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/Q</td>
</tr>
<tr>
<td>5.617</td>
<td>2.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[3][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n588_s2/I1</td>
</tr>
<tr>
<td>6.114</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C35[3][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n588_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s0/I0</td>
</tr>
<tr>
<td>6.776</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C35[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n594_s0/F</td>
</tr>
<tr>
<td>6.936</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s/I0</td>
</tr>
<tr>
<td>7.462</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n594_s/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n666_s/I1</td>
</tr>
<tr>
<td>8.444</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n666_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s/CIN</td>
</tr>
<tr>
<td>8.494</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n665_s/COUT</td>
</tr>
<tr>
<td>8.494</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n664_s/CIN</td>
</tr>
<tr>
<td>8.544</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n664_s/COUT</td>
</tr>
<tr>
<td>8.544</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s/CIN</td>
</tr>
<tr>
<td>8.841</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n663_s/SUM</td>
</tr>
<tr>
<td>9.323</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s0/I1</td>
</tr>
<tr>
<td>9.816</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n663_s0/COUT</td>
</tr>
<tr>
<td>9.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n662_s0/CIN</td>
</tr>
<tr>
<td>10.059</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n662_s0/SUM</td>
</tr>
<tr>
<td>10.467</td>
<td>0.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_5_s15/I0</td>
</tr>
<tr>
<td>10.882</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_5_s15/F</td>
</tr>
<tr>
<td>11.039</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_5_s12/I1</td>
</tr>
<tr>
<td>11.329</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C35[3][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_5_s12/F</td>
</tr>
<tr>
<td>11.656</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_5_s10/I1</td>
</tr>
<tr>
<td>12.117</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C36[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_5_s10/F</td>
</tr>
<tr>
<td>12.274</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_5_s9/I2</td>
</tr>
<tr>
<td>12.801</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_5_s9/F</td>
</tr>
<tr>
<td>12.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.928</td>
<td>2.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_5_s1/CLK</td>
</tr>
<tr>
<td>42.864</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C37[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.862, 49.416%; route: 4.595, 46.697%; tC2Q: 0.382, 3.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.928, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.873</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.961</td>
<td>2.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/CLK</td>
</tr>
<tr>
<td>3.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R25C34[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/Q</td>
</tr>
<tr>
<td>5.617</td>
<td>2.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[3][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n588_s2/I1</td>
</tr>
<tr>
<td>6.114</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C35[3][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n588_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s0/I0</td>
</tr>
<tr>
<td>6.776</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C35[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n594_s0/F</td>
</tr>
<tr>
<td>6.936</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s/I0</td>
</tr>
<tr>
<td>7.462</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n594_s/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n666_s/I1</td>
</tr>
<tr>
<td>8.444</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n666_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s/CIN</td>
</tr>
<tr>
<td>8.494</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n665_s/COUT</td>
</tr>
<tr>
<td>8.494</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C41[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n664_s/CIN</td>
</tr>
<tr>
<td>8.544</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n664_s/COUT</td>
</tr>
<tr>
<td>8.544</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s/CIN</td>
</tr>
<tr>
<td>8.841</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n663_s/SUM</td>
</tr>
<tr>
<td>9.323</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s0/I1</td>
</tr>
<tr>
<td>9.816</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n663_s0/COUT</td>
</tr>
<tr>
<td>9.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n662_s0/CIN</td>
</tr>
<tr>
<td>9.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n662_s0/COUT</td>
</tr>
<tr>
<td>9.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n661_s0/CIN</td>
</tr>
<tr>
<td>10.162</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n661_s0/SUM</td>
</tr>
<tr>
<td>10.319</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_4_s14/I0</td>
</tr>
<tr>
<td>10.846</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_4_s14/F</td>
</tr>
<tr>
<td>10.848</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_4_s12/I1</td>
</tr>
<tr>
<td>11.374</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_4_s12/F</td>
</tr>
<tr>
<td>11.702</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_4_s10/I3</td>
</tr>
<tr>
<td>12.218</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_4_s10/F</td>
</tr>
<tr>
<td>12.221</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_4_s9/I2</td>
</tr>
<tr>
<td>12.742</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_4_s9/F</td>
</tr>
<tr>
<td>12.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.937</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_4_s1/CLK</td>
</tr>
<tr>
<td>42.873</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.363, 54.824%; route: 4.036, 41.265%; tC2Q: 0.382, 3.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.937, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>2.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.365</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
</tr>
<tr>
<td>6.065</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/I0</td>
</tr>
<tr>
<td>6.621</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/COUT</td>
</tr>
<tr>
<td>7.298</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s6/I2</td>
</tr>
<tr>
<td>7.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s6/F</td>
</tr>
<tr>
<td>7.816</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s5/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s5/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s3/I2</td>
</tr>
<tr>
<td>8.780</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s3/F</td>
</tr>
<tr>
<td>9.106</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s2/I1</td>
</tr>
<tr>
<td>9.633</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s2/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/I1</td>
</tr>
<tr>
<td>10.324</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/F</td>
</tr>
<tr>
<td>10.329</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/I2</td>
</tr>
<tr>
<td>10.826</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/F</td>
</tr>
<tr>
<td>11.419</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_6_s10/I0</td>
</tr>
<tr>
<td>11.945</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_6_s10/F</td>
</tr>
<tr>
<td>11.948</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_6_s9/I0</td>
</tr>
<tr>
<td>12.474</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_6_s9/F</td>
</tr>
<tr>
<td>12.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.912</td>
<td>2.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_6_s1/CLK</td>
</tr>
<tr>
<td>42.848</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.071</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.983, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.531, 47.741%; route: 4.577, 48.229%; tC2Q: 0.382, 4.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.912, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.613</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>2.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.365</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
</tr>
<tr>
<td>6.065</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/I0</td>
</tr>
<tr>
<td>6.621</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/COUT</td>
</tr>
<tr>
<td>7.298</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s6/I2</td>
</tr>
<tr>
<td>7.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s6/F</td>
</tr>
<tr>
<td>7.816</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s5/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s5/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s3/I2</td>
</tr>
<tr>
<td>8.780</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s3/F</td>
</tr>
<tr>
<td>9.106</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s2/I1</td>
</tr>
<tr>
<td>9.633</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s2/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/I1</td>
</tr>
<tr>
<td>10.324</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/F</td>
</tr>
<tr>
<td>10.329</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/I2</td>
</tr>
<tr>
<td>10.826</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/F</td>
</tr>
<tr>
<td>11.031</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s4/I2</td>
</tr>
<tr>
<td>11.493</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s4/F</td>
</tr>
<tr>
<td>12.208</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_0_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.925</td>
<td>2.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_0_s2/CLK</td>
</tr>
<tr>
<td>42.613</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.983, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.940, 42.710%; route: 4.903, 53.144%; tC2Q: 0.382, 4.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.925, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>2.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.365</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
</tr>
<tr>
<td>6.065</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/I0</td>
</tr>
<tr>
<td>6.621</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/COUT</td>
</tr>
<tr>
<td>7.298</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s6/I2</td>
</tr>
<tr>
<td>7.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s6/F</td>
</tr>
<tr>
<td>7.816</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s5/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s5/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s3/I2</td>
</tr>
<tr>
<td>8.780</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s3/F</td>
</tr>
<tr>
<td>9.106</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s2/I1</td>
</tr>
<tr>
<td>9.633</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s2/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/I1</td>
</tr>
<tr>
<td>10.324</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/F</td>
</tr>
<tr>
<td>10.329</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/I2</td>
</tr>
<tr>
<td>10.826</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/F</td>
</tr>
<tr>
<td>11.031</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s4/I2</td>
</tr>
<tr>
<td>11.493</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s4/F</td>
</tr>
<tr>
<td>12.150</td>
<td>0.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_1_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.915</td>
<td>2.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_1_s2/CLK</td>
</tr>
<tr>
<td>42.604</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.983, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.940, 42.978%; route: 4.845, 52.850%; tC2Q: 0.382, 4.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.915, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>2.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.365</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
</tr>
<tr>
<td>6.065</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/I0</td>
</tr>
<tr>
<td>6.621</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/COUT</td>
</tr>
<tr>
<td>7.298</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s6/I2</td>
</tr>
<tr>
<td>7.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s6/F</td>
</tr>
<tr>
<td>7.816</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s5/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s5/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s3/I2</td>
</tr>
<tr>
<td>8.780</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s3/F</td>
</tr>
<tr>
<td>9.106</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s2/I1</td>
</tr>
<tr>
<td>9.633</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s2/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/I1</td>
</tr>
<tr>
<td>10.324</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/F</td>
</tr>
<tr>
<td>10.329</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/I2</td>
</tr>
<tr>
<td>10.826</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/F</td>
</tr>
<tr>
<td>11.031</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s4/I2</td>
</tr>
<tr>
<td>11.493</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s4/F</td>
</tr>
<tr>
<td>12.150</td>
<td>0.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_2_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.915</td>
<td>2.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_2_s2/CLK</td>
</tr>
<tr>
<td>42.604</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.983, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.940, 42.978%; route: 4.845, 52.850%; tC2Q: 0.382, 4.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.915, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>2.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.365</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
</tr>
<tr>
<td>6.065</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/I0</td>
</tr>
<tr>
<td>6.621</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/COUT</td>
</tr>
<tr>
<td>7.298</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s6/I2</td>
</tr>
<tr>
<td>7.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s6/F</td>
</tr>
<tr>
<td>7.816</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s5/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s5/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s3/I2</td>
</tr>
<tr>
<td>8.780</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s3/F</td>
</tr>
<tr>
<td>9.106</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s2/I1</td>
</tr>
<tr>
<td>9.633</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s2/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/I1</td>
</tr>
<tr>
<td>10.324</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/F</td>
</tr>
<tr>
<td>10.329</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/I2</td>
</tr>
<tr>
<td>10.826</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/F</td>
</tr>
<tr>
<td>11.554</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_14_s11/I0</td>
</tr>
<tr>
<td>11.816</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_14_s11/F</td>
</tr>
<tr>
<td>11.819</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_14_s10/I0</td>
</tr>
<tr>
<td>12.335</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_14_s10/F</td>
</tr>
<tr>
<td>12.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[2][B]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.915</td>
<td>2.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_14_s1/CLK</td>
</tr>
<tr>
<td>42.852</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C34[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.983, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.257, 45.523%; route: 4.713, 50.388%; tC2Q: 0.382, 4.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.915, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.873</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.961</td>
<td>2.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/CLK</td>
</tr>
<tr>
<td>3.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R25C34[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/Q</td>
</tr>
<tr>
<td>5.617</td>
<td>2.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[3][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n588_s2/I1</td>
</tr>
<tr>
<td>6.114</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C35[3][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n588_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s0/I0</td>
</tr>
<tr>
<td>6.776</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C35[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n594_s0/F</td>
</tr>
<tr>
<td>6.936</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s/I0</td>
</tr>
<tr>
<td>7.462</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n594_s/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n666_s/I1</td>
</tr>
<tr>
<td>8.444</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n666_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s/CIN</td>
</tr>
<tr>
<td>8.741</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n665_s/SUM</td>
</tr>
<tr>
<td>9.068</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s0/I0</td>
</tr>
<tr>
<td>9.631</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n665_s0/COUT</td>
</tr>
<tr>
<td>9.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n664_s0/CIN</td>
</tr>
<tr>
<td>9.874</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n664_s0/SUM</td>
</tr>
<tr>
<td>10.247</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_7_s12/I0</td>
</tr>
<tr>
<td>10.708</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_7_s12/F</td>
</tr>
<tr>
<td>10.711</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_7_s11/I0</td>
</tr>
<tr>
<td>11.237</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_7_s11/F</td>
</tr>
<tr>
<td>11.429</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_7_s10/I3</td>
</tr>
<tr>
<td>11.719</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_7_s10/F</td>
</tr>
<tr>
<td>11.887</td>
<td>0.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_7_s9/I2</td>
</tr>
<tr>
<td>12.348</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_7_s9/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.937</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_7_s1/CLK</td>
</tr>
<tr>
<td>42.873</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.879, 51.971%; route: 4.126, 43.955%; tC2Q: 0.382, 4.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.937, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.961</td>
<td>2.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/CLK</td>
</tr>
<tr>
<td>3.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R25C34[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/Q</td>
</tr>
<tr>
<td>5.617</td>
<td>2.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[3][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n588_s2/I1</td>
</tr>
<tr>
<td>6.114</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C35[3][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n588_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s0/I0</td>
</tr>
<tr>
<td>6.776</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C35[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n594_s0/F</td>
</tr>
<tr>
<td>6.936</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s/I0</td>
</tr>
<tr>
<td>7.462</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n594_s/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n666_s/I1</td>
</tr>
<tr>
<td>8.444</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n666_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s/CIN</td>
</tr>
<tr>
<td>8.741</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n665_s/SUM</td>
</tr>
<tr>
<td>9.068</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s0/I0</td>
</tr>
<tr>
<td>9.798</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n665_s0/SUM</td>
</tr>
<tr>
<td>9.936</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_0_s12/I0</td>
</tr>
<tr>
<td>10.433</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C38[3][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_0_s12/F</td>
</tr>
<tr>
<td>10.806</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_0_s11/I1</td>
</tr>
<tr>
<td>11.332</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_0_s11/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_0_s10/I2</td>
</tr>
<tr>
<td>11.787</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_0_s10/F</td>
</tr>
<tr>
<td>11.944</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_0_s9/I2</td>
</tr>
<tr>
<td>12.234</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_0_s9/F</td>
</tr>
<tr>
<td>12.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.929</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_0_s1/CLK</td>
</tr>
<tr>
<td>42.872</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.640, 50.034%; route: 4.251, 45.842%; tC2Q: 0.382, 4.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>2.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.365</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
</tr>
<tr>
<td>6.065</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/I0</td>
</tr>
<tr>
<td>6.621</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/COUT</td>
</tr>
<tr>
<td>7.298</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s6/I2</td>
</tr>
<tr>
<td>7.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s6/F</td>
</tr>
<tr>
<td>7.816</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s5/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s5/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s3/I2</td>
</tr>
<tr>
<td>8.780</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s3/F</td>
</tr>
<tr>
<td>9.106</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s2/I1</td>
</tr>
<tr>
<td>9.633</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s2/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/I1</td>
</tr>
<tr>
<td>10.324</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/F</td>
</tr>
<tr>
<td>10.329</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/I2</td>
</tr>
<tr>
<td>10.826</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/F</td>
</tr>
<tr>
<td>11.181</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_9_s10/I0</td>
</tr>
<tr>
<td>11.698</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_9_s10/F</td>
</tr>
<tr>
<td>11.700</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_9_s9/I0</td>
</tr>
<tr>
<td>12.216</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_9_s9/F</td>
</tr>
<tr>
<td>12.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.918</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_9_s1/CLK</td>
</tr>
<tr>
<td>42.854</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.065</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.983, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.511, 48.856%; route: 4.340, 47.001%; tC2Q: 0.382, 4.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>2.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.365</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
</tr>
<tr>
<td>6.065</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/I0</td>
</tr>
<tr>
<td>6.621</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/COUT</td>
</tr>
<tr>
<td>7.298</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s6/I2</td>
</tr>
<tr>
<td>7.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s6/F</td>
</tr>
<tr>
<td>7.816</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s5/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s5/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s3/I2</td>
</tr>
<tr>
<td>8.780</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s3/F</td>
</tr>
<tr>
<td>9.106</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s2/I1</td>
</tr>
<tr>
<td>9.633</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s2/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/I1</td>
</tr>
<tr>
<td>10.324</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/F</td>
</tr>
<tr>
<td>10.329</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/I2</td>
</tr>
<tr>
<td>10.826</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/F</td>
</tr>
<tr>
<td>11.421</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_11_s10/I0</td>
</tr>
<tr>
<td>11.948</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_11_s10/F</td>
</tr>
<tr>
<td>11.950</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_11_s9/I0</td>
</tr>
<tr>
<td>12.213</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_11_s9/F</td>
</tr>
<tr>
<td>12.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.915</td>
<td>2.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_11_s1/CLK</td>
</tr>
<tr>
<td>42.852</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.983, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.267, 46.235%; route: 4.580, 49.621%; tC2Q: 0.382, 4.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.915, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.695</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.961</td>
<td>2.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/CLK</td>
</tr>
<tr>
<td>3.343</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R25C34[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_5_s0/Q</td>
</tr>
<tr>
<td>5.617</td>
<td>2.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[3][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n588_s2/I1</td>
</tr>
<tr>
<td>6.114</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C35[3][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n588_s2/F</td>
</tr>
<tr>
<td>6.254</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s0/I0</td>
</tr>
<tr>
<td>6.776</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C35[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n594_s0/F</td>
</tr>
<tr>
<td>6.936</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n594_s/I0</td>
</tr>
<tr>
<td>7.462</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n594_s/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C40[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n666_s/I1</td>
</tr>
<tr>
<td>8.444</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n666_s/COUT</td>
</tr>
<tr>
<td>8.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C40[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s/CIN</td>
</tr>
<tr>
<td>8.741</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C40[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n665_s/SUM</td>
</tr>
<tr>
<td>9.068</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n665_s0/I0</td>
</tr>
<tr>
<td>9.631</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n665_s0/COUT</td>
</tr>
<tr>
<td>9.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n664_s0/CIN</td>
</tr>
<tr>
<td>9.681</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n664_s0/COUT</td>
</tr>
<tr>
<td>9.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n663_s0/CIN</td>
</tr>
<tr>
<td>9.982</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n663_s0/SUM</td>
</tr>
<tr>
<td>10.171</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_6_s14/I0</td>
</tr>
<tr>
<td>10.687</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_6_s14/F</td>
</tr>
<tr>
<td>10.869</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_6_s11/I1</td>
</tr>
<tr>
<td>11.132</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_6_s11/F</td>
</tr>
<tr>
<td>11.289</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_6_s10/I1</td>
</tr>
<tr>
<td>11.751</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_6_s10/F</td>
</tr>
<tr>
<td>11.908</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_6_s9/I2</td>
</tr>
<tr>
<td>12.171</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_next_6_s9/F</td>
</tr>
<tr>
<td>12.171</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][B]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.929</td>
<td>2.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_6_s1/CLK</td>
</tr>
<tr>
<td>42.866</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C37[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_STORAGE/spi_master_inst/shift_reg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.961, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.750, 51.574%; route: 4.077, 44.273%; tC2Q: 0.382, 4.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.929, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/alreadyTriggered_reg_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>2.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.365</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
</tr>
<tr>
<td>6.065</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/I0</td>
</tr>
<tr>
<td>6.621</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/COUT</td>
</tr>
<tr>
<td>7.298</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s6/I2</td>
</tr>
<tr>
<td>7.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s6/F</td>
</tr>
<tr>
<td>7.816</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s5/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s5/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s3/I2</td>
</tr>
<tr>
<td>8.780</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s3/F</td>
</tr>
<tr>
<td>9.106</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s2/I1</td>
</tr>
<tr>
<td>9.633</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s2/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/I1</td>
</tr>
<tr>
<td>10.324</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/F</td>
</tr>
<tr>
<td>10.329</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/I2</td>
</tr>
<tr>
<td>10.826</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/F</td>
</tr>
<tr>
<td>11.031</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s4/I2</td>
</tr>
<tr>
<td>11.493</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s4/F</td>
</tr>
<tr>
<td>11.828</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/alreadyTriggered_reg_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.927</td>
<td>2.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/alreadyTriggered_reg_s2/CLK</td>
</tr>
<tr>
<td>42.616</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/alreadyTriggered_reg_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.983, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.940, 44.545%; route: 4.523, 51.131%; tC2Q: 0.382, 4.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.927, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>2.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.365</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
</tr>
<tr>
<td>6.065</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/I0</td>
</tr>
<tr>
<td>6.621</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/COUT</td>
</tr>
<tr>
<td>7.298</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s6/I2</td>
</tr>
<tr>
<td>7.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s6/F</td>
</tr>
<tr>
<td>7.816</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s5/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s5/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s3/I2</td>
</tr>
<tr>
<td>8.780</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s3/F</td>
</tr>
<tr>
<td>9.106</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s2/I1</td>
</tr>
<tr>
<td>9.633</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s2/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/I1</td>
</tr>
<tr>
<td>10.324</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/F</td>
</tr>
<tr>
<td>10.329</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/I2</td>
</tr>
<tr>
<td>10.826</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/F</td>
</tr>
<tr>
<td>11.031</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s4/I2</td>
</tr>
<tr>
<td>11.493</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R15C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s4/F</td>
</tr>
<tr>
<td>11.825</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.943</td>
<td>2.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s2/CLK</td>
</tr>
<tr>
<td>42.631</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.983, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.940, 44.558%; route: 4.520, 51.117%; tC2Q: 0.382, 4.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.943, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>2.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.365</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
</tr>
<tr>
<td>6.065</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/I0</td>
</tr>
<tr>
<td>6.621</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/COUT</td>
</tr>
<tr>
<td>7.298</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s6/I2</td>
</tr>
<tr>
<td>7.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s6/F</td>
</tr>
<tr>
<td>7.816</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s5/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s5/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s3/I2</td>
</tr>
<tr>
<td>8.780</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s3/F</td>
</tr>
<tr>
<td>9.106</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s2/I1</td>
</tr>
<tr>
<td>9.633</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s2/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/I1</td>
</tr>
<tr>
<td>10.324</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/F</td>
</tr>
<tr>
<td>10.329</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/I2</td>
</tr>
<tr>
<td>10.826</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/F</td>
</tr>
<tr>
<td>11.316</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_8_s10/I0</td>
</tr>
<tr>
<td>11.579</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_8_s10/F</td>
</tr>
<tr>
<td>11.581</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_8_s9/I0</td>
</tr>
<tr>
<td>12.043</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_8_s9/F</td>
</tr>
<tr>
<td>12.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.918</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_8_s1/CLK</td>
</tr>
<tr>
<td>42.854</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.065</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.983, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.202, 46.385%; route: 4.475, 49.393%; tC2Q: 0.382, 4.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>2.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.365</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
</tr>
<tr>
<td>6.065</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/I0</td>
</tr>
<tr>
<td>6.621</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/COUT</td>
</tr>
<tr>
<td>7.298</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s6/I2</td>
</tr>
<tr>
<td>7.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s6/F</td>
</tr>
<tr>
<td>7.816</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s5/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s5/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s3/I2</td>
</tr>
<tr>
<td>8.780</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s3/F</td>
</tr>
<tr>
<td>9.106</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s2/I1</td>
</tr>
<tr>
<td>9.633</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s2/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/I1</td>
</tr>
<tr>
<td>10.324</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/F</td>
</tr>
<tr>
<td>10.329</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/I2</td>
</tr>
<tr>
<td>10.826</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/F</td>
</tr>
<tr>
<td>11.419</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_12_s9/I0</td>
</tr>
<tr>
<td>11.945</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_12_s9/F</td>
</tr>
<tr>
<td>11.945</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.921</td>
<td>2.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_12_s1/CLK</td>
</tr>
<tr>
<td>42.857</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.983, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.005, 44.686%; route: 4.575, 51.046%; tC2Q: 0.382, 4.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.921, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.860</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>2.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.365</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
</tr>
<tr>
<td>6.065</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/I0</td>
</tr>
<tr>
<td>6.621</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/COUT</td>
</tr>
<tr>
<td>7.298</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s6/I2</td>
</tr>
<tr>
<td>7.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s6/F</td>
</tr>
<tr>
<td>7.816</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s5/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s5/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s3/I2</td>
</tr>
<tr>
<td>8.780</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s3/F</td>
</tr>
<tr>
<td>9.106</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s2/I1</td>
</tr>
<tr>
<td>9.633</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s2/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/I1</td>
</tr>
<tr>
<td>10.324</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/F</td>
</tr>
<tr>
<td>10.329</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/I2</td>
</tr>
<tr>
<td>10.826</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/F</td>
</tr>
<tr>
<td>11.356</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_7_s9/I0</td>
</tr>
<tr>
<td>11.873</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_7_s9/F</td>
</tr>
<tr>
<td>11.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.924</td>
<td>2.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_7_s1/CLK</td>
</tr>
<tr>
<td>42.860</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.059</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.983, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.995, 44.938%; route: 4.512, 50.759%; tC2Q: 0.382, 4.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.924, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>2.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.365</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
</tr>
<tr>
<td>6.065</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/I0</td>
</tr>
<tr>
<td>6.621</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/COUT</td>
</tr>
<tr>
<td>7.298</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s6/I2</td>
</tr>
<tr>
<td>7.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s6/F</td>
</tr>
<tr>
<td>7.816</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s5/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s5/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s3/I2</td>
</tr>
<tr>
<td>8.780</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s3/F</td>
</tr>
<tr>
<td>9.106</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s2/I1</td>
</tr>
<tr>
<td>9.633</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s2/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/alreadyTriggered_next_s8/I1</td>
</tr>
<tr>
<td>10.324</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/alreadyTriggered_next_s8/F</td>
</tr>
<tr>
<td>11.079</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_10_s10/I1</td>
</tr>
<tr>
<td>11.341</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_10_s10/F</td>
</tr>
<tr>
<td>11.344</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_10_s9/I2</td>
</tr>
<tr>
<td>11.841</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C31[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_10_s9/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[3][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.925</td>
<td>2.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_10_s1/CLK</td>
</tr>
<tr>
<td>42.861</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.983, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.741, 42.232%; route: 4.735, 53.450%; tC2Q: 0.382, 4.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.925, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>2.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.365</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
</tr>
<tr>
<td>6.065</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/I0</td>
</tr>
<tr>
<td>6.621</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/COUT</td>
</tr>
<tr>
<td>7.298</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s6/I2</td>
</tr>
<tr>
<td>7.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s6/F</td>
</tr>
<tr>
<td>7.816</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s5/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s5/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s3/I2</td>
</tr>
<tr>
<td>8.780</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s3/F</td>
</tr>
<tr>
<td>9.106</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s2/I1</td>
</tr>
<tr>
<td>9.633</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s2/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/I1</td>
</tr>
<tr>
<td>10.324</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/stop_measurement_next_s5/F</td>
</tr>
<tr>
<td>10.329</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/I2</td>
</tr>
<tr>
<td>10.826</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_3_s5/F</td>
</tr>
<tr>
<td>11.031</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_5_s10/I0</td>
</tr>
<tr>
<td>11.294</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_5_s10/F</td>
</tr>
<tr>
<td>11.296</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_5_s9/I2</td>
</tr>
<tr>
<td>11.823</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_5_s9/F</td>
</tr>
<tr>
<td>11.823</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.927</td>
<td>2.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_5_s1/CLK</td>
</tr>
<tr>
<td>42.863</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.983, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.267, 48.275%; route: 4.190, 47.398%; tC2Q: 0.382, 4.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.927, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>2.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.365</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
</tr>
<tr>
<td>6.065</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/I0</td>
</tr>
<tr>
<td>6.621</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/COUT</td>
</tr>
<tr>
<td>7.298</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s6/I2</td>
</tr>
<tr>
<td>7.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s6/F</td>
</tr>
<tr>
<td>7.816</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s5/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s5/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s3/I2</td>
</tr>
<tr>
<td>8.780</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s3/F</td>
</tr>
<tr>
<td>9.106</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s2/I1</td>
</tr>
<tr>
<td>9.633</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s2/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/alreadyTriggered_next_s8/I1</td>
</tr>
<tr>
<td>10.324</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/alreadyTriggered_next_s8/F</td>
</tr>
<tr>
<td>11.214</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_0_s8/I1</td>
</tr>
<tr>
<td>11.740</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_0_s8/F</td>
</tr>
<tr>
<td>11.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.925</td>
<td>2.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_0_s2/CLK</td>
</tr>
<tr>
<td>42.861</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.983, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.507, 40.051%; route: 4.867, 55.581%; tC2Q: 0.382, 4.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.925, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.870</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>2.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.365</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/Q</td>
</tr>
<tr>
<td>6.065</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/I0</td>
</tr>
<tr>
<td>6.621</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s9/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/TRIGGER/n9_s10/COUT</td>
</tr>
<tr>
<td>7.298</td>
<td>0.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s6/I2</td>
</tr>
<tr>
<td>7.814</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s6/F</td>
</tr>
<tr>
<td>7.816</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s5/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s5/F</td>
</tr>
<tr>
<td>8.490</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s3/I2</td>
</tr>
<tr>
<td>8.780</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s3/F</td>
</tr>
<tr>
<td>9.106</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/n326_s2/I1</td>
</tr>
<tr>
<td>9.633</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/n326_s2/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/alreadyTriggered_next_s8/I1</td>
</tr>
<tr>
<td>10.324</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/alreadyTriggered_next_s8/F</td>
</tr>
<tr>
<td>10.689</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_13_s10/I1</td>
</tr>
<tr>
<td>11.104</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_13_s10/F</td>
</tr>
<tr>
<td>11.451</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_13_s9/I2</td>
</tr>
<tr>
<td>11.741</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[3][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_13_s9/F</td>
</tr>
<tr>
<td>11.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>42.927</td>
<td>2.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_13_s1/CLK</td>
</tr>
<tr>
<td>42.870</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[3][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.055</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.983, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.686, 42.086%; route: 4.690, 53.546%; tC2Q: 0.382, 4.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.927, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>n6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_25MHz_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25MHz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>0.006</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">n6_s2/I0</td>
</tr>
<tr>
<td>0.159</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" background: #97FFFF;">n6_s2/F</td>
</tr>
<tr>
<td>0.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">clk_25MHz_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25MHz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/CLK</td>
</tr>
<tr>
<td>0.035</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_25MHz_s0</td>
</tr>
<tr>
<td>0.060</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 96.226%; route: 0.000, 0.000%; tC2Q: 0.006, 3.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_14_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_14_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_14_s2/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/address_counter_reg_14_s2/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_next_14_s9/I0</td>
</tr>
<tr>
<td>1.374</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/address_counter_next_14_s9/F</td>
</tr>
<tr>
<td>1.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/address_counter_reg_14_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_14_s2/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_14_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.079</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_reg_3_s0/Q</td>
</tr>
<tr>
<td>1.226</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_next_3_s4/I2</td>
</tr>
<tr>
<td>1.379</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_next_3_s4/F</td>
</tr>
<tr>
<td>1.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.079</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.104</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.079, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.079, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/SWITCH_DEBOUNCER[1].DEBOUNCE_SWITCHES/counter_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/SWITCH_DEBOUNCER[1].DEBOUNCE_SWITCHES/counter_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.086</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/SWITCH_DEBOUNCER[1].DEBOUNCE_SWITCHES/counter_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C44[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/SWITCH_DEBOUNCER[1].DEBOUNCE_SWITCHES/counter_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.233</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/SWITCH_DEBOUNCER[1].DEBOUNCE_SWITCHES/counter_next_1_s0/I1</td>
</tr>
<tr>
<td>1.386</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/SWITCH_DEBOUNCER[1].DEBOUNCE_SWITCHES/counter_next_1_s0/F</td>
</tr>
<tr>
<td>1.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/SWITCH_DEBOUNCER[1].DEBOUNCE_SWITCHES/counter_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.086</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/SWITCH_DEBOUNCER[1].DEBOUNCE_SWITCHES/counter_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.111</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/SWITCH_DEBOUNCER[1].DEBOUNCE_SWITCHES/counter_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.086, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.086, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/BUTTON_DEBOUNCER[3].DEBOUNCE_BUTTONS/counter_reg_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/BUTTON_DEBOUNCER[3].DEBOUNCE_BUTTONS/counter_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.085</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/BUTTON_DEBOUNCER[3].DEBOUNCE_BUTTONS/counter_reg_2_s1/CLK</td>
</tr>
<tr>
<td>1.226</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/BUTTON_DEBOUNCER[3].DEBOUNCE_BUTTONS/counter_reg_2_s1/Q</td>
</tr>
<tr>
<td>1.232</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/BUTTON_DEBOUNCER[3].DEBOUNCE_BUTTONS/counter_next_2_s0/I2</td>
</tr>
<tr>
<td>1.385</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/BUTTON_DEBOUNCER[3].DEBOUNCE_BUTTONS/counter_next_2_s0/F</td>
</tr>
<tr>
<td>1.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/BUTTON_DEBOUNCER[3].DEBOUNCE_BUTTONS/counter_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.085</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/BUTTON_DEBOUNCER[3].DEBOUNCE_BUTTONS/counter_reg_2_s1/CLK</td>
</tr>
<tr>
<td>1.110</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/BUTTON_DEBOUNCER[3].DEBOUNCE_BUTTONS/counter_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.091</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerOnRisingEdge_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerOnRisingEdge_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>1.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerOnRisingEdge_reg_s0/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C45[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerOnRisingEdge_reg_s0/Q</td>
</tr>
<tr>
<td>1.213</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/n94_s2/I0</td>
</tr>
<tr>
<td>1.366</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/n94_s2/F</td>
</tr>
<tr>
<td>1.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerOnRisingEdge_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>1.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerOnRisingEdge_reg_s0/CLK</td>
</tr>
<tr>
<td>1.091</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C45[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerOnRisingEdge_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.066, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.066, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/SIGGEN/state_reg_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/SIGGEN/state_reg_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.106</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>TinyTapeout_Test/SIGGEN/state_reg_s5/CLK</td>
</tr>
<tr>
<td>1.247</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R21C28[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/SIGGEN/state_reg_s5/Q</td>
</tr>
<tr>
<td>1.256</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>TinyTapeout_Test/SIGGEN/n16_s4/I0</td>
</tr>
<tr>
<td>1.409</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/SIGGEN/n16_s4/F</td>
</tr>
<tr>
<td>1.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/SIGGEN/state_reg_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.106</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>TinyTapeout_Test/SIGGEN/state_reg_s5/CLK</td>
</tr>
<tr>
<td>1.131</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>TinyTapeout_Test/SIGGEN/state_reg_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.106, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/sclk_reg_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/sclk_reg_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.086</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/sclk_reg_s5/CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R18C28[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/sclk_reg_s5/Q</td>
</tr>
<tr>
<td>1.236</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/sclk_next_s18/I2</td>
</tr>
<tr>
<td>1.389</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/sclk_next_s18/F</td>
</tr>
<tr>
<td>1.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/sclk_reg_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.086</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/sclk_reg_s5/CLK</td>
</tr>
<tr>
<td>1.111</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/sclk_reg_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.086, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.086, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/cnt_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/cnt_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.082</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/cnt_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R18C29[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/cnt_reg_0_s1/Q</td>
</tr>
<tr>
<td>1.232</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/cnt_next_0_s7/I1</td>
</tr>
<tr>
<td>1.385</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/cnt_next_0_s7/F</td>
</tr>
<tr>
<td>1.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/cnt_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.082</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/cnt_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.107</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/cnt_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.082, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/shift_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/shift_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.082</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/shift_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/shift_reg_0_s1/Q</td>
</tr>
<tr>
<td>1.232</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/shift_next_0_s8/I3</td>
</tr>
<tr>
<td>1.385</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/shift_next_0_s8/F</td>
</tr>
<tr>
<td>1.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/shift_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.082</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/shift_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.107</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/SAMPLES_ADC/shift_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.082, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.091</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>1.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_5_s2/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C29[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/address_counter_reg_5_s2/Q</td>
</tr>
<tr>
<td>1.216</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_next_5_s8/I2</td>
</tr>
<tr>
<td>1.369</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/address_counter_next_5_s8/F</td>
</tr>
<tr>
<td>1.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/address_counter_reg_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>1.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_5_s2/CLK</td>
</tr>
<tr>
<td>1.091</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.066, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.066, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.079</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R16C29[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_next_0_s5/I2</td>
</tr>
<tr>
<td>1.382</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_next_0_s5/F</td>
</tr>
<tr>
<td>1.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.079</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.104</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/samplerate_cnt_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.079, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.079, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/timebase_reg_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/timebase_reg_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/timebase_reg_0_s2/CLK</td>
</tr>
<tr>
<td>1.224</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/timebase_reg_0_s2/Q</td>
</tr>
<tr>
<td>1.233</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/n251_s2/I2</td>
</tr>
<tr>
<td>1.386</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/n251_s2/F</td>
</tr>
<tr>
<td>1.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/timebase_reg_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/timebase_reg_0_s2/CLK</td>
</tr>
<tr>
<td>1.108</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C42[0][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/timebase_reg_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.083, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.083, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.089</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_0_s3/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R17C43[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_0_s3/Q</td>
</tr>
<tr>
<td>1.238</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/n81_s2/I0</td>
</tr>
<tr>
<td>1.391</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/n81_s2/F</td>
</tr>
<tr>
<td>1.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.089</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_0_s3/CLK</td>
</tr>
<tr>
<td>1.113</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.089, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.089, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/chAmplitude_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/chAmplitude_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.082</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/chAmplitude_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R15C44[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/chAmplitude_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.232</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/n149_s0/I2</td>
</tr>
<tr>
<td>1.385</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/n149_s0/F</td>
</tr>
<tr>
<td>1.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/chAmplitude_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.082</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/chAmplitude_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.107</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/chAmplitude_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.082, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/dsgFreqShift_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/dsgFreqShift_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.085</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/dsgFreqShift_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.226</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R17C44[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/dsgFreqShift_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.235</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/n328_s0/I0</td>
</tr>
<tr>
<td>1.388</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/n328_s0/F</td>
</tr>
<tr>
<td>1.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/dsgFreqShift_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.085</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/dsgFreqShift_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.110</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/dsgFreqShift_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.085, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/chAmplitude_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/chAmplitude_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.082</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/chAmplitude_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>95</td>
<td>R14C43[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/chAmplitude_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.232</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/n151_s1/I0</td>
</tr>
<tr>
<td>1.385</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/n151_s1/F</td>
</tr>
<tr>
<td>1.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/chAmplitude_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.082</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/chAmplitude_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.107</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C43[0][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/chAmplitude_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.082, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.082, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.126</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.101</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.242</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.251</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/n59_s4/I0</td>
</tr>
<tr>
<td>1.404</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/n59_s4/F</td>
</tr>
<tr>
<td>1.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.101</td>
<td>1.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.126</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>TinyTapeout_Test/VIDEOGEN/Video_Timing_Generator/disp_y_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.101, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.101, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.128</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/SIGGEN/DAC_PMOD/sclk_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/SIGGEN/DAC_PMOD/sclk_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>TinyTapeout_Test/SIGGEN/DAC_PMOD/sclk_reg_s0/CLK</td>
</tr>
<tr>
<td>1.244</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C28[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/SIGGEN/DAC_PMOD/sclk_reg_s0/Q</td>
</tr>
<tr>
<td>1.256</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>TinyTapeout_Test/SIGGEN/DAC_PMOD/sclk_next_s7/I3</td>
</tr>
<tr>
<td>1.409</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/SIGGEN/DAC_PMOD/sclk_next_s7/F</td>
</tr>
<tr>
<td>1.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/SIGGEN/DAC_PMOD/sclk_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>TinyTapeout_Test/SIGGEN/DAC_PMOD/sclk_reg_s0/CLK</td>
</tr>
<tr>
<td>1.128</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>TinyTapeout_Test/SIGGEN/DAC_PMOD/sclk_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.103, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.103, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_8_s2/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C33[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/address_counter_reg_8_s2/Q</td>
</tr>
<tr>
<td>1.227</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_next_8_s8/I2</td>
</tr>
<tr>
<td>1.380</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/address_counter_next_8_s8/F</td>
</tr>
<tr>
<td>1.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/address_counter_reg_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.074</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_8_s2/CLK</td>
</tr>
<tr>
<td>1.099</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.074, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_11_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.070</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_11_s2/CLK</td>
</tr>
<tr>
<td>1.211</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/address_counter_reg_11_s2/Q</td>
</tr>
<tr>
<td>1.223</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_next_11_s8/I2</td>
</tr>
<tr>
<td>1.376</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/address_counter_next_11_s8/F</td>
</tr>
<tr>
<td>1.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/address_counter_reg_11_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.070</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_11_s2/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/address_counter_reg_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.070, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.070, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.103</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_7_s1/CLK</td>
</tr>
<tr>
<td>1.219</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_7_s1/Q</td>
</tr>
<tr>
<td>1.231</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_7_s9/I1</td>
</tr>
<tr>
<td>1.384</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_next_7_s9/F</td>
</tr>
<tr>
<td>1.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_7_s1/CLK</td>
</tr>
<tr>
<td>1.103</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/sample_start_address_reg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.078, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.078, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/MEASUREMENTS/state_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/state_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.079</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/state_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.232</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/state_next_0_s15/I1</td>
</tr>
<tr>
<td>1.385</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/state_next_0_s15/F</td>
</tr>
<tr>
<td>1.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/state_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.079</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.104</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/state_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.079, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.079, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/MEASUREMENTS/state_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/MEASUREMENTS/state_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.079</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/state_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/state_reg_6_s0/Q</td>
</tr>
<tr>
<td>1.232</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/state_next_6_s16/I0</td>
</tr>
<tr>
<td>1.385</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/MEASUREMENTS/state_next_6_s16/F</td>
</tr>
<tr>
<td>1.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/MEASUREMENTS/state_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.079</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/state_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1.104</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>TinyTapeout_Test/MEASUREMENTS/state_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.079, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.079, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/timebase_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/timebase_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/timebase_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.224</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R16C42[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/timebase_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.236</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/n250_s0/I1</td>
</tr>
<tr>
<td>1.389</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/n250_s0/F</td>
</tr>
<tr>
<td>1.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td style=" font-weight:bold;">TinyTapeout_Test/OSCILLOSCOPE_CONTROL/timebase_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>201</td>
<td>R18C33[0][A]</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/timebase_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.108</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/timebase_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.083, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.083, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.970</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.220</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/BUTTON_DEBOUNCER[3].DEBOUNCE_BUTTONS/output_reg_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>22.893</td>
<td>2.893</td>
<td>tNET</td>
<td>FF</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/BUTTON_DEBOUNCER[3].DEBOUNCE_BUTTONS/output_reg_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>41.113</td>
<td>1.113</td>
<td>tNET</td>
<td>RR</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/BUTTON_DEBOUNCER[3].DEBOUNCE_BUTTONS/output_reg_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.221</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_4_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>22.890</td>
<td>2.890</td>
<td>tNET</td>
<td>FF</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_4_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>41.112</td>
<td>1.112</td>
<td>tNET</td>
<td>RR</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_4_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.221</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_3_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>22.890</td>
<td>2.890</td>
<td>tNET</td>
<td>FF</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_3_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>41.112</td>
<td>1.112</td>
<td>tNET</td>
<td>RR</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_3_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.221</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>22.890</td>
<td>2.890</td>
<td>tNET</td>
<td>FF</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>41.112</td>
<td>1.112</td>
<td>tNET</td>
<td>RR</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_2_s2/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.221</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>22.890</td>
<td>2.890</td>
<td>tNET</td>
<td>FF</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>41.112</td>
<td>1.112</td>
<td>tNET</td>
<td>RR</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_0_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.221</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>22.890</td>
<td>2.890</td>
<td>tNET</td>
<td>FF</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>41.112</td>
<td>1.112</td>
<td>tNET</td>
<td>RR</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.221</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_6_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>22.890</td>
<td>2.890</td>
<td>tNET</td>
<td>FF</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_6_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>41.112</td>
<td>1.112</td>
<td>tNET</td>
<td>RR</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_6_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.221</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_5_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>22.890</td>
<td>2.890</td>
<td>tNET</td>
<td>FF</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_5_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>41.112</td>
<td>1.112</td>
<td>tNET</td>
<td>RR</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_5_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.221</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>22.890</td>
<td>2.890</td>
<td>tNET</td>
<td>FF</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>41.112</td>
<td>1.112</td>
<td>tNET</td>
<td>RR</td>
<td>TinyTapeout_Test/OSCILLOSCOPE_CONTROL/triggerYPos_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.221</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_7_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>22.890</td>
<td>2.890</td>
<td>tNET</td>
<td>FF</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_7_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clock</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_25MHz_s0/Q</td>
</tr>
<tr>
<td>41.112</td>
<td>1.112</td>
<td>tNET</td>
<td>RR</td>
<td>TinyTapeout_Test/MEASUREMENTS/last_sample_reg_7_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>201</td>
<td>uo_out_d[1]</td>
<td>19.629</td>
<td>3.101</td>
</tr>
<tr>
<td>95</td>
<td>chAmplitude[0]</td>
<td>37.832</td>
<td>2.251</td>
</tr>
<tr>
<td>74</td>
<td>chAmplitude[1]</td>
<td>37.863</td>
<td>1.838</td>
</tr>
<tr>
<td>46</td>
<td>chAmplitude[2]</td>
<td>37.904</td>
<td>1.887</td>
</tr>
<tr>
<td>35</td>
<td>sawtoothwave[0]</td>
<td>34.442</td>
<td>1.354</td>
</tr>
<tr>
<td>35</td>
<td>sawtoothwave[1]</td>
<td>34.509</td>
<td>0.997</td>
</tr>
<tr>
<td>33</td>
<td>sawtoothwave[2]</td>
<td>34.552</td>
<td>1.251</td>
</tr>
<tr>
<td>32</td>
<td>state_reg_2[0]</td>
<td>33.843</td>
<td>0.527</td>
</tr>
<tr>
<td>30</td>
<td>sawtoothwave[3]</td>
<td>34.550</td>
<td>1.189</td>
</tr>
<tr>
<td>29</td>
<td>n27_6</td>
<td>32.094</td>
<td>2.087</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C35</td>
<td>50.00%</td>
</tr>
<tr>
<td>R14C33</td>
<td>45.83%</td>
</tr>
<tr>
<td>R17C43</td>
<td>44.44%</td>
</tr>
<tr>
<td>R14C32</td>
<td>44.44%</td>
</tr>
<tr>
<td>R16C33</td>
<td>43.06%</td>
</tr>
<tr>
<td>R13C44</td>
<td>43.06%</td>
</tr>
<tr>
<td>R16C32</td>
<td>41.67%</td>
</tr>
<tr>
<td>R17C30</td>
<td>40.28%</td>
</tr>
<tr>
<td>R16C36</td>
<td>40.28%</td>
</tr>
<tr>
<td>R22C37</td>
<td>40.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_50MHz -period 20 -waveform {0 10} [get_ports {clk_50MHz}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_25MHz -source [get_ports {clk_50MHz}] -master_clock clk_50MHz -divide_by 2 [get_regs {clk_25MHz_s0}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name hdmi_clock -source [get_ports {clk_50MHz}] -master_clock clk_50MHz -divide_by 2 [get_ports {uo_out[1]}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
