
*** Running vivado
    with args -log AXI_TOP_WRAPPER.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AXI_TOP_WRAPPER.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source AXI_TOP_WRAPPER.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/demon/INTERNSHIP/src_sim_vivado/ip_repo/tests_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top AXI_TOP_WRAPPER -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29048 
WARNING: [Synth 8-2507] parameter declaration becomes local in AXI_MASTER with formal parameter declaration list [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:88]
WARNING: [Synth 8-6901] identifier 'DECODE' is used before its declaration [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:84]
WARNING: [Synth 8-6901] identifier 'WRITE' is used before its declaration [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:104]
WARNING: [Synth 8-6901] identifier 'READ_TX_FIFO' is used before its declaration [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:106]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 727.410 ; gain = 246.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AXI_TOP_WRAPPER' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:1]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter AR_DEPTH bound to: 32 - type: integer 
	Parameter W_DEPTH bound to: 32 - type: integer 
	Parameter AW_DEPTH bound to: 32 - type: integer 
	Parameter R_DEPTH bound to: 32 - type: integer 
	Parameter ADDR_OFFSET bound to: 16'b1110000000000000 
	Parameter CONTL_REG_WIDTH bound to: 32 - type: integer 
	Parameter STATUS_REG_WIDTH bound to: 32 - type: integer 
	Parameter UART_TX_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter UART_RX_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter BASE_ADDRESS bound to: 16'b1110000100000000 
	Parameter START_OFFSET bound to: 16'b0000000000000000 
	Parameter END_OFFSET bound to: 16'b0000100000010000 
	Parameter OFFSET_START_BITS bound to: 8 - type: integer 
	Parameter CTRL_REG_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_MASTER' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:23]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter IDEL bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:144]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:167]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:217]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:239]
WARNING: [Synth 8-6014] Unused sequential element r_next_state_reg was removed.  [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:138]
WARNING: [Synth 8-6014] Unused sequential element ar_next_state_reg was removed.  [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:138]
WARNING: [Synth 8-6014] Unused sequential element b_next_state_reg was removed.  [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:138]
WARNING: [Synth 8-6014] Unused sequential element w_next_state_reg was removed.  [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:138]
WARNING: [Synth 8-6014] Unused sequential element aw_next_state_reg was removed.  [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:138]
WARNING: [Synth 8-6014] Unused sequential element r_arlen_reg was removed.  [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:224]
INFO: [Synth 8-6155] done synthesizing module 'AXI_MASTER' (1#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER.v:23]
INFO: [Synth 8-6157] synthesizing module 'WRITE_BUFFER' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER.v:23]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter W_DEPTH bound to: 32 - type: integer 
	Parameter AW_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AW_FIFO' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AW_FIFO.v:1]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter AW_DEPTH bound to: 32 - type: integer 
	Parameter AW_FIFO_WIDTH bound to: 50 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:23]
	Parameter DATA_WIDTH bound to: 50 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter BYTES bound to: 6 - type: integer 
	Parameter BYTE_POINTER_WIDTH bound to: 8 - type: integer 
	Parameter IDEL bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:69]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (2#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AW_FIFO' (3#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AW_FIFO.v:1]
INFO: [Synth 8-6157] synthesizing module 'W_FIFO' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/W_FIFO.v:1]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter W_DEPTH bound to: 32 - type: integer 
	Parameter WDATA_FIFO_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO__parameterized0' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:23]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter BYTES bound to: 9 - type: integer 
	Parameter BYTE_POINTER_WIDTH bound to: 8 - type: integer 
	Parameter IDEL bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:69]
INFO: [Synth 8-6155] done synthesizing module 'FIFO__parameterized0' (3#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'W_FIFO' (4#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/W_FIFO.v:1]
INFO: [Synth 8-6155] done synthesizing module 'WRITE_BUFFER' (5#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER.v:23]
INFO: [Synth 8-6157] synthesizing module 'READ_BUFFER' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER.v:23]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter AR_DEPTH bound to: 32 - type: integer 
	Parameter R_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AR_FIFO' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AR_FIFO.v:23]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter AR_DEPTH bound to: 32 - type: integer 
	Parameter AR_FIFO_WIDTH bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AR_FIFO' (6#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AR_FIFO.v:23]
INFO: [Synth 8-6157] synthesizing module 'R_FIFO' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/R_FIFO.v:1]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter R_DEPTH bound to: 32 - type: integer 
	Parameter R_DATA_FIFO_WIDTH bound to: 71 - type: integer 
	Parameter IDEL bound to: 2'b00 
	Parameter READ bound to: 2'b01 
	Parameter SYNCRONIZE bound to: 2'b10 
	Parameter SEND bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'FIFO__parameterized1' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:23]
	Parameter DATA_WIDTH bound to: 71 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter BYTES bound to: 8 - type: integer 
	Parameter BYTE_POINTER_WIDTH bound to: 8 - type: integer 
	Parameter IDEL bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:69]
INFO: [Synth 8-6155] done synthesizing module 'FIFO__parameterized1' (6#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:23]
WARNING: [Synth 8-6014] Unused sequential element r_fifo_rd_en_reg was removed.  [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/R_FIFO.v:67]
WARNING: [Synth 8-3848] Net sync2 in module/entity R_FIFO does not have driver. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/R_FIFO.v:34]
INFO: [Synth 8-6155] done synthesizing module 'R_FIFO' (7#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/R_FIFO.v:1]
INFO: [Synth 8-6155] done synthesizing module 'READ_BUFFER' (8#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/READ_BUFFER.v:23]
INFO: [Synth 8-6157] synthesizing module 'WRITE_BUFFER_CONTROLLER' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER_CONTROLLER.v:23]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter AR_DEPTH bound to: 32 - type: integer 
	Parameter W_DEPTH bound to: 32 - type: integer 
	Parameter AW_DEPTH bound to: 32 - type: integer 
	Parameter R_DEPTH bound to: 32 - type: integer 
	Parameter ADDR_OFFSET bound to: 16'b1110000000000000 
	Parameter CONTL_REG_WIDTH bound to: 32 - type: integer 
	Parameter STATUS_REG_WIDTH bound to: 32 - type: integer 
	Parameter UART_TX_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter UART_RX_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter BASE_ADDRESS bound to: 16'b1110000100000000 
	Parameter START_OFFSET bound to: 16'b0000000000000000 
	Parameter END_OFFSET bound to: 16'b0000100000010000 
	Parameter OFFSET_START_BITS bound to: 8 - type: integer 
	Parameter DATA_BYTES bound to: 8 - type: integer 
	Parameter BYTES_WIDTH bound to: 3 - type: integer 
	Parameter ALIGN_BITS bound to: 2 - type: integer 
	Parameter AW_FIFO_WIDTH bound to: 50 - type: integer 
	Parameter STATUS_REG_ADDR bound to: 4 - type: integer 
	Parameter CTRL_REG_ADDR bound to: 8 - type: integer 
	Parameter INTRPT_REG_ADDR bound to: 12 - type: integer 
	Parameter TX_ADDRESS_OFFSET_START bound to: 16 - type: integer 
	Parameter TX_ADDRESS_OFFSET_END bound to: 272 - type: integer 
	Parameter TOTAL_BYTES bound to: 523 - type: integer 
	Parameter IDEL bound to: 3'b000 
	Parameter READ_TX_DATA bound to: 3'b001 
	Parameter DECODE bound to: 3'b010 
	Parameter SEND_DATA bound to: 3'b011 
	Parameter NEW_DATA bound to: 3'b100 
	Parameter STS bound to: 2'b01 
	Parameter CRTL bound to: 2'b10 
	Parameter INTRT bound to: 2'b11 
	Parameter SLVERR bound to: 3'b010 
	Parameter DECERR bound to: 3'b011 
	Parameter OKAY bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER_CONTROLLER.v:166]
INFO: [Synth 8-6155] done synthesizing module 'WRITE_BUFFER_CONTROLLER' (9#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/WRITE_BUFFER_CONTROLLER.v:23]
INFO: [Synth 8-6157] synthesizing module 'UART_CONTROLLER' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:23]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter SIZE_WIDTH bound to: 4 - type: integer 
	Parameter LEN_WIDTH bound to: 8 - type: integer 
	Parameter RESPONSE_WIDTH bound to: 3 - type: integer 
	Parameter AR_DEPTH bound to: 32 - type: integer 
	Parameter W_DEPTH bound to: 32 - type: integer 
	Parameter AW_DEPTH bound to: 32 - type: integer 
	Parameter R_DEPTH bound to: 32 - type: integer 
	Parameter ADDR_OFFSET bound to: 16'b1110000000000000 
	Parameter CONTL_REG_WIDTH bound to: 32 - type: integer 
	Parameter STATUS_REG_WIDTH bound to: 32 - type: integer 
	Parameter UART_TX_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter UART_RX_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter CTRL_REG_WIDTH bound to: 32 - type: integer 
	Parameter IDEL bound to: 3'b000 
	Parameter DECODE bound to: 3'b001 
	Parameter DONE bound to: 2'b01 
	Parameter WRITE bound to: 2'b11 
	Parameter READ bound to: 2'b10 
	Parameter CR bound to: 8'b00000000 
	Parameter CSR bound to: 8'b00000100 
	Parameter IER bound to: 8'b00001000 
	Parameter IDR bound to: 8'b00001100 
	Parameter IMR bound to: 8'b00010000 
	Parameter ISR bound to: 8'b00010100 
	Parameter TX bound to: 8'b00011000 
	Parameter RX bound to: 8'b00011100 
	Parameter BAUD_GEN bound to: 8'b00100000 
	Parameter BYTES bound to: 8 - type: integer 
	Parameter READ_TX_FIFO bound to: 3'b001 
	Parameter START bound to: 3'b010 
	Parameter DATA bound to: 3'b011 
	Parameter PARITY bound to: 3'b100 
	Parameter STOP bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'UART_FIFO' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter BYTES bound to: 1 - type: integer 
	Parameter BYTE_POINTER_WIDTH bound to: 8 - type: integer 
	Parameter IDEL bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v:73]
INFO: [Synth 8-6155] done synthesizing module 'UART_FIFO' (10#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'used_entries' does not match port width (6) of module 'UART_FIFO' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:194]
INFO: [Synth 8-6157] synthesizing module 'UART_FIFO__parameterized0' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v:23]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter BYTES bound to: 8 - type: integer 
	Parameter BYTE_POINTER_WIDTH bound to: 8 - type: integer 
	Parameter IDEL bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v:73]
INFO: [Synth 8-6155] done synthesizing module 'UART_FIFO__parameterized0' (10#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_FIFO.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'used_entries' does not match port width (6) of module 'UART_FIFO__parameterized0' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:210]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:226]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:308]
WARNING: [Synth 8-6014] Unused sequential element r_IER_reg was removed.  [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:279]
WARNING: [Synth 8-6014] Unused sequential element r_IDR_reg was removed.  [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:284]
WARNING: [Synth 8-6014] Unused sequential element baud_reg_reg was removed.  [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:297]
WARNING: [Synth 8-6014] Unused sequential element rx_rd_start_reg was removed.  [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:314]
WARNING: [Synth 8-3848] Net tx_fifo_mem_left in module/entity UART_CONTROLLER does not have driver. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:48]
WARNING: [Synth 8-3848] Net tx_ready in module/entity UART_CONTROLLER does not have driver. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:49]
WARNING: [Synth 8-3848] Net r_IMR in module/entity UART_CONTROLLER does not have driver. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:67]
WARNING: [Synth 8-3848] Net r_ISR in module/entity UART_CONTROLLER does not have driver. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:67]
WARNING: [Synth 8-3848] Net char_time_out in module/entity UART_CONTROLLER does not have driver. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:55]
WARNING: [Synth 8-3848] Net rx_wr_en in module/entity UART_CONTROLLER does not have driver. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:201]
WARNING: [Synth 8-3848] Net in_rx_data in module/entity UART_CONTROLLER does not have driver. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:70]
WARNING: [Synth 8-3848] Net rx_rd_en in module/entity UART_CONTROLLER does not have driver. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:205]
INFO: [Synth 8-6155] done synthesizing module 'UART_CONTROLLER' (11#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'tx_fifo_mem_left' does not match port width (9) of module 'UART_CONTROLLER' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:369]
WARNING: [Synth 8-689] width (1) of port connection 'rx_data' does not match port width (64) of module 'UART_CONTROLLER' [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:373]
WARNING: [Synth 8-3848] Net uart_clk in module/entity AXI_TOP_WRAPPER does not have driver. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:362]
WARNING: [Synth 8-3848] Net rx_en in module/entity AXI_TOP_WRAPPER does not have driver. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:376]
WARNING: [Synth 8-3848] Net tx in module/entity AXI_TOP_WRAPPER does not have driver. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:380]
INFO: [Synth 8-6155] done synthesizing module 'AXI_TOP_WRAPPER' (12#1) [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/AXI_MASTER_WRAPPER.v:1]
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port tx_fifo_mem_left[8]
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port tx_fifo_mem_left[7]
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port tx_fifo_mem_left[6]
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port tx_fifo_mem_left[5]
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port tx_fifo_mem_left[4]
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port tx_fifo_mem_left[3]
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port tx_fifo_mem_left[2]
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port tx_fifo_mem_left[1]
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port tx_fifo_mem_left[0]
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port tx_ready
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port char_time_out
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port rx_addr[7]
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port rx_addr[6]
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port rx_addr[5]
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port rx_addr[4]
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port rx_addr[3]
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port rx_addr[2]
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port rx_addr[1]
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port rx_addr[0]
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port rx_en
WARNING: [Synth 8-3331] design UART_CONTROLLER has unconnected port rx
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_addr[49]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_addr[48]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port awfull
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port w_full
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[71]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[70]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[69]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[68]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[67]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[66]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[65]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port out_wdata[64]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port tx_fifo_mem_left[8]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port tx_fifo_mem_left[7]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port tx_fifo_mem_left[6]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port tx_fifo_mem_left[5]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port tx_fifo_mem_left[4]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port tx_fifo_mem_left[3]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port tx_fifo_mem_left[2]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port tx_fifo_mem_left[1]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port tx_fifo_mem_left[0]
WARNING: [Synth 8-3331] design WRITE_BUFFER_CONTROLLER has unconnected port tx_ready
WARNING: [Synth 8-3331] design W_FIFO has unconnected port wlast
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bresp[2]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bresp[1]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bresp[0]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bid[3]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bid[2]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bid[1]
WARNING: [Synth 8-3331] design AXI_MASTER has unconnected port bid[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 780.012 ; gain = 299.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 780.012 ; gain = 299.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 780.012 ; gain = 299.332
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'AXI_MASTER'
INFO: [Synth 8-802] inferred FSM for state register 'ar_state_reg' in module 'AXI_MASTER'
INFO: [Synth 8-802] inferred FSM for state register 'b_state_reg' in module 'AXI_MASTER'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'AXI_MASTER'
INFO: [Synth 8-802] inferred FSM for state register 'aw_state_reg' in module 'AXI_MASTER'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'FIFO'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'FIFO__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'FIFO__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_fifo_state_reg' in module 'R_FIFO'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'WRITE_BUFFER_CONTROLLER'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'UART_FIFO'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'UART_FIFO__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'uart_tx_state_reg' in module 'UART_CONTROLLER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                                1 |                               00
                   START |                                0 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'aw_state_reg' using encoding 'sequential' in module 'AXI_MASTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'AXI_MASTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                                0 |                               00
                   START |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'b_state_reg' using encoding 'sequential' in module 'AXI_MASTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                                1 |                               00
                   START |                                0 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ar_state_reg' using encoding 'sequential' in module 'AXI_MASTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                                0 |                               00
                   START |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'AXI_MASTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                                0 |                               00
                    READ |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'FIFO'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                                0 |                               00
                    READ |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'FIFO__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                                0 |                               00
                    READ |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'FIFO__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                             0001 |                               00
                    READ |                             0010 |                               01
              SYNCRONIZE |                             0100 |                               10
                    SEND |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_fifo_state_reg' using encoding 'one-hot' in module 'R_FIFO'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                            00001 |                              000
            READ_TX_DATA |                            00010 |                              001
                  DECODE |                            00100 |                              010
               SEND_DATA |                            01000 |                              011
                NEW_DATA |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'WRITE_BUFFER_CONTROLLER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                                0 |                               00
                    READ |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'UART_FIFO'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                                0 |                               00
                    READ |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'UART_FIFO__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                            00001 |                              000
            READ_TX_FIFO |                            00010 |                              001
                   START |                            00100 |                              010
                    DATA |                            01000 |                              011
                    STOP |                            10000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uart_tx_state_reg' using encoding 'one-hot' in module 'UART_CONTROLLER'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 804.340 ; gain = 323.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 14    
	   3 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 1     
	               71 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               50 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---RAMs : 
	               2K Bit         RAMs := 3     
	               1K Bit         RAMs := 2     
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 115   
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXI_MASTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 2     
Module FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               50 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module FIFO__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module FIFO__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               71 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module R_FIFO 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module WRITE_BUFFER_CONTROLLER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 6     
Module UART_FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module UART_FIFO__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module UART_CONTROLLER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	   6 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'UART_CONTROL/cntrl_reg_reg' and it is trimmed from '32' to '2' bits. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/UART_CONTROLLER.v:111]
WARNING: [Synth 8-3331] design AXI_TOP_WRAPPER has unconnected port tx_fifo_mem_left[7]
WARNING: [Synth 8-3331] design AXI_TOP_WRAPPER has unconnected port tx_fifo_mem_left[6]
WARNING: [Synth 8-3331] design AXI_TOP_WRAPPER has unconnected port tx_fifo_mem_left[5]
WARNING: [Synth 8-3331] design AXI_TOP_WRAPPER has unconnected port tx_fifo_mem_left[4]
WARNING: [Synth 8-3331] design AXI_TOP_WRAPPER has unconnected port tx_fifo_mem_left[3]
WARNING: [Synth 8-3331] design AXI_TOP_WRAPPER has unconnected port tx_fifo_mem_left[2]
WARNING: [Synth 8-3331] design AXI_TOP_WRAPPER has unconnected port tx_fifo_mem_left[1]
WARNING: [Synth 8-3331] design AXI_TOP_WRAPPER has unconnected port tx_fifo_mem_left[0]
WARNING: [Synth 8-3331] design AXI_TOP_WRAPPER has unconnected port tx_ready
WARNING: [Synth 8-3936] Found unconnected internal register 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_data_reg' and it is trimmed from '50' to '44' bits. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:118]
WARNING: [Synth 8-3936] Found unconnected internal register 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_data_reg' and it is trimmed from '72' to '64' bits. [C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.srcs/sources_1/new/FIFO.v:118]
WARNING: [Synth 8-6014] Unused sequential element UART_CONTROL/RxFIFO/mem_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/wr_pointer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/wr_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/wr_pointer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/wr_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/wr_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INST_READ_BUFFER/r_fifo_inst/R_FIFO_INST/wr_pointer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INST_READ_BUFFER/r_fifo_inst/R_FIFO_INST/wr_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/wr_pointer_reg[5] )
WARNING: [Synth 8-3332] Sequential element (UART_CONTROL/TxFIFO/FSM_sequential_rd_state_reg) is unused and will be removed from module AXI_TOP_WRAPPER.
WARNING: [Synth 8-3332] Sequential element (UART_CONTROL/RxFIFO/FSM_sequential_rd_state_reg) is unused and will be removed from module AXI_TOP_WRAPPER.
WARNING: [Synth 8-3332] Sequential element (UART_CONTROL/FSM_onehot_uart_tx_state_reg[4]) is unused and will be removed from module AXI_TOP_WRAPPER.
WARNING: [Synth 8-3332] Sequential element (UART_CONTROL/FSM_onehot_uart_tx_state_reg[3]) is unused and will be removed from module AXI_TOP_WRAPPER.
WARNING: [Synth 8-3332] Sequential element (UART_CONTROL/FSM_onehot_uart_tx_state_reg[2]) is unused and will be removed from module AXI_TOP_WRAPPER.
WARNING: [Synth 8-3332] Sequential element (UART_CONTROL/FSM_onehot_uart_tx_state_reg[1]) is unused and will be removed from module AXI_TOP_WRAPPER.
WARNING: [Synth 8-3332] Sequential element (UART_CONTROL/FSM_onehot_uart_tx_state_reg[0]) is unused and will be removed from module AXI_TOP_WRAPPER.
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/sync_1_reg[32]' (FDE) to 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/sync_1_reg[36]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/sync_1_reg[33]' (FDE) to 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/sync_1_reg[37]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/sync_1_reg[34]' (FDE) to 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/sync_1_reg[38]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/sync_1_reg[35]' (FDE) to 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/sync_1_reg[39]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/sync_1_reg[32]' (FDE) to 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/sync_1_reg[36]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/sync_1_reg[33]' (FDE) to 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/sync_1_reg[37]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/sync_1_reg[34]' (FDE) to 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/sync_1_reg[38]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/sync_1_reg[35]' (FDE) to 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/sync_1_reg[39]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1039.527 ; gain = 558.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|AXI_TOP_WRAPPER | WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/mem_reg              | 32 x 44(NO_CHANGE)     | W |   | 32 x 44(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|AXI_TOP_WRAPPER | WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/mem_reg          | 32 x 64(NO_CHANGE)     | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|AXI_TOP_WRAPPER | INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/mem_reg | 32 x 50(NO_CHANGE)     | W |   | 32 x 50(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|AXI_TOP_WRAPPER | INST_READ_BUFFER/r_fifo_inst/R_FIFO_INST/mem_reg         | 32 x 71(NO_CHANGE)     | W |   | 32 x 71(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+----------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1045.727 ; gain = 565.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|AXI_TOP_WRAPPER | WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/mem_reg              | 32 x 44(NO_CHANGE)     | W |   | 32 x 44(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|AXI_TOP_WRAPPER | WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/mem_reg          | 32 x 64(NO_CHANGE)     | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|AXI_TOP_WRAPPER | INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/mem_reg | 32 x 50(NO_CHANGE)     | W |   | 32 x 50(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|AXI_TOP_WRAPPER | INST_READ_BUFFER/r_fifo_inst/R_FIFO_INST/mem_reg         | 32 x 71(NO_CHANGE)     | W |   | 32 x 71(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+----------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg_rep[0]' (FDRE) to 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg[0]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg_rep[1]' (FDRE) to 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg[1]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg_rep[2]' (FDRE) to 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg[2]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg_rep[3]' (FDRE) to 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg[3]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg_rep[4]' (FDRE) to 'WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/rd_pointer_reg[4]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg_rep[0]' (FDRE) to 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg[0]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg_rep[1]' (FDRE) to 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg[1]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg_rep[2]' (FDRE) to 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg[2]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg_rep[3]' (FDRE) to 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg[3]'
INFO: [Synth 8-3886] merging instance 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg_rep[4]' (FDRE) to 'WRT_BUFFER_INST/W_FIFO_INST/W_FIFO_INST/rd_pointer_reg[4]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/r_fifo_inst/R_FIFO_INST/rd_pointer_reg_rep[0]' (FDRE) to 'INST_READ_BUFFER/r_fifo_inst/R_FIFO_INST/rd_pointer_reg[0]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/r_fifo_inst/R_FIFO_INST/rd_pointer_reg_rep[1]' (FDRE) to 'INST_READ_BUFFER/r_fifo_inst/R_FIFO_INST/rd_pointer_reg[1]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/r_fifo_inst/R_FIFO_INST/rd_pointer_reg_rep[2]' (FDRE) to 'INST_READ_BUFFER/r_fifo_inst/R_FIFO_INST/rd_pointer_reg[2]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/r_fifo_inst/R_FIFO_INST/rd_pointer_reg_rep[3]' (FDRE) to 'INST_READ_BUFFER/r_fifo_inst/R_FIFO_INST/rd_pointer_reg[3]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/r_fifo_inst/R_FIFO_INST/rd_pointer_reg_rep[4]' (FDRE) to 'INST_READ_BUFFER/r_fifo_inst/R_FIFO_INST/rd_pointer_reg[4]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg_rep[0]' (FDRE) to 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg[0]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg_rep[1]' (FDRE) to 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg[1]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg_rep[2]' (FDRE) to 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg[2]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg_rep[3]' (FDRE) to 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg[3]'
INFO: [Synth 8-3886] merging instance 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg_rep[4]' (FDRE) to 'INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/rd_pointer_reg[4]'
INFO: [Synth 8-7053] The timing for the instance WRT_BUFFER_INST/AW_FIFO_INST/AWFIFO/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance INST_READ_BUFFER/AR_FIFO_INST_READ_BUFFER/ARFIFO/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance INST_READ_BUFFER/r_fifo_inst/R_FIFO_INST/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1045.902 ; gain = 565.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1045.902 ; gain = 565.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1045.902 ; gain = 565.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1045.902 ; gain = 565.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1045.902 ; gain = 565.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1045.902 ; gain = 565.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1045.902 ; gain = 565.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    11|
|3     |LUT1     |     9|
|4     |LUT2     |   101|
|5     |LUT3     |    62|
|6     |LUT4     |    19|
|7     |LUT5     |    29|
|8     |LUT6     |    40|
|9     |RAMB36E1 |     4|
|10    |FDRE     |   380|
|11    |FDSE     |    12|
|12    |IBUF     |   188|
|13    |OBUF     |   201|
|14    |OBUFT    |     9|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------+------------------------+------+
|      |Instance                     |Module                  |Cells |
+------+-----------------------------+------------------------+------+
|1     |top                          |                        |  1067|
|2     |  INST_READ_BUFFER           |READ_BUFFER             |   296|
|3     |    AR_FIFO_INST_READ_BUFFER |AR_FIFO                 |    81|
|4     |      ARFIFO                 |FIFO_0                  |    81|
|5     |    r_fifo_inst              |R_FIFO                  |   215|
|6     |      R_FIFO_INST            |FIFO__parameterized1    |   133|
|7     |  WRITE_CONTROL              |WRITE_BUFFER_CONTROLLER |    55|
|8     |  WRT_BUFFER_INST            |WRITE_BUFFER            |   194|
|9     |    AW_FIFO_INST             |AW_FIFO                 |    97|
|10    |      AWFIFO                 |FIFO                    |    97|
|11    |    W_FIFO_INST              |W_FIFO                  |    97|
|12    |      W_FIFO_INST            |FIFO__parameterized0    |    97|
|13    |  master_inst                |AXI_MASTER              |   122|
+------+-----------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1045.902 ; gain = 565.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 102 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1045.902 ; gain = 565.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1045.902 ; gain = 565.223
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1057.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1165.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1165.574 ; gain = 690.164
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1165.574 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_V2/AXI_UART_V2.runs/synth_2/AXI_TOP_WRAPPER.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AXI_TOP_WRAPPER_utilization_synth.rpt -pb AXI_TOP_WRAPPER_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  2 15:44:08 2025...
