`timescale 1ns/10ps

module registerfile_TB();

reg reset;
reg [3:0] controle;
reg [4:0] rs, rt;
reg [31:0] entrada;
wire [31:0] saidaA, saidaB;

integer i;

registerfile DUT(
.reset(reset),
.controle(controle),
.rs(rs),
.rt(rt),
.entrada(entrada),
.saidaA(saidaA),
.saidaB(saidaB)
);

initial begin
reset = 1;
controle = 0;
rs = 0;
rt = 3;
entrada = 250;
#15 reset = 0;

for(i = 0; i <16; i = i +1) begin
		#1 rs = rs + 1;
		rt = rt + 1;
	end
end

always begin
	#50 rs = rs + 1;
	controle = controle + 1;
	#3 rt = rt + 1;
end

always begin
	#20 entrada = entrada + 25;
end

initial
	 #1000 $stop;

endmodule
