SBY 12:14:05 [wishbone_cover] Removing directory '/home/jelmer/Documents/stage/efabless/caravel_user_project/verilog/rtl/wishbone_nn/tests/wishbone_cover'.
SBY 12:14:05 [wishbone_cover] Copy '/home/jelmer/Documents/stage/efabless/caravel_user_project/verilog/rtl/wishbone_nn/top_level.sv' to '/home/jelmer/Documents/stage/efabless/caravel_user_project/verilog/rtl/wishbone_nn/tests/wishbone_cover/src/top_level.sv'.
SBY 12:14:05 [wishbone_cover] Copy '/home/jelmer/Documents/stage/efabless/caravel_user_project/verilog/rtl/wishbone_nn/input_fifo.sv' to '/home/jelmer/Documents/stage/efabless/caravel_user_project/verilog/rtl/wishbone_nn/tests/wishbone_cover/src/input_fifo.sv'.
SBY 12:14:05 [wishbone_cover] engine_0: smtbmc boolector
SBY 12:14:05 [wishbone_cover] base: starting process "cd wishbone_cover/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 12:14:05 [wishbone_cover] base: finished (returncode=0)
SBY 12:14:05 [wishbone_cover] prep: starting process "cd wishbone_cover/model; yosys -ql design_prep.log design_prep.ys"
SBY 12:14:05 [wishbone_cover] prep: finished (returncode=0)
SBY 12:14:05 [wishbone_cover] smt2: starting process "cd wishbone_cover/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 12:14:05 [wishbone_cover] smt2: finished (returncode=0)
SBY 12:14:05 [wishbone_cover] engine_0: starting process "cd wishbone_cover; yosys-smtbmc -s boolector --presat --unroll -c --noprogress -t 20  --append 0 --dump-vcd engine_0/trace%.vcd --dump-yw engine_0/trace%.yw --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2"
SBY 12:14:05 [wishbone_cover] engine_0: ##   0:00:00  Solver: boolector
SBY 12:14:05 [wishbone_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 12:14:05 [wishbone_cover] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 12:14:05 [wishbone_cover] engine_0: ##   0:00:00  Reached cover statement at will_ack in step 1.
SBY 12:14:05 [wishbone_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace0.vcd
SBY 12:14:05 [wishbone_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 12:14:05 [wishbone_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace0.smtc
SBY 12:14:05 [wishbone_cover] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace0.yw
SBY 12:14:05 [wishbone_cover] engine_0: ##   0:00:00  Status: passed
SBY 12:14:05 [wishbone_cover] engine_0: finished (returncode=0)
SBY 12:14:05 [wishbone_cover] engine_0: Status returned by engine: pass
SBY 12:14:05 [wishbone_cover] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 12:14:05 [wishbone_cover] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 12:14:05 [wishbone_cover] summary: engine_0 (smtbmc boolector) returned pass
SBY 12:14:05 [wishbone_cover] summary: cover trace: wishbone_cover/engine_0/trace0.vcd
SBY 12:14:05 [wishbone_cover] summary:   reached cover statement wishbone_nn.will_ack at top_level.sv:47.17-47.44 in step 1
SBY 12:14:05 [wishbone_cover] DONE (PASS, rc=0)
