Analysis & Synthesis report for simpletest
Wed Apr 18 07:22:25 2007
Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Hierarchy
  6. State Machine - dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|crc_rx:inst20|state
  7. State Machine - dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg
  8. State Machine - dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg1
  9. State Machine - dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg
 10. State Machine - dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_8b10b|state
 11. State Machine - dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_ask|state
 12. State Machine - dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg
 13. State Machine - dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg1
 14. State Machine - dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|crc_tx:inst3|state
 15. State Machine - dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg
 16. State Machine - fe_r2r:inst_fe_r2r|state
 17. State Machine - atwd:atwd1|atwd_readout:inst_atwd_readout|state
 18. State Machine - atwd:atwd1|atwd_control:inst_atwd_control|state
 19. State Machine - atwd:atwd0|atwd_readout:inst_atwd_readout|state
 20. State Machine - atwd:atwd0|atwd_control:inst_atwd_control|state
 21. State Machine - atwd_ping_pong:inst_atwd_ping_pong|atwd0_state
 22. State Machine - atwd_ping_pong:inst_atwd_ping_pong|atwd1_state
 23. State Machine - coinc:inst_coinc|state
 24. State Machine - coinc:inst_coinc|atwd_coinc
 25. State Machine - ahb_master:inst_ahb_master|master_state
 26. State Machine - ahb_slave:ahb_slave_inst|slave_state
 27. State Machine - ROC:inst_ROC|RST_state
 28. Analysis & Synthesis Resource Utilization by Entity
 29. Analysis & Synthesis Equations
 30. Analysis & Synthesis Files Read
 31. Analysis & Synthesis Resource Usage Summary
 32. Analysis & Synthesis RAM Summary
 33. WYSIWYG Cells
 34. General Register Statistics
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+---------------------------------------------------------------------+
; Analysis & Synthesis Summary                                        ;
+-----------------------------+---------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Apr 18 07:22:25 2007 ;
; Revision Name               ; simpletest                            ;
; Top-level Entity Name       ; simpletest                            ;
; Family                      ; EXCALIBUR_ARM                         ;
; Total logic elements        ; 5,582                                 ;
; Total pins                  ; 287                                   ;
; Total memory bits           ; 27,264                                ;
; Total PLLs                  ; 2                                     ;
+-----------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------
; Option                                                                                     ; Setting       ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Use Generated Physical Constraints File                                                    ; On            ;               ;
; Physical Synthesis Level for Resynthesis                                                   ; Normal        ;               ;
; Resynthesis Optimization Effort                                                            ; Normal        ;               ;
; Type of Retiming Performed During Resynthesis                                              ; Full          ;               ;
; Cascade Chain Length                                                                       ; 48            ; 2             ;
; Optimization Technique -- APEX 20K/APEX 20KE/APEX 20KC/APEX II/ARM-based Excalibur         ; Speed         ; Balanced      ;
; Top-level entity name                                                                      ; simpletest    ;               ;
; Family name                                                                                ; EXCALIBUR_ARM ; Stratix       ;
; VHDL Show LMF Mapping Messages                                                             ; Off           ;               ;
; Preserve fewer node names                                                                  ; Off           ; On            ;
; Auto Resource Sharing                                                                      ; Off           ; Off           ;
; Auto RAM Replacement                                                                       ; On            ; On            ;
; Auto ROM Replacement                                                                       ; On            ; On            ;
; Allow register retiming to trade off Tsu/Tco with Fmax                                     ; On            ; On            ;
; Perform gate-level register retiming                                                       ; Off           ; Off           ;
; Perform WYSIWYG Primitive Resynthesis                                                      ; Off           ; Off           ;
; Remove Duplicate Logic                                                                     ; On            ; On            ;
; Auto Open-Drain Pins                                                                       ; On            ; On            ;
; Auto Parallel Expanders                                                                    ; On            ; On            ;
; Auto Carry Chains                                                                          ; On            ; On            ;
; Parallel Expander Chain Length -- APEX 20K/APEX 20KE/APEX 20KC/APEX II/ARM-based Excalibur ; 16            ; 16            ;
; Carry Chain Length                                                                         ; 48            ; 48            ;
; Allow XOR Gate Usage                                                                       ; On            ; On            ;
; Auto Packed Registers                                                                      ; Off           ; Off           ;
; Technology Mapper -- APEX 20K/APEX 20KE/APEX 20KC/APEX II/ARM-based Excalibur              ; LUT           ; LUT           ;
; Auto Implement in ROM                                                                      ; Off           ; Off           ;
; Auto Global Register Control Signals                                                       ; On            ; On            ;
; Auto Global Output Enable                                                                  ; On            ; On            ;
; Auto Global Clock                                                                          ; On            ; On            ;
; Limit AHDL Integers to 32 Bits                                                             ; Off           ; Off           ;
; Ignore SOFT Buffers                                                                        ; On            ; On            ;
; Ignore LCELL Buffers                                                                       ; Off           ; Off           ;
; Ignore ROW GLOBAL Buffers                                                                  ; Off           ; Off           ;
; Ignore GLOBAL Buffers                                                                      ; Off           ; Off           ;
; Ignore CASCADE Buffers                                                                     ; Off           ; Off           ;
; Ignore CARRY Buffers                                                                       ; Off           ; Off           ;
; Remove Duplicate Registers                                                                 ; On            ; On            ;
; Remove Redundant Logic Cells                                                               ; Off           ; Off           ;
; Power-Up Don't Care                                                                        ; On            ; On            ;
; NOT Gate Push-Back                                                                         ; On            ; On            ;
; State Machine Processing                                                                   ; Auto          ; Auto          ;
; VHDL Version                                                                               ; VHDL93        ; VHDL93        ;
; Verilog Version                                                                            ; Verilog_2001  ; Verilog_2001  ;
; Disk space/compilation speed tradeoff                                                      ; Normal        ; Normal        ;
; Create Debugging Nodes for IP Cores                                                        ; off           ; off           ;
+--------------------------------------------------------------------------------------------+---------------+---------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+--------------------------------------------------
; Name               ; Setting                    ;
+--------------------+----------------------------+
; CARRY_CHAIN        ; MANUAL                     ;
; CASCADE_CHAIN      ; MANUAL                     ;
; OPTIMIZE_FOR_SPEED ; 9                          ;
; STYLE              ; FAST                       ;
+--------------------+----------------------------+


+------------+
; Hierarchy  ;
+------------+
simpletest
 |-- ahb_slave:ahb_slave_inst
 |-- atwd:atwd0
      |-- atwd_control:inst_atwd_control
      |-- atwd_readout:inst_atwd_readout
      |-- atwd_trigger:inst_atwd_trigger
      |-- com_adc_mem:inst_com_adc_mem
           |-- lpm_ram_dp:lpm_ram_dp_component
                |-- altdpram:sram
      |-- gray2bin:inst_gray2bin
 |-- atwd:atwd1
      |-- atwd_control:inst_atwd_control
      |-- atwd_readout:inst_atwd_readout
      |-- atwd_trigger:inst_atwd_trigger
      |-- com_adc_mem:inst_com_adc_mem
           |-- lpm_ram_dp:lpm_ram_dp_component
                |-- altdpram:sram
      |-- gray2bin:inst_gray2bin
 |-- lpm_counter:CNT_rtl_0
      |-- alt_synch_counter:wysi_counter
 |-- CommonClock:CommonClock_inst
 |-- dcom_ap:dcom_ap_inst
      |-- DC_Rx_chan_01:inst1
           |-- dc_adc_to_sdat:inst1
                |-- comp_signed_12bit:comps_hl
                     |-- lpm_compare:lpm_compare_component
                          |-- altshift:aeb_ext_lat_ffs
                          |-- altshift:agb_ext_lat_ffs
                          |-- comptree:comparator
                               |-- cmpchain:cmp_end
                                    |-- comptree:comp
                                         |-- cmpchain:cmp
                                         |-- cmpchain:cmp[0]
                                         |-- cmpchain:cmp[1]
                                         |-- cmpchain:cmp[2]
                                         |-- cmpchain:cmp[3]
                                         |-- cmpchain:cmp[4]
                                         |-- cmpchain:cmp[5]
                                         |-- comptree:sub_comptree
                                              |-- cmpchain:cmp
                                              |-- cmpchain:cmp[0]
                                              |-- cmpchain:cmp[1]
                                              |-- cmpchain:cmp[2]
                                              |-- comptree:sub_comptree
                                                   |-- cmpchain:cmp
                                                   |-- cmpchain:cmp[0]
                                                   |-- cmpchain:cmp_end
                                                   |-- comptree:sub_comptree
                                                        |-- cmpchain:eq_cmp_end
                                                        |-- cmpchain:gt_cmp_end
                |-- comp_signed_12bit:comps_lh
                     |-- lpm_compare:lpm_compare_component
                          |-- altshift:aeb_ext_lat_ffs
                          |-- altshift:agb_ext_lat_ffs
                          |-- comptree:comparator
                               |-- cmpchain:cmp_end
                                    |-- comptree:comp
                                         |-- cmpchain:cmp
                                         |-- cmpchain:cmp[0]
                                         |-- cmpchain:cmp[1]
                                         |-- cmpchain:cmp[2]
                                         |-- cmpchain:cmp[3]
                                         |-- cmpchain:cmp[4]
                                         |-- cmpchain:cmp[5]
                                         |-- comptree:sub_comptree
                                              |-- cmpchain:cmp
                                              |-- cmpchain:cmp[0]
                                              |-- cmpchain:cmp[1]
                                              |-- cmpchain:cmp[2]
                                              |-- comptree:sub_comptree
                                                   |-- cmpchain:cmp
                                                   |-- cmpchain:cmp[0]
                                                   |-- cmpchain:cmp_end
                                                   |-- comptree:sub_comptree
                                                        |-- cmpchain:eq_cmp_end
                                                        |-- cmpchain:gt_cmp_end
           |-- RX_UART:inst3
                |-- rxshr8:inst1
                     |-- lpm_shiftreg:lpm_shiftreg_component
                |-- rxct5:inst3
                     |-- lpm_counter:lpm_counter_component
                          |-- alt_synch_counter:wysi_counter
                               |-- lpm_constant:$00011
                               |-- lpm_compare:$00013
                                    |-- altshift:aeb_ext_lat_ffs
                                    |-- altshift:agb_ext_lat_ffs
                                    |-- comptree:comparator
                                         |-- cmpchain:cmp_end
                                              |-- comptree:comp
                                                   |-- cmpchain:cmp
                                                   |-- cmpchain:cmp[0]
                                                   |-- cmpchain:cmp_end
                                                   |-- comptree:sub_comptree
                                                        |-- cmpchain:cmp_end
                |-- rxct4:inst4
                     |-- lpm_counter:lpm_counter_component
                          |-- alt_synch_counter:wysi_counter
                |-- UA_RX02:inst7
           |-- data_and_ctrl_dec:inst4
           |-- crc_error_ct:inst8
                |-- lpm_counter:lpm_counter_component
                     |-- alt_synch_counter:wysi_counter
           |-- Rx_dpr_ctrl_01:inst9
                |-- rx_dpr_wadr_cnt:dpr_wadr_ct
                     |-- lpm_counter:lpm_counter_component
                          |-- alt_synch_counter:wysi_counter
                |-- rx_packet_cnt:packet_ct
                     |-- lpm_counter:lpm_counter_component
                          |-- alt_synch_counter:wysi_counter
           |-- DC_MRAP:inst10
           |-- enc_arbiter:inst12
                |-- crc_rx:crc_8b10b
                     |-- crc32:inst_crc32
                |-- crc_rx:crc_ask
                     |-- crc32:inst_crc32
                |-- FIND_ENC:fenc_stm
           |-- dec_8b10b_free:inst13
                |-- bitstbct:bct
                     |-- lpm_counter:lpm_counter_component
                          |-- alt_synch_counter:wysi_counter
                               |-- lpm_constant:$00010
                               |-- lpm_compare:$00012
                                    |-- altshift:aeb_ext_lat_ffs
                                    |-- altshift:agb_ext_lat_ffs
                                    |-- comptree:comparator
                                         |-- cmpchain:cmp_end
                |-- free_8b10b_dec:dec
                |-- pll_ct_16:pllct
                     |-- lpm_counter:lpm_counter_component
                          |-- alt_synch_counter:wysi_counter
                               |-- lpm_constant:$00006
                |-- shr8b10bsclr:shr
                     |-- lpm_shiftreg:lpm_shiftreg_component
                |-- ctup10bit:time
                     |-- lpm_counter:lpm_counter_component
                          |-- alt_synch_counter:wysi_counter
                |-- wordstbct:wct
                     |-- lpm_counter:lpm_counter_component
                          |-- alt_synch_counter:wysi_counter
                               |-- lpm_constant:$00010
                               |-- lpm_compare:$00012
                                    |-- altshift:aeb_ext_lat_ffs
                                    |-- altshift:agb_ext_lat_ffs
                                    |-- comptree:comparator
                                         |-- cmpchain:cmp_end
           |-- crc_rx:inst20
                |-- crc32:inst_crc32
           |-- dc_rapcal_lh:inst30
                |-- tcwf_af_ct:inst1
                     |-- lpm_counter:lpm_counter_component
                          |-- alt_synch_counter:wysi_counter
                |-- const_47:inst2
                     |-- lpm_constant:lpm_constant_component
                |-- DCTC_FWR:inst7
                |-- comp_10:inst8
                     |-- lpm_compare:lpm_compare_component
                          |-- altshift:aeb_ext_lat_ffs
                          |-- altshift:agb_ext_lat_ffs
                          |-- comptree:comparator
                               |-- cmpchain:cmp_end
                |-- TCWF_64x10:inst11
                     |-- scfifo:scfifo_component
                          |-- scfifo_mcj:auto_generated
                               |-- a_dpfifo_4dj:dpfifo
                                    |-- a_fefifo_vve:fifo_state
                                         |-- lpm_counter:count_usedw
                                              |-- alt_synch_counter:wysi_counter
                                    |-- altdpram:FIFOram
                                    |-- lpm_counter:rd_ptr_msb
                                         |-- alt_synch_counter:wysi_counter
                                    |-- lpm_counter:wr_ptr
                                         |-- alt_synch_counter:wysi_counter
           |-- rec_delay:inst34
                |-- rec_delay_ctup:timer
                     |-- lpm_counter:lpm_counter_component
                          |-- alt_synch_counter:wysi_counter
      |-- DC_CTR05:inst2
      |-- DCOM_timer:inst3
           |-- ponres_ct:ponres
                |-- lpm_counter:lpm_counter_component
                     |-- alt_synch_counter:wysi_counter
           |-- reboot_timer:rbt_timer
                |-- lpm_counter:lpm_counter_component
                     |-- alt_synch_counter:wysi_counter
           |-- tcal_delay_ct:timer
                |-- lpm_counter:lpm_counter_component
                     |-- alt_synch_counter:wysi_counter
      |-- DC_Tx_chan_02:inst4
           |-- shrg48pld:inst
                |-- lpm_shiftreg:lpm_shiftreg_component
           |-- Tx_dpr_ctrl_01:inst1
                |-- tx_dpr_radr_cnt:tx_dpr_rad
                     |-- lpm_counter:lpm_counter_component
                          |-- alt_synch_counter:wysi_counter
                |-- tx_packet_cnt:tx_packet_ct
                     |-- lpm_counter:lpm_counter_component
                          |-- alt_synch_counter:wysi_counter
           |-- dc_tx_bytes_01:inst2
           |-- crc_tx:inst3
                |-- crc32:inst_crc32
           |-- shrg48pld:inst4
                |-- lpm_shiftreg:lpm_shiftreg_component
           |-- tx_par2ser_02:inst5
                |-- tx_word_length_ct:bit_ct
                     |-- lpm_counter:lpm_counter_component
                          |-- alt_synch_counter:wysi_counter
                               |-- lpm_constant:$00010
                               |-- lpm_compare:$00012
                                    |-- altshift:aeb_ext_lat_ffs
                                    |-- altshift:agb_ext_lat_ffs
                                    |-- comptree:comparator
                                         |-- cmpchain:cmp_end
                |-- tx_bit_length_ct:bit_len_ct
                     |-- lpm_counter:lpm_counter_component
                          |-- alt_synch_counter:wysi_counter
                |-- free_8b10b_enc:enc
                |-- tx_uart_shr10_sclr:shr10
                     |-- lpm_shiftreg:lpm_shiftreg_component
                |-- TXUART02:uart
           |-- DC_SN01:inst6
           |-- send_delay:inst7
                |-- send_del_ctup:timer
                     |-- lpm_counter:lpm_counter_component
                          |-- alt_synch_counter:wysi_counter
           |-- tx_plen_ct_ap:inst8
                |-- lpm_counter:lpm_counter_component
                     |-- alt_synch_counter:wysi_counter
           |-- dc_com_dac_ctrl:inst11
                |-- dac_levct_sld:daclev
                     |-- lpm_counter:lpm_counter_component
                          |-- alt_synch_counter:wysi_counter
           |-- shrg48pld:inst30
                |-- lpm_shiftreg:lpm_shiftreg_component
           |-- shift_ct:inst32
                |-- lpm_counter:lpm_counter_component
                     |-- alt_synch_counter:wysi_counter
           |-- shift_ct:inst33
                |-- lpm_counter:lpm_counter_component
                     |-- alt_synch_counter:wysi_counter
      |-- test_and_tresholds:inst5
 |-- flasher_board:flasher_board_inst
      |-- lpm_counter:cnt_rtl_10
           |-- alt_synch_counter:wysi_counter
 |-- ahb_master:inst_ahb_master
      |-- lpm_counter:beat_count_rtl_2
           |-- alt_synch_counter:wysi_counter
 |-- atwd_ping_pong:inst_atwd_ping_pong
 |-- atwd_timestamp:inst_atwd_timestamp
 |-- coinc:inst_coinc
 |-- fe_r2r:inst_fe_r2r
 |-- fe_testpulse:inst_fe_testpulse
      |-- lpm_counter:cnt_rtl_3
           |-- alt_synch_counter:wysi_counter
 |-- flash_ADC:inst_flash_ADC
      |-- com_adc_mem:inst_com_adc_mem
           |-- lpm_ram_dp:lpm_ram_dp_component
                |-- altdpram:sram
      |-- lpm_counter:MEM_write_addr_rtl_4
           |-- alt_synch_counter:wysi_counter
 |-- hit_counter:inst_hit_counter
      |-- lpm_counter:multiSPEcnt_int_rtl_6
           |-- alt_synch_counter:wysi_counter
      |-- lpm_counter:oneSPEcnt_int_rtl_5
           |-- alt_synch_counter:wysi_counter
 |-- hit_counter_ff:inst_hit_counter_ff
      |-- lpm_counter:multiSPEcnt_int_rtl_8
           |-- alt_synch_counter:wysi_counter
      |-- lpm_counter:oneSPEcnt_int_rtl_7
           |-- alt_synch_counter:wysi_counter
 |-- master_data_source:inst_master_data_source
 |-- pll2x:inst_pll2x
      |-- altclklock:altclklock_component
 |-- pll4x:inst_pll4x
      |-- altclklock:altclklock_component
 |-- r2r:inst_r2r
 |-- ROC:inst_ROC
 |-- single_led:inst_single_led
      |-- lpm_counter:cnt_rtl_9
           |-- alt_synch_counter:wysi_counter
 |-- LED2ATWDdelay:LED2ATWDdelay_inst
 |-- slaveregister:slaveregister_inst
      |-- version_rom:inst_version_rom
           |-- lpm_rom:lpm_rom_component
                |-- altrom:srom
 |-- stripe:stripe_inst
      |-- alt_exc_stripe:lpm_instance
           |-- alt_exc_upcore:core
                |-- apex20ke_io_in:clk_ref_pin
                |-- apex20ke_io_in:ebiack_pin
                |-- apex20ke_io_out:ebiaddr_pout
                |-- apex20ke_io_out:ebiaddr_pout[0]
                |-- apex20ke_io_out:ebiaddr_pout[1]
                |-- apex20ke_io_out:ebiaddr_pout[2]
                |-- apex20ke_io_out:ebiaddr_pout[3]
                |-- apex20ke_io_out:ebiaddr_pout[4]
                |-- apex20ke_io_out:ebiaddr_pout[5]
                |-- apex20ke_io_out:ebiaddr_pout[6]
                |-- apex20ke_io_out:ebiaddr_pout[7]
                |-- apex20ke_io_out:ebiaddr_pout[8]
                |-- apex20ke_io_out:ebiaddr_pout[9]
                |-- apex20ke_io_out:ebiaddr_pout[10]
                |-- apex20ke_io_out:ebiaddr_pout[11]
                |-- apex20ke_io_out:ebiaddr_pout[12]
                |-- apex20ke_io_out:ebiaddr_pout[13]
                |-- apex20ke_io_out:ebiaddr_pout[14]
                |-- apex20ke_io_out:ebiaddr_pout[15]
                |-- apex20ke_io_out:ebiaddr_pout[16]
                |-- apex20ke_io_out:ebiaddr_pout[17]
                |-- apex20ke_io_out:ebiaddr_pout[18]
                |-- apex20ke_io_out:ebiaddr_pout[19]
                |-- apex20ke_io_out:ebiaddr_pout[20]
                |-- apex20ke_io_out:ebiaddr_pout[21]
                |-- apex20ke_io_out:ebiaddr_pout[22]
                |-- apex20ke_io_out:ebiaddr_pout[23]
                |-- apex20ke_io_out:ebiaddr_pout[24]
                |-- apex20ke_io_out:ebibe_pout
                |-- apex20ke_io_out:ebibe_pout[0]
                |-- apex20ke_io_out:ebibe_pout[1]
                |-- apex20ke_io_out:ebiclk_pout
                |-- apex20ke_io_out:ebicsn_pout
                |-- apex20ke_io_out:ebicsn_pout[0]
                |-- apex20ke_io_out:ebicsn_pout[1]
                |-- apex20ke_io_out:ebicsn_pout[2]
                |-- apex20ke_io_out:ebicsn_pout[3]
                |-- apex20ke_io_bidir:ebidq_pbidir
                |-- apex20ke_io_bidir:ebidq_pbidir[0]
                |-- apex20ke_io_bidir:ebidq_pbidir[1]
                |-- apex20ke_io_bidir:ebidq_pbidir[2]
                |-- apex20ke_io_bidir:ebidq_pbidir[3]
                |-- apex20ke_io_bidir:ebidq_pbidir[4]
                |-- apex20ke_io_bidir:ebidq_pbidir[5]
                |-- apex20ke_io_bidir:ebidq_pbidir[6]
                |-- apex20ke_io_bidir:ebidq_pbidir[7]
                |-- apex20ke_io_bidir:ebidq_pbidir[8]
                |-- apex20ke_io_bidir:ebidq_pbidir[9]
                |-- apex20ke_io_bidir:ebidq_pbidir[10]
                |-- apex20ke_io_bidir:ebidq_pbidir[11]
                |-- apex20ke_io_bidir:ebidq_pbidir[12]
                |-- apex20ke_io_bidir:ebidq_pbidir[13]
                |-- apex20ke_io_bidir:ebidq_pbidir[14]
                |-- apex20ke_io_bidir:ebidq_pbidir[15]
                |-- apex20ke_io_out:ebioen_pout
                |-- apex20ke_io_out:ebiwen_pout
                |-- apex20ke_io_in:intextpin_pin
                |-- apex20ke_io_in:npor_pin
                |-- apex20ke_io_bidir_od:nreset_pbidir
                |-- apex20ke_io_out:sdramaddr_pout
                |-- apex20ke_io_out:sdramaddr_pout[0]
                |-- apex20ke_io_out:sdramaddr_pout[1]
                |-- apex20ke_io_out:sdramaddr_pout[2]
                |-- apex20ke_io_out:sdramaddr_pout[3]
                |-- apex20ke_io_out:sdramaddr_pout[4]
                |-- apex20ke_io_out:sdramaddr_pout[5]
                |-- apex20ke_io_out:sdramaddr_pout[6]
                |-- apex20ke_io_out:sdramaddr_pout[7]
                |-- apex20ke_io_out:sdramaddr_pout[8]
                |-- apex20ke_io_out:sdramaddr_pout[9]
                |-- apex20ke_io_out:sdramaddr_pout[10]
                |-- apex20ke_io_out:sdramaddr_pout[11]
                |-- apex20ke_io_out:sdramaddr_pout[12]
                |-- apex20ke_io_out:sdramaddr_pout[13]
                |-- apex20ke_io_out:sdramaddr_pout[14]
                |-- apex20ke_io_out:sdramcasn_pout
                |-- apex20ke_io_out:sdramclk_pout
                |-- apex20ke_io_out:sdramclke_pout
                |-- apex20ke_io_out:sdramclkn_pout
                |-- apex20ke_io_out:sdramcsn_pout
                |-- apex20ke_io_out:sdramcsn_pout[0]
                |-- apex20ke_io_out:sdramcsn_pout[1]
                |-- apex20ke_io_bidir:sdramdq_pbidir
                |-- apex20ke_io_bidir:sdramdq_pbidir[0]
                |-- apex20ke_io_bidir:sdramdq_pbidir[1]
                |-- apex20ke_io_bidir:sdramdq_pbidir[2]
                |-- apex20ke_io_bidir:sdramdq_pbidir[3]
                |-- apex20ke_io_bidir:sdramdq_pbidir[4]
                |-- apex20ke_io_bidir:sdramdq_pbidir[5]
                |-- apex20ke_io_bidir:sdramdq_pbidir[6]
                |-- apex20ke_io_bidir:sdramdq_pbidir[7]
                |-- apex20ke_io_bidir:sdramdq_pbidir[8]
                |-- apex20ke_io_bidir:sdramdq_pbidir[9]
                |-- apex20ke_io_bidir:sdramdq_pbidir[10]
                |-- apex20ke_io_bidir:sdramdq_pbidir[11]
                |-- apex20ke_io_bidir:sdramdq_pbidir[12]
                |-- apex20ke_io_bidir:sdramdq_pbidir[13]
                |-- apex20ke_io_bidir:sdramdq_pbidir[14]
                |-- apex20ke_io_bidir:sdramdq_pbidir[15]
                |-- apex20ke_io_bidir:sdramdq_pbidir[16]
                |-- apex20ke_io_bidir:sdramdq_pbidir[17]
                |-- apex20ke_io_bidir:sdramdq_pbidir[18]
                |-- apex20ke_io_bidir:sdramdq_pbidir[19]
                |-- apex20ke_io_bidir:sdramdq_pbidir[20]
                |-- apex20ke_io_bidir:sdramdq_pbidir[21]
                |-- apex20ke_io_bidir:sdramdq_pbidir[22]
                |-- apex20ke_io_bidir:sdramdq_pbidir[23]
                |-- apex20ke_io_bidir:sdramdq_pbidir[24]
                |-- apex20ke_io_bidir:sdramdq_pbidir[25]
                |-- apex20ke_io_bidir:sdramdq_pbidir[26]
                |-- apex20ke_io_bidir:sdramdq_pbidir[27]
                |-- apex20ke_io_bidir:sdramdq_pbidir[28]
                |-- apex20ke_io_bidir:sdramdq_pbidir[29]
                |-- apex20ke_io_bidir:sdramdq_pbidir[30]
                |-- apex20ke_io_bidir:sdramdq_pbidir[31]
                |-- apex20ke_io_out:sdramdqm_pout
                |-- apex20ke_io_out:sdramdqm_pout[0]
                |-- apex20ke_io_out:sdramdqm_pout[1]
                |-- apex20ke_io_out:sdramdqm_pout[2]
                |-- apex20ke_io_out:sdramdqm_pout[3]
                |-- apex20ke_io_bidir:sdramdqs_pbidir
                |-- apex20ke_io_bidir:sdramdqs_pbidir[0]
                |-- apex20ke_io_bidir:sdramdqs_pbidir[1]
                |-- apex20ke_io_bidir:sdramdqs_pbidir[2]
                |-- apex20ke_io_bidir:sdramdqs_pbidir[3]
                |-- apex20ke_io_out:sdramrasn_pout
                |-- apex20ke_io_out:sdramwen_pout
                |-- apex20ke_io_in:uartctsn_pin
                |-- apex20ke_io_bidir:uartdcdn_pbidir
                |-- apex20ke_io_in:uartdsrn_pin
                |-- apex20ke_io_out:uartdtrn_pout
                |-- apex20ke_io_bidir:uartrin_pbidir
                |-- apex20ke_io_out:uartrtsn_pout
                |-- apex20ke_io_in:uartrxd_pin
                |-- apex20ke_io_out:uarttxd_pout
           |-- alt_exc_dpram:dp0
           |-- alt_exc_dpram:dp1
 |-- timer:timer_inst
      |-- lpm_counter:systime_cnt_rtl_1
           |-- alt_synch_counter:wysi_counter


+------------------------------------------------------------------------------+
; State Machine - dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|crc_rx:inst20|state ;
+-------------------------------------------------------------------------------
; Name            ; state~22 ; state~21 ; state~20                             ;
+-----------------+----------+----------+--------------------------------------+
; state.idle      ; 0        ; 0        ; 0                                    ;
; state.wait_byte ; 0        ; 1        ; 1                                    ;
; state.uart      ; 1        ; 0        ; 1                                    ;
+-----------------+----------+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Name          ; sreg~49 ; sreg~48 ; sreg~47 ; sreg~46 ; sreg~45 ; sreg~44 ; sreg~43 ; sreg~42 ; sreg~41 ; sreg~40 ; sreg~39 ; sreg~38 ; sreg~37 ; sreg~36 ; sreg~35 ; sreg~34 ; sreg~33 ; sreg~32 ; sreg~31 ;
+---------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
; BYTE0         ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; BYTE1         ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; BYTE2         ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; BYTE3         ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; CTRL_OK       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; DATA_OK       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; DATA_REJECTED ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; DCMD_SEQ1     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; DPR_DAT_WR    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; EOF_WAIT      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; FIRST_WADR    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; FLAG_WT0      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; FLAG_WT1      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; FLAG_WT2      ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; LEN0          ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; MTYPE_LEN1    ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; PTYPE_SEQ0    ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; START         ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; STF_WAIT      ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
+---------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+


+-------------------------------------------------------------------------------+
; State Machine - dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg1 ;
+--------------------------------------------------------------------------------
; Name    ; sreg1~34 ; sreg1~33 ; sreg1~32 ; sreg1~31 ; sreg1~30                ;
+---------+----------+----------+----------+----------+-------------------------+
; CRC_ERR ; 0        ; 0        ; 0        ; 0        ; 0                       ;
; CTR_ERR ; 0        ; 0        ; 0        ; 1        ; 1                       ;
; CTR_MSG ; 0        ; 0        ; 1        ; 0        ; 1                       ;
; DAT_MSG ; 0        ; 1        ; 0        ; 0        ; 1                       ;
; IDLE    ; 1        ; 0        ; 0        ; 0        ; 1                       ;
+---------+----------+----------+----------+----------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------
; Name    ; sreg~42 ; sreg~41 ; sreg~40 ; sreg~39 ; sreg~38 ; sreg~37 ; sreg~36 ; sreg~35 ; sreg~34 ; sreg~33 ; sreg~32 ; sreg~31 ; sreg~30 ;
+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
; RXIDLE  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; DATA    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; DATWT   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; EOF     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; ERROR   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; LASTWT  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; RXDAT   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; RXSTART ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; RXSTOP  ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SHFT0   ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SHFT1   ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; STARTWT ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; STF     ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+


+----------------------------------------------------------------------------------------------------+
; State Machine - dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_8b10b|state ;
+-----------------------------------------------------------------------------------------------------
; Name            ; state~22 ; state~21 ; state~20                                                   ;
+-----------------+----------+----------+------------------------------------------------------------+
; state.idle      ; 0        ; 0        ; 0                                                          ;
; state.wait_byte ; 0        ; 1        ; 1                                                          ;
; state.uart      ; 1        ; 0        ; 1                                                          ;
+-----------------+----------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; State Machine - dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_ask|state ;
+---------------------------------------------------------------------------------------------------
; Name            ; state~22 ; state~21 ; state~20                                                 ;
+-----------------+----------+----------+----------------------------------------------------------+
; state.idle      ; 0        ; 0        ; 0                                                        ;
; state.wait_byte ; 0        ; 1        ; 1                                                        ;
; state.uart      ; 1        ; 0        ; 1                                                        ;
+-----------------+----------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Name         ; sreg~52 ; sreg~51 ; sreg~50 ; sreg~49 ; sreg~48 ; sreg~47 ; sreg~46 ; sreg~45 ; sreg~44 ; sreg~43 ; sreg~42 ; sreg~41 ; sreg~40 ; sreg~39 ; sreg~38 ; sreg~37 ; sreg~36 ; sreg~35 ; sreg~34 ; sreg~33 ; sreg~32 ; sreg~31 ;
+--------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
; CLR_BUF      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; CLR_TIMER_1  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; CLR_TIMER_2  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; CMD_WAIT     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; CRES_WAIT    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; DOM_REBOOT   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; DRBT_TIME_WT ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; PON          ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; REC_PULSE    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; REC_WT       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SEND_WT_1    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SEND_WT_2    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_DAT      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_DRAND    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_DRBT     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_ID       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_IDLE     ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_MRNB     ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_MRWB     ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_PULSE    ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_TC_DAT   ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SYS_RESET    ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
+--------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+


+-----------------------------------------------------------+
; State Machine - dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg1 ;
+------------------------------------------------------------
; Name    ; sreg1~30                                        ;
+---------+-------------------------------------------------+
; COM_OFF ; 0                                               ;
; COM_ON  ; 1                                               ;
+---------+-------------------------------------------------+


+-----------------------------------------------------------------------------+
; State Machine - dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|crc_tx:inst3|state ;
+------------------------------------------------------------------------------
; Name            ; state~24 ; state~23 ; state~22 ; state~21 ; state~20      ;
+-----------------+----------+----------+----------+----------+---------------+
; state.idle      ; 0        ; 0        ; 0        ; 0        ; 0             ;
; state.wait_byte ; 0        ; 0        ; 0        ; 1        ; 1             ;
; state.uart      ; 0        ; 0        ; 1        ; 0        ; 1             ;
; state.do32zero  ; 0        ; 1        ; 0        ; 0        ; 1             ;
; state.wait_init ; 1        ; 0        ; 0        ; 0        ; 1             ;
+-----------------+----------+----------+----------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Name       ; sreg~72 ; sreg~71 ; sreg~70 ; sreg~69 ; sreg~68 ; sreg~67 ; sreg~66 ; sreg~65 ; sreg~64 ; sreg~63 ; sreg~62 ; sreg~61 ; sreg~60 ; sreg~59 ; sreg~58 ; sreg~57 ; sreg~56 ; sreg~55 ; sreg~54 ; sreg~53 ; sreg~52 ; sreg~51 ; sreg~50 ; sreg~49 ; sreg~48 ; sreg~47 ; sreg~46 ; sreg~45 ; sreg~44 ; sreg~43 ; sreg~42 ; sreg~41 ; sreg~40 ; sreg~39 ; sreg~38 ; sreg~37 ; sreg~36 ; sreg~35 ; sreg~34 ; sreg~33 ; sreg~32 ; sreg~31 ;
+------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
; BYT0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; BYT00      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; BYT01      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; BYT1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; BYT2       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; BYT3       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; CRC0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; CRC1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; CRC2       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; CRC3       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; CRC_WAIT   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; DCMD_SEQ1  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; DPR_WT0    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; DPR_WT00   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; DPR_WT01   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; DPR_WT1    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; DPR_WT02   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; DPR_WT2    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; EOF        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; EOF_SENT   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; EOF_WAIT   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; FRD_CHK    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ID_BYTE    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ID_LOAD    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ID_SHR8    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; LEN0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; MTYPE_LEN1 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; PL_INC     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; PTYPE_SEQ0 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; RADR_LOAD  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; RXSHR8     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SEND_IDLE  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; STF_CTRL   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; STF_DATA   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; TC_RX_TIME ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; TC_TX_TIME ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; TCWF_CHK   ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; TCWFM_FRD  ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; TCWFM_H    ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; TCWFM_L    ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; TCWFM_WT   ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; TXSHR8     ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
+------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+


+---------------------------------------------------------+
; State Machine - fe_r2r:inst_fe_r2r|state                ;
+----------------------------------------------------------
; Name        ; state~23 ; state~22 ; state~21 ; state~20 ;
+-------------+----------+----------+----------+----------+
; state.pup   ; 0        ; 0        ; 0        ; 0        ;
; state.pdown ; 0        ; 0        ; 1        ; 1        ;
; state.nup   ; 0        ; 1        ; 0        ; 1        ;
; state.ndown ; 1        ; 0        ; 0        ; 1        ;
+-------------+----------+----------+----------+----------+


+------------------------------------------------------------------------------------------------------+
; State Machine - atwd:atwd1|atwd_readout:inst_atwd_readout|state                                      ;
+-------------------------------------------------------------------------------------------------------
; Name                    ; state~26 ; state~25 ; state~24 ; state~23 ; state~22 ; state~21 ; state~20 ;
+-------------------------+----------+----------+----------+----------+----------+----------+----------+
; state.idle              ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.readout_low       ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.readout_high_read ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.readout_high      ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.done              ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.done_delay_1      ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.done_delay_2      ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-------------------------+----------+----------+----------+----------+----------+----------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - atwd:atwd1|atwd_control:inst_atwd_control|state                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------
; Name                  ; state~31 ; state~30 ; state~29 ; state~28 ; state~27 ; state~26 ; state~25 ; state~24 ; state~23 ; state~22 ; state~21 ; state~20 ;
+-----------------------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; state.power_up_init1  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.digitize        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.idle            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.init_digitize   ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.next_channel    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.atwdrecover     ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.power_up_init2  ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.readout         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.readout_end     ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.restart_atwd    ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.settle          ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.wait_trig_compl ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-----------------------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+------------------------------------------------------------------------------------------------------+
; State Machine - atwd:atwd0|atwd_readout:inst_atwd_readout|state                                      ;
+-------------------------------------------------------------------------------------------------------
; Name                    ; state~26 ; state~25 ; state~24 ; state~23 ; state~22 ; state~21 ; state~20 ;
+-------------------------+----------+----------+----------+----------+----------+----------+----------+
; state.idle              ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.readout_low       ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.readout_high_read ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.readout_high      ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.done              ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.done_delay_1      ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.done_delay_2      ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-------------------------+----------+----------+----------+----------+----------+----------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - atwd:atwd0|atwd_control:inst_atwd_control|state                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------
; Name                  ; state~31 ; state~30 ; state~29 ; state~28 ; state~27 ; state~26 ; state~25 ; state~24 ; state~23 ; state~22 ; state~21 ; state~20 ;
+-----------------------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; state.power_up_init1  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.digitize        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.idle            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.init_digitize   ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.next_channel    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.atwdrecover     ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.power_up_init2  ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.readout         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.readout_end     ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.restart_atwd    ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.settle          ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.wait_trig_compl ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-----------------------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+----------------------------------------------------------------------------------------------+
; State Machine - atwd_ping_pong:inst_atwd_ping_pong|atwd0_state                               ;
+-----------------------------------------------------------------------------------------------
; Name                     ; atwd0_state~23 ; atwd0_state~22 ; atwd0_state~21 ; atwd0_state~20 ;
+--------------------------+----------------+----------------+----------------+----------------+
; atwd0_state.st_idle      ; 0              ; 0              ; 0              ; 0              ;
; atwd0_state.st_enable    ; 0              ; 0              ; 1              ; 1              ;
; atwd0_state.st_triggered ; 0              ; 1              ; 0              ; 1              ;
; atwd0_state.st_reset     ; 1              ; 0              ; 0              ; 1              ;
+--------------------------+----------------+----------------+----------------+----------------+


+----------------------------------------------------------------------------------------------+
; State Machine - atwd_ping_pong:inst_atwd_ping_pong|atwd1_state                               ;
+-----------------------------------------------------------------------------------------------
; Name                     ; atwd1_state~23 ; atwd1_state~22 ; atwd1_state~21 ; atwd1_state~20 ;
+--------------------------+----------------+----------------+----------------+----------------+
; atwd1_state.st_idle      ; 0              ; 0              ; 0              ; 0              ;
; atwd1_state.st_enable    ; 0              ; 0              ; 1              ; 1              ;
; atwd1_state.st_triggered ; 0              ; 1              ; 0              ; 1              ;
; atwd1_state.st_reset     ; 1              ; 0              ; 0              ; 1              ;
+--------------------------+----------------+----------------+----------------+----------------+


+---------------------------------------------+
; State Machine - coinc:inst_coinc|state      ;
+----------------------------------------------
; Name       ; state~22 ; state~21 ; state~20 ;
+------------+----------+----------+----------+
; state.idle ; 0        ; 0        ; 0        ;
; state.pos  ; 0        ; 1        ; 1        ;
; state.neg  ; 1        ; 0        ; 1        ;
+------------+----------+----------+----------+


+-----------------------------------------------------------------+
; State Machine - coinc:inst_coinc|atwd_coinc                     ;
+------------------------------------------------------------------
; Name            ; atwd_coinc~12 ; atwd_coinc~11 ; atwd_coinc~10 ;
+-----------------+---------------+---------------+---------------+
; atwd_coinc.idle ; 0             ; 0             ; 0             ;
; atwd_coinc.pos  ; 0             ; 1             ; 1             ;
; atwd_coinc.neg  ; 1             ; 0             ; 1             ;
+-----------------+---------------+---------------+---------------+


+----------------------------------------------------------------------------------+
; State Machine - ahb_master:inst_ahb_master|master_state                          ;
+-----------------------------------------------------------------------------------
; Name                       ; master_state~22 ; master_state~21 ; master_state~20 ;
+----------------------------+-----------------+-----------------+-----------------+
; master_state.address_phase ; 0               ; 0               ; 0               ;
; master_state.burst_phase   ; 0               ; 1               ; 1               ;
; master_state.error_phase   ; 1               ; 0               ; 1               ;
+----------------------------+-----------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------+
; State Machine - ahb_slave:ahb_slave_inst|slave_state                                                           ;
+-----------------------------------------------------------------------------------------------------------------
; Name                      ; slave_state~24 ; slave_state~23 ; slave_state~22 ; slave_state~21 ; slave_state~20 ;
+---------------------------+----------------+----------------+----------------+----------------+----------------+
; slave_state.address_phase ; 0              ; 0              ; 0              ; 0              ; 0              ;
; slave_state.data_phase    ; 0              ; 0              ; 0              ; 1              ; 1              ;
; slave_state.burst_phase   ; 0              ; 0              ; 1              ; 0              ; 1              ;
; slave_state.error_phase   ; 0              ; 1              ; 0              ; 0              ; 1              ;
; slave_state.read_wait     ; 1              ; 0              ; 0              ; 0              ; 1              ;
+---------------------------+----------------+----------------+----------------+----------------+----------------+


+-------------------------------------------------------------+
; State Machine - ROC:inst_ROC|RST_state                      ;
+--------------------------------------------------------------
; Name           ; RST_state~12 ; RST_state~11 ; RST_state~10 ;
+----------------+--------------+--------------+--------------+
; RST_state.rst0 ; 0            ; 0            ; 0            ;
; RST_state.rst1 ; 0            ; 1            ; 1            ;
; RST_state.run  ; 1            ; 0            ; 1            ;
+----------------+--------------+--------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Compilation Hierarchy Node                                     ; Logic Cells ; Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------+-------------+-----------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |simpletest                                                    ; 5582 (11)   ; 2854      ; 27264       ; 287  ; 0            ; 2728 (7)     ; 934 (2)           ; 1920 (2)         ; 1119 (0)        ; |simpletest                                                                                                                                                                                                                                                                     ;
;    |CommonClock:CommonClock_inst|                              ; 103 (103)   ; 103       ; 0           ; 0    ; 0            ; 0 (0)        ; 102 (102)         ; 1 (1)            ; 0 (0)           ; |simpletest|CommonClock:CommonClock_inst                                                                                                                                                                                                                                        ;
;    |LED2ATWDdelay:LED2ATWDdelay_inst|                          ; 30 (30)     ; 16        ; 0           ; 0    ; 0            ; 14 (14)      ; 15 (15)           ; 1 (1)            ; 0 (0)           ; |simpletest|LED2ATWDdelay:LED2ATWDdelay_inst                                                                                                                                                                                                                                    ;
;    |ROC:inst_ROC|                                              ; 4 (4)       ; 4         ; 0           ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; 0 (0)           ; |simpletest|ROC:inst_ROC                                                                                                                                                                                                                                                        ;
;    |ahb_master:inst_ahb_master|                                ; 32 (32)     ; 32        ; 0           ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; 0 (0)           ; |simpletest|ahb_master:inst_ahb_master                                                                                                                                                                                                                                          ;
;    |ahb_slave:ahb_slave_inst|                                  ; 55 (55)     ; 25        ; 0           ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 25 (25)          ; 0 (0)           ; |simpletest|ahb_slave:ahb_slave_inst                                                                                                                                                                                                                                            ;
;    |atwd:atwd0|                                                ; 455 (28)    ; 188       ; 8192        ; 0    ; 0            ; 267 (27)     ; 20 (0)            ; 168 (1)          ; 122 (0)         ; |simpletest|atwd:atwd0                                                                                                                                                                                                                                                          ;
;       |atwd_control:inst_atwd_control|                         ; 236 (236)   ; 91        ; 0           ; 0    ; 0            ; 145 (145)    ; 1 (1)             ; 90 (90)          ; 64 (64)         ; |simpletest|atwd:atwd0|atwd_control:inst_atwd_control                                                                                                                                                                                                                           ;
;       |atwd_readout:inst_atwd_readout|                         ; 140 (140)   ; 64        ; 0           ; 0    ; 0            ; 76 (76)      ; 12 (12)           ; 52 (52)          ; 41 (41)         ; |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout                                                                                                                                                                                                                           ;
;       |atwd_trigger:inst_atwd_trigger|                         ; 46 (46)     ; 32        ; 0           ; 0    ; 0            ; 14 (14)      ; 7 (7)             ; 25 (25)          ; 17 (17)         ; |simpletest|atwd:atwd0|atwd_trigger:inst_atwd_trigger                                                                                                                                                                                                                           ;
;       |com_adc_mem:inst_com_adc_mem|                           ; 0 (0)       ; 0         ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|atwd:atwd0|com_adc_mem:inst_com_adc_mem                                                                                                                                                                                                                             ;
;          |lpm_ram_dp:lpm_ram_dp_component|                     ; 0 (0)       ; 0         ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component                                                                                                                                                                                             ;
;             |altdpram:sram|                                    ; 0 (0)       ; 0         ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram                                                                                                                                                                               ;
;       |gray2bin:inst_gray2bin|                                 ; 5 (5)       ; 0         ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|atwd:atwd0|gray2bin:inst_gray2bin                                                                                                                                                                                                                                   ;
;    |atwd:atwd1|                                                ; 425 (28)    ; 188       ; 8192        ; 0    ; 0            ; 237 (27)     ; 19 (0)            ; 169 (1)          ; 122 (0)         ; |simpletest|atwd:atwd1                                                                                                                                                                                                                                                          ;
;       |atwd_control:inst_atwd_control|                         ; 205 (205)   ; 91        ; 0           ; 0    ; 0            ; 114 (114)    ; 0 (0)             ; 91 (91)          ; 64 (64)         ; |simpletest|atwd:atwd1|atwd_control:inst_atwd_control                                                                                                                                                                                                                           ;
;       |atwd_readout:inst_atwd_readout|                         ; 140 (140)   ; 64        ; 0           ; 0    ; 0            ; 76 (76)      ; 12 (12)           ; 52 (52)          ; 41 (41)         ; |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout                                                                                                                                                                                                                           ;
;       |atwd_trigger:inst_atwd_trigger|                         ; 47 (47)     ; 32        ; 0           ; 0    ; 0            ; 15 (15)      ; 7 (7)             ; 25 (25)          ; 17 (17)         ; |simpletest|atwd:atwd1|atwd_trigger:inst_atwd_trigger                                                                                                                                                                                                                           ;
;       |com_adc_mem:inst_com_adc_mem|                           ; 0 (0)       ; 0         ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|atwd:atwd1|com_adc_mem:inst_com_adc_mem                                                                                                                                                                                                                             ;
;          |lpm_ram_dp:lpm_ram_dp_component|                     ; 0 (0)       ; 0         ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component                                                                                                                                                                                             ;
;             |altdpram:sram|                                    ; 0 (0)       ; 0         ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram                                                                                                                                                                               ;
;       |gray2bin:inst_gray2bin|                                 ; 5 (5)       ; 0         ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|atwd:atwd1|gray2bin:inst_gray2bin                                                                                                                                                                                                                                   ;
;    |atwd_ping_pong:inst_atwd_ping_pong|                        ; 20 (20)     ; 11        ; 0           ; 0    ; 0            ; 9 (9)        ; 3 (3)             ; 8 (8)            ; 0 (0)           ; |simpletest|atwd_ping_pong:inst_atwd_ping_pong                                                                                                                                                                                                                                  ;
;    |atwd_timestamp:inst_atwd_timestamp|                        ; 96 (96)     ; 96        ; 0           ; 0    ; 0            ; 0 (0)        ; 96 (96)           ; 0 (0)            ; 0 (0)           ; |simpletest|atwd_timestamp:inst_atwd_timestamp                                                                                                                                                                                                                                  ;
;    |coinc:inst_coinc|                                          ; 451 (451)   ; 181       ; 0           ; 0    ; 0            ; 270 (270)    ; 56 (56)           ; 125 (125)        ; 160 (160)       ; |simpletest|coinc:inst_coinc                                                                                                                                                                                                                                                    ;
;    |dcom_ap:dcom_ap_inst|                                      ; 2063 (0)    ; 1121      ; 640         ; 0    ; 0            ; 942 (0)      ; 182 (0)           ; 939 (0)          ; 376 (0)         ; |simpletest|dcom_ap:dcom_ap_inst                                                                                                                                                                                                                                                ;
;       |DCOM_timer:inst3|                                       ; 65 (27)     ; 45        ; 0           ; 0    ; 0            ; 20 (19)      ; 0 (0)             ; 45 (8)           ; 38 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DCOM_timer:inst3                                                                                                                                                                                                                               ;
;          |ponres_ct:ponres|                                    ; 9 (0)       ; 8         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; 9 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DCOM_timer:inst3|ponres_ct:ponres                                                                                                                                                                                                              ;
;             |lpm_counter:lpm_counter_component|                ; 9 (0)       ; 8         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; 9 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DCOM_timer:inst3|ponres_ct:ponres|lpm_counter:lpm_counter_component                                                                                                                                                                            ;
;                |alt_synch_counter:wysi_counter|                ; 9 (9)       ; 8         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 9 (9)           ; |simpletest|dcom_ap:dcom_ap_inst|DCOM_timer:inst3|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                                             ;
;          |reboot_timer:rbt_timer|                              ; 19 (0)      ; 19        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (0)           ; 19 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DCOM_timer:inst3|reboot_timer:rbt_timer                                                                                                                                                                                                        ;
;             |lpm_counter:lpm_counter_component|                ; 19 (0)      ; 19        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (0)           ; 19 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DCOM_timer:inst3|reboot_timer:rbt_timer|lpm_counter:lpm_counter_component                                                                                                                                                                      ;
;                |alt_synch_counter:wysi_counter|                ; 19 (19)     ; 19        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (19)          ; 19 (19)         ; |simpletest|dcom_ap:dcom_ap_inst|DCOM_timer:inst3|reboot_timer:rbt_timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                                       ;
;          |tcal_delay_ct:timer|                                 ; 10 (0)      ; 10        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; 10 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DCOM_timer:inst3|tcal_delay_ct:timer                                                                                                                                                                                                           ;
;             |lpm_counter:lpm_counter_component|                ; 10 (0)      ; 10        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; 10 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DCOM_timer:inst3|tcal_delay_ct:timer|lpm_counter:lpm_counter_component                                                                                                                                                                         ;
;                |alt_synch_counter:wysi_counter|                ; 10 (10)     ; 10        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; |simpletest|dcom_ap:dcom_ap_inst|DCOM_timer:inst3|tcal_delay_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                                          ;
;       |DC_CTR05:inst2|                                         ; 83 (83)     ; 30        ; 0           ; 0    ; 0            ; 53 (53)      ; 0 (0)             ; 30 (30)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2                                                                                                                                                                                                                                 ;
;       |DC_Rx_chan_01:inst1|                                    ; 1029 (12)   ; 612       ; 640         ; 0    ; 0            ; 417 (2)      ; 158 (10)          ; 454 (0)          ; 217 (0)         ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1                                                                                                                                                                                                                            ;
;          |DC_MRAP:inst10|                                      ; 55 (55)     ; 29        ; 0           ; 0    ; 0            ; 26 (26)      ; 1 (1)             ; 28 (28)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10                                                                                                                                                                                                             ;
;          |RX_UART:inst3|                                       ; 51 (0)      ; 31        ; 0           ; 0    ; 0            ; 20 (0)       ; 8 (0)             ; 23 (0)           ; 11 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3                                                                                                                                                                                                              ;
;             |UA_RX02:inst7|                                    ; 28 (28)     ; 14        ; 0           ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 14 (14)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7                                                                                                                                                                                                ;
;             |rxct4:inst4|                                      ; 4 (0)       ; 4         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxct4:inst4                                                                                                                                                                                                  ;
;                |lpm_counter:lpm_counter_component|             ; 4 (0)       ; 4         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxct4:inst4|lpm_counter:lpm_counter_component                                                                                                                                                                ;
;                   |alt_synch_counter:wysi_counter|             ; 4 (4)       ; 4         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                                 ;
;             |rxct5:inst3|                                      ; 11 (0)      ; 5         ; 0           ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 5 (0)            ; 7 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxct5:inst3                                                                                                                                                                                                  ;
;                |lpm_counter:lpm_counter_component|             ; 11 (0)      ; 5         ; 0           ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 5 (0)            ; 7 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxct5:inst3|lpm_counter:lpm_counter_component                                                                                                                                                                ;
;                   |alt_synch_counter:wysi_counter|             ; 11 (7)      ; 5         ; 0           ; 0    ; 0            ; 6 (2)        ; 0 (0)             ; 5 (5)            ; 7 (7)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                                 ;
;                      |lpm_compare:$00013|                      ; 4 (0)       ; 0         ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013                                                                                                              ;
;                         |comptree:comparator|                  ; 4 (0)       ; 0         ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator                                                                                          ;
;                            |cmpchain:cmp_end|                  ; 4 (0)       ; 0         ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end                                                                         ;
;                               |comptree:comp|                  ; 4 (0)       ; 0         ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp                                                           ;
;                                  |cmpchain:cmp[0]|             ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]                                           ;
;                                  |cmpchain:cmp_end|            ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end                                          ;
;                                  |comptree:sub_comptree|       ; 1 (0)       ; 0         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree                                     ;
;                                     |cmpchain:cmp_end|         ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end                    ;
;             |rxshr8:inst1|                                     ; 8 (0)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxshr8:inst1                                                                                                                                                                                                 ;
;                |lpm_shiftreg:lpm_shiftreg_component|           ; 8 (8)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                                             ;
;          |Rx_dpr_ctrl_01:inst9|                                ; 122 (90)    ; 65        ; 0           ; 0    ; 0            ; 57 (57)      ; 1 (1)             ; 64 (32)          ; 68 (36)         ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|Rx_dpr_ctrl_01:inst9                                                                                                                                                                                                       ;
;             |rx_dpr_wadr_cnt:dpr_wadr_ct|                      ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|Rx_dpr_ctrl_01:inst9|rx_dpr_wadr_cnt:dpr_wadr_ct                                                                                                                                                                           ;
;                |lpm_counter:lpm_counter_component|             ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|Rx_dpr_ctrl_01:inst9|rx_dpr_wadr_cnt:dpr_wadr_ct|lpm_counter:lpm_counter_component                                                                                                                                         ;
;                   |alt_synch_counter:wysi_counter|             ; 16 (16)     ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|Rx_dpr_ctrl_01:inst9|rx_dpr_wadr_cnt:dpr_wadr_ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                          ;
;             |rx_packet_cnt:packet_ct|                          ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|Rx_dpr_ctrl_01:inst9|rx_packet_cnt:packet_ct                                                                                                                                                                               ;
;                |lpm_counter:lpm_counter_component|             ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|Rx_dpr_ctrl_01:inst9|rx_packet_cnt:packet_ct|lpm_counter:lpm_counter_component                                                                                                                                             ;
;                   |alt_synch_counter:wysi_counter|             ; 16 (16)     ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|Rx_dpr_ctrl_01:inst9|rx_packet_cnt:packet_ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                              ;
;          |crc_error_ct:inst8|                                  ; 17 (0)      ; 16        ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 16 (0)           ; 17 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|crc_error_ct:inst8                                                                                                                                                                                                         ;
;             |lpm_counter:lpm_counter_component|                ; 17 (0)      ; 16        ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 16 (0)           ; 17 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|crc_error_ct:inst8|lpm_counter:lpm_counter_component                                                                                                                                                                       ;
;                |alt_synch_counter:wysi_counter|                ; 17 (17)     ; 16        ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 17 (17)         ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                                        ;
;          |crc_rx:inst20|                                       ; 87 (41)     ; 49        ; 0           ; 0    ; 0            ; 38 (24)      ; 1 (1)             ; 48 (16)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|crc_rx:inst20                                                                                                                                                                                                              ;
;             |crc32:inst_crc32|                                 ; 46 (46)     ; 32        ; 0           ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 32 (32)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|crc_rx:inst20|crc32:inst_crc32                                                                                                                                                                                             ;
;          |data_and_ctrl_dec:inst4|                             ; 73 (73)     ; 61        ; 0           ; 0    ; 0            ; 12 (12)      ; 42 (42)           ; 19 (19)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|data_and_ctrl_dec:inst4                                                                                                                                                                                                    ;
;          |dc_adc_to_sdat:inst1|                                ; 177 (137)   ; 93        ; 0           ; 0    ; 0            ; 84 (44)      ; 54 (54)           ; 39 (39)          ; 56 (56)         ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1                                                                                                                                                                                                       ;
;             |comp_signed_12bit:comps_hl|                       ; 23 (0)      ; 0         ; 0           ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl                                                                                                                                                                            ;
;                |lpm_compare:lpm_compare_component|             ; 23 (0)      ; 0         ; 0           ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component                                                                                                                                          ;
;                   |comptree:comparator|                        ; 23 (0)      ; 0         ; 0           ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator                                                                                                                      ;
;                      |cmpchain:cmp_end|                        ; 23 (0)      ; 0         ; 0           ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end                                                                                                     ;
;                         |comptree:comp|                        ; 23 (0)      ; 0         ; 0           ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp                                                                                       ;
;                            |cmpchain:cmp[0]|                   ; 3 (3)       ; 0         ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]                                                                       ;
;                            |cmpchain:cmp[1]|                   ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]                                                                       ;
;                            |cmpchain:cmp[2]|                   ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]                                                                       ;
;                            |cmpchain:cmp[3]|                   ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[3]                                                                       ;
;                            |cmpchain:cmp[4]|                   ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[4]                                                                       ;
;                            |cmpchain:cmp[5]|                   ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]                                                                       ;
;                            |comptree:sub_comptree|             ; 10 (0)      ; 0         ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree                                                                 ;
;                               |cmpchain:cmp[0]|                ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[0]                                                 ;
;                               |cmpchain:cmp[1]|                ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[1]                                                 ;
;                               |cmpchain:cmp[2]|                ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[2]                                                 ;
;                               |comptree:sub_comptree|          ; 4 (0)       ; 0         ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree                                           ;
;                                  |cmpchain:cmp[0]|             ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp[0]                           ;
;                                  |comptree:sub_comptree|       ; 2 (0)       ; 0         ; 0           ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|comptree:sub_comptree                     ;
;                                     |cmpchain:eq_cmp_end|      ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|comptree:sub_comptree|cmpchain:eq_cmp_end ;
;                                     |cmpchain:gt_cmp_end|      ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end ;
;             |comp_signed_12bit:comps_lh|                       ; 17 (0)      ; 0         ; 0           ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh                                                                                                                                                                            ;
;                |lpm_compare:lpm_compare_component|             ; 17 (0)      ; 0         ; 0           ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component                                                                                                                                          ;
;                   |comptree:comparator|                        ; 17 (0)      ; 0         ; 0           ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component|comptree:comparator                                                                                                                      ;
;                      |cmpchain:cmp_end|                        ; 17 (0)      ; 0         ; 0           ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end                                                                                                     ;
;                         |comptree:comp|                        ; 17 (0)      ; 0         ; 0           ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp                                                                                       ;
;                            |cmpchain:cmp[1]|                   ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]                                                                       ;
;                            |cmpchain:cmp[2]|                   ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]                                                                       ;
;                            |cmpchain:cmp[3]|                   ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[3]                                                                       ;
;                            |cmpchain:cmp[4]|                   ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[4]                                                                       ;
;                            |cmpchain:cmp[5]|                   ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]                                                                       ;
;                            |comptree:sub_comptree|             ; 7 (0)       ; 0         ; 0           ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree                                                                 ;
;                               |cmpchain:cmp[0]|                ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[0]                                                 ;
;                               |cmpchain:cmp[1]|                ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[1]                                                 ;
;                               |cmpchain:cmp[2]|                ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[2]                                                 ;
;                               |comptree:sub_comptree|          ; 2 (0)       ; 0         ; 0           ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree                                           ;
;                                  |cmpchain:cmp[0]|             ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp[0]                           ;
;                                  |comptree:sub_comptree|       ; 1 (0)       ; 0         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|comptree:sub_comptree                     ;
;                                     |cmpchain:gt_cmp_end|      ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end ;
;          |dc_rapcal_lh:inst30|                                 ; 75 (10)     ; 50        ; 640         ; 0    ; 0            ; 25 (0)       ; 12 (10)           ; 38 (0)           ; 34 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30                                                                                                                                                                                                        ;
;             |DCTC_FWR:inst7|                                   ; 19 (19)     ; 14        ; 0           ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 13 (13)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|DCTC_FWR:inst7                                                                                                                                                                                         ;
;             |TCWF_64x10:inst11|                                ; 29 (0)      ; 20        ; 640         ; 0    ; 0            ; 9 (0)        ; 1 (0)             ; 19 (0)           ; 17 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11                                                                                                                                                                                      ;
;                |scfifo:scfifo_component|                       ; 29 (0)      ; 20        ; 640         ; 0    ; 0            ; 9 (0)        ; 1 (0)             ; 19 (0)           ; 17 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component                                                                                                                                                              ;
;                   |scfifo_mcj:auto_generated|                  ; 29 (0)      ; 20        ; 640         ; 0    ; 0            ; 9 (0)        ; 1 (0)             ; 19 (0)           ; 17 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated                                                                                                                                    ;
;                      |a_dpfifo_4dj:dpfifo|                     ; 29 (2)      ; 20        ; 640         ; 0    ; 0            ; 9 (1)        ; 1 (1)             ; 19 (0)           ; 17 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo                                                                                                                ;
;                         |a_fefifo_vve:fifo_state|              ; 15 (9)      ; 8         ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 8 (2)            ; 6 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state                                                                                        ;
;                            |lpm_counter:count_usedw|           ; 6 (0)       ; 6         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw                                                                ;
;                               |alt_synch_counter:wysi_counter| ; 6 (6)       ; 6         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter                                 ;
;                         |altdpram:FIFOram|                     ; 1 (1)       ; 0         ; 640         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram                                                                                               ;
;                         |lpm_counter:rd_ptr_msb|               ; 5 (0)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb                                                                                         ;
;                            |alt_synch_counter:wysi_counter|    ; 5 (5)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter                                                          ;
;                         |lpm_counter:wr_ptr|                   ; 6 (0)       ; 6         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; 6 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr                                                                                             ;
;                            |alt_synch_counter:wysi_counter|    ; 6 (6)       ; 6         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 6 (6)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter                                                              ;
;             |comp_10:inst8|                                    ; 10 (0)      ; 0         ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|comp_10:inst8                                                                                                                                                                                          ;
;                |lpm_compare:lpm_compare_component|             ; 10 (0)      ; 0         ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component                                                                                                                                                        ;
;                   |comptree:comparator|                        ; 10 (0)      ; 0         ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator                                                                                                                                    ;
;                      |cmpchain:cmp_end|                        ; 10 (10)     ; 0         ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end                                                                                                                   ;
;             |tcwf_af_ct:inst1|                                 ; 7 (0)       ; 6         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; 7 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|tcwf_af_ct:inst1                                                                                                                                                                                       ;
;                |lpm_counter:lpm_counter_component|             ; 7 (0)       ; 6         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; 7 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|tcwf_af_ct:inst1|lpm_counter:lpm_counter_component                                                                                                                                                     ;
;                   |alt_synch_counter:wysi_counter|             ; 7 (7)       ; 6         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 7 (7)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|tcwf_af_ct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                      ;
;          |dec_8b10b_free:inst13|                               ; 148 (59)    ; 77        ; 0           ; 0    ; 0            ; 71 (23)      ; 23 (23)           ; 54 (13)          ; 23 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13                                                                                                                                                                                                      ;
;             |bitstbct:bct|                                     ; 6 (0)       ; 4         ; 0           ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|bitstbct:bct                                                                                                                                                                                         ;
;                |lpm_counter:lpm_counter_component|             ; 6 (0)       ; 4         ; 0           ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|bitstbct:bct|lpm_counter:lpm_counter_component                                                                                                                                                       ;
;                   |alt_synch_counter:wysi_counter|             ; 6 (5)       ; 4         ; 0           ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|bitstbct:bct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                        ;
;                      |lpm_compare:$00012|                      ; 1 (0)       ; 0         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|bitstbct:bct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012                                                                                                     ;
;                         |comptree:comparator|                  ; 1 (0)       ; 0         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|bitstbct:bct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator                                                                                 ;
;                            |cmpchain:cmp_end|                  ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|bitstbct:bct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end                                                                ;
;             |ctup10bit:time|                                   ; 11 (0)      ; 10        ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 10 (0)           ; 11 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|ctup10bit:time                                                                                                                                                                                       ;
;                |lpm_counter:lpm_counter_component|             ; 11 (0)      ; 10        ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 10 (0)           ; 11 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|ctup10bit:time|lpm_counter:lpm_counter_component                                                                                                                                                     ;
;                   |alt_synch_counter:wysi_counter|             ; 11 (11)     ; 10        ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; 11 (11)         ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|ctup10bit:time|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                      ;
;             |free_8b10b_dec:dec|                               ; 46 (46)     ; 9         ; 0           ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 9 (9)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|free_8b10b_dec:dec                                                                                                                                                                                   ;
;             |pll_ct_16:pllct|                                  ; 9 (0)       ; 4         ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|pll_ct_16:pllct                                                                                                                                                                                      ;
;                |lpm_counter:lpm_counter_component|             ; 9 (0)       ; 4         ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|pll_ct_16:pllct|lpm_counter:lpm_counter_component                                                                                                                                                    ;
;                   |alt_synch_counter:wysi_counter|             ; 9 (9)       ; 4         ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|pll_ct_16:pllct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                     ;
;             |shr8b10bsclr:shr|                                 ; 10 (0)      ; 10        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|shr8b10bsclr:shr                                                                                                                                                                                     ;
;                |lpm_shiftreg:lpm_shiftreg_component|           ; 10 (10)     ; 10        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|shr8b10bsclr:shr|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                                 ;
;             |wordstbct:wct|                                    ; 7 (0)       ; 4         ; 0           ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|wordstbct:wct                                                                                                                                                                                        ;
;                |lpm_counter:lpm_counter_component|             ; 7 (0)       ; 4         ; 0           ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|wordstbct:wct|lpm_counter:lpm_counter_component                                                                                                                                                      ;
;                   |alt_synch_counter:wysi_counter|             ; 7 (5)       ; 4         ; 0           ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|wordstbct:wct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                       ;
;                      |lpm_compare:$00012|                      ; 2 (0)       ; 0         ; 0           ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|wordstbct:wct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012                                                                                                    ;
;                         |comptree:comparator|                  ; 2 (0)       ; 0         ; 0           ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|wordstbct:wct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator                                                                                ;
;                            |cmpchain:cmp_end|                  ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|wordstbct:wct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end                                                               ;
;          |enc_arbiter:inst12|                                  ; 201 (12)    ; 122       ; 0           ; 0    ; 0            ; 79 (0)       ; 6 (0)             ; 116 (12)         ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12                                                                                                                                                                                                         ;
;             |FIND_ENC:fenc_stm|                                ; 37 (37)     ; 12        ; 0           ; 0    ; 0            ; 25 (25)      ; 2 (2)             ; 10 (10)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|FIND_ENC:fenc_stm                                                                                                                                                                                       ;
;             |crc_rx:crc_8b10b|                                 ; 76 (30)     ; 49        ; 0           ; 0    ; 0            ; 27 (13)      ; 2 (2)             ; 47 (15)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_8b10b                                                                                                                                                                                        ;
;                |crc32:inst_crc32|                              ; 46 (46)     ; 32        ; 0           ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 32 (32)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_8b10b|crc32:inst_crc32                                                                                                                                                                       ;
;             |crc_rx:crc_ask|                                   ; 76 (30)     ; 49        ; 0           ; 0    ; 0            ; 27 (13)      ; 2 (2)             ; 47 (15)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_ask                                                                                                                                                                                          ;
;                |crc32:inst_crc32|                              ; 46 (46)     ; 32        ; 0           ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 32 (32)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_ask|crc32:inst_crc32                                                                                                                                                                         ;
;          |rec_delay:inst34|                                    ; 11 (3)      ; 9         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (1)            ; 8 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|rec_delay:inst34                                                                                                                                                                                                           ;
;             |rec_delay_ctup:timer|                             ; 8 (0)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|rec_delay:inst34|rec_delay_ctup:timer                                                                                                                                                                                      ;
;                |lpm_counter:lpm_counter_component|             ; 8 (0)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|rec_delay:inst34|rec_delay_ctup:timer|lpm_counter:lpm_counter_component                                                                                                                                                    ;
;                   |alt_synch_counter:wysi_counter|             ; 8 (8)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|rec_delay:inst34|rec_delay_ctup:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                     ;
;       |DC_Tx_chan_02:inst4|                                    ; 886 (12)    ; 434       ; 0           ; 0    ; 0            ; 452 (3)      ; 24 (1)            ; 410 (8)          ; 121 (0)         ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4                                                                                                                                                                                                                            ;
;          |DC_SN01:inst6|                                       ; 136 (136)   ; 52        ; 0           ; 0    ; 0            ; 84 (84)      ; 0 (0)             ; 52 (52)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6                                                                                                                                                                                                              ;
;          |Tx_dpr_ctrl_01:inst1|                                ; 125 (93)    ; 69        ; 0           ; 0    ; 0            ; 56 (56)      ; 1 (1)             ; 68 (36)          ; 68 (36)         ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1                                                                                                                                                                                                       ;
;             |tx_dpr_radr_cnt:tx_dpr_rad|                       ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_dpr_radr_cnt:tx_dpr_rad                                                                                                                                                                            ;
;                |lpm_counter:lpm_counter_component|             ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_dpr_radr_cnt:tx_dpr_rad|lpm_counter:lpm_counter_component                                                                                                                                          ;
;                   |alt_synch_counter:wysi_counter|             ; 16 (16)     ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_dpr_radr_cnt:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                           ;
;             |tx_packet_cnt:tx_packet_ct|                       ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_packet_cnt:tx_packet_ct                                                                                                                                                                            ;
;                |lpm_counter:lpm_counter_component|             ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_packet_cnt:tx_packet_ct|lpm_counter:lpm_counter_component                                                                                                                                          ;
;                   |alt_synch_counter:wysi_counter|             ; 16 (16)     ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_packet_cnt:tx_packet_ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                           ;
;          |crc_tx:inst3|                                        ; 87 (41)     ; 55        ; 0           ; 0    ; 0            ; 32 (18)      ; 1 (1)             ; 54 (22)          ; 6 (6)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|crc_tx:inst3                                                                                                                                                                                                               ;
;             |crc32:inst_crc32|                                 ; 46 (46)     ; 32        ; 0           ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 32 (32)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|crc_tx:inst3|crc32:inst_crc32                                                                                                                                                                                              ;
;          |dc_com_dac_ctrl:inst11|                              ; 50 (42)     ; 17        ; 0           ; 0    ; 0            ; 33 (33)      ; 9 (9)             ; 8 (0)            ; 8 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|dc_com_dac_ctrl:inst11                                                                                                                                                                                                     ;
;             |dac_levct_sld:daclev|                             ; 8 (0)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|dc_com_dac_ctrl:inst11|dac_levct_sld:daclev                                                                                                                                                                                ;
;                |lpm_counter:lpm_counter_component|             ; 8 (0)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|dc_com_dac_ctrl:inst11|dac_levct_sld:daclev|lpm_counter:lpm_counter_component                                                                                                                                              ;
;                   |alt_synch_counter:wysi_counter|             ; 8 (8)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|dc_com_dac_ctrl:inst11|dac_levct_sld:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                               ;
;          |dc_tx_bytes_01:inst2|                                ; 167 (167)   ; 0         ; 0           ; 0    ; 0            ; 167 (167)    ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|dc_tx_bytes_01:inst2                                                                                                                                                                                                       ;
;          |send_delay:inst7|                                    ; 14 (6)      ; 10        ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 10 (2)           ; 8 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|send_delay:inst7                                                                                                                                                                                                           ;
;             |send_del_ctup:timer|                              ; 8 (0)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|send_delay:inst7|send_del_ctup:timer                                                                                                                                                                                       ;
;                |lpm_counter:lpm_counter_component|             ; 8 (0)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; 8 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|send_delay:inst7|send_del_ctup:timer|lpm_counter:lpm_counter_component                                                                                                                                                     ;
;                   |alt_synch_counter:wysi_counter|             ; 8 (8)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|send_delay:inst7|send_del_ctup:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                      ;
;          |shift_ct:inst32|                                     ; 4 (0)       ; 3         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 3 (0)            ; 4 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|shift_ct:inst32                                                                                                                                                                                                            ;
;             |lpm_counter:lpm_counter_component|                ; 4 (0)       ; 3         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 3 (0)            ; 4 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|shift_ct:inst32|lpm_counter:lpm_counter_component                                                                                                                                                                          ;
;                |alt_synch_counter:wysi_counter|                ; 4 (4)       ; 3         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 4 (4)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                                           ;
;          |shift_ct:inst33|                                     ; 5 (0)       ; 3         ; 0           ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 3 (0)            ; 5 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|shift_ct:inst33                                                                                                                                                                                                            ;
;             |lpm_counter:lpm_counter_component|                ; 5 (0)       ; 3         ; 0           ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 3 (0)            ; 5 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|shift_ct:inst33|lpm_counter:lpm_counter_component                                                                                                                                                                          ;
;                |alt_synch_counter:wysi_counter|                ; 5 (5)       ; 3         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; 5 (5)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                                           ;
;          |shrg48pld:inst30|                                    ; 48 (0)      ; 48        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (0)           ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|shrg48pld:inst30                                                                                                                                                                                                           ;
;             |lpm_shiftreg:lpm_shiftreg_component|              ; 48 (48)     ; 48        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (48)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                                                       ;
;          |shrg48pld:inst4|                                     ; 48 (0)      ; 48        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (0)           ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|shrg48pld:inst4                                                                                                                                                                                                            ;
;             |lpm_shiftreg:lpm_shiftreg_component|              ; 48 (48)     ; 48        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (48)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                                                        ;
;          |shrg48pld:inst|                                      ; 48 (0)      ; 48        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (0)           ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|shrg48pld:inst                                                                                                                                                                                                             ;
;             |lpm_shiftreg:lpm_shiftreg_component|              ; 48 (48)     ; 48        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (48)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                                                         ;
;          |tx_par2ser_02:inst5|                                 ; 131 (14)    ; 62        ; 0           ; 0    ; 0            ; 69 (3)       ; 12 (10)           ; 50 (1)           ; 11 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5                                                                                                                                                                                                        ;
;             |TXUART02:uart|                                    ; 29 (29)     ; 13        ; 0           ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 13 (13)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|TXUART02:uart                                                                                                                                                                                          ;
;             |free_8b10b_enc:enc|                               ; 51 (51)     ; 19        ; 0           ; 0    ; 0            ; 32 (32)      ; 2 (2)             ; 17 (17)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|free_8b10b_enc:enc                                                                                                                                                                                     ;
;             |tx_bit_length_ct:bit_len_ct|                      ; 5 (0)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|tx_bit_length_ct:bit_len_ct                                                                                                                                                                            ;
;                |lpm_counter:lpm_counter_component|             ; 5 (0)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; 5 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|tx_bit_length_ct:bit_len_ct|lpm_counter:lpm_counter_component                                                                                                                                          ;
;                   |alt_synch_counter:wysi_counter|             ; 5 (5)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|tx_bit_length_ct:bit_len_ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                           ;
;             |tx_uart_shr10_sclr:shr10|                         ; 24 (0)      ; 10        ; 0           ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 10 (0)           ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|tx_uart_shr10_sclr:shr10                                                                                                                                                                               ;
;                |lpm_shiftreg:lpm_shiftreg_component|           ; 24 (24)     ; 10        ; 0           ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 10 (10)          ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|tx_uart_shr10_sclr:shr10|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                           ;
;             |tx_word_length_ct:bit_ct|                         ; 8 (0)       ; 4         ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 4 (0)            ; 6 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|tx_word_length_ct:bit_ct                                                                                                                                                                               ;
;                |lpm_counter:lpm_counter_component|             ; 8 (0)       ; 4         ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 4 (0)            ; 6 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|tx_word_length_ct:bit_ct|lpm_counter:lpm_counter_component                                                                                                                                             ;
;                   |alt_synch_counter:wysi_counter|             ; 8 (7)       ; 4         ; 0           ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 4 (4)            ; 6 (6)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|tx_word_length_ct:bit_ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                              ;
;                      |lpm_compare:$00012|                      ; 1 (0)       ; 0         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|tx_word_length_ct:bit_ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012                                                                                           ;
;                         |comptree:comparator|                  ; 1 (0)       ; 0         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|tx_word_length_ct:bit_ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator                                                                       ;
;                            |cmpchain:cmp_end|                  ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|tx_word_length_ct:bit_ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end                                                      ;
;          |tx_plen_ct_ap:inst8|                                 ; 11 (0)      ; 10        ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 10 (0)           ; 11 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_plen_ct_ap:inst8                                                                                                                                                                                                        ;
;             |lpm_counter:lpm_counter_component|                ; 11 (0)      ; 10        ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 10 (0)           ; 11 (0)          ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component                                                                                                                                                                      ;
;                |alt_synch_counter:wysi_counter|                ; 11 (11)     ; 10        ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; 11 (11)         ; |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                                       ;
;    |fe_r2r:inst_fe_r2r|                                        ; 59 (59)     ; 21        ; 0           ; 0    ; 0            ; 38 (38)      ; 9 (9)             ; 12 (12)          ; 8 (8)           ; |simpletest|fe_r2r:inst_fe_r2r                                                                                                                                                                                                                                                  ;
;    |fe_testpulse:inst_fe_testpulse|                            ; 32 (16)     ; 22        ; 0           ; 0    ; 0            ; 10 (10)      ; 3 (3)             ; 19 (3)           ; 16 (0)          ; |simpletest|fe_testpulse:inst_fe_testpulse                                                                                                                                                                                                                                      ;
;       |lpm_counter:cnt_rtl_3|                                  ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |simpletest|fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3                                                                                                                                                                                                                ;
;          |alt_synch_counter:wysi_counter|                      ; 16 (16)     ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; |simpletest|fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter                                                                                                                                                                                 ;
;    |flash_ADC:inst_flash_ADC|                                  ; 52 (42)     ; 22        ; 8192        ; 0    ; 0            ; 30 (30)      ; 9 (9)             ; 13 (3)           ; 10 (0)          ; |simpletest|flash_ADC:inst_flash_ADC                                                                                                                                                                                                                                            ;
;       |com_adc_mem:inst_com_adc_mem|                           ; 0 (0)       ; 0         ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem                                                                                                                                                                                                               ;
;          |lpm_ram_dp:lpm_ram_dp_component|                     ; 0 (0)       ; 0         ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component                                                                                                                                                                               ;
;             |altdpram:sram|                                    ; 0 (0)       ; 0         ; 8192        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram                                                                                                                                                                 ;
;       |lpm_counter:MEM_write_addr_rtl_4|                       ; 10 (0)      ; 10        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; 10 (0)          ; |simpletest|flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4                                                                                                                                                                                                           ;
;          |alt_synch_counter:wysi_counter|                      ; 10 (10)     ; 10        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; 10 (10)         ; |simpletest|flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter                                                                                                                                                                            ;
;    |flasher_board:flasher_board_inst|                          ; 73 (42)     ; 53        ; 0           ; 0    ; 0            ; 20 (20)      ; 20 (20)           ; 33 (2)           ; 31 (0)          ; |simpletest|flasher_board:flasher_board_inst                                                                                                                                                                                                                                    ;
;       |lpm_counter:cnt_rtl_10|                                 ; 31 (0)      ; 31        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (0)           ; 31 (0)          ; |simpletest|flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10                                                                                                                                                                                                             ;
;          |alt_synch_counter:wysi_counter|                      ; 31 (31)     ; 31        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; 31 (31)         ; |simpletest|flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter                                                                                                                                                                              ;
;    |hit_counter:inst_hit_counter|                              ; 118 (86)    ; 104       ; 0           ; 0    ; 0            ; 14 (14)      ; 40 (40)           ; 64 (32)          ; 64 (32)         ; |simpletest|hit_counter:inst_hit_counter                                                                                                                                                                                                                                        ;
;       |lpm_counter:multiSPEcnt_int_rtl_6|                      ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |simpletest|hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6                                                                                                                                                                                                      ;
;          |alt_synch_counter:wysi_counter|                      ; 16 (16)     ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; |simpletest|hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter                                                                                                                                                                       ;
;       |lpm_counter:oneSPEcnt_int_rtl_5|                        ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |simpletest|hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5                                                                                                                                                                                                        ;
;          |alt_synch_counter:wysi_counter|                      ; 16 (16)     ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; |simpletest|hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter                                                                                                                                                                         ;
;    |hit_counter_ff:inst_hit_counter_ff|                        ; 175 (143)   ; 141       ; 0           ; 0    ; 0            ; 34 (34)      ; 39 (39)           ; 102 (70)         ; 98 (66)         ; |simpletest|hit_counter_ff:inst_hit_counter_ff                                                                                                                                                                                                                                  ;
;       |lpm_counter:multiSPEcnt_int_rtl_8|                      ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |simpletest|hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8                                                                                                                                                                                                ;
;          |alt_synch_counter:wysi_counter|                      ; 16 (16)     ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; |simpletest|hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter                                                                                                                                                                 ;
;       |lpm_counter:oneSPEcnt_int_rtl_7|                        ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |simpletest|hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7                                                                                                                                                                                                  ;
;          |alt_synch_counter:wysi_counter|                      ; 16 (16)     ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; |simpletest|hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter                                                                                                                                                                   ;
;    |lpm_counter:CNT_rtl_0|                                     ; 2 (0)       ; 1         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; 2 (0)           ; |simpletest|lpm_counter:CNT_rtl_0                                                                                                                                                                                                                                               ;
;       |alt_synch_counter:wysi_counter|                         ; 2 (2)       ; 1         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 2 (2)           ; |simpletest|lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter                                                                                                                                                                                                                ;
;    |master_data_source:inst_master_data_source|                ; 104 (104)   ; 64        ; 0           ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 64 (64)          ; 32 (32)         ; |simpletest|master_data_source:inst_master_data_source                                                                                                                                                                                                                          ;
;    |pll2x:inst_pll2x|                                          ; 0 (0)       ; 0         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|pll2x:inst_pll2x                                                                                                                                                                                                                                                    ;
;       |altclklock:altclklock_component|                        ; 0 (0)       ; 0         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|pll2x:inst_pll2x|altclklock:altclklock_component                                                                                                                                                                                                                    ;
;    |pll4x:inst_pll4x|                                          ; 0 (0)       ; 0         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|pll4x:inst_pll4x                                                                                                                                                                                                                                                    ;
;       |altclklock:altclklock_component|                        ; 0 (0)       ; 0         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|pll4x:inst_pll4x|altclklock:altclklock_component                                                                                                                                                                                                                    ;
;    |r2r:inst_r2r|                                              ; 41 (41)     ; 15        ; 0           ; 0    ; 0            ; 26 (26)      ; 7 (7)             ; 8 (8)            ; 14 (14)         ; |simpletest|r2r:inst_r2r                                                                                                                                                                                                                                                        ;
;    |single_led:inst_single_led|                                ; 23 (7)      ; 23        ; 0           ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 18 (2)           ; 16 (0)          ; |simpletest|single_led:inst_single_led                                                                                                                                                                                                                                          ;
;       |lpm_counter:cnt_rtl_9|                                  ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; |simpletest|single_led:inst_single_led|lpm_counter:cnt_rtl_9                                                                                                                                                                                                                    ;
;          |alt_synch_counter:wysi_counter|                      ; 16 (16)     ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; |simpletest|single_led:inst_single_led|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter                                                                                                                                                                                     ;
;    |slaveregister:slaveregister_inst|                          ; 1106 (1106) ; 371       ; 2048        ; 0    ; 0            ; 735 (735)    ; 273 (273)         ; 98 (98)          ; 0 (0)           ; |simpletest|slaveregister:slaveregister_inst                                                                                                                                                                                                                                    ;
;       |version_rom:inst_version_rom|                           ; 0 (0)       ; 0         ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|slaveregister:slaveregister_inst|version_rom:inst_version_rom                                                                                                                                                                                                       ;
;          |lpm_rom:lpm_rom_component|                           ; 0 (0)       ; 0         ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component                                                                                                                                                                             ;
;             |altrom:srom|                                      ; 0 (0)       ; 0         ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom                                                                                                                                                                 ;
;    |stripe:stripe_inst|                                        ; 4 (0)       ; 0         ; 0           ; 126  ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst                                                                                                                                                                                                                                                  ;
;       |alt_exc_stripe:lpm_instance|                            ; 4 (4)       ; 0         ; 0           ; 126  ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance                                                                                                                                                                                                                      ;
;          |alt_exc_dpram:dp0|                                   ; 0 (0)       ; 0         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0                                                                                                                                                                                                    ;
;          |alt_exc_dpram:dp1|                                   ; 0 (0)       ; 0         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp1                                                                                                                                                                                                    ;
;          |alt_exc_upcore:core|                                 ; 0 (0)       ; 0         ; 0           ; 126  ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core                                                                                                                                                                                                  ;
;             |apex20ke_io_bidir:ebidq_pbidir[0]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]                                                                                                                                                                ;
;             |apex20ke_io_bidir:ebidq_pbidir[10]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]                                                                                                                                                               ;
;             |apex20ke_io_bidir:ebidq_pbidir[11]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]                                                                                                                                                               ;
;             |apex20ke_io_bidir:ebidq_pbidir[12]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]                                                                                                                                                               ;
;             |apex20ke_io_bidir:ebidq_pbidir[13]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]                                                                                                                                                               ;
;             |apex20ke_io_bidir:ebidq_pbidir[14]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]                                                                                                                                                               ;
;             |apex20ke_io_bidir:ebidq_pbidir[15]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]                                                                                                                                                               ;
;             |apex20ke_io_bidir:ebidq_pbidir[1]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]                                                                                                                                                                ;
;             |apex20ke_io_bidir:ebidq_pbidir[2]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]                                                                                                                                                                ;
;             |apex20ke_io_bidir:ebidq_pbidir[3]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]                                                                                                                                                                ;
;             |apex20ke_io_bidir:ebidq_pbidir[4]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]                                                                                                                                                                ;
;             |apex20ke_io_bidir:ebidq_pbidir[5]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]                                                                                                                                                                ;
;             |apex20ke_io_bidir:ebidq_pbidir[6]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]                                                                                                                                                                ;
;             |apex20ke_io_bidir:ebidq_pbidir[7]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]                                                                                                                                                                ;
;             |apex20ke_io_bidir:ebidq_pbidir[8]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]                                                                                                                                                                ;
;             |apex20ke_io_bidir:ebidq_pbidir[9]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]                                                                                                                                                                ;
;             |apex20ke_io_bidir:sdramdq_pbidir[0]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]                                                                                                                                                              ;
;             |apex20ke_io_bidir:sdramdq_pbidir[10]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[11]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[12]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[13]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[14]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[15]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[16]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[17]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[18]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[19]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[1]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]                                                                                                                                                              ;
;             |apex20ke_io_bidir:sdramdq_pbidir[20]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[21]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[22]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[23]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[24]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[25]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[26]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[27]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[28]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[29]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[2]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]                                                                                                                                                              ;
;             |apex20ke_io_bidir:sdramdq_pbidir[30]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[31]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdq_pbidir[3]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]                                                                                                                                                              ;
;             |apex20ke_io_bidir:sdramdq_pbidir[4]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]                                                                                                                                                              ;
;             |apex20ke_io_bidir:sdramdq_pbidir[5]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]                                                                                                                                                              ;
;             |apex20ke_io_bidir:sdramdq_pbidir[6]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]                                                                                                                                                              ;
;             |apex20ke_io_bidir:sdramdq_pbidir[7]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]                                                                                                                                                              ;
;             |apex20ke_io_bidir:sdramdq_pbidir[8]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]                                                                                                                                                              ;
;             |apex20ke_io_bidir:sdramdq_pbidir[9]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]                                                                                                                                                              ;
;             |apex20ke_io_bidir:sdramdqs_pbidir[0]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdqs_pbidir[1]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdqs_pbidir[2]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]                                                                                                                                                             ;
;             |apex20ke_io_bidir:sdramdqs_pbidir[3]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]                                                                                                                                                             ;
;             |apex20ke_io_bidir:uartdcdn_pbidir|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir                                                                                                                                                                ;
;             |apex20ke_io_bidir:uartrin_pbidir|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir                                                                                                                                                                 ;
;             |apex20ke_io_bidir_od:nreset_pbidir|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir                                                                                                                                                               ;
;             |apex20ke_io_in:clk_ref_pin|                       ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_in:clk_ref_pin                                                                                                                                                                       ;
;             |apex20ke_io_in:ebiack_pin|                        ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_in:ebiack_pin                                                                                                                                                                        ;
;             |apex20ke_io_in:intextpin_pin|                     ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_in:intextpin_pin                                                                                                                                                                     ;
;             |apex20ke_io_in:npor_pin|                          ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_in:npor_pin                                                                                                                                                                          ;
;             |apex20ke_io_in:uartctsn_pin|                      ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_in:uartctsn_pin                                                                                                                                                                      ;
;             |apex20ke_io_in:uartdsrn_pin|                      ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_in:uartdsrn_pin                                                                                                                                                                      ;
;             |apex20ke_io_in:uartrxd_pin|                       ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_in:uartrxd_pin                                                                                                                                                                       ;
;             |apex20ke_io_out:ebiaddr_pout[0]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[0]                                                                                                                                                                  ;
;             |apex20ke_io_out:ebiaddr_pout[10]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[10]                                                                                                                                                                 ;
;             |apex20ke_io_out:ebiaddr_pout[11]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[11]                                                                                                                                                                 ;
;             |apex20ke_io_out:ebiaddr_pout[12]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[12]                                                                                                                                                                 ;
;             |apex20ke_io_out:ebiaddr_pout[13]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[13]                                                                                                                                                                 ;
;             |apex20ke_io_out:ebiaddr_pout[14]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[14]                                                                                                                                                                 ;
;             |apex20ke_io_out:ebiaddr_pout[15]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[15]                                                                                                                                                                 ;
;             |apex20ke_io_out:ebiaddr_pout[16]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[16]                                                                                                                                                                 ;
;             |apex20ke_io_out:ebiaddr_pout[17]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[17]                                                                                                                                                                 ;
;             |apex20ke_io_out:ebiaddr_pout[18]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[18]                                                                                                                                                                 ;
;             |apex20ke_io_out:ebiaddr_pout[19]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[19]                                                                                                                                                                 ;
;             |apex20ke_io_out:ebiaddr_pout[1]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[1]                                                                                                                                                                  ;
;             |apex20ke_io_out:ebiaddr_pout[20]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[20]                                                                                                                                                                 ;
;             |apex20ke_io_out:ebiaddr_pout[21]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[21]                                                                                                                                                                 ;
;             |apex20ke_io_out:ebiaddr_pout[22]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[22]                                                                                                                                                                 ;
;             |apex20ke_io_out:ebiaddr_pout[23]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[23]                                                                                                                                                                 ;
;             |apex20ke_io_out:ebiaddr_pout[24]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[24]                                                                                                                                                                 ;
;             |apex20ke_io_out:ebiaddr_pout[2]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[2]                                                                                                                                                                  ;
;             |apex20ke_io_out:ebiaddr_pout[3]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[3]                                                                                                                                                                  ;
;             |apex20ke_io_out:ebiaddr_pout[4]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[4]                                                                                                                                                                  ;
;             |apex20ke_io_out:ebiaddr_pout[5]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[5]                                                                                                                                                                  ;
;             |apex20ke_io_out:ebiaddr_pout[6]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[6]                                                                                                                                                                  ;
;             |apex20ke_io_out:ebiaddr_pout[7]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[7]                                                                                                                                                                  ;
;             |apex20ke_io_out:ebiaddr_pout[8]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[8]                                                                                                                                                                  ;
;             |apex20ke_io_out:ebiaddr_pout[9]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[9]                                                                                                                                                                  ;
;             |apex20ke_io_out:ebibe_pout[0]|                    ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebibe_pout[0]                                                                                                                                                                    ;
;             |apex20ke_io_out:ebibe_pout[1]|                    ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebibe_pout[1]                                                                                                                                                                    ;
;             |apex20ke_io_out:ebiclk_pout|                      ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiclk_pout                                                                                                                                                                      ;
;             |apex20ke_io_out:ebicsn_pout[0]|                   ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebicsn_pout[0]                                                                                                                                                                   ;
;             |apex20ke_io_out:ebicsn_pout[1]|                   ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebicsn_pout[1]                                                                                                                                                                   ;
;             |apex20ke_io_out:ebicsn_pout[2]|                   ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebicsn_pout[2]                                                                                                                                                                   ;
;             |apex20ke_io_out:ebicsn_pout[3]|                   ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebicsn_pout[3]                                                                                                                                                                   ;
;             |apex20ke_io_out:ebioen_pout|                      ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebioen_pout                                                                                                                                                                      ;
;             |apex20ke_io_out:ebiwen_pout|                      ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiwen_pout                                                                                                                                                                      ;
;             |apex20ke_io_out:sdramaddr_pout[0]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[0]                                                                                                                                                                ;
;             |apex20ke_io_out:sdramaddr_pout[10]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[10]                                                                                                                                                               ;
;             |apex20ke_io_out:sdramaddr_pout[11]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[11]                                                                                                                                                               ;
;             |apex20ke_io_out:sdramaddr_pout[12]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[12]                                                                                                                                                               ;
;             |apex20ke_io_out:sdramaddr_pout[13]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[13]                                                                                                                                                               ;
;             |apex20ke_io_out:sdramaddr_pout[14]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[14]                                                                                                                                                               ;
;             |apex20ke_io_out:sdramaddr_pout[1]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[1]                                                                                                                                                                ;
;             |apex20ke_io_out:sdramaddr_pout[2]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[2]                                                                                                                                                                ;
;             |apex20ke_io_out:sdramaddr_pout[3]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[3]                                                                                                                                                                ;
;             |apex20ke_io_out:sdramaddr_pout[4]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[4]                                                                                                                                                                ;
;             |apex20ke_io_out:sdramaddr_pout[5]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[5]                                                                                                                                                                ;
;             |apex20ke_io_out:sdramaddr_pout[6]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[6]                                                                                                                                                                ;
;             |apex20ke_io_out:sdramaddr_pout[7]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[7]                                                                                                                                                                ;
;             |apex20ke_io_out:sdramaddr_pout[8]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[8]                                                                                                                                                                ;
;             |apex20ke_io_out:sdramaddr_pout[9]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[9]                                                                                                                                                                ;
;             |apex20ke_io_out:sdramcasn_pout|                   ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramcasn_pout                                                                                                                                                                   ;
;             |apex20ke_io_out:sdramclk_pout|                    ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramclk_pout                                                                                                                                                                    ;
;             |apex20ke_io_out:sdramclke_pout|                   ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramclke_pout                                                                                                                                                                   ;
;             |apex20ke_io_out:sdramclkn_pout|                   ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramclkn_pout                                                                                                                                                                   ;
;             |apex20ke_io_out:sdramcsn_pout[0]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramcsn_pout[0]                                                                                                                                                                 ;
;             |apex20ke_io_out:sdramcsn_pout[1]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramcsn_pout[1]                                                                                                                                                                 ;
;             |apex20ke_io_out:sdramdqm_pout[0]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramdqm_pout[0]                                                                                                                                                                 ;
;             |apex20ke_io_out:sdramdqm_pout[1]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramdqm_pout[1]                                                                                                                                                                 ;
;             |apex20ke_io_out:sdramdqm_pout[2]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramdqm_pout[2]                                                                                                                                                                 ;
;             |apex20ke_io_out:sdramdqm_pout[3]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramdqm_pout[3]                                                                                                                                                                 ;
;             |apex20ke_io_out:sdramrasn_pout|                   ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramrasn_pout                                                                                                                                                                   ;
;             |apex20ke_io_out:sdramwen_pout|                    ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramwen_pout                                                                                                                                                                    ;
;             |apex20ke_io_out:uartdtrn_pout|                    ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:uartdtrn_pout                                                                                                                                                                    ;
;             |apex20ke_io_out:uartrtsn_pout|                    ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:uartrtsn_pout                                                                                                                                                                    ;
;             |apex20ke_io_out:uarttxd_pout|                     ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:uarttxd_pout                                                                                                                                                                     ;
;    |timer:timer_inst|                                          ; 48 (0)      ; 48        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (0)           ; 48 (0)          ; |simpletest|timer:timer_inst                                                                                                                                                                                                                                                    ;
;       |lpm_counter:systime_cnt_rtl_1|                          ; 48 (0)      ; 48        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (0)           ; 48 (0)          ; |simpletest|timer:timer_inst|lpm_counter:systime_cnt_rtl_1                                                                                                                                                                                                                      ;
;          |alt_synch_counter:wysi_counter|                      ; 48 (48)     ; 48        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (48)          ; 48 (48)         ; |simpletest|timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter                                                                                                                                                                                       ;
+----------------------------------------------------------------+-------------+-----------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Synthesis Equations  ;
+---------------------------------+
The equations can be found in C:/work_lbnl/IceCubeCVS/dom-fpga/stf/ComEPXA4DPM/simpletest.map.eqn.


+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Files Read                                                           ;
+--------------------------------------------------------------------------------------------
; File Name                                                                          ; Read ;
+------------------------------------------------------------------------------------+------+
; ../common/CommonClock.vhd                                                          ; Read ;
; ../../common/comDPM/Tx_chan/tx_uart_shr10_sclr.tdf                                 ; Read ;
; ../../common/comDPM/test_and_tresholds.tdf                                         ; Read ;
; ../../common/comDPM/Rx_chan/rec_delay.tdf                                          ; Read ;
; ../../common/comDPM/Tx_chan/dac_levct_sld.tdf                                      ; Read ;
; ../../common/comDPM/Tx_chan/send_delay.tdf                                         ; Read ;
; ../../common/comDPM/ponres_ct.vhd                                                  ; Read ;
; ../../common/comDPM/Rx_chan/DC_MRAP.tdf                                            ; Read ;
; ../../common/comDPM/Tx_chan/dc_com_dac_ctrl.tdf                                    ; Read ;
; ../../common/comDPM/Tcal/TCWF_64x10.tdf                                            ; Read ;
; ../../common/comDPM/Tcal/tcwf_af_ct.tdf                                            ; Read ;
; ../../common/comDPM/Tcal/comp_10.tdf                                               ; Read ;
; ../../common/comDPM/Tcal/DCTC_FWR.tdf                                              ; Read ;
; ../../common/comDPM/Rx_chan/crc_error_ct.tdf                                       ; Read ;
; ../../common/comDPM/Rx_chan/UART/rxshr8.tdf                                        ; Read ;
; ../../common/comDPM/Rx_chan/UART/rxct5.tdf                                         ; Read ;
; ../../common/comDPM/Rx_chan/UART/rxct4.tdf                                         ; Read ;
; ../../common/comDPM/Tx_chan/shift_ct.tdf                                           ; Read ;
; ../../common/comDPM/Tx_chan/tx_plen_ct_ap.tdf                                      ; Read ;
; ../../common/comDPM/Tx_chan/shrg48pld.tdf                                          ; Read ;
; ../../common/comDPM/crc_rx.vhd                                                     ; Read ;
; ../../common/comDPM/crc_tx.vhd                                                     ; Read ;
; ../../common/comDPM/crc32.vhd                                                      ; Read ;
; ../../common/comDPM/dcom_ap.bdf                                                    ; Read ;
; slaveregister.vhd                                                                  ; Read ;
; ../common/LED2ATWDdelay.vhd                                                        ; Read ;
; ../common/atwd_timestamp.vhd                                                       ; Read ;
; ../common/atwd_ping_pong.vhd                                                       ; Read ;
; ../common/timer.vhd                                                                ; Read ;
; ../common/ahb_slave.vhd                                                            ; Read ;
; ../common/atwd.vhd                                                                 ; Read ;
; ../common/atwd_control.vhd                                                         ; Read ;
; ../common/atwd_readout.vhd                                                         ; Read ;
; ../common/atwd_trigger.vhd                                                         ; Read ;
; ../common/coinc.vhd                                                                ; Read ;
; ../common/com_adc_mem.v                                                            ; Read ;
; ../common/fe_r2r.vhd                                                               ; Read ;
; ../common/fe_testpulse.vhd                                                         ; Read ;
; ../common/flash_adc.vhd                                                            ; Read ;
; ../common/flasher_board.vhd                                                        ; Read ;
; ../common/gray2bin.vhd                                                             ; Read ;
; ../common/hit_counter.vhd                                                          ; Read ;
; ../common/hit_counter_ff.vhd                                                       ; Read ;
; ../common/master_data_source.vhd                                                   ; Read ;
; ../common/pll2x.v                                                                  ; Read ;
; ../common/pll4x.v                                                                  ; Read ;
; ../common/r2r.vhd                                                                  ; Read ;
; ../common/ROC.vhd                                                                  ; Read ;
; ../common/single_led.vhd                                                           ; Read ;
; ../common/ahb_master.vhd                                                           ; Read ;
; simpletest.vhd                                                                     ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/altclklock.tdf                        ; Read ;
; C:/work_lbnl/IceCubeCVS/dom-fpga/stf/ComEPXA4DPM/stripe.v                          ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/alt_exc_stripe.tdf                    ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/alt_exc_upcore.tdf                    ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/apex20ke_io_in.v                      ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/apex20ke_io_bidir_od.v                ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/apex20ke_io_out.v                     ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/apex20ke_io_bidir.v                   ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/alt_exc_dpram.tdf                     ; Read ;
; C:/work_lbnl/IceCubeCVS/dom-fpga/stf/ComEPXA4DPM/version_rom.v                     ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/lpm_rom.tdf                           ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/altrom.tdf                            ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/lpm_ram_dp.tdf                        ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/altdpram.tdf                          ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/tx_chan/DC_Tx_chan_02.bdf           ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/tx_chan/tx_par2ser_02.tdf           ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/lpm_shiftreg.tdf                      ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/tx_chan/TXUART02.tdf                ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/tx_chan/tx_bit_length_ct.vhd        ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/lpm_counter.tdf                       ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/alt_synch_counter.tdf                 ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/tx_chan/tx_word_length_ct.vhd       ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/lpm_constant.tdf                      ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/lpm_compare.tdf                       ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/comptree.tdf                          ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/cmpchain.tdf                          ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/altshift.tdf                          ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/tx_chan/free_8b10b_enc.vhd          ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/tx_chan/DC_SN01.tdf                 ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/tx_chan/dc_tx_bytes_01.tdf          ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/tx_chan/send_del_ctup.tdf           ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/tx_chan/Tx_dpr_ctrl_01.tdf          ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/tx_chan/tx_dpr_radr_cnt.tdf         ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/tx_chan/tx_packet_cnt.tdf           ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/DC_CTR05.tdf                        ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/rx_chan/DC_Rx_chan_01.bdf           ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/rx_chan/enc_arbiter.tdf             ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/rx_chan/FIND_ENC.tdf                ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/rx_chan/uart/RX_UART.bdf            ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/rx_chan/uart/UA_RX02.tdf            ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/rx_chan/edges/dc_adc_to_sdat.tdf    ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/rx_chan/edges/comp_signed_12bit.tdf ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/rx_chan/rec_delay_ctup.vhd          ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/rx_chan/data_and_ctrl_dec.tdf       ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/tcal/dc_rapcal_lh.bdf               ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/tcal/const_47.tdf                   ; Read ;
; c:/fpgatools/quartus/libraries/megafunctions/scfifo.tdf                            ; Read ;
; C:/work_lbnl/IceCubeCVS/dom-fpga/stf/ComEPXA4DPM/db/scfifo_mcj.tdf                 ; Read ;
; C:/work_lbnl/IceCubeCVS/dom-fpga/stf/ComEPXA4DPM/db/a_dpfifo_4dj.tdf               ; Read ;
; C:/work_lbnl/IceCubeCVS/dom-fpga/stf/ComEPXA4DPM/db/a_fefifo_vve.tdf               ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/rx_chan/dec_8b10b_free.tdf          ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/rx_chan/ctup10bit.vhd               ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/rx_chan/bitstbct.vhd                ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/rx_chan/wordstbct.vhd               ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/rx_chan/shr8b10bsclr.tdf            ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/rx_chan/free_8b10b_dec.vhd          ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/rx_chan/edges/pll_ct_16.tdf         ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/rx_chan/Rx_dpr_ctrl_01.tdf          ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/rx_chan/rx_dpr_wadr_cnt.tdf         ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/rx_chan/rx_packet_cnt.tdf           ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/DCOM_timer.tdf                      ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/tcal/tcal_delay_ct.tdf              ; Read ;
; c:/work_lbnl/icecubecvs/dom-fpga/common/comdpm/reboot_timer.tdf                    ; Read ;
+------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                ;
+---------------------------------------------------------------------------------------------
; Resource                      ; Usage                                                      ;
+-------------------------------+------------------------------------------------------------+
; Logic cells                   ; 5,582                                                      ;
; Total combinational functions ; 4648                                                       ;
; Total registers               ; 2854                                                       ;
; I/O pins                      ; 287                                                        ;
; Total memory bits             ; 27264                                                      ;
; Total PLLs                    ; 2                                                          ;
; Maximum fan-out node          ; pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 ;
; Maximum fan-out               ; 2893                                                       ;
; Total fan-out                 ; 24205                                                      ;
; Average fan-out               ; 4.07                                                       ;
+-------------------------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Name                                                                                                                                                                          ; Mode      ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------------+--------------+--------------+--------------+------+-----------------+
; atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content                                                                                 ; Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; none            ;
; atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content                                                                                 ; Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; none            ;
; dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|content ; Dual Port ; 64           ; 10           ; 64           ; 10           ; 640  ; none            ;
; flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content                                                                   ; Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; none            ;
; slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content                                                                   ; ROM       ; 128          ; 16           ; --           ; --           ; 2048 ; version_rom.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------------+--------------+--------------+--------------+------+-----------------+


+----------------------------------------------------------------+
; WYSIWYG Cells                                                  ;
+-----------------------------------------------------------------
; Statistic                                              ; Value ;
+--------------------------------------------------------+-------+
; Number of WYSIWYG cells                                ; 1149  ;
; Number of synthesis-generated cells                    ; 4433  ;
; Number of WYSIWYG LUTs                                 ; 1149  ;
; Number of synthesis-generated LUTs                     ; 3499  ;
; Number of WYSIWYG registers                            ; 568   ;
; Number of synthesis-generated registers                ; 2286  ;
; Number of cells with combinational logic only          ; 2728  ;
; Number of cells with registers only                    ; 934   ;
; Number of cells with combinational logic and registers ; 1920  ;
+--------------------------------------------------------+-------+


+----------------------------------------------+
; General Register Statistics                  ;
+-----------------------------------------------
; Statistic                            ; Value ;
+--------------------------------------+-------+
; Number of registers using SCLR       ; 253   ;
; Number of registers using SLOAD      ; 241   ;
; Number of registers using ACLR       ; 1362  ;
; Number of registers using ALOAD      ; 0     ;
; Number of registers using CLK_ENABLE ; 1655  ;
; Number of registers using OE         ; 0     ;
; Number of registers using PRESET     ; 0     ;
+--------------------------------------+-------+


+--------------------------------+
; Analysis & Synthesis Messages  ;
+--------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 18 07:19:33 2007
Info: Command: quartus_map --import_settings_files=on --export_settings_files=off simpletest -c simpletest
Info: Found 2 design units and 1 entities in source file ../common/CommonClock.vhd
    Info: Found design unit 1: CommonClock-CommonClock_arch
    Info: Found entity 1: CommonClock
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/tx_uart_shr10_sclr.tdf
    Info: Found entity 1: tx_uart_shr10_sclr
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/test_and_tresholds.tdf
    Info: Found entity 1: test_and_tresholds
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/mean_over_4_clks.tdf
    Info: Found entity 1: mean_over_4_clks
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/rec_delay.tdf
    Info: Found entity 1: rec_delay
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/edges/dc_adc_to_ser_2thr.tdf
    Info: Found entity 1: dc_adc_to_ser_2thr
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/rec_delay_ctdn.tdf
    Info: Found entity 1: rec_delay_ctdn
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/dac_levct_sld.tdf
    Info: Found entity 1: dac_levct_sld
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/dc_com_dac_ctrl_var_sig.tdf
    Info: Found entity 1: dc_com_dac_ctrl_var_sig
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/send_del_ctdn.tdf
    Info: Found entity 1: send_del_ctdn
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/send_delay.tdf
    Info: Found entity 1: send_delay
Info: Found 2 design units and 1 entities in source file ../../common/comDPM/ponres_ct.vhd
    Info: Found design unit 1: ponres_ct-SYN
    Info: Found entity 1: ponres_ct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/Rx_dpr_ctrl_PAR_ap.tdf
    Info: Found entity 1: Rx_dpr_ctrl_PAR_ap
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/wfm_ct.tdf
    Info: Found entity 1: wfm_ct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/DC_MRAP.tdf
    Info: Found entity 1: DC_MRAP
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/edges/HL_DSCR.tdf
    Info: Found entity 1: HL_DSCR
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/edges/dc_adc_to_ser.tdf
    Info: Found entity 1: dc_adc_to_ser
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/Tx_dpr_ctrl_PAR_ap.tdf
    Info: Found entity 1: Tx_dpr_ctrl_PAR_ap
Info: Found 2 design units and 1 entities in source file ../../common/comDPM/Tx_chan/dac_levct.vhd
    Info: Found design unit 1: dac_levct-SYN
    Info: Found entity 1: dac_levct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/dc_com_dac_ctrl.tdf
    Info: Found entity 1: dc_com_dac_ctrl
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/tx_uart_ct5.tdf
    Info: Found entity 1: tx_uart_ct5
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/tx_uart_ct4.tdf
    Info: Found entity 1: tx_uart_ct4
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/tx_uart_shr10.tdf
    Info: Found entity 1: tx_uart_shr10
Info: Found 2 design units and 1 entities in source file ../../common/comDPM/Tx_chan/my_or16b.vhd
    Info: Found design unit 1: my_or16b-SYN
    Info: Found entity 1: my_or16b
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/Rx_dpr_ctrl_ap.tdf
    Info: Found entity 1: Rx_dpr_ctrl_ap
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/dc_tcal_ct.tdf
    Info: Found entity 1: dc_tcal_ct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/and16b.tdf
    Info: Found entity 1: and16b
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/rx_packet_ct.tdf
    Info: Found entity 1: rx_packet_ct
Warning: Can't analyze file -- file C:/work_lbnl/IceCubeCVS/dom-fpga/common/comDPM/Rx_chan/rx_dpr_wadr_ct.tdf is missing
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/rx_dpr_adr_ct.tdf
    Info: Found entity 1: rx_dpr_adr_ct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/TCWF_64x10.tdf
    Info: Found entity 1: TCWF_64x10
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/TCAL_SAMPLES.tdf
    Info: Found entity 1: TCAL_SAMPLES
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/tcwf_af_ct.tdf
    Info: Found entity 1: tcwf_af_ct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/comp_10.tdf
    Info: Found entity 1: comp_10
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/DCTC_FWR.tdf
    Info: Found entity 1: DCTC_FWR
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/thr_add.tdf
    Info: Found entity 1: thr_add
Warning: Can't analyze file -- file C:/work_lbnl/IceCubeCVS/dom-fpga/common/comDPM/Tcal/dc_rapcal_lh.gdf is missing
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/DC_MREC.tdf
    Info: Found entity 1: DC_MREC
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/TCWF_FIFO_32x10.tdf
    Info: Found entity 1: TCWF_FIFO_32x10
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/crc_error_ct.tdf
    Info: Found entity 1: crc_error_ct
Warning: Entity name or12 conflicts with Quartus II primitive name
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/or12.tdf
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/or10.tdf
    Info: Found entity 1: or10
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/add10.tdf
    Info: Found entity 1: add10
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/add12.tdf
    Info: Found entity 1: add12
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/mux4x10.tdf
    Info: Found entity 1: mux4x10
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/ct3.tdf
    Info: Found entity 1: ct3
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/ctup4.tdf
    Info: Found entity 1: ctup4
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/dec2.tdf
    Info: Found entity 1: dec2
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/dec3.tdf
    Info: Found entity 1: dec3
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/mean_val.gdf
    Info: Found entity 1: mean_val
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/reset_ct4.tdf
    Info: Found entity 1: reset_ct4
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/edges/GET_DUDT.tdf
    Info: Found entity 1: GET_DUDT
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/edges/ctup4b.tdf
    Info: Found entity 1: ctup4b
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/edges/ctup5.tdf
    Info: Found entity 1: ctup5
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/edges/ctup3b.tdf
    Info: Found entity 1: ctup3b
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/edges/adc_to_ser_dudt.tdf
    Info: Found entity 1: adc_to_ser_dudt
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/UART/rxshr8.tdf
    Info: Found entity 1: rxshr8
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/UART/rxct5.tdf
    Info: Found entity 1: rxct5
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/UART/rxct8.tdf
    Info: Found entity 1: rxct8
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/UART/rxct4.tdf
    Info: Found entity 1: rxct4
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/UART/UA_RX_AP.tdf
    Info: Found entity 1: UA_RX_AP
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/UART/RX_UART_ap.bdf
    Info: Found entity 1: RX_UART_ap
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/tx_dpr_radr_ct.tdf
    Info: Found entity 1: tx_dpr_radr_ct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/DC_Rx_chan_ap.bdf
    Info: Found entity 1: DC_Rx_chan_ap
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/dac_rs_tab_rect_01.tdf
    Info: Found entity 1: dac_rs_tab_rect_01
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/ID_HDR_BYTE_0.tdf
    Info: Found entity 1: ID_HDR_BYTE_0
Warning: Symbolic name cmd_snd is used but not defined as a group -- attempted to use existing nodes
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/hdr_bytes_ap.tdf
    Info: Found entity 1: hdr_bytes_ap
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/Tx_dpr_ctrl_ap.tdf
    Info: Found entity 1: Tx_dpr_ctrl_ap
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/ID_HDR_BYTE_2.tdf
    Info: Found entity 1: ID_HDR_BYTE_2
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/tx_packet_ct.tdf
    Info: Found entity 1: tx_packet_ct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/or16b.tdf
    Info: Found entity 1: or16b
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/shift_ct.tdf
    Info: Found entity 1: shift_ct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/tx_plen_ct_ap.tdf
    Info: Found entity 1: tx_plen_ct_ap
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/shrg48pld.tdf
    Info: Found entity 1: shrg48pld
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/dc_hdr_bytes_ap.tdf
    Info: Found entity 1: dc_hdr_bytes_ap
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/dc_tx_mux.tdf
    Info: Found entity 1: dc_tx_mux
Info: Found 2 design units and 1 entities in source file ../../common/comDPM/crc_rx.vhd
    Info: Found design unit 1: crc_rx-crc_rx_arch
    Info: Found entity 1: crc_rx
Info: Found 2 design units and 1 entities in source file ../../common/comDPM/crc_tx.vhd
    Info: Found design unit 1: crc_tx-crc_tx_arch
    Info: Found entity 1: crc_tx
Info: Found 2 design units and 1 entities in source file ../../common/comDPM/crc32.vhd
    Info: Found design unit 1: crc32-crc32_arch
    Info: Found entity 1: crc32
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/DC_SNAP.tdf
    Info: Found entity 1: DC_SNAP
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/txct.tdf
    Info: Found entity 1: txct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/txbitct.tdf
    Info: Found entity 1: txbitct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/TX_UART.tdf
    Info: Found entity 1: TX_UART
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/txshr10.tdf
    Info: Found entity 1: txshr10
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/tx_uart_ap.bdf
    Info: Found entity 1: tx_uart_ap
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/test_signals.tdf
    Info: Found entity 1: test_signals
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/DCREV_DPR.tdf
    Info: Found entity 1: DCREV_DPR
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/DCOM_tcal_timer.tdf
    Info: Found entity 1: DCOM_tcal_timer
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/DC_Tx_chan_ap.bdf
    Info: Found entity 1: DC_Tx_chan_ap
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/DC_CTRAP.tdf
    Info: Found entity 1: DC_CTRAP
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/dcom_ap.bdf
    Info: Found entity 1: dcom_ap
Info: Found 2 design units and 1 entities in source file slaveregister.vhd
    Info: Found design unit 1: slaveregister-arch_slaveregister
    Info: Found entity 1: slaveregister
Info: Found 2 design units and 1 entities in source file ../common/LED2ATWDdelay.vhd
    Info: Found design unit 1: LED2ATWDdelay-arch_LED2ATWDdelay
    Info: Found entity 1: LED2ATWDdelay
Info: Found 2 design units and 1 entities in source file ../common/atwd_timestamp.vhd
    Info: Found design unit 1: atwd_timestamp-arch_atwd_timestamp
    Info: Found entity 1: atwd_timestamp
Info: Found 2 design units and 1 entities in source file ../common/atwd_ping_pong.vhd
    Info: Found design unit 1: atwd_ping_pong-arch_atwd_ping_pong
    Info: Found entity 1: atwd_ping_pong
Info: Found 2 design units and 1 entities in source file ../common/timer.vhd
    Info: Found design unit 1: timer-timer_arch
    Info: Found entity 1: timer
Info: Found 2 design units and 1 entities in source file ../common/ahb_slave.vhd
    Info: Found design unit 1: ahb_slave-ahb_slave_arch
    Info: Found entity 1: ahb_slave
Info: Found 2 design units and 1 entities in source file ../common/atwd.vhd
    Info: Found design unit 1: atwd-arch_atwd
    Info: Found entity 1: atwd
Info: Found 2 design units and 1 entities in source file ../common/atwd_control.vhd
    Info: Found design unit 1: atwd_control-arch_atwd_control
    Info: Found entity 1: atwd_control
Info: Found 2 design units and 1 entities in source file ../common/atwd_readout.vhd
    Info: Found design unit 1: atwd_readout-arch_atwd_readout
    Info: Found entity 1: atwd_readout
Info: Found 2 design units and 1 entities in source file ../common/atwd_trigger.vhd
    Info: Found design unit 1: atwd_trigger-arch_atwd_trigger
    Info: Found entity 1: atwd_trigger
Info: Found 2 design units and 1 entities in source file ../common/coinc.vhd
    Info: Found design unit 1: coinc-arch_coinc
    Info: Found entity 1: coinc
Info: Found 1 design units and 1 entities in source file ../common/com_adc_mem.v
    Info: Found entity 1: com_adc_mem
Info: Found 2 design units and 1 entities in source file ../common/com_ADC_RX.vhd
    Info: Found design unit 1: com_ADC_RC-arch_com_ADC_RC
    Info: Found entity 1: com_ADC_RC
Info: Found 2 design units and 1 entities in source file ../common/com_DAC_TX.vhd
    Info: Found design unit 1: com_DAC_TX-arch_com_DAC_TX
    Info: Found entity 1: com_DAC_TX
Info: Found 2 design units and 1 entities in source file ../common/fe_r2r.vhd
    Info: Found design unit 1: fe_r2r-arch_fe_r2r
    Info: Found entity 1: fe_r2r
Info: Found 2 design units and 1 entities in source file ../common/fe_testpulse.vhd
    Info: Found design unit 1: fe_testpulse-fe_test_pulsearch
    Info: Found entity 1: fe_testpulse
Info: Found 2 design units and 1 entities in source file ../common/flash_adc.vhd
    Info: Found design unit 1: flash_ADC-arch_flash_ADC
    Info: Found entity 1: flash_ADC
Info: Found 2 design units and 1 entities in source file ../common/flasher_board.vhd
    Info: Found design unit 1: flasher_board-flasher_board_arch
    Info: Found entity 1: flasher_board
Info: Found 2 design units and 1 entities in source file ../common/gray2bin.vhd
    Info: Found design unit 1: gray2bin-gray2bin
    Info: Found entity 1: gray2bin
Info: Found 2 design units and 1 entities in source file ../common/hit_counter.vhd
    Info: Found design unit 1: hit_counter-arch_hit_counter
    Info: Found entity 1: hit_counter
Info: Found 2 design units and 1 entities in source file ../common/hit_counter_ff.vhd
    Info: Found design unit 1: hit_counter_ff-arch_hit_counter_ff
    Info: Found entity 1: hit_counter_ff
Info: Found 2 design units and 1 entities in source file ../common/master_data_source.vhd
    Info: Found design unit 1: master_data_source-arch_master_data_source
    Info: Found entity 1: master_data_source
Info: Found 1 design units and 1 entities in source file ../common/pll2x.v
    Info: Found entity 1: pll2x
Info: Found 1 design units and 1 entities in source file ../common/pll4x.v
    Info: Found entity 1: pll4x
Info: Found 2 design units and 1 entities in source file ../common/r2r.vhd
    Info: Found design unit 1: r2r-arch_r2r
    Info: Found entity 1: r2r
Info: Found 2 design units and 1 entities in source file ../common/ROC.vhd
    Info: Found design unit 1: ROC-arch_ROC
    Info: Found entity 1: ROC
Info: Found 2 design units and 1 entities in source file ../common/rs486.vhd
    Info: Found design unit 1: rs486-arch_rs486
    Info: Found entity 1: rs486
Info: Found 2 design units and 1 entities in source file ../common/single_led.vhd
    Info: Found design unit 1: single_led-single_led_arch
    Info: Found entity 1: single_led
Info: Found 2 design units and 1 entities in source file ../common/ahb_master.vhd
    Info: Found design unit 1: ahb_master-ahb_ahb_master
    Info: Found entity 1: ahb_master
Info: Found 2 design units and 1 entities in source file simpletest.vhd
    Info: Found design unit 1: simpletest-simpletest_arch
    Info: Found entity 1: simpletest
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/dc_hdr_dec_ap.tdf
    Info: Found entity 1: dc_hdr_dec_ap
Warning: VHDL Signal Declaration warning at simpletest.vhd(226): ignored default value for signal dp0_portadataout
Warning: VHDL Signal Declaration warning at simpletest.vhd(249): ignored default value for signal response_0
Warning: VHDL Signal Declaration warning at simpletest.vhd(251): ignored default value for signal response_1
Warning: VHDL Signal Declaration warning at simpletest.vhd(253): ignored default value for signal response_2
Warning: VHDL Signal Declaration warning at simpletest.vhd(255): used explicit default value for signal response_3 because signal was never assigned a value
Warning: VHDL Signal Declaration warning at simpletest.vhd(257): ignored default value for signal response_4
Warning: VHDL Signal Declaration warning at simpletest.vhd(259): used explicit default value for signal response_5 because signal was never assigned a value
Warning: VHDL Signal Declaration warning at simpletest.vhd(268): used explicit default value for signal com_adc_rdata because signal was never assigned a value
Warning: VHDL Signal Declaration warning at simpletest.vhd(425): ignored default value for signal tx_dpr_radr
Warning: Tied undriven net rx_addr[31] at simpletest.vhd(423) to GND or VCC
Warning: Tied undriven net rx_addr[30] at simpletest.vhd(423) to GND or VCC
Warning: Tied undriven net rx_addr[29] at simpletest.vhd(423) to GND or VCC
Warning: Tied undriven net rx_addr[28] at simpletest.vhd(423) to GND or VCC
Warning: Tied undriven net rx_addr[27] at simpletest.vhd(423) to GND or VCC
Warning: Tied undriven net rx_addr[26] at simpletest.vhd(423) to GND or VCC
Warning: Tied undriven net rx_addr[25] at simpletest.vhd(423) to GND or VCC
Warning: Tied undriven net rx_addr[24] at simpletest.vhd(423) to GND or VCC
Warning: Tied undriven net rx_addr[23] at simpletest.vhd(423) to GND or VCC
Warning: Tied undriven net rx_addr[22] at simpletest.vhd(423) to GND or VCC
Warning: Tied undriven net rx_addr[21] at simpletest.vhd(423) to GND or VCC
Warning: Tied undriven net rx_addr[20] at simpletest.vhd(423) to GND or VCC
Warning: Tied undriven net rx_addr[19] at simpletest.vhd(423) to GND or VCC
Warning: Tied undriven net rx_addr[18] at simpletest.vhd(423) to GND or VCC
Warning: Tied undriven net rx_addr[17] at simpletest.vhd(423) to GND or VCC
Warning: Tied undriven net rx_addr[16] at simpletest.vhd(423) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[31] at simpletest.vhd(425) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[30] at simpletest.vhd(425) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[29] at simpletest.vhd(425) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[28] at simpletest.vhd(425) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[27] at simpletest.vhd(425) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[26] at simpletest.vhd(425) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[25] at simpletest.vhd(425) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[24] at simpletest.vhd(425) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[23] at simpletest.vhd(425) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[22] at simpletest.vhd(425) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[21] at simpletest.vhd(425) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[20] at simpletest.vhd(425) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[19] at simpletest.vhd(425) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[18] at simpletest.vhd(425) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[17] at simpletest.vhd(425) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[16] at simpletest.vhd(425) to GND or VCC
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/altclklock.tdf
    Info: Found entity 1: altclklock
Info: Using design file stripe.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: stripe
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/alt_exc_stripe.tdf
    Info: Found entity 1: alt_exc_stripe
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/alt_exc_upcore.tdf
    Info: Found entity 1: alt_exc_upcore
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/apex20ke_io_in.v
    Info: Found entity 1: apex20ke_io_in
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/apex20ke_io_bidir_od.v
    Info: Found entity 1: apex20ke_io_bidir_od
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/apex20ke_io_out.v
    Info: Found entity 1: apex20ke_io_out
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/apex20ke_io_bidir.v
    Info: Found entity 1: apex20ke_io_bidir
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/alt_exc_dpram.tdf
    Info: Found entity 1: alt_exc_dpram
Warning: VHDL Process Statement warning at ahb_master.vhd(104): signal address is in statement, but is not in sensitivity list
Info: VHDL Case Statement information at ahb_master.vhd(209): OTHERS choice is never selected
Warning: VHDL Process Statement warning at ahb_master.vhd(238): signal start_trans_reg is in statement, but is not in sensitivity list
Info: Using design file version_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: version_rom
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/lpm_rom.tdf
    Info: Found entity 1: lpm_rom
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/altrom.tdf
    Info: Found entity 1: altrom
Warning: VHDL Process Statement warning at flash_adc.vhd(86): signal enable_disc is in statement, but is not in sensitivity list
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/lpm_ram_dp.tdf
    Info: Found entity 1: lpm_ram_dp
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/altdpram.tdf
    Info: Found entity 1: altdpram
Info: VHDL Case Statement information at coinc.vhd(193): OTHERS choice is never selected
Warning: VHDL Process Statement warning at hit_counter_ff.vhd(111): signal onesperst is in statement, but is not in sensitivity list
Warning: VHDL Process Statement warning at hit_counter_ff.vhd(124): signal multisperst is in statement, but is not in sensitivity list
Warning: Pin clev_max not connected
Warning: Pin clev_min not connected
Warning: Pin com_thr not connected
Warning: Pin dac_max not connected
Warning: Pin rec_del not connected
Warning: Pin send_del not connected
Info: Using design file ../../common/comdpm/tx_chan/DC_Tx_chan_02.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DC_Tx_chan_02
Info: Using design file ../../common/comdpm/tx_chan/tx_par2ser_02.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: tx_par2ser_02
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/lpm_shiftreg.tdf
    Info: Found entity 1: lpm_shiftreg
Info: Using design file ../../common/comdpm/tx_chan/TXUART02.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: TXUART02
Info: Using design file ../../common/comdpm/tx_chan/tx_bit_length_ct.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: tx_bit_length_ct-SYN
    Info: Found entity 1: tx_bit_length_ct
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/alt_synch_counter.tdf
    Info: Found entity 1: alt_synch_counter
Info: Using design file ../../common/comdpm/tx_chan/tx_word_length_ct.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: tx_word_length_ct-SYN
    Info: Found entity 1: tx_word_length_ct
Info: Issued messaged during elaboration of megafunction dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|tx_word_length_ct:bit_ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter, which is child of megafunction dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|tx_word_length_ct:bit_ct|lpm_counter:lpm_counter_component
Info: Instantiated megafunction dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|tx_word_length_ct:bit_ct|lpm_counter:lpm_counter_component with the following parameter:
    Info: Parameter lpm_width = 4
    Info: Parameter lpm_type = LPM_COUNTER
    Info: Parameter lpm_direction = UP
    Info: Parameter lpm_modulus = 10
Warning: Variable or input pin not_borrow is defined but never used
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/lpm_constant.tdf
    Info: Found entity 1: lpm_constant
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/lpm_compare.tdf
    Info: Found entity 1: lpm_compare
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/comptree.tdf
    Info: Found entity 1: comptree
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/cmpchain.tdf
    Info: Found entity 1: cmpchain
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/altshift.tdf
    Info: Found entity 1: altshift
Info: Using design file ../../common/comdpm/tx_chan/free_8b10b_enc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: free_8b10b_enc-behavioral
    Info: Found entity 1: free_8b10b_enc
Info: Using design file ../../common/comdpm/tx_chan/DC_SN01.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DC_SN01
Warning: VHDL Signal Declaration warning at crc_tx.vhd(58): ignored default value for signal last_byte
Warning: VHDL Signal Declaration warning at crc_tx.vhd(59): ignored default value for signal loopcnt
Warning: VHDL Signal Declaration warning at crc_tx.vhd(60): ignored default value for signal srg
Warning: VHDL Signal Declaration warning at crc_tx.vhd(62): ignored default value for signal crc32_en
Warning: VHDL Signal Declaration warning at crc_tx.vhd(63): ignored default value for signal crc32_init
Warning: VHDL Signal Declaration warning at crc_tx.vhd(64): ignored default value for signal crc32_data
Warning: VHDL Signal Declaration warning at crc_tx.vhd(67): ignored default value for signal state
Info: VHDL Case Statement information at crc_tx.vhd(150): OTHERS choice is never selected
Warning: VHDL Signal Declaration warning at crc32.vhd(42): ignored default value for signal srg
Info: Using design file ../../common/comdpm/tx_chan/dc_tx_bytes_01.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dc_tx_bytes_01
Warning: Variable or input pin tx_dout15 is defined but never used
Info: Using design file ../../common/comdpm/tx_chan/send_del_ctup.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: send_del_ctup
Info: Using design file ../../common/comdpm/tx_chan/Tx_dpr_ctrl_01.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Tx_dpr_ctrl_01
Warning: Variable or input pin ctrl_rcvd is defined but never used
Info: Using design file ../../common/comdpm/tx_chan/tx_dpr_radr_cnt.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: tx_dpr_radr_cnt
Info: Using design file ../../common/comdpm/tx_chan/tx_packet_cnt.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: tx_packet_cnt
Info: Using design file ../../common/comdpm/DC_CTR05.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DC_CTR05
Info: Using design file ../../common/comdpm/rx_chan/DC_Rx_chan_01.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DC_Rx_chan_01
Warning: Pin HVD_RxENA is missing source
Warning: Pin reboot_now is missing source
Warning: Pin HVD_Rx not connected
Warning: Pin RST not connected
Warning: Primitive VCC of instance inst14 not used
Info: Using design file ../../common/comdpm/rx_chan/enc_arbiter.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: enc_arbiter
Info: Using design file ../../common/comdpm/rx_chan/FIND_ENC.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: FIND_ENC
Warning: VHDL Signal Declaration warning at crc_rx.vhd(56): ignored default value for signal loopcnt
Warning: VHDL Signal Declaration warning at crc_rx.vhd(57): ignored default value for signal srg
Warning: VHDL Signal Declaration warning at crc_rx.vhd(59): ignored default value for signal crc32_en
Warning: VHDL Signal Declaration warning at crc_rx.vhd(60): ignored default value for signal crc32_init
Warning: VHDL Signal Declaration warning at crc_rx.vhd(61): ignored default value for signal crc32_data
Warning: VHDL Signal Declaration warning at crc_rx.vhd(62): ignored default value for signal crc
Warning: VHDL Signal Declaration warning at crc_rx.vhd(65): ignored default value for signal state
Info: VHDL Case Statement information at crc_rx.vhd(100): OTHERS choice is never selected
Info: Using design file ../../common/comdpm/rx_chan/uart/RX_UART.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: RX_UART
Info: Using design file ../../common/comdpm/rx_chan/uart/UA_RX02.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: UA_RX02
Info: Issued messaged during elaboration of megafunction dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter, which is child of megafunction dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxct5:inst3|lpm_counter:lpm_counter_component
Info: Instantiated megafunction dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxct5:inst3|lpm_counter:lpm_counter_component with the following parameter:
    Info: Parameter LPM_TYPE = LPM_COUNTER
    Info: Parameter LPM_WIDTH = 5
    Info: Parameter LPM_DIRECTION = UP
    Info: Parameter LPM_MODULUS = 20
Warning: Variable or input pin not_borrow is defined but never used
Info: Using design file ../../common/comdpm/rx_chan/edges/dc_adc_to_sdat.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dc_adc_to_sdat
Warning: Variable or input pin pulse_sent is defined but never used
Info: Using design file ../../common/comdpm/rx_chan/edges/comp_signed_12bit.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: comp_signed_12bit
Info: Using design file ../../common/comdpm/rx_chan/rec_delay_ctup.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: rec_delay_ctup-SYN
    Info: Found entity 1: rec_delay_ctup
Info: Using design file ../../common/comdpm/rx_chan/data_and_ctrl_dec.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: data_and_ctrl_dec
Warning: Variable or input pin rec_ena is defined but never used
Warning: Variable or input pin data_rcvd is defined but never used
Info: Using design file ../../common/comdpm/tcal/dc_rapcal_lh.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dc_rapcal_lh
Info: Using design file ../../common/comdpm/tcal/const_47.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: const_47
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/scfifo.tdf
    Info: Found entity 1: scfifo
Info: Found 1 design units and 1 entities in source file db/scfifo_mcj.tdf
    Info: Found entity 1: scfifo_mcj
Info: Found 1 design units and 1 entities in source file db/a_dpfifo_4dj.tdf
    Info: Found entity 1: a_dpfifo_4dj
Info: Found 1 design units and 1 entities in source file db/a_fefifo_vve.tdf
    Info: Found entity 1: a_fefifo_vve
Info: Using design file ../../common/comdpm/rx_chan/dec_8b10b_free.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dec_8b10b_free
Info: Using design file ../../common/comdpm/rx_chan/ctup10bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: ctup10bit-SYN
    Info: Found entity 1: ctup10bit
Info: Using design file ../../common/comdpm/rx_chan/bitstbct.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: bitstbct-SYN
    Info: Found entity 1: bitstbct
Info: Issued messaged during elaboration of megafunction dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|bitstbct:bct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter, which is child of megafunction dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|bitstbct:bct|lpm_counter:lpm_counter_component
Info: Instantiated megafunction dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dec_8b10b_free:inst13|bitstbct:bct|lpm_counter:lpm_counter_component with the following parameter:
    Info: Parameter lpm_width = 4
    Info: Parameter lpm_type = LPM_COUNTER
    Info: Parameter lpm_direction = UP
    Info: Parameter lpm_modulus = 10
Warning: Variable or input pin not_borrow is defined but never used
Info: Using design file ../../common/comdpm/rx_chan/wordstbct.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: wordstbct-SYN
    Info: Found entity 1: wordstbct
Info: Using design file ../../common/comdpm/rx_chan/shr8b10bsclr.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: shr8b10bsclr
Info: Using design file ../../common/comdpm/rx_chan/free_8b10b_dec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: free_8b10b_dec-behavioral
    Info: Found entity 1: free_8b10b_dec
Info: Using design file ../../common/comdpm/rx_chan/edges/pll_ct_16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pll_ct_16
Info: Using design file ../../common/comdpm/rx_chan/Rx_dpr_ctrl_01.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Rx_dpr_ctrl_01
Info: Using design file ../../common/comdpm/rx_chan/rx_dpr_wadr_cnt.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: rx_dpr_wadr_cnt
Info: Using design file ../../common/comdpm/rx_chan/rx_packet_cnt.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: rx_packet_cnt
Info: Using design file ../../common/comdpm/DCOM_timer.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DCOM_timer
Info: Using design file ../../common/comdpm/tcal/tcal_delay_ct.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: tcal_delay_ct
Info: Using design file ../../common/comdpm/reboot_timer.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: reboot_timer
Warning: Variable or input pin stf_stb is defined but never used
Warning: Variable or input pin data_stb is defined but never used
Warning: Variable or input pin eof_stb is defined but never used
Warning: Variable or input pin comres_rcvd is defined but never used
Warning: Variable or input pin crc_zero is defined but never used
Warning: Variable or input pin hl_edge is defined but never used
Warning: Variable or input pin lh_edge is defined but never used
Warning: Variable or input pin sdat_8b10b is defined but never used
Warning: Reduced register master_data_source:inst_master_data_source|start_trans_local with stuck data_in port to stuck value GND
Info: Power-up level of register ahb_master:inst_ahb_master|slavehsize[1]~reg0 is not specified -- using unspecified power-up level
Warning: Reduced register ahb_master:inst_ahb_master|slavehsize[1]~reg0 with stuck data_in port to stuck value VCC
Warning: Reduced register ahb_master:inst_ahb_master|slavehsize[0]~reg0 with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register atwd_timestamp:inst_atwd_timestamp|atwd1_trigger_last merged to single register atwd1_trigger_delay
    Info: Duplicate register atwd_timestamp:inst_atwd_timestamp|atwd0_trigger_last merged to single register atwd0_trigger_delay
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|in[0][9] merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|inst10[9]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|in[0][8] merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|inst10[8]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|in[0][7] merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|inst10[7]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|in[0][6] merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|inst10[6]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|in[0][5] merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|inst10[5]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|in[0][4] merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|inst10[4]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|in[0][3] merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|inst10[3]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|in[0][2] merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|inst10[2]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|in[0][1] merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|inst10[1]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|in[0][0] merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|inst10[0]
    Info: Duplicate register flasher_board:flasher_board_inst|FL_Trigger_bar~reg0 merged to single register flasher_board:flasher_board_inst|FL_Trigger~reg0, power-up level changed
Warning: Reduced register ahb_slave:ahb_slave_inst|masterhresp[1]~reg0 with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|DCTC_FWR:inst7|RxTIME merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|DCTC_FWR:inst7|pulse_rcvd~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|shift_ct_aclr~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|crc_init~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|plen_sload~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|crc_init~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|TXUART02:uart|LOAD_BURST merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|TXUART02:uart|burst~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|TXUART02:uart|shr_sclr~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|TXUART02:uart|txidle~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|FIND_ENC:fenc_stm|ENC_8b10b_USED merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|FIND_ENC:fenc_stm|enc_8b10b~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|byte_ena1~reg merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|byte_ena0b~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_dpr_radr[0]~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|next_radr[0]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_dpr_radr[1]~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|next_radr[1]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_dpr_radr[2]~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|next_radr[2]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_dpr_radr[3]~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|next_radr[3]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_dpr_radr[4]~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|next_radr[4]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_dpr_radr[5]~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|next_radr[5]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_dpr_radr[6]~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|next_radr[6]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_dpr_radr[7]~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|next_radr[7]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_dpr_radr[8]~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|next_radr[8]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_dpr_radr[9]~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|next_radr[9]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_dpr_radr[10]~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|next_radr[10]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_dpr_radr[11]~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|next_radr[11]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_dpr_radr[12]~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|next_radr[12]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|FIND_ENC:fenc_stm|ENC_ASK_USED merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|FIND_ENC:fenc_stm|enc_ask~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|DCTC_FWR:inst7|rx_time_lat~reg merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|DCTC_FWR:inst7|EXP_EXTREM
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|seq1_byte~reg merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|cmd_ena~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|TXUART02:uart|enc_org_ena~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|TXUART02:uart|ENC_ORG
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_sload~reg merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_rapcal_lh:inst30|DCTC_FWR:inst7|LD_AF_CT
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|next_radr[13] merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_dpr_radr[13]~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|next_radr[14] merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_dpr_radr[14]~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|next_radr[15] merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|Tx_dpr_ctrl_01:inst1|tx_dpr_radr[15]~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|TXUART02:uart|ENCODE merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|TXUART02:uart|enc_ena~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|cmd_snd2~reg merged to single register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|cmd_snd1~reg
Info: Duplicate registers merged to single register
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[1] merged to single register ahb_master:inst_ahb_master|haddr[0]
Info: Inferred 11 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=48) from the following logic: CNT[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=48) from the following logic: timer:timer_inst|systime_cnt[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=32) from the following logic: ahb_master:inst_ahb_master|beat_count[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: fe_testpulse:inst_fe_testpulse|cnt[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=10) from the following logic: flash_ADC:inst_flash_ADC|MEM_write_addr[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: hit_counter:inst_hit_counter|oneSPEcnt_int[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: hit_counter:inst_hit_counter|multiSPEcnt_int[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: hit_counter_ff:inst_hit_counter_ff|oneSPEcnt_int[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: hit_counter_ff:inst_hit_counter_ff|multiSPEcnt_int[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: single_led:inst_single_led|cnt[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=33) from the following logic: flasher_board:flasher_board_inst|cnt[0]~0
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|crc_rx:inst20|state contains 3 states and 0 state bits
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg contains 19 states and 0 state bits
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg1 contains 5 states and 0 state bits
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg contains 13 states and 4 state bits
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_8b10b|state contains 3 states and 0 state bits
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_ask|state contains 3 states and 0 state bits
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg contains 22 states and 0 state bits
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg1 contains 2 states and 0 state bits
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|crc_tx:inst3|state contains 5 states and 0 state bits
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg contains 42 states and 0 state bits
Info: State machine |simpletest|fe_r2r:inst_fe_r2r|state contains 4 states and 0 state bits
Info: State machine |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state contains 7 states and 0 state bits
Info: State machine |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state contains 12 states and 0 state bits
Info: State machine |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state contains 7 states and 0 state bits
Info: State machine |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state contains 12 states and 0 state bits
Info: State machine |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state contains 4 states and 0 state bits
Info: State machine |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state contains 4 states and 0 state bits
Info: State machine |simpletest|coinc:inst_coinc|state contains 3 states and 0 state bits
Info: State machine |simpletest|coinc:inst_coinc|atwd_coinc contains 3 states and 0 state bits
Info: State machine |simpletest|ahb_master:inst_ahb_master|master_state contains 3 states and 0 state bits
Info: State machine |simpletest|ahb_slave:ahb_slave_inst|slave_state contains 5 states and 0 state bits
Info: State machine |simpletest|ROC:inst_ROC|RST_state contains 3 states and 0 state bits
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|crc_rx:inst20|state
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|crc_rx:inst20|state
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|crc_rx:inst20|state~22
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|crc_rx:inst20|state~21
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|crc_rx:inst20|state~20
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|crc_rx:inst20|state.idle uses code string 000
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|crc_rx:inst20|state.wait_byte uses code string 011
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|crc_rx:inst20|state.uart uses code string 101
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg
    Info: Completed encoding using 19 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~49
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~48
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~47
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~46
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~45
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~44
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~43
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~42
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~41
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~40
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~39
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~38
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~37
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~36
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~35
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~34
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~33
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~32
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~31
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|BYTE0 uses code string 0000000000000000000
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|BYTE1 uses code string 0000000000000000011
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|BYTE2 uses code string 0000000000000000101
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|BYTE3 uses code string 0000000000000001001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|CTRL_OK uses code string 0000000000000010001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|DATA_OK uses code string 0000000000000100001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|DATA_REJECTED uses code string 0000000000001000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|DCMD_SEQ1 uses code string 0000000000010000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|DPR_DAT_WR uses code string 0000000000100000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|EOF_WAIT uses code string 0000000001000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|FIRST_WADR uses code string 0000000010000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|FLAG_WT0 uses code string 0000000100000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|FLAG_WT1 uses code string 0000001000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|FLAG_WT2 uses code string 0000010000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|LEN0 uses code string 0000100000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|MTYPE_LEN1 uses code string 0001000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|PTYPE_SEQ0 uses code string 0010000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|START uses code string 0100000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|STF_WAIT uses code string 1000000000000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg1
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg1
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg1~34
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg1~33
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg1~32
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg1~31
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg1~30
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|CRC_ERR uses code string 00000
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|CTR_ERR uses code string 00011
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|CTR_MSG uses code string 00101
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|DAT_MSG uses code string 01001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|IDLE uses code string 10001
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg
    Info: Completed encoding using 13 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg~42
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg~41
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg~40
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg~39
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg~38
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg~37
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg~36
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg~35
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg~34
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg~33
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg~32
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg~31
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg~30
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|RXIDLE uses code string 0000000000000
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|DATA uses code string 0000000000011
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|DATWT uses code string 0000000000101
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|EOF uses code string 0000000001001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|ERROR uses code string 0000000010001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|LASTWT uses code string 0000000100001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|RXDAT uses code string 0000001000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|RXSTART uses code string 0000010000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|RXSTOP uses code string 0000100000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|SHFT0 uses code string 0001000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|SHFT1 uses code string 0010000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|STARTWT uses code string 0100000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|STF uses code string 1000000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_8b10b|state
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_8b10b|state
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_8b10b|state~22
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_8b10b|state~21
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_8b10b|state~20
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_8b10b|state.idle uses code string 000
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_8b10b|state.wait_byte uses code string 011
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_8b10b|state.uart uses code string 101
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_ask|state
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_ask|state
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_ask|state~22
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_ask|state~21
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_ask|state~20
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_ask|state.idle uses code string 000
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_ask|state.wait_byte uses code string 011
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|enc_arbiter:inst12|crc_rx:crc_ask|state.uart uses code string 101
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg
    Info: Completed encoding using 22 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~52
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~51
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~50
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~49
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~48
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~47
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~46
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~45
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~44
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~43
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~42
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~41
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~40
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~39
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~38
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~37
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~36
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~35
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~34
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~33
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~32
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~31
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|CLR_BUF uses code string 0000000000000000000000
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|CLR_TIMER_1 uses code string 0000000000000000000011
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|CLR_TIMER_2 uses code string 0000000000000000000101
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|CMD_WAIT uses code string 0000000000000000001001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|CRES_WAIT uses code string 0000000000000000010001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|DOM_REBOOT uses code string 0000000000000000100001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|DRBT_TIME_WT uses code string 0000000000000001000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|PON uses code string 0000000000000010000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|REC_PULSE uses code string 0000000000000100000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|REC_WT uses code string 0000000000001000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|SEND_WT_1 uses code string 0000000000010000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|SEND_WT_2 uses code string 0000000000100000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|SND_DAT uses code string 0000000001000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|SND_DRAND uses code string 0000000010000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|SND_DRBT uses code string 0000000100000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|SND_ID uses code string 0000001000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|SND_IDLE uses code string 0000010000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|SND_MRNB uses code string 0000100000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|SND_MRWB uses code string 0001000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|SND_PULSE uses code string 0010000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|SND_TC_DAT uses code string 0100000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|SYS_RESET uses code string 1000000000000000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg1
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg1
    Info: Completed encoding using 1 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg1~30
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|COM_OFF uses code string 0
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTR05:inst2|COM_ON uses code string 1
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|crc_tx:inst3|state
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|crc_tx:inst3|state
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|crc_tx:inst3|state~24
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|crc_tx:inst3|state~23
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|crc_tx:inst3|state~22
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|crc_tx:inst3|state~21
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|crc_tx:inst3|state~20
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|crc_tx:inst3|state.idle uses code string 00000
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|crc_tx:inst3|state.wait_byte uses code string 00011
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|crc_tx:inst3|state.uart uses code string 00101
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|crc_tx:inst3|state.do32zero uses code string 01001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|crc_tx:inst3|state.wait_init uses code string 10001
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg
    Info: Completed encoding using 42 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~72
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~71
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~70
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~69
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~68
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~67
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~66
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~65
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~64
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~63
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~62
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~61
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~60
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~59
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~58
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~57
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~56
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~55
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~54
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~53
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~52
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~51
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~50
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~49
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~48
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~47
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~46
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~45
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~44
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~43
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~42
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~41
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~40
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~39
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~38
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~37
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~36
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~35
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~34
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~33
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~32
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~31
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|BYT0 uses code string 000000000000000000000000000000000000000000
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|BYT00 uses code string 000000000000000000000000000000000000000011
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|BYT01 uses code string 000000000000000000000000000000000000000101
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|BYT1 uses code string 000000000000000000000000000000000000001001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|BYT2 uses code string 000000000000000000000000000000000000010001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|BYT3 uses code string 000000000000000000000000000000000000100001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|CRC0 uses code string 000000000000000000000000000000000001000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|CRC1 uses code string 000000000000000000000000000000000010000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|CRC2 uses code string 000000000000000000000000000000000100000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|CRC3 uses code string 000000000000000000000000000000001000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|CRC_WAIT uses code string 000000000000000000000000000000010000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|DCMD_SEQ1 uses code string 000000000000000000000000000000100000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|DPR_WT0 uses code string 000000000000000000000000000001000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|DPR_WT00 uses code string 000000000000000000000000000010000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|DPR_WT01 uses code string 000000000000000000000000000100000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|DPR_WT1 uses code string 000000000000000000000000001000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|DPR_WT02 uses code string 000000000000000000000000010000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|DPR_WT2 uses code string 000000000000000000000000100000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|EOF uses code string 000000000000000000000001000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|EOF_SENT uses code string 000000000000000000000010000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|EOF_WAIT uses code string 000000000000000000000100000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|FRD_CHK uses code string 000000000000000000001000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|ID_BYTE uses code string 000000000000000000010000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|ID_LOAD uses code string 000000000000000000100000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|ID_SHR8 uses code string 000000000000000001000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|LEN0 uses code string 000000000000000010000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|MTYPE_LEN1 uses code string 000000000000000100000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|PL_INC uses code string 000000000000001000000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|PTYPE_SEQ0 uses code string 000000000000010000000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|RADR_LOAD uses code string 000000000000100000000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|RXSHR8 uses code string 000000000001000000000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|SEND_IDLE uses code string 000000000010000000000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|STF_CTRL uses code string 000000000100000000000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|STF_DATA uses code string 000000001000000000000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|TC_RX_TIME uses code string 000000010000000000000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|TC_TX_TIME uses code string 000000100000000000000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|TCWF_CHK uses code string 000001000000000000000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|TCWFM_FRD uses code string 000010000000000000000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|TCWFM_H uses code string 000100000000000000000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|TCWFM_L uses code string 001000000000000000000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|TCWFM_WT uses code string 010000000000000000000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|TXSHR8 uses code string 100000000000000000000000000000000000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|fe_r2r:inst_fe_r2r|state
Info: Encoding result for state machine |simpletest|fe_r2r:inst_fe_r2r|state
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit fe_r2r:inst_fe_r2r|state~23
        Info: Encoded state bit fe_r2r:inst_fe_r2r|state~22
        Info: Encoded state bit fe_r2r:inst_fe_r2r|state~21
        Info: Encoded state bit fe_r2r:inst_fe_r2r|state~20
    Info: State |simpletest|fe_r2r:inst_fe_r2r|state.pup uses code string 0000
    Info: State |simpletest|fe_r2r:inst_fe_r2r|state.pdown uses code string 0011
    Info: State |simpletest|fe_r2r:inst_fe_r2r|state.nup uses code string 0101
    Info: State |simpletest|fe_r2r:inst_fe_r2r|state.ndown uses code string 1001
Info: Selected Auto state machine encoding method for state machine |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state
Info: Encoding result for state machine |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state
    Info: Completed encoding using 7 state bits
        Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~26
        Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~25
        Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~24
        Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~23
        Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~22
        Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~21
        Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~20
    Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.idle uses code string 0000000
    Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.readout_low uses code string 0000011
    Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.readout_high_read uses code string 0000101
    Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.readout_high uses code string 0001001
    Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.done uses code string 0010001
    Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.done_delay_1 uses code string 0100001
    Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.done_delay_2 uses code string 1000001
Info: Selected Auto state machine encoding method for state machine |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state
Info: Encoding result for state machine |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state
    Info: Completed encoding using 12 state bits
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~31
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~30
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~29
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~28
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~27
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~26
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~25
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~24
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~23
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~22
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~21
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~20
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.power_up_init1 uses code string 000000000000
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.digitize uses code string 000000000011
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.idle uses code string 000000000101
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.init_digitize uses code string 000000001001
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.next_channel uses code string 000000010001
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.atwdrecover uses code string 000000100001
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.power_up_init2 uses code string 000001000001
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.readout uses code string 000010000001
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.readout_end uses code string 000100000001
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.restart_atwd uses code string 001000000001
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.settle uses code string 010000000001
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.wait_trig_compl uses code string 100000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state
Info: Encoding result for state machine |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state
    Info: Completed encoding using 7 state bits
        Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~26
        Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~25
        Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~24
        Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~23
        Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~22
        Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~21
        Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~20
    Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.idle uses code string 0000000
    Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.readout_low uses code string 0000011
    Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.readout_high_read uses code string 0000101
    Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.readout_high uses code string 0001001
    Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.done uses code string 0010001
    Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.done_delay_1 uses code string 0100001
    Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.done_delay_2 uses code string 1000001
Info: Selected Auto state machine encoding method for state machine |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state
Info: Encoding result for state machine |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state
    Info: Completed encoding using 12 state bits
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~31
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~30
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~29
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~28
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~27
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~26
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~25
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~24
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~23
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~22
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~21
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~20
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.power_up_init1 uses code string 000000000000
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.digitize uses code string 000000000011
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.idle uses code string 000000000101
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.init_digitize uses code string 000000001001
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.next_channel uses code string 000000010001
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.atwdrecover uses code string 000000100001
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.power_up_init2 uses code string 000001000001
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.readout uses code string 000010000001
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.readout_end uses code string 000100000001
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.restart_atwd uses code string 001000000001
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.settle uses code string 010000000001
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.wait_trig_compl uses code string 100000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state
Info: Encoding result for state machine |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~23
        Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~22
        Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~21
        Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~20
    Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state.st_idle uses code string 0000
    Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state.st_enable uses code string 0011
    Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state.st_triggered uses code string 0101
    Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state.st_reset uses code string 1001
Info: Selected Auto state machine encoding method for state machine |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state
Info: Encoding result for state machine |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~23
        Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~22
        Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~21
        Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~20
    Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state.st_idle uses code string 0000
    Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state.st_enable uses code string 0011
    Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state.st_triggered uses code string 0101
    Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state.st_reset uses code string 1001
Info: Selected Auto state machine encoding method for state machine |simpletest|coinc:inst_coinc|state
Info: Encoding result for state machine |simpletest|coinc:inst_coinc|state
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit coinc:inst_coinc|state~22
        Info: Encoded state bit coinc:inst_coinc|state~21
        Info: Encoded state bit coinc:inst_coinc|state~20
    Info: State |simpletest|coinc:inst_coinc|state.idle uses code string 000
    Info: State |simpletest|coinc:inst_coinc|state.pos uses code string 011
    Info: State |simpletest|coinc:inst_coinc|state.neg uses code string 101
Info: Selected Auto state machine encoding method for state machine |simpletest|coinc:inst_coinc|atwd_coinc
Info: Encoding result for state machine |simpletest|coinc:inst_coinc|atwd_coinc
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit coinc:inst_coinc|atwd_coinc~12
        Info: Encoded state bit coinc:inst_coinc|atwd_coinc~11
        Info: Encoded state bit coinc:inst_coinc|atwd_coinc~10
    Info: State |simpletest|coinc:inst_coinc|atwd_coinc.idle uses code string 000
    Info: State |simpletest|coinc:inst_coinc|atwd_coinc.pos uses code string 011
    Info: State |simpletest|coinc:inst_coinc|atwd_coinc.neg uses code string 101
Info: Selected Auto state machine encoding method for state machine |simpletest|ahb_master:inst_ahb_master|master_state
Info: Encoding result for state machine |simpletest|ahb_master:inst_ahb_master|master_state
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit ahb_master:inst_ahb_master|master_state~22
        Info: Encoded state bit ahb_master:inst_ahb_master|master_state~21
        Info: Encoded state bit ahb_master:inst_ahb_master|master_state~20
    Info: State |simpletest|ahb_master:inst_ahb_master|master_state.address_phase uses code string 000
    Info: State |simpletest|ahb_master:inst_ahb_master|master_state.burst_phase uses code string 011
    Info: State |simpletest|ahb_master:inst_ahb_master|master_state.error_phase uses code string 101
Info: Selected Auto state machine encoding method for state machine |simpletest|ahb_slave:ahb_slave_inst|slave_state
Info: Encoding result for state machine |simpletest|ahb_slave:ahb_slave_inst|slave_state
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit ahb_slave:ahb_slave_inst|slave_state~24
        Info: Encoded state bit ahb_slave:ahb_slave_inst|slave_state~23
        Info: Encoded state bit ahb_slave:ahb_slave_inst|slave_state~22
        Info: Encoded state bit ahb_slave:ahb_slave_inst|slave_state~21
        Info: Encoded state bit ahb_slave:ahb_slave_inst|slave_state~20
    Info: State |simpletest|ahb_slave:ahb_slave_inst|slave_state.address_phase uses code string 00000
    Info: State |simpletest|ahb_slave:ahb_slave_inst|slave_state.data_phase uses code string 00011
    Info: State |simpletest|ahb_slave:ahb_slave_inst|slave_state.burst_phase uses code string 00101
    Info: State |simpletest|ahb_slave:ahb_slave_inst|slave_state.error_phase uses code string 01001
    Info: State |simpletest|ahb_slave:ahb_slave_inst|slave_state.read_wait uses code string 10001
Info: Selected Auto state machine encoding method for state machine |simpletest|ROC:inst_ROC|RST_state
Info: Encoding result for state machine |simpletest|ROC:inst_ROC|RST_state
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit ROC:inst_ROC|RST_state~12
        Info: Encoded state bit ROC:inst_ROC|RST_state~11
        Info: Encoded state bit ROC:inst_ROC|RST_state~10
    Info: State |simpletest|ROC:inst_ROC|RST_state.rst0 uses code string 000
    Info: State |simpletest|ROC:inst_ROC|RST_state.rst1 uses code string 011
    Info: State |simpletest|ROC:inst_ROC|RST_state.run uses code string 101
Warning: Converted TRI buffer to OR gate or removed OPNDRN
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[0] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[1] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[2] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[3] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[4] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[5] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[6] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[7] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[8] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[9] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[10] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[11] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[12] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[13] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[14] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[15] that feeds logic to an OR gate
Warning: Reduced register ahb_master:inst_ahb_master|master_state~21 with stuck data_in port to stuck value GND
Warning: Reduced register ahb_master:inst_ahb_master|slavehwrite~reg0 with stuck data_in port to stuck value GND
Warning: Reduced register ahb_master:inst_ahb_master|slavehtrans[0]~reg0 with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register atwd:atwd0|atwd_control:inst_atwd_control|state~20 merged to single register atwd:atwd1|atwd_control:inst_atwd_control|state~20
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~39 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|rx_we~reg
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[13] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[14] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[15] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[12] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[16] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[17] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[18] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[19] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[20] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[11] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[10] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[21] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[22] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[23] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[24] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[25] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[26] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[27] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[28] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[29] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[30] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[31] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[9] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[8] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[7] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[6] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[5] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[4] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[3] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[2] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register atwd:atwd1|atwd_control:inst_atwd_control|state~26 merged to single register atwd:atwd0|atwd_control:inst_atwd_control|state~26
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~41 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|rx_wadr_sload~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~60 merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|radr_sload~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg1~30 merged to single register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|com_avail~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~35 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|ctrl_rcvd~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~50 merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|msg_sent~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg~31 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|data_stb~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg~42 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|stf_stb~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~36 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|rx_pack_ctup~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg1~30 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|data_error~reg, power-up level changed
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|id_shr_ld~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~54
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|plen_ct_inc~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~58
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg~33 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|eof_stb~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg~40 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|shd~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~42 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|seqnr_upd~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|tcwf_rd_next~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~68
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg~34 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|err_stb~reg
    Info: Duplicate register atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~20 merged to single register atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~20
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Duplicate registers merged to single register
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~52 merged to single register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|COMM_RESET~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~52 merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|dpr_ren~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~36 merged to single register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|reboot_gnt~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|send_tcal~reg merged to single register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~51
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|send_id~reg merged to single register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~46
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|send_data~reg merged to single register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~43
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|tcal_prec~reg merged to single register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~39
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~50 merged to single register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|tcal_psnd~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|id_shr~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~55
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|rxtime_shr~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~61
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|txtime_shr~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~72
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|crc_last~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|DC_SN01:inst6|sreg~41
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|sreg~30 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|UA_RX02:inst7|ctclr~reg, power-up level changed
Warning: Reduced register ahb_master:inst_ahb_master|haddr[0] with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|TXUART02:uart|TXIDL merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_02:inst4|tx_par2ser_02:inst5|TXUART02:uart|txidle~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~46 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|msg_type_ena~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~31 merged to single register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|buf_res~reg, power-up level changed
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|seq0_byte~reg merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~47
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|cmd_ena~reg merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|DC_MRAP:inst10|sreg~38
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|rbt_timer_ena~reg merged to single register dcom_ap:dcom_ap_inst|DC_CTR05:inst2|sreg~37
Warning: TRI or OPNDRN buffers permanently disabled
    Warning: Node i593
    Warning: Node i592
    Warning: Node i700
Warning: Output pins are stuck at VCC or GND
    Warning: Pin FPGA_LOADED stuck at GND
    Warning: Pin COM_TX_SLEEP stuck at GND
    Warning: Pin HDV_RxENA stuck at GND
    Warning: Pin HDV_TxENA stuck at GND
    Warning: Pin HDV_IN stuck at GND
    Warning: Pin FLASH_AD_STBY stuck at GND
    Warning: Pin ATWD0VDD_SUP stuck at VCC
    Warning: Pin ATWD1VDD_SUP stuck at VCC
    Warning: Pin PDL_FPGA_D[7] stuck at GND
    Warning: Pin PDL_FPGA_D[5] stuck at GND
    Warning: Pin PDL_FPGA_D[4] stuck at VCC
    Warning: Pin PDL_FPGA_D[3] stuck at GND
    Warning: Pin PDL_FPGA_D[2] stuck at VCC
    Warning: Pin PDL_FPGA_D[1] stuck at GND
    Warning: Pin PDL_FPGA_D[0] stuck at VCC
    Warning: Pin PGM[15] stuck at VCC
    Warning: Pin PGM[14] stuck at GND
    Warning: Pin PGM[13] stuck at GND
    Warning: Pin PGM[12] stuck at VCC
    Warning: Pin PGM[9] stuck at GND
    Warning: Pin PGM[8] stuck at GND
    Warning: Pin PGM[7] stuck at GND
    Warning: Pin PGM[6] stuck at GND
    Warning: Pin PGM[5] stuck at GND
    Warning: Pin PGM[4] stuck at GND
Info: Converted 9 single input CARRY primitives to CARRY_SUM primitives
Info: Found the following redundant logic cells in design
    Info: Node dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|agb_out
    Info: Node dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|agb_out
Info: Found the following redundant logic cells in design
    Info: Logic cell stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0
    Info: Logic cell stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1
    Info: Logic cell dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|op_1~15
    Info: Logic cell dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|RX_UART:inst3|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
    Info: Logic cell dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|agb_out
    Info: Logic cell dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[4]|agb_out
    Info: Logic cell dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|agb_out
    Info: Logic cell dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_hl|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|agb_out
    Info: Logic cell dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[3]|agb_out
    Info: Logic cell dcom_ap:dcom_ap_inst|DC_Rx_chan_01:inst1|dc_adc_to_sdat:inst1|comp_signed_12bit:comps_lh|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|agb_out
Warning: Design contains 5 input pin(s) that do not drive logic
    Warning: No output dependent on input pin CLK3p
    Warning: No output dependent on input pin CLK4p
    Warning: No output dependent on input pin COM_AD_OTR
    Warning: No output dependent on input pin HDV_Rx
    Warning: No output dependent on input pin FLASH_NCO
Info: Implemented 5948 device resources after synthesis - the final resource count might be different
    Info: Implemented 70 input pins
    Info: Implemented 162 output pins
    Info: Implemented 55 bidirectional pins
    Info: Implemented 5582 logic cells
    Info: Implemented 74 RAM segments
    Info: Implemented 2 ClockLock PLLs
    Info: Implemented 2 dual-port RAM elements in Excalibur device
    Info: Implemented 1 microprocessor core elements in Excalibur device
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 153 warnings
    Info: Processing ended: Wed Apr 18 07:22:24 2007
    Info: Elapsed time: 00:02:51


