Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat Jan  3 22:41:05 2026
| Host         : Cookie running 64-bit Linux Mint 22.2
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Digital_LED_0/data_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.817        0.000                      0                85527        0.032        0.000                      0                85527        3.000        0.000                       0                 10307  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 10.000}     20.000          50.000          
  clkfbout_cpuclk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     2  
  clk_out1_cpuclk        2.817        0.000                      0                85455        0.032        0.000                      0                85455        8.750        0.000                       0                 10302  
  clkfbout_cpuclk                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_cpuclk    clk_out1_cpuclk         15.141        0.000                      0                   72        0.562        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   Clkgen/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        2.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.817ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 1.123ns (16.044%)  route 5.876ns (83.956%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.007ns = ( 18.007 - 10.000 ) 
    Source Clock Delay      (SCD):    8.683ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.792     8.683    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X49Y29         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDCE (Prop_fdce_C_Q)         0.456     9.139 r  Core_cpu/U_IF_ID/ID_inst_reg[21]/Q
                         net (fo=262, routed)         4.299    13.438    Core_cpu/RF_0/Q[6]
    SLICE_X57Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.562 r  Core_cpu/RF_0/rD2[22]_i_13/O
                         net (fo=1, routed)           0.000    13.562    Core_cpu/RF_0/rD2[22]_i_13_n_0
    SLICE_X57Y43         MUXF7 (Prop_muxf7_I1_O)      0.245    13.807 r  Core_cpu/RF_0/rD2_reg[22]_i_5/O
                         net (fo=1, routed)           1.578    15.385    Core_cpu/RF_0/rD2_reg[22]_i_5_n_0
    SLICE_X57Y34         LUT6 (Prop_lut6_I5_O)        0.298    15.683 r  Core_cpu/RF_0/rD2[22]_i_1/O
                         net (fo=1, routed)           0.000    15.683    Core_cpu/RF_0/rD2[22]_i_1_n_0
    SLICE_X57Y34         FDRE                                         r  Core_cpu/RF_0/rD2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.661    18.007    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X57Y34         FDRE                                         r  Core_cpu/RF_0/rD2_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.568    
                         clock uncertainty           -0.103    18.466    
    SLICE_X57Y34         FDRE (Setup_fdre_C_D)        0.034    18.500    Core_cpu/RF_0/rD2_reg[22]
  -------------------------------------------------------------------
                         required time                         18.500    
                         arrival time                         -15.683    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 1.096ns (15.930%)  route 5.784ns (84.070%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.025ns = ( 18.025 - 10.000 ) 
    Source Clock Delay      (SCD):    8.678ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.787     8.678    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X52Y32         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.456     9.134 r  Core_cpu/U_IF_ID/ID_inst_reg[16]/Q
                         net (fo=261, routed)         4.911    14.046    Core_cpu/RF_0/Q[1]
    SLICE_X27Y38         LUT6 (Prop_lut6_I2_O)        0.124    14.170 r  Core_cpu/RF_0/rD1[9]_i_11/O
                         net (fo=1, routed)           0.000    14.170    Core_cpu/RF_0/rD1[9]_i_11_n_0
    SLICE_X27Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    14.387 r  Core_cpu/RF_0/rD1_reg[9]_i_4/O
                         net (fo=1, routed)           0.873    15.260    Core_cpu/RF_0/rD1_reg[9]_i_4_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I3_O)        0.299    15.559 r  Core_cpu/RF_0/rD1[9]_i_1/O
                         net (fo=1, routed)           0.000    15.559    Core_cpu/RF_0/rf[9]
    SLICE_X29Y36         FDRE                                         r  Core_cpu/RF_0/rD1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.679    18.025    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X29Y36         FDRE                                         r  Core_cpu/RF_0/rD1_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.586    
                         clock uncertainty           -0.103    18.484    
    SLICE_X29Y36         FDRE (Setup_fdre_C_D)        0.032    18.516    Core_cpu/RF_0/rD1_reg[9]
  -------------------------------------------------------------------
                         required time                         18.516    
                         arrival time                         -15.559    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             3.032ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 1.091ns (16.022%)  route 5.718ns (83.978%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.029ns = ( 18.029 - 10.000 ) 
    Source Clock Delay      (SCD):    8.678ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.787     8.678    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X52Y32         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.456     9.134 r  Core_cpu/U_IF_ID/ID_inst_reg[16]/Q
                         net (fo=261, routed)         4.879    14.013    Core_cpu/RF_0/Q[1]
    SLICE_X26Y42         LUT5 (Prop_lut5_I2_O)        0.124    14.137 r  Core_cpu/RF_0/rD1[14]_i_12/O
                         net (fo=1, routed)           0.000    14.137    Core_cpu/RF_0/rD1[14]_i_12_n_0
    SLICE_X26Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    14.349 r  Core_cpu/RF_0/rD1_reg[14]_i_5/O
                         net (fo=1, routed)           0.840    15.189    Core_cpu/RF_0/rD1_reg[14]_i_5_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I5_O)        0.299    15.488 r  Core_cpu/RF_0/rD1[14]_i_1/O
                         net (fo=1, routed)           0.000    15.488    Core_cpu/RF_0/rf[14]
    SLICE_X25Y39         FDRE                                         r  Core_cpu/RF_0/rD1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.683    18.029    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X25Y39         FDRE                                         r  Core_cpu/RF_0/rD1_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.590    
                         clock uncertainty           -0.103    18.488    
    SLICE_X25Y39         FDRE (Setup_fdre_C_D)        0.032    18.520    Core_cpu/RF_0/rD1_reg[14]
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                         -15.488    
  -------------------------------------------------------------------
                         slack                                  3.032    

Slack (MET) :             3.121ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 1.096ns (16.293%)  route 5.631ns (83.707%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.029ns = ( 18.029 - 10.000 ) 
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.783     8.674    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X55Y29         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.456     9.130 r  Core_cpu/U_IF_ID/ID_inst_reg[15]/Q
                         net (fo=261, routed)         4.819    13.949    Core_cpu/RF_0/Q[0]
    SLICE_X24Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.073 r  Core_cpu/RF_0/rD1[24]_i_7/O
                         net (fo=1, routed)           0.000    14.073    Core_cpu/RF_0/rD1[24]_i_7_n_0
    SLICE_X24Y41         MUXF7 (Prop_muxf7_I1_O)      0.217    14.290 r  Core_cpu/RF_0/rD1_reg[24]_i_2/O
                         net (fo=1, routed)           0.812    15.102    Core_cpu/RF_0/rD1_reg[24]_i_2_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    15.401 r  Core_cpu/RF_0/rD1[24]_i_1/O
                         net (fo=1, routed)           0.000    15.401    Core_cpu/RF_0/rf[24]
    SLICE_X25Y39         FDRE                                         r  Core_cpu/RF_0/rD1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.683    18.029    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X25Y39         FDRE                                         r  Core_cpu/RF_0/rD1_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.590    
                         clock uncertainty           -0.103    18.488    
    SLICE_X25Y39         FDRE (Setup_fdre_C_D)        0.034    18.522    Core_cpu/RF_0/rD1_reg[24]
  -------------------------------------------------------------------
                         required time                         18.522    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 1.091ns (16.062%)  route 5.701ns (83.938%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.066ns = ( 18.066 - 10.000 ) 
    Source Clock Delay      (SCD):    8.678ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.787     8.678    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X52Y32         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.456     9.134 r  Core_cpu/U_IF_ID/ID_inst_reg[16]/Q
                         net (fo=261, routed)         4.730    13.864    Core_cpu/RF_0/Q[1]
    SLICE_X79Y38         LUT6 (Prop_lut6_I2_O)        0.124    13.988 r  Core_cpu/RF_0/rD1[28]_i_10/O
                         net (fo=1, routed)           0.000    13.988    Core_cpu/RF_0/rD1[28]_i_10_n_0
    SLICE_X79Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    14.200 r  Core_cpu/RF_0/rD1_reg[28]_i_4/O
                         net (fo=1, routed)           0.972    15.172    Core_cpu/RF_0/rD1_reg[28]_i_4_n_0
    SLICE_X75Y38         LUT6 (Prop_lut6_I3_O)        0.299    15.471 r  Core_cpu/RF_0/rD1[28]_i_1/O
                         net (fo=1, routed)           0.000    15.471    Core_cpu/RF_0/rf[28]
    SLICE_X75Y38         FDRE                                         r  Core_cpu/RF_0/rD1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.720    18.066    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X75Y38         FDRE                                         r  Core_cpu/RF_0/rD1_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.633    18.699    
                         clock uncertainty           -0.103    18.597    
    SLICE_X75Y38         FDRE (Setup_fdre_C_D)        0.034    18.631    Core_cpu/RF_0/rD1_reg[28]
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                         -15.471    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 1.096ns (16.725%)  route 5.457ns (83.275%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.024ns = ( 18.024 - 10.000 ) 
    Source Clock Delay      (SCD):    8.674ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.783     8.674    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X55Y29         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.456     9.130 r  Core_cpu/U_IF_ID/ID_inst_reg[15]/Q
                         net (fo=261, routed)         4.495    13.625    Core_cpu/RF_0/Q[0]
    SLICE_X27Y36         LUT6 (Prop_lut6_I4_O)        0.124    13.749 r  Core_cpu/RF_0/rD1[8]_i_7/O
                         net (fo=1, routed)           0.000    13.749    Core_cpu/RF_0/rD1[8]_i_7_n_0
    SLICE_X27Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    13.966 r  Core_cpu/RF_0/rD1_reg[8]_i_2/O
                         net (fo=1, routed)           0.962    14.928    Core_cpu/RF_0/rD1_reg[8]_i_2_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I0_O)        0.299    15.227 r  Core_cpu/RF_0/rD1[8]_i_1/O
                         net (fo=1, routed)           0.000    15.227    Core_cpu/RF_0/rf[8]
    SLICE_X26Y33         FDRE                                         r  Core_cpu/RF_0/rD1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.678    18.024    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X26Y33         FDRE                                         r  Core_cpu/RF_0/rD1_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.585    
                         clock uncertainty           -0.103    18.483    
    SLICE_X26Y33         FDRE (Setup_fdre_C_D)        0.034    18.517    Core_cpu/RF_0/rD1_reg[8]
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                         -15.227    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.328ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD1_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 1.031ns (15.841%)  route 5.478ns (84.159%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.024ns = ( 18.024 - 10.000 ) 
    Source Clock Delay      (SCD):    8.678ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.787     8.678    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X52Y32         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.456     9.134 r  Core_cpu/U_IF_ID/ID_inst_reg[17]/Q
                         net (fo=133, routed)         4.684    13.818    Core_cpu/RF_0/Q[2]
    SLICE_X24Y33         MUXF7 (Prop_muxf7_S_O)       0.276    14.094 r  Core_cpu/RF_0/rD1_reg[4]_i_4/O
                         net (fo=1, routed)           0.794    14.888    Core_cpu/RF_0/rD1_reg[4]_i_4_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I3_O)        0.299    15.187 r  Core_cpu/RF_0/rD1[4]_i_1/O
                         net (fo=1, routed)           0.000    15.187    Core_cpu/RF_0/rf[4]
    SLICE_X26Y33         FDRE                                         r  Core_cpu/RF_0/rD1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.678    18.024    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X26Y33         FDRE                                         r  Core_cpu/RF_0/rD1_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.585    
                         clock uncertainty           -0.103    18.483    
    SLICE_X26Y33         FDRE (Setup_fdre_C_D)        0.032    18.515    Core_cpu/RF_0/rD1_reg[4]
  -------------------------------------------------------------------
                         required time                         18.515    
                         arrival time                         -15.187    
  -------------------------------------------------------------------
                         slack                                  3.328    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 1.050ns (16.268%)  route 5.404ns (83.732%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.013ns = ( 18.013 - 10.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.791     8.682    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X52Y35         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDCE (Prop_fdce_C_Q)         0.456     9.138 r  Core_cpu/U_IF_ID/ID_inst_reg[22]/Q
                         net (fo=134, routed)         4.589    13.728    Core_cpu/RF_0/Q[7]
    SLICE_X75Y33         MUXF7 (Prop_muxf7_S_O)       0.296    14.024 r  Core_cpu/RF_0/rD2_reg[26]_i_5/O
                         net (fo=1, routed)           0.815    14.839    Core_cpu/RF_0/rD2_reg[26]_i_5_n_0
    SLICE_X71Y33         LUT6 (Prop_lut6_I5_O)        0.298    15.137 r  Core_cpu/RF_0/rD2[26]_i_1/O
                         net (fo=1, routed)           0.000    15.137    Core_cpu/RF_0/rD2[26]_i_1_n_0
    SLICE_X71Y33         FDRE                                         r  Core_cpu/RF_0/rD2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.667    18.013    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X71Y33         FDRE                                         r  Core_cpu/RF_0/rD2_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.633    18.646    
                         clock uncertainty           -0.103    18.544    
    SLICE_X71Y33         FDRE (Setup_fdre_C_D)        0.034    18.578    Core_cpu/RF_0/rD2_reg[26]
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -15.137    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 1.123ns (17.655%)  route 5.238ns (82.345%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.029ns = ( 18.029 - 10.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.791     8.682    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X52Y35         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDCE (Prop_fdce_C_Q)         0.456     9.138 r  Core_cpu/U_IF_ID/ID_inst_reg[20]/Q
                         net (fo=263, routed)         4.419    13.557    Core_cpu/RF_0/Q[5]
    SLICE_X24Y41         LUT6 (Prop_lut6_I4_O)        0.124    13.681 r  Core_cpu/RF_0/rD2[24]_i_7/O
                         net (fo=1, routed)           0.000    13.681    Core_cpu/RF_0/rD2[24]_i_7_n_0
    SLICE_X24Y41         MUXF7 (Prop_muxf7_I1_O)      0.245    13.926 r  Core_cpu/RF_0/rD2_reg[24]_i_2/O
                         net (fo=1, routed)           0.819    14.745    Core_cpu/RF_0/rD2_reg[24]_i_2_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.298    15.043 r  Core_cpu/RF_0/rD2[24]_i_1/O
                         net (fo=1, routed)           0.000    15.043    Core_cpu/RF_0/rD2[24]_i_1_n_0
    SLICE_X25Y39         FDRE                                         r  Core_cpu/RF_0/rD2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.683    18.029    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X25Y39         FDRE                                         r  Core_cpu/RF_0/rD2_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.590    
                         clock uncertainty           -0.103    18.488    
    SLICE_X25Y39         FDRE (Setup_fdre_C_D)        0.035    18.523    Core_cpu/RF_0/rD2_reg[24]
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -15.043    
  -------------------------------------------------------------------
                         slack                                  3.480    

Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 Core_cpu/U_IF_ID/ID_inst_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/RF_0/rD2_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpuclk fall@10.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 1.096ns (17.356%)  route 5.219ns (82.644%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.025ns = ( 18.025 - 10.000 ) 
    Source Clock Delay      (SCD):    8.682ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.791     8.682    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X52Y35         FDCE                                         r  Core_cpu/U_IF_ID/ID_inst_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDCE (Prop_fdce_C_Q)         0.456     9.138 r  Core_cpu/U_IF_ID/ID_inst_reg[20]/Q
                         net (fo=263, routed)         4.113    13.251    Core_cpu/RF_0/Q[5]
    SLICE_X26Y38         LUT6 (Prop_lut6_I4_O)        0.124    13.375 r  Core_cpu/RF_0/rD2[9]_i_11/O
                         net (fo=1, routed)           0.000    13.375    Core_cpu/RF_0/rD2[9]_i_11_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I1_O)      0.217    13.592 r  Core_cpu/RF_0/rD2_reg[9]_i_4/O
                         net (fo=1, routed)           1.106    14.698    Core_cpu/RF_0/rD2_reg[9]_i_4_n_0
    SLICE_X29Y36         LUT6 (Prop_lut6_I3_O)        0.299    14.997 r  Core_cpu/RF_0/rD2[9]_i_1/O
                         net (fo=1, routed)           0.000    14.997    Core_cpu/RF_0/rD2[9]_i_1_n_0
    SLICE_X29Y36         FDRE                                         r  Core_cpu/RF_0/rD2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    15.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    11.467 f  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    13.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.476 f  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    15.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.617 f  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    16.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.346 f  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.679    18.025    Core_cpu/RF_0/cpu_clk_BUFG
    SLICE_X29Y36         FDRE                                         r  Core_cpu/RF_0/rD2_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.561    18.586    
                         clock uncertainty           -0.103    18.484    
    SLICE_X29Y36         FDRE (Setup_fdre_C_D)        0.034    18.518    Core_cpu/RF_0/rD2_reg[9]
  -------------------------------------------------------------------
                         required time                         18.518    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                  3.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_EX_MEM/MEM_rD2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.968%)  route 0.230ns (62.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.624ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.624     2.734    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X53Y35         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141     2.875 r  Core_cpu/U_ID_EX/EX_rD2_reg[6]/Q
                         net (fo=7, routed)           0.230     3.105    Core_cpu/U_EX_MEM/EX_rD2[6]
    SLICE_X48Y36         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.900     3.624    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X48Y36         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[6]/C
                         clock pessimism             -0.623     3.001    
    SLICE_X48Y36         FDCE (Hold_fdce_C_D)         0.072     3.073    Core_cpu/U_EX_MEM/MEM_rD2_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_EX_MEM/MEM_rD2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.277%)  route 0.248ns (63.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.622ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.622     2.732    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X53Y32         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDCE (Prop_fdce_C_Q)         0.141     2.873 r  Core_cpu/U_ID_EX/EX_rD2_reg[10]/Q
                         net (fo=7, routed)           0.248     3.121    Core_cpu/U_EX_MEM/EX_rD2[10]
    SLICE_X48Y33         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.898     3.622    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X48Y33         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[10]/C
                         clock pessimism             -0.623     2.999    
    SLICE_X48Y33         FDCE (Hold_fdce_C_D)         0.066     3.065    Core_cpu/U_EX_MEM/MEM_rD2_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.065    
                         arrival time                           3.121    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_EX_MEM/MEM_rD2_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.665%)  route 0.254ns (64.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.625ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.625     2.735    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X53Y37         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDCE (Prop_fdce_C_Q)         0.141     2.876 r  Core_cpu/U_ID_EX/EX_rD2_reg[19]/Q
                         net (fo=4, routed)           0.254     3.130    Core_cpu/U_EX_MEM/EX_rD2[19]
    SLICE_X48Y37         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.901     3.625    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X48Y37         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[19]/C
                         clock pessimism             -0.623     3.002    
    SLICE_X48Y37         FDCE (Hold_fdce_C_D)         0.070     3.072    Core_cpu/U_EX_MEM/MEM_rD2_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_EX_MEM/MEM_rD2_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.360%)  route 0.258ns (64.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.627     2.737    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X53Y41         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.141     2.878 r  Core_cpu/U_ID_EX/EX_rD2_reg[22]/Q
                         net (fo=7, routed)           0.258     3.136    Core_cpu/U_EX_MEM/EX_rD2[22]
    SLICE_X43Y41         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.906     3.630    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X43Y41         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[22]/C
                         clock pessimism             -0.623     3.007    
    SLICE_X43Y41         FDCE (Hold_fdce_C_D)         0.070     3.077    Core_cpu/U_EX_MEM/MEM_rD2_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.136    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_EX_MEM/MEM_rD2_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.174%)  route 0.272ns (65.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.627     2.737    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X52Y40         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDCE (Prop_fdce_C_Q)         0.141     2.878 r  Core_cpu/U_ID_EX/EX_rD2_reg[26]/Q
                         net (fo=6, routed)           0.272     3.150    Core_cpu/U_EX_MEM/EX_rD2[26]
    SLICE_X44Y42         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.906     3.630    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X44Y42         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[26]/C
                         clock pessimism             -0.623     3.007    
    SLICE_X44Y42         FDCE (Hold_fdce_C_D)         0.075     3.082    Core_cpu/U_EX_MEM/MEM_rD2_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.082    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_pc4_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_MEM_WB/WB_pc4_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.693%)  route 0.254ns (64.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.617ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.625     2.735    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X49Y33         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_pc4_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDCE (Prop_fdce_C_Q)         0.141     2.876 r  Core_cpu/U_EX_MEM/MEM_pc4_reg[21]/Q
                         net (fo=3, routed)           0.254     3.130    Core_cpu/U_MEM_WB/MEM_pc4_reg[31][21]
    SLICE_X53Y31         FDCE                                         r  Core_cpu/U_MEM_WB/WB_pc4_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.893     3.617    Core_cpu/U_MEM_WB/cpu_clk_BUFG
    SLICE_X53Y31         FDCE                                         r  Core_cpu/U_MEM_WB/WB_pc4_reg[21]/C
                         clock pessimism             -0.623     2.994    
    SLICE_X53Y31         FDCE (Hold_fdce_C_D)         0.066     3.060    Core_cpu/U_MEM_WB/WB_pc4_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.060    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Core_cpu/U_ID_EX/EX_ext_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_EX_MEM/MEM_ext_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.685%)  route 0.243ns (63.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.624ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.629     2.739    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X47Y40         FDCE                                         r  Core_cpu/U_ID_EX/EX_ext_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDCE (Prop_fdce_C_Q)         0.141     2.880 r  Core_cpu/U_ID_EX/EX_ext_reg[20]/Q
                         net (fo=10, routed)          0.243     3.123    Core_cpu/U_EX_MEM/EX_ext[20]
    SLICE_X53Y39         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_ext_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.900     3.624    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X53Y39         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_ext_reg[20]/C
                         clock pessimism             -0.623     3.001    
    SLICE_X53Y39         FDCE (Hold_fdce_C_D)         0.047     3.048    Core_cpu/U_EX_MEM/MEM_ext_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.048    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Core_cpu/U_EX_MEM/MEM_alu_c_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_MEM_WB/WB_alu_c_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.235%)  route 0.271ns (65.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.626ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.629     2.739    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X48Y40         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDCE (Prop_fdce_C_Q)         0.141     2.880 r  Core_cpu/U_EX_MEM/MEM_alu_c_reg[27]/Q
                         net (fo=7, routed)           0.271     3.151    Core_cpu/U_MEM_WB/MEM_alu_c_reg[31][27]
    SLICE_X57Y41         FDCE                                         r  Core_cpu/U_MEM_WB/WB_alu_c_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.902     3.626    Core_cpu/U_MEM_WB/cpu_clk_BUFG
    SLICE_X57Y41         FDCE                                         r  Core_cpu/U_MEM_WB/WB_alu_c_reg[27]/C
                         clock pessimism             -0.623     3.003    
    SLICE_X57Y41         FDCE (Hold_fdce_C_D)         0.070     3.073    Core_cpu/U_MEM_WB/WB_alu_c_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Core_cpu/U_ID_EX/EX_rD2_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_EX_MEM/MEM_rD2_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.076%)  route 0.285ns (66.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.624     2.734    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X53Y34         FDCE                                         r  Core_cpu/U_ID_EX/EX_rD2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDCE (Prop_fdce_C_Q)         0.141     2.875 r  Core_cpu/U_ID_EX/EX_rD2_reg[21]/Q
                         net (fo=4, routed)           0.285     3.160    Core_cpu/U_EX_MEM/EX_rD2[21]
    SLICE_X45Y38         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.905     3.629    Core_cpu/U_EX_MEM/cpu_clk_BUFG
    SLICE_X45Y38         FDCE                                         r  Core_cpu/U_EX_MEM/MEM_rD2_reg[21]/C
                         clock pessimism             -0.623     3.006    
    SLICE_X45Y38         FDCE (Hold_fdce_C_D)         0.075     3.081    Core_cpu/U_EX_MEM/MEM_rD2_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.081    
                         arrival time                           3.160    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Core_cpu/U_IF_ID/ID_pc4_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Core_cpu/U_ID_EX/EX_pc4_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.230ns (48.557%)  route 0.244ns (51.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.621     2.731    Core_cpu/U_IF_ID/cpu_clk_BUFG
    SLICE_X51Y30         FDCE                                         r  Core_cpu/U_IF_ID/ID_pc4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDCE (Prop_fdce_C_Q)         0.128     2.859 r  Core_cpu/U_IF_ID/ID_pc4_reg[11]/Q
                         net (fo=1, routed)           0.244     3.103    Core_cpu/U_ID_EX/ID_pc4_reg[31][11]
    SLICE_X53Y32         LUT3 (Prop_lut3_I1_O)        0.102     3.205 r  Core_cpu/U_ID_EX/EX_pc4[11]_i_1/O
                         net (fo=1, routed)           0.000     3.205    Core_cpu/U_ID_EX/EX_pc4[11]_i_1_n_0
    SLICE_X53Y32         FDCE                                         r  Core_cpu/U_ID_EX/EX_pc4_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.894     3.618    Core_cpu/U_ID_EX/cpu_clk_BUFG
    SLICE_X53Y32         FDCE                                         r  Core_cpu/U_ID_EX/EX_pc4_reg[11]/C
                         clock pessimism             -0.623     2.995    
    SLICE_X53Y32         FDCE (Hold_fdce_C_D)         0.107     3.102    Core_cpu/U_ID_EX/EX_pc4_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.102    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3   Clkgen/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X44Y30    Core_cpu/U_ID_EX/EX_alu_op_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X89Y59    Button_0/button_sync1_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X89Y110   Button_0/button_sync1_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X86Y108   Button_0/button_sync1_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X87Y107   Button_0/button_sync1_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X87Y109   Button_0/button_sync1_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X88Y59    Button_0/button_sync2_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X70Y50    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_16_16/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X84Y60    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_11_11/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X84Y60    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_11_11/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y53    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_28_28/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y53    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_28_28/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y53    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_28_28/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y53    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_28_28/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X76Y77    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X76Y77    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X60Y95    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_31_31/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X76Y93    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_29_29/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X76Y93    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_29_29/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X76Y93    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_29_29/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X70Y50    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_16_16/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X80Y67    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_27_27/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X80Y67    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_27_27/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X80Y67    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_27_27/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X30Y48    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_14_14/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X34Y25    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_15_15/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X34Y25    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_15_15/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  Clkgen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       15.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.141ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/cmp_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.580ns (13.412%)  route 3.744ns (86.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.068ns = ( 28.068 - 20.000 ) 
    Source Clock Delay      (SCD):    8.744ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.853     8.744    WDT_0/cpu_clk_BUFG
    SLICE_X72Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDCE (Prop_fdce_C_Q)         0.456     9.200 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.808    10.008    WDT_0/wdt_reset_out
    SLICE_X72Y45         LUT2 (Prop_lut2_I1_O)        0.124    10.132 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.936    13.069    PWM_0/AR[0]
    SLICE_X72Y40         FDCE                                         f  PWM_0/cmp_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.722    28.068    PWM_0/cpu_clk_BUFG
    SLICE_X72Y40         FDCE                                         r  PWM_0/cmp_reg_reg[15]/C
                         clock pessimism              0.649    28.717    
                         clock uncertainty           -0.103    28.615    
    SLICE_X72Y40         FDCE (Recov_fdce_C_CLR)     -0.405    28.210    PWM_0/cmp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         28.210    
                         arrival time                         -13.069    
  -------------------------------------------------------------------
                         slack                                 15.141    

Slack (MET) :             15.187ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/cmp_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.580ns (13.412%)  route 3.744ns (86.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.068ns = ( 28.068 - 20.000 ) 
    Source Clock Delay      (SCD):    8.744ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.853     8.744    WDT_0/cpu_clk_BUFG
    SLICE_X72Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDCE (Prop_fdce_C_Q)         0.456     9.200 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.808    10.008    WDT_0/wdt_reset_out
    SLICE_X72Y45         LUT2 (Prop_lut2_I1_O)        0.124    10.132 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.936    13.069    PWM_0/AR[0]
    SLICE_X72Y40         FDPE                                         f  PWM_0/cmp_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.722    28.068    PWM_0/cpu_clk_BUFG
    SLICE_X72Y40         FDPE                                         r  PWM_0/cmp_reg_reg[1]/C
                         clock pessimism              0.649    28.717    
                         clock uncertainty           -0.103    28.615    
    SLICE_X72Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    28.256    PWM_0/cmp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         28.256    
                         arrival time                         -13.069    
  -------------------------------------------------------------------
                         slack                                 15.187    

Slack (MET) :             15.187ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/cmp_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.580ns (13.412%)  route 3.744ns (86.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.068ns = ( 28.068 - 20.000 ) 
    Source Clock Delay      (SCD):    8.744ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.853     8.744    WDT_0/cpu_clk_BUFG
    SLICE_X72Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDCE (Prop_fdce_C_Q)         0.456     9.200 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.808    10.008    WDT_0/wdt_reset_out
    SLICE_X72Y45         LUT2 (Prop_lut2_I1_O)        0.124    10.132 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.936    13.069    PWM_0/AR[0]
    SLICE_X72Y40         FDPE                                         f  PWM_0/cmp_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.722    28.068    PWM_0/cpu_clk_BUFG
    SLICE_X72Y40         FDPE                                         r  PWM_0/cmp_reg_reg[2]/C
                         clock pessimism              0.649    28.717    
                         clock uncertainty           -0.103    28.615    
    SLICE_X72Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    28.256    PWM_0/cmp_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         28.256    
                         arrival time                         -13.069    
  -------------------------------------------------------------------
                         slack                                 15.187    

Slack (MET) :             15.187ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/cmp_reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.580ns (13.412%)  route 3.744ns (86.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.068ns = ( 28.068 - 20.000 ) 
    Source Clock Delay      (SCD):    8.744ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.853     8.744    WDT_0/cpu_clk_BUFG
    SLICE_X72Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDCE (Prop_fdce_C_Q)         0.456     9.200 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.808    10.008    WDT_0/wdt_reset_out
    SLICE_X72Y45         LUT2 (Prop_lut2_I1_O)        0.124    10.132 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.936    13.069    PWM_0/AR[0]
    SLICE_X72Y40         FDPE                                         f  PWM_0/cmp_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.722    28.068    PWM_0/cpu_clk_BUFG
    SLICE_X72Y40         FDPE                                         r  PWM_0/cmp_reg_reg[3]/C
                         clock pessimism              0.649    28.717    
                         clock uncertainty           -0.103    28.615    
    SLICE_X72Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    28.256    PWM_0/cmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         28.256    
                         arrival time                         -13.069    
  -------------------------------------------------------------------
                         slack                                 15.187    

Slack (MET) :             15.187ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/cmp_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.580ns (13.412%)  route 3.744ns (86.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.068ns = ( 28.068 - 20.000 ) 
    Source Clock Delay      (SCD):    8.744ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.853     8.744    WDT_0/cpu_clk_BUFG
    SLICE_X72Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDCE (Prop_fdce_C_Q)         0.456     9.200 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.808    10.008    WDT_0/wdt_reset_out
    SLICE_X72Y45         LUT2 (Prop_lut2_I1_O)        0.124    10.132 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.936    13.069    PWM_0/AR[0]
    SLICE_X72Y40         FDPE                                         f  PWM_0/cmp_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.722    28.068    PWM_0/cpu_clk_BUFG
    SLICE_X72Y40         FDPE                                         r  PWM_0/cmp_reg_reg[5]/C
                         clock pessimism              0.649    28.717    
                         clock uncertainty           -0.103    28.615    
    SLICE_X72Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    28.256    PWM_0/cmp_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         28.256    
                         arrival time                         -13.069    
  -------------------------------------------------------------------
                         slack                                 15.187    

Slack (MET) :             15.191ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.580ns (13.426%)  route 3.740ns (86.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.068ns = ( 28.068 - 20.000 ) 
    Source Clock Delay      (SCD):    8.744ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.853     8.744    WDT_0/cpu_clk_BUFG
    SLICE_X72Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDCE (Prop_fdce_C_Q)         0.456     9.200 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.808    10.008    WDT_0/wdt_reset_out
    SLICE_X72Y45         LUT2 (Prop_lut2_I1_O)        0.124    10.132 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.932    13.064    PWM_0/AR[0]
    SLICE_X73Y40         FDPE                                         f  PWM_0/max_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.722    28.068    PWM_0/cpu_clk_BUFG
    SLICE_X73Y40         FDPE                                         r  PWM_0/max_reg_reg[5]/C
                         clock pessimism              0.649    28.717    
                         clock uncertainty           -0.103    28.615    
    SLICE_X73Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    28.256    PWM_0/max_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         28.256    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                 15.191    

Slack (MET) :             15.191ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/max_reg_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.580ns (13.426%)  route 3.740ns (86.574%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.068ns = ( 28.068 - 20.000 ) 
    Source Clock Delay      (SCD):    8.744ns
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.853     8.744    WDT_0/cpu_clk_BUFG
    SLICE_X72Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDCE (Prop_fdce_C_Q)         0.456     9.200 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.808    10.008    WDT_0/wdt_reset_out
    SLICE_X72Y45         LUT2 (Prop_lut2_I1_O)        0.124    10.132 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.932    13.064    PWM_0/AR[0]
    SLICE_X73Y40         FDPE                                         f  PWM_0/max_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.722    28.068    PWM_0/cpu_clk_BUFG
    SLICE_X73Y40         FDPE                                         r  PWM_0/max_reg_reg[6]/C
                         clock pessimism              0.649    28.717    
                         clock uncertainty           -0.103    28.615    
    SLICE_X73Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    28.256    PWM_0/max_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         28.256    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                 15.191    

Slack (MET) :             15.528ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.580ns (14.974%)  route 3.293ns (85.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.020ns = ( 28.020 - 20.000 ) 
    Source Clock Delay      (SCD):    8.744ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.853     8.744    WDT_0/cpu_clk_BUFG
    SLICE_X72Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDCE (Prop_fdce_C_Q)         0.456     9.200 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.808    10.008    WDT_0/wdt_reset_out
    SLICE_X72Y45         LUT2 (Prop_lut2_I1_O)        0.124    10.132 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.485    12.618    PWM_0/AR[0]
    SLICE_X69Y45         FDCE                                         f  PWM_0/ctrl_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.674    28.020    PWM_0/cpu_clk_BUFG
    SLICE_X69Y45         FDCE                                         r  PWM_0/ctrl_reg_reg[8]/C
                         clock pessimism              0.633    28.653    
                         clock uncertainty           -0.103    28.551    
    SLICE_X69Y45         FDCE (Recov_fdce_C_CLR)     -0.405    28.146    PWM_0/ctrl_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         28.146    
                         arrival time                         -12.618    
  -------------------------------------------------------------------
                         slack                                 15.528    

Slack (MET) :             15.532ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.580ns (14.997%)  route 3.287ns (85.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.018ns = ( 28.018 - 20.000 ) 
    Source Clock Delay      (SCD):    8.744ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.853     8.744    WDT_0/cpu_clk_BUFG
    SLICE_X72Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDCE (Prop_fdce_C_Q)         0.456     9.200 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.808    10.008    WDT_0/wdt_reset_out
    SLICE_X72Y45         LUT2 (Prop_lut2_I1_O)        0.124    10.132 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.479    12.612    PWM_0/AR[0]
    SLICE_X68Y40         FDCE                                         f  PWM_0/ctrl_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.672    28.018    PWM_0/cpu_clk_BUFG
    SLICE_X68Y40         FDCE                                         r  PWM_0/ctrl_reg_reg[15]/C
                         clock pessimism              0.633    28.651    
                         clock uncertainty           -0.103    28.549    
    SLICE_X68Y40         FDCE (Recov_fdce_C_CLR)     -0.405    28.144    PWM_0/ctrl_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         28.144    
                         arrival time                         -12.612    
  -------------------------------------------------------------------
                         slack                                 15.532    

Slack (MET) :             15.532ns  (required time - arrival time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk rise@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.580ns (14.997%)  route 3.287ns (85.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.018ns = ( 28.018 - 20.000 ) 
    Source Clock Delay      (SCD):    8.744ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.830     5.487    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.548 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.560    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.656 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.951    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.075 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     6.795    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.891 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.853     8.744    WDT_0/cpu_clk_BUFG
    SLICE_X72Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDCE (Prop_fdce_C_Q)         0.456     9.200 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.808    10.008    WDT_0/wdt_reset_out
    SLICE_X72Y45         LUT2 (Prop_lut2_I1_O)        0.124    10.132 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          2.479    12.612    PWM_0/AR[0]
    SLICE_X68Y40         FDCE                                         f  PWM_0/ctrl_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    20.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    21.474 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    23.385    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.702    25.178    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    21.467 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    23.385    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.476 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    25.517    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    25.617 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    26.255    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.346 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       1.672    28.018    PWM_0/cpu_clk_BUFG
    SLICE_X68Y40         FDCE                                         r  PWM_0/ctrl_reg_reg[3]/C
                         clock pessimism              0.633    28.651    
                         clock uncertainty           -0.103    28.549    
    SLICE_X68Y40         FDCE (Recov_fdce_C_CLR)     -0.405    28.144    PWM_0/ctrl_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         28.144    
                         arrival time                         -12.612    
  -------------------------------------------------------------------
                         slack                                 15.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.227ns (46.768%)  route 0.258ns (53.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.563     2.673    Digital_LED_0/cpu_clk_BUFG
    SLICE_X41Y109        FDCE                                         r  Digital_LED_0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDCE (Prop_fdce_C_Q)         0.128     2.801 r  Digital_LED_0/data_reg[3]/Q
                         net (fo=3, routed)           0.142     2.943    Digital_LED_0/data[3]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.099     3.042 f  Digital_LED_0/DN_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.116     3.158    Digital_LED_0/DN_data_reg[3]_LDC_i_2_n_0
    SLICE_X39Y110        FDCE                                         f  Digital_LED_0/DN_data_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.834     3.558    Digital_LED_0/cpu_clk_BUFG
    SLICE_X39Y110        FDCE                                         r  Digital_LED_0/DN_data_reg[3]_C/C
                         clock pessimism             -0.870     2.688    
    SLICE_X39Y110        FDCE (Remov_fdce_C_CLR)     -0.092     2.596    Digital_LED_0/DN_data_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.227ns (41.391%)  route 0.321ns (58.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.563     2.673    Digital_LED_0/cpu_clk_BUFG
    SLICE_X41Y109        FDCE                                         r  Digital_LED_0/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDCE (Prop_fdce_C_Q)         0.128     2.801 f  Digital_LED_0/data_reg[3]/Q
                         net (fo=3, routed)           0.136     2.936    Digital_LED_0/data[3]
    SLICE_X41Y110        LUT2 (Prop_lut2_I1_O)        0.099     3.035 f  Digital_LED_0/DN_data_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.186     3.221    Digital_LED_0/DN_data_reg[3]_LDC_i_1_n_0
    SLICE_X40Y110        FDPE                                         f  Digital_LED_0/DN_data_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.834     3.558    Digital_LED_0/cpu_clk_BUFG
    SLICE_X40Y110        FDPE                                         r  Digital_LED_0/DN_data_reg[3]_P/C
                         clock pessimism             -0.870     2.688    
    SLICE_X40Y110        FDPE (Remov_fdpe_C_PRE)     -0.095     2.593    Digital_LED_0/DN_data_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -2.593    
                         arrival time                           3.221    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.764%)  route 0.382ns (67.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.555ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.563     2.673    Digital_LED_0/cpu_clk_BUFG
    SLICE_X39Y109        FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDCE (Prop_fdce_C_Q)         0.141     2.814 f  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           0.251     3.064    Digital_LED_0/data[0]
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.045     3.109 f  Digital_LED_0/DN_data_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.240    Digital_LED_0/DN_data_reg[0]_LDC_i_1_n_0
    SLICE_X37Y115        FDPE                                         f  Digital_LED_0/DN_data_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.831     3.555    Digital_LED_0/cpu_clk_BUFG
    SLICE_X37Y115        FDPE                                         r  Digital_LED_0/DN_data_reg[0]_P/C
                         clock pessimism             -0.848     2.707    
    SLICE_X37Y115        FDPE (Remov_fdpe_C_PRE)     -0.095     2.612    Digital_LED_0/DN_data_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.510%)  route 0.424ns (69.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.563     2.673    Digital_LED_0/cpu_clk_BUFG
    SLICE_X40Y109        FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y109        FDCE (Prop_fdce_C_Q)         0.141     2.814 r  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           0.195     3.008    Digital_LED_0/data[2]
    SLICE_X40Y112        LUT2 (Prop_lut2_I1_O)        0.045     3.053 f  Digital_LED_0/DN_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.229     3.282    Digital_LED_0/DN_data_reg[2]_LDC_i_2_n_0
    SLICE_X37Y112        FDCE                                         f  Digital_LED_0/DN_data_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.833     3.557    Digital_LED_0/cpu_clk_BUFG
    SLICE_X37Y112        FDCE                                         r  Digital_LED_0/DN_data_reg[2]_C/C
                         clock pessimism             -0.848     2.709    
    SLICE_X37Y112        FDCE (Remov_fdce_C_CLR)     -0.092     2.617    Digital_LED_0/DN_data_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.516%)  route 0.424ns (69.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.563     2.673    Digital_LED_0/cpu_clk_BUFG
    SLICE_X40Y109        FDCE                                         r  Digital_LED_0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y109        FDCE (Prop_fdce_C_Q)         0.141     2.814 f  Digital_LED_0/data_reg[2]/Q
                         net (fo=3, routed)           0.196     3.009    Digital_LED_0/data[2]
    SLICE_X40Y112        LUT2 (Prop_lut2_I1_O)        0.045     3.054 f  Digital_LED_0/DN_data_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.228     3.282    Digital_LED_0/DN_data_reg[2]_LDC_i_1_n_0
    SLICE_X39Y112        FDPE                                         f  Digital_LED_0/DN_data_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.832     3.556    Digital_LED_0/cpu_clk_BUFG
    SLICE_X39Y112        FDPE                                         r  Digital_LED_0/DN_data_reg[2]_P/C
                         clock pessimism             -0.870     2.686    
    SLICE_X39Y112        FDPE (Remov_fdpe_C_PRE)     -0.095     2.591    Digital_LED_0/DN_data_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.587%)  route 0.488ns (72.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.563     2.673    Digital_LED_0/cpu_clk_BUFG
    SLICE_X39Y107        FDCE                                         r  Digital_LED_0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDCE (Prop_fdce_C_Q)         0.141     2.814 f  Digital_LED_0/data_reg[1]/Q
                         net (fo=3, routed)           0.245     3.059    Digital_LED_0/data[1]
    SLICE_X37Y110        LUT2 (Prop_lut2_I1_O)        0.045     3.104 f  Digital_LED_0/DN_data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.243     3.347    Digital_LED_0/DN_data_reg[1]_LDC_i_1_n_0
    SLICE_X37Y110        FDPE                                         f  Digital_LED_0/DN_data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.835     3.559    Digital_LED_0/cpu_clk_BUFG
    SLICE_X37Y110        FDPE                                         r  Digital_LED_0/DN_data_reg[1]_P/C
                         clock pessimism             -0.848     2.711    
    SLICE_X37Y110        FDPE (Remov_fdpe_C_PRE)     -0.095     2.616    Digital_LED_0/DN_data_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 Digital_LED_0/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Digital_LED_0/DN_data_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.503%)  route 0.490ns (72.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.555ns
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.563     2.673    Digital_LED_0/cpu_clk_BUFG
    SLICE_X39Y109        FDCE                                         r  Digital_LED_0/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDCE (Prop_fdce_C_Q)         0.141     2.814 r  Digital_LED_0/data_reg[0]/Q
                         net (fo=3, routed)           0.217     3.030    Digital_LED_0/data[0]
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.045     3.075 f  Digital_LED_0/DN_data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.274     3.349    Digital_LED_0/DN_data_reg[0]_LDC_i_2_n_0
    SLICE_X36Y115        FDCE                                         f  Digital_LED_0/DN_data_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.831     3.555    Digital_LED_0/cpu_clk_BUFG
    SLICE_X36Y115        FDCE                                         r  Digital_LED_0/DN_data_reg[0]_C/C
                         clock pessimism             -0.848     2.707    
    SLICE_X36Y115        FDCE (Remov_fdce_C_CLR)     -0.092     2.615    Digital_LED_0/DN_data_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/ctrl_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.654%)  route 0.487ns (72.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.652ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.874ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.652     2.762    WDT_0/cpu_clk_BUFG
    SLICE_X72Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDCE (Prop_fdce_C_Q)         0.141     2.903 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.285     3.188    WDT_0/wdt_reset_out
    SLICE_X72Y45         LUT2 (Prop_lut2_I1_O)        0.045     3.233 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.201     3.435    PWM_0/AR[0]
    SLICE_X73Y44         FDCE                                         f  PWM_0/ctrl_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.928     3.652    PWM_0/cpu_clk_BUFG
    SLICE_X73Y44         FDCE                                         r  PWM_0/ctrl_reg_reg[14]/C
                         clock pessimism             -0.874     2.778    
    SLICE_X73Y44         FDCE (Remov_fdce_C_CLR)     -0.092     2.686    PWM_0/ctrl_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           3.435    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.368%)  route 0.494ns (72.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.652ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.874ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.652     2.762    WDT_0/cpu_clk_BUFG
    SLICE_X72Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDCE (Prop_fdce_C_Q)         0.141     2.903 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.285     3.188    WDT_0/wdt_reset_out
    SLICE_X72Y45         LUT2 (Prop_lut2_I1_O)        0.045     3.233 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.208     3.442    PWM_0/AR[0]
    SLICE_X73Y43         FDCE                                         f  PWM_0/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.928     3.652    PWM_0/cpu_clk_BUFG
    SLICE_X73Y43         FDCE                                         r  PWM_0/counter_reg[10]/C
                         clock pessimism             -0.874     2.778    
    SLICE_X73Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.686    PWM_0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 WDT_0/wdt_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_0/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.368%)  route 0.494ns (72.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.652ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.874ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.627     1.605    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.289 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.952    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.978 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.773    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     2.084    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.110 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.652     2.762    WDT_0/cpu_clk_BUFG
    SLICE_X72Y45         FDCE                                         r  WDT_0/wdt_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDCE (Prop_fdce_C_Q)         0.141     2.903 f  WDT_0/wdt_rst_reg/Q
                         net (fo=1, routed)           0.285     3.188    WDT_0/wdt_reset_out
    SLICE_X72Y45         LUT2 (Prop_lut2_I1_O)        0.045     3.233 f  WDT_0/ctrl_reg[15]_i_2/O
                         net (fo=64, routed)          0.208     3.442    PWM_0/AR[0]
    SLICE_X73Y43         FDCE                                         f  PWM_0/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    Clkgen/inst/clk_in1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.901     2.125    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.479 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.195    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.224 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.340    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.396 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.695    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.724 r  cpu_clk_BUFG_inst/O
                         net (fo=10299, routed)       0.928     3.652    PWM_0/cpu_clk_BUFG
    SLICE_X73Y43         FDCE                                         r  PWM_0/counter_reg[13]/C
                         clock pessimism             -0.874     2.778    
    SLICE_X73Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.686    PWM_0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  0.756    





