
TrabFinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c80  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e4  08004e30  08004e30  00014e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005014  08005014  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  08005014  08005014  00015014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800501c  0800501c  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800501c  0800501c  0001501c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005020  08005020  00015020  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  08005024  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200d0  2**0
                  CONTENTS
 10 .bss          0000085c  200000d0  200000d0  000200d0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000092c  2000092c  000200d0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000135cf  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002afd  00000000  00000000  000336cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fa0  00000000  00000000  000361d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000e78  00000000  00000000  00037170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000263c9  00000000  00000000  00037fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000126d7  00000000  00000000  0005e3b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000def86  00000000  00000000  00070a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014fa0e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000498c  00000000  00000000  0014fa60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000d0 	.word	0x200000d0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08004e18 	.word	0x08004e18

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000d4 	.word	0x200000d4
 80001ec:	08004e18 	.word	0x08004e18

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000594:	b590      	push	{r4, r7, lr}
 8000596:	b089      	sub	sp, #36	; 0x24
 8000598:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800059a:	f001 f997 	bl	80018cc <HAL_Init>

	// Inicializar la estructura de delay 'Delay1', 'Delay2' y 'Delay3'
	// con un tiempo específico definido por 'TIME1','TIME2' y 'TIME3'
	// Esto configur un timer, que es  un contador para manejar delays.
	//delayInit(&Delay1, 1000);
	delayInit(&Delay2, TIME2);
 800059e:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80005a2:	4862      	ldr	r0, [pc, #392]	; (800072c <main+0x198>)
 80005a4:	f000 fdc8 	bl	8001138 <delayInit>
	delayInit(&Delay3, TIME3);
 80005a8:	2128      	movs	r1, #40	; 0x28
 80005aa:	4861      	ldr	r0, [pc, #388]	; (8000730 <main+0x19c>)
 80005ac:	f000 fdc4 	bl	8001138 <delayInit>
	delayInit(&delayGhost, TIMEGHOST);
 80005b0:	21c8      	movs	r1, #200	; 0xc8
 80005b2:	4860      	ldr	r0, [pc, #384]	; (8000734 <main+0x1a0>)
 80005b4:	f000 fdc0 	bl	8001138 <delayInit>
	// Inicializar la Máquina de Estados Finitos (FSM, por sus siglas
	// en inglés) para el antirrebote.
	// Esta función maneja el comportamiento de botones o
	// interruptores para asegurarse  de que una sola pulsación
	// sea leída como una, y no múltiples debido al efecto rebote.
	debounceFSM_init(&Delay3);
 80005b8:	485d      	ldr	r0, [pc, #372]	; (8000730 <main+0x19c>)
 80005ba:	f000 fd07 	bl	8000fcc <debounceFSM_init>

	// Inicializar la Máquina de Estados Finitos (MEF) principal del programa.
	// Esta función configura el estado inicial y prepare todo para que el programa
	// funcione adecuadamente con base en la lógica de la MEF.
	inicializarMEF();
 80005be:	f001 f889 	bl	80016d4 <inicializarMEF>

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80005c2:	f000 f8c7 	bl	8000754 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	spi_init();
 80005c6:	f000 ff13 	bl	80013f0 <spi_init>
	MX_ETH_Init();
 80005ca:	f000 f92f 	bl	800082c <MX_ETH_Init>
	MX_USART3_UART_Init();
 80005ce:	f000 f97b 	bl	80008c8 <MX_USART3_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 80005d2:	f000 f9a3 	bl	800091c <MX_USB_OTG_FS_PCD_Init>

	/* USER CODE BEGIN 2 */

	init_led();
 80005d6:	f000 fe0b 	bl	80011f0 <init_led>

	estado = SET_ini;
 80005da:	4b57      	ldr	r3, [pc, #348]	; (8000738 <main+0x1a4>)
 80005dc:	2200      	movs	r2, #0
 80005de:	701a      	strb	r2, [r3, #0]

	tick_t speed_play;
	tick_t level[] = { 1000, 800, 500, 400 };
 80005e0:	4b56      	ldr	r3, [pc, #344]	; (800073c <main+0x1a8>)
 80005e2:	1d3c      	adds	r4, r7, #4
 80005e4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	int16_t level_min = 0;
 80005ea:	2300      	movs	r3, #0
 80005ec:	837b      	strh	r3, [r7, #26]
	int16_t level_i = level_min;
 80005ee:	8b7b      	ldrh	r3, [r7, #26]
 80005f0:	83fb      	strh	r3, [r7, #30]
	int16_t level_max;
	level_max = (int16_t) (sizeof(level) / sizeof(level[0]));
 80005f2:	2304      	movs	r3, #4
 80005f4:	833b      	strh	r3, [r7, #24]
	// inicializamos contado;
	speed_play = level[level_i];
 80005f6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80005fa:	009b      	lsls	r3, r3, #2
 80005fc:	3320      	adds	r3, #32
 80005fe:	443b      	add	r3, r7
 8000600:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8000604:	617b      	str	r3, [r7, #20]

	//speed_play = (speed_play <= 200) ? 1000 : speed_play;
	delayInit(&Delay1, speed_play);
 8000606:	6979      	ldr	r1, [r7, #20]
 8000608:	484d      	ldr	r0, [pc, #308]	; (8000740 <main+0x1ac>)
 800060a:	f000 fd95 	bl	8001138 <delayInit>

	bool_t flag;

	flag = true;
 800060e:	2301      	movs	r3, #1
 8000610:	777b      	strb	r3, [r7, #29]
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		// Actualizar la Máquina de Estados Finitos y obtener el estado actual.
		estado = actualizarMEF(&Delay1);
 8000612:	484b      	ldr	r0, [pc, #300]	; (8000740 <main+0x1ac>)
 8000614:	f001 f86a 	bl	80016ec <actualizarMEF>
 8000618:	4603      	mov	r3, r0
 800061a:	461a      	mov	r2, r3
 800061c:	4b46      	ldr	r3, [pc, #280]	; (8000738 <main+0x1a4>)
 800061e:	701a      	strb	r2, [r3, #0]

		// Dependiendo del estado actual, mostrar un patrón o imagen específica en la matriz LED.
		switch (estado) {
 8000620:	4b45      	ldr	r3, [pc, #276]	; (8000738 <main+0x1a4>)
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	2b05      	cmp	r3, #5
 8000626:	d8f4      	bhi.n	8000612 <main+0x7e>
 8000628:	a201      	add	r2, pc, #4	; (adr r2, 8000630 <main+0x9c>)
 800062a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800062e:	bf00      	nop
 8000630:	08000649 	.word	0x08000649
 8000634:	0800064f 	.word	0x0800064f
 8000638:	0800065b 	.word	0x0800065b
 800063c:	08000663 	.word	0x08000663
 8000640:	0800066b 	.word	0x0800066b
 8000644:	080006c7 	.word	0x080006c7
		case SET_ini:
			// En caso de estar en el estado inicial, iluminar la matriz LED de alguna forma específica.
			lit_led();
 8000648:	f000 fe0e 	bl	8001268 <lit_led>
			break;
 800064c:	e06c      	b.n	8000728 <main+0x194>

		case FIRST:
			// En el primer estado, mostrar el patrón o imagen 'A' en la matriz LED.
			flag = true;
 800064e:	2301      	movs	r3, #1
 8000650:	777b      	strb	r3, [r7, #29]
			update_led(A);
 8000652:	483c      	ldr	r0, [pc, #240]	; (8000744 <main+0x1b0>)
 8000654:	f000 fe2a 	bl	80012ac <update_led>
			break;
 8000658:	e066      	b.n	8000728 <main+0x194>

		case SECOND:
			// En el segundo estado, mostrar el patrón o imagen 'B'.
			update_led(B);
 800065a:	483b      	ldr	r0, [pc, #236]	; (8000748 <main+0x1b4>)
 800065c:	f000 fe26 	bl	80012ac <update_led>
			break;
 8000660:	e062      	b.n	8000728 <main+0x194>

		case THIRD:
			// En el tercer estado, mostrar el patrón o imagen 'C'.
			update_led(C);
 8000662:	483a      	ldr	r0, [pc, #232]	; (800074c <main+0x1b8>)
 8000664:	f000 fe22 	bl	80012ac <update_led>
			break;
 8000668:	e05e      	b.n	8000728 <main+0x194>

		case GOOD:
			// Si todo va bien, mostrar una cara sonriente en la matriz LED.
			update_led(smileyFace);
 800066a:	4839      	ldr	r0, [pc, #228]	; (8000750 <main+0x1bc>)
 800066c:	f000 fe1e 	bl	80012ac <update_led>
			if (flag) {
 8000670:	7f7b      	ldrb	r3, [r7, #29]
 8000672:	2b00      	cmp	r3, #0
 8000674:	d055      	beq.n	8000722 <main+0x18e>
				flag = false;
 8000676:	2300      	movs	r3, #0
 8000678:	777b      	strb	r3, [r7, #29]
				if (level_i >= level_max) {
 800067a:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800067e:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000682:	429a      	cmp	r2, r3
 8000684:	db0e      	blt.n	80006a4 <main+0x110>
					level_i = level_min;
 8000686:	8b7b      	ldrh	r3, [r7, #26]
 8000688:	83fb      	strh	r3, [r7, #30]
					speed_play = level[level_i];
 800068a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800068e:	009b      	lsls	r3, r3, #2
 8000690:	3320      	adds	r3, #32
 8000692:	443b      	add	r3, r7
 8000694:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8000698:	617b      	str	r3, [r7, #20]
					delayInit(&Delay1, speed_play);
 800069a:	6979      	ldr	r1, [r7, #20]
 800069c:	4828      	ldr	r0, [pc, #160]	; (8000740 <main+0x1ac>)
 800069e:	f000 fd4b 	bl	8001138 <delayInit>
					delayInit(&Delay1, speed_play);
					level_i = level_i + 1;
				}
			}

			break;
 80006a2:	e03e      	b.n	8000722 <main+0x18e>
					speed_play = level[level_i];
 80006a4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80006a8:	009b      	lsls	r3, r3, #2
 80006aa:	3320      	adds	r3, #32
 80006ac:	443b      	add	r3, r7
 80006ae:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80006b2:	617b      	str	r3, [r7, #20]
					delayInit(&Delay1, speed_play);
 80006b4:	6979      	ldr	r1, [r7, #20]
 80006b6:	4822      	ldr	r0, [pc, #136]	; (8000740 <main+0x1ac>)
 80006b8:	f000 fd3e 	bl	8001138 <delayInit>
					level_i = level_i + 1;
 80006bc:	8bfb      	ldrh	r3, [r7, #30]
 80006be:	3301      	adds	r3, #1
 80006c0:	b29b      	uxth	r3, r3
 80006c2:	83fb      	strh	r3, [r7, #30]
			break;
 80006c4:	e02d      	b.n	8000722 <main+0x18e>

		case BAD:
			// En caso de perder muestra la imagen de fantasma
			fantasma_led(&delayGhost);
 80006c6:	481b      	ldr	r0, [pc, #108]	; (8000734 <main+0x1a0>)
 80006c8:	f000 fe10 	bl	80012ec <fantasma_led>
			if (flag) {
 80006cc:	7f7b      	ldrb	r3, [r7, #29]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d029      	beq.n	8000726 <main+0x192>
				flag = false;
 80006d2:	2300      	movs	r3, #0
 80006d4:	777b      	strb	r3, [r7, #29]
				if (level_i >= level_max) {
 80006d6:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80006da:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80006de:	429a      	cmp	r2, r3
 80006e0:	db0e      	blt.n	8000700 <main+0x16c>
					level_i = level_min;
 80006e2:	8b7b      	ldrh	r3, [r7, #26]
 80006e4:	83fb      	strh	r3, [r7, #30]
					speed_play = level[level_i];
 80006e6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80006ea:	009b      	lsls	r3, r3, #2
 80006ec:	3320      	adds	r3, #32
 80006ee:	443b      	add	r3, r7
 80006f0:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80006f4:	617b      	str	r3, [r7, #20]
					delayInit(&Delay1, speed_play);
 80006f6:	6979      	ldr	r1, [r7, #20]
 80006f8:	4811      	ldr	r0, [pc, #68]	; (8000740 <main+0x1ac>)
 80006fa:	f000 fd1d 	bl	8001138 <delayInit>
					speed_play = level[level_i];
					delayInit(&Delay1, speed_play);
					level_i = level_i + 1;
				}
			}
			break;
 80006fe:	e012      	b.n	8000726 <main+0x192>
					speed_play = level[level_i];
 8000700:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	3320      	adds	r3, #32
 8000708:	443b      	add	r3, r7
 800070a:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 800070e:	617b      	str	r3, [r7, #20]
					delayInit(&Delay1, speed_play);
 8000710:	6979      	ldr	r1, [r7, #20]
 8000712:	480b      	ldr	r0, [pc, #44]	; (8000740 <main+0x1ac>)
 8000714:	f000 fd10 	bl	8001138 <delayInit>
					level_i = level_i + 1;
 8000718:	8bfb      	ldrh	r3, [r7, #30]
 800071a:	3301      	adds	r3, #1
 800071c:	b29b      	uxth	r3, r3
 800071e:	83fb      	strh	r3, [r7, #30]
			break;
 8000720:	e001      	b.n	8000726 <main+0x192>
			break;
 8000722:	bf00      	nop
 8000724:	e775      	b.n	8000612 <main+0x7e>
			break;
 8000726:	bf00      	nop
		estado = actualizarMEF(&Delay1);
 8000728:	e773      	b.n	8000612 <main+0x7e>
 800072a:	bf00      	nop
 800072c:	20000870 	.word	0x20000870
 8000730:	2000087c 	.word	0x2000087c
 8000734:	20000888 	.word	0x20000888
 8000738:	20000894 	.word	0x20000894
 800073c:	08004e30 	.word	0x08004e30
 8000740:	20000864 	.word	0x20000864
 8000744:	20000008 	.word	0x20000008
 8000748:	20000010 	.word	0x20000010
 800074c:	20000018 	.word	0x20000018
 8000750:	20000000 	.word	0x20000000

08000754 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000754:	b580      	push	{r7, lr}
 8000756:	b094      	sub	sp, #80	; 0x50
 8000758:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800075a:	f107 0320 	add.w	r3, r7, #32
 800075e:	2230      	movs	r2, #48	; 0x30
 8000760:	2100      	movs	r1, #0
 8000762:	4618      	mov	r0, r3
 8000764:	f003 fb8e 	bl	8003e84 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000768:	f107 030c 	add.w	r3, r7, #12
 800076c:	2200      	movs	r2, #0
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	605a      	str	r2, [r3, #4]
 8000772:	609a      	str	r2, [r3, #8]
 8000774:	60da      	str	r2, [r3, #12]
 8000776:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000778:	2300      	movs	r3, #0
 800077a:	60bb      	str	r3, [r7, #8]
 800077c:	4b29      	ldr	r3, [pc, #164]	; (8000824 <SystemClock_Config+0xd0>)
 800077e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000780:	4a28      	ldr	r2, [pc, #160]	; (8000824 <SystemClock_Config+0xd0>)
 8000782:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000786:	6413      	str	r3, [r2, #64]	; 0x40
 8000788:	4b26      	ldr	r3, [pc, #152]	; (8000824 <SystemClock_Config+0xd0>)
 800078a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800078c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000790:	60bb      	str	r3, [r7, #8]
 8000792:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000794:	2300      	movs	r3, #0
 8000796:	607b      	str	r3, [r7, #4]
 8000798:	4b23      	ldr	r3, [pc, #140]	; (8000828 <SystemClock_Config+0xd4>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80007a0:	4a21      	ldr	r2, [pc, #132]	; (8000828 <SystemClock_Config+0xd4>)
 80007a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007a6:	6013      	str	r3, [r2, #0]
 80007a8:	4b1f      	ldr	r3, [pc, #124]	; (8000828 <SystemClock_Config+0xd4>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007b0:	607b      	str	r3, [r7, #4]
 80007b2:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007b4:	2301      	movs	r3, #1
 80007b6:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007bc:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007be:	2302      	movs	r3, #2
 80007c0:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007c2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80007c6:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 80007c8:	2304      	movs	r3, #4
 80007ca:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 72;
 80007cc:	2348      	movs	r3, #72	; 0x48
 80007ce:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007d0:	2302      	movs	r3, #2
 80007d2:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 3;
 80007d4:	2303      	movs	r3, #3
 80007d6:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80007d8:	f107 0320 	add.w	r3, r7, #32
 80007dc:	4618      	mov	r0, r3
 80007de:	f002 f813 	bl	8002808 <HAL_RCC_OscConfig>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <SystemClock_Config+0x98>
		Error_Handler();
 80007e8:	f000 f8c6 	bl	8000978 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80007ec:	230f      	movs	r3, #15
 80007ee:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007f0:	2302      	movs	r3, #2
 80007f2:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007f4:	2300      	movs	r3, #0
 80007f6:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007fc:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000802:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000804:	f107 030c 	add.w	r3, r7, #12
 8000808:	2102      	movs	r1, #2
 800080a:	4618      	mov	r0, r3
 800080c:	f002 fa74 	bl	8002cf8 <HAL_RCC_ClockConfig>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <SystemClock_Config+0xc6>
		Error_Handler();
 8000816:	f000 f8af 	bl	8000978 <Error_Handler>
	}
}
 800081a:	bf00      	nop
 800081c:	3750      	adds	r7, #80	; 0x50
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	40023800 	.word	0x40023800
 8000828:	40007000 	.word	0x40007000

0800082c <MX_ETH_Init>:
/**
 * @brief ETH Initialization Function
 * @param None
 * @retval None
 */
static void MX_ETH_Init(void) {
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
	static uint8_t MACAddr[6];

	/* USER CODE BEGIN ETH_Init 1 */

	/* USER CODE END ETH_Init 1 */
	heth.Instance = ETH;
 8000830:	4b1f      	ldr	r3, [pc, #124]	; (80008b0 <MX_ETH_Init+0x84>)
 8000832:	4a20      	ldr	r2, [pc, #128]	; (80008b4 <MX_ETH_Init+0x88>)
 8000834:	601a      	str	r2, [r3, #0]
	MACAddr[0] = 0x00;
 8000836:	4b20      	ldr	r3, [pc, #128]	; (80008b8 <MX_ETH_Init+0x8c>)
 8000838:	2200      	movs	r2, #0
 800083a:	701a      	strb	r2, [r3, #0]
	MACAddr[1] = 0x80;
 800083c:	4b1e      	ldr	r3, [pc, #120]	; (80008b8 <MX_ETH_Init+0x8c>)
 800083e:	2280      	movs	r2, #128	; 0x80
 8000840:	705a      	strb	r2, [r3, #1]
	MACAddr[2] = 0xE1;
 8000842:	4b1d      	ldr	r3, [pc, #116]	; (80008b8 <MX_ETH_Init+0x8c>)
 8000844:	22e1      	movs	r2, #225	; 0xe1
 8000846:	709a      	strb	r2, [r3, #2]
	MACAddr[3] = 0x00;
 8000848:	4b1b      	ldr	r3, [pc, #108]	; (80008b8 <MX_ETH_Init+0x8c>)
 800084a:	2200      	movs	r2, #0
 800084c:	70da      	strb	r2, [r3, #3]
	MACAddr[4] = 0x00;
 800084e:	4b1a      	ldr	r3, [pc, #104]	; (80008b8 <MX_ETH_Init+0x8c>)
 8000850:	2200      	movs	r2, #0
 8000852:	711a      	strb	r2, [r3, #4]
	MACAddr[5] = 0x00;
 8000854:	4b18      	ldr	r3, [pc, #96]	; (80008b8 <MX_ETH_Init+0x8c>)
 8000856:	2200      	movs	r2, #0
 8000858:	715a      	strb	r2, [r3, #5]
	heth.Init.MACAddr = &MACAddr[0];
 800085a:	4b15      	ldr	r3, [pc, #84]	; (80008b0 <MX_ETH_Init+0x84>)
 800085c:	4a16      	ldr	r2, [pc, #88]	; (80008b8 <MX_ETH_Init+0x8c>)
 800085e:	605a      	str	r2, [r3, #4]
	heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000860:	4b13      	ldr	r3, [pc, #76]	; (80008b0 <MX_ETH_Init+0x84>)
 8000862:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000866:	609a      	str	r2, [r3, #8]
	heth.Init.TxDesc = DMATxDscrTab;
 8000868:	4b11      	ldr	r3, [pc, #68]	; (80008b0 <MX_ETH_Init+0x84>)
 800086a:	4a14      	ldr	r2, [pc, #80]	; (80008bc <MX_ETH_Init+0x90>)
 800086c:	60da      	str	r2, [r3, #12]
	heth.Init.RxDesc = DMARxDscrTab;
 800086e:	4b10      	ldr	r3, [pc, #64]	; (80008b0 <MX_ETH_Init+0x84>)
 8000870:	4a13      	ldr	r2, [pc, #76]	; (80008c0 <MX_ETH_Init+0x94>)
 8000872:	611a      	str	r2, [r3, #16]
	heth.Init.RxBuffLen = 1524;
 8000874:	4b0e      	ldr	r3, [pc, #56]	; (80008b0 <MX_ETH_Init+0x84>)
 8000876:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800087a:	615a      	str	r2, [r3, #20]

	/* USER CODE BEGIN MACADDRESS */

	/* USER CODE END MACADDRESS */

	if (HAL_ETH_Init(&heth) != HAL_OK) {
 800087c:	480c      	ldr	r0, [pc, #48]	; (80008b0 <MX_ETH_Init+0x84>)
 800087e:	f001 f9a1 	bl	8001bc4 <HAL_ETH_Init>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <MX_ETH_Init+0x60>
		Error_Handler();
 8000888:	f000 f876 	bl	8000978 <Error_Handler>
	}

	memset(&TxConfig, 0, sizeof(ETH_TxPacketConfig));
 800088c:	2238      	movs	r2, #56	; 0x38
 800088e:	2100      	movs	r1, #0
 8000890:	480c      	ldr	r0, [pc, #48]	; (80008c4 <MX_ETH_Init+0x98>)
 8000892:	f003 faf7 	bl	8003e84 <memset>
	TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM
 8000896:	4b0b      	ldr	r3, [pc, #44]	; (80008c4 <MX_ETH_Init+0x98>)
 8000898:	2221      	movs	r2, #33	; 0x21
 800089a:	601a      	str	r2, [r3, #0]
			| ETH_TX_PACKETS_FEATURES_CRCPAD;
	TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800089c:	4b09      	ldr	r3, [pc, #36]	; (80008c4 <MX_ETH_Init+0x98>)
 800089e:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 80008a2:	615a      	str	r2, [r3, #20]
	TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80008a4:	4b07      	ldr	r3, [pc, #28]	; (80008c4 <MX_ETH_Init+0x98>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN ETH_Init 2 */

	/* USER CODE END ETH_Init 2 */

}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	20000264 	.word	0x20000264
 80008b4:	40028000 	.word	0x40028000
 80008b8:	20000898 	.word	0x20000898
 80008bc:	200001c4 	.word	0x200001c4
 80008c0:	20000124 	.word	0x20000124
 80008c4:	200000ec 	.word	0x200000ec

080008c8 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80008cc:	4b11      	ldr	r3, [pc, #68]	; (8000914 <MX_USART3_UART_Init+0x4c>)
 80008ce:	4a12      	ldr	r2, [pc, #72]	; (8000918 <MX_USART3_UART_Init+0x50>)
 80008d0:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80008d2:	4b10      	ldr	r3, [pc, #64]	; (8000914 <MX_USART3_UART_Init+0x4c>)
 80008d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008d8:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008da:	4b0e      	ldr	r3, [pc, #56]	; (8000914 <MX_USART3_UART_Init+0x4c>)
 80008dc:	2200      	movs	r2, #0
 80008de:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80008e0:	4b0c      	ldr	r3, [pc, #48]	; (8000914 <MX_USART3_UART_Init+0x4c>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80008e6:	4b0b      	ldr	r3, [pc, #44]	; (8000914 <MX_USART3_UART_Init+0x4c>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80008ec:	4b09      	ldr	r3, [pc, #36]	; (8000914 <MX_USART3_UART_Init+0x4c>)
 80008ee:	220c      	movs	r2, #12
 80008f0:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008f2:	4b08      	ldr	r3, [pc, #32]	; (8000914 <MX_USART3_UART_Init+0x4c>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80008f8:	4b06      	ldr	r3, [pc, #24]	; (8000914 <MX_USART3_UART_Init+0x4c>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 80008fe:	4805      	ldr	r0, [pc, #20]	; (8000914 <MX_USART3_UART_Init+0x4c>)
 8000900:	f002 fca3 	bl	800324a <HAL_UART_Init>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <MX_USART3_UART_Init+0x46>
		Error_Handler();
 800090a:	f000 f835 	bl	8000978 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 800090e:	bf00      	nop
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	20000314 	.word	0x20000314
 8000918:	40004800 	.word	0x40004800

0800091c <MX_USB_OTG_FS_PCD_Init>:
/**
 * @brief USB_OTG_FS Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_OTG_FS_PCD_Init(void) {
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
	/* USER CODE END USB_OTG_FS_Init 0 */

	/* USER CODE BEGIN USB_OTG_FS_Init 1 */

	/* USER CODE END USB_OTG_FS_Init 1 */
	hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000920:	4b14      	ldr	r3, [pc, #80]	; (8000974 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000922:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000926:	601a      	str	r2, [r3, #0]
	hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000928:	4b12      	ldr	r3, [pc, #72]	; (8000974 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800092a:	2204      	movs	r2, #4
 800092c:	605a      	str	r2, [r3, #4]
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800092e:	4b11      	ldr	r3, [pc, #68]	; (8000974 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000930:	2202      	movs	r2, #2
 8000932:	60da      	str	r2, [r3, #12]
	hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000934:	4b0f      	ldr	r3, [pc, #60]	; (8000974 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000936:	2200      	movs	r2, #0
 8000938:	611a      	str	r2, [r3, #16]
	hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800093a:	4b0e      	ldr	r3, [pc, #56]	; (8000974 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800093c:	2202      	movs	r2, #2
 800093e:	619a      	str	r2, [r3, #24]
	hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000940:	4b0c      	ldr	r3, [pc, #48]	; (8000974 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000942:	2201      	movs	r2, #1
 8000944:	61da      	str	r2, [r3, #28]
	hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000946:	4b0b      	ldr	r3, [pc, #44]	; (8000974 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000948:	2200      	movs	r2, #0
 800094a:	621a      	str	r2, [r3, #32]
	hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800094c:	4b09      	ldr	r3, [pc, #36]	; (8000974 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800094e:	2200      	movs	r2, #0
 8000950:	625a      	str	r2, [r3, #36]	; 0x24
	hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000952:	4b08      	ldr	r3, [pc, #32]	; (8000974 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000954:	2201      	movs	r2, #1
 8000956:	62da      	str	r2, [r3, #44]	; 0x2c
	hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000958:	4b06      	ldr	r3, [pc, #24]	; (8000974 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800095a:	2200      	movs	r2, #0
 800095c:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK) {
 800095e:	4805      	ldr	r0, [pc, #20]	; (8000974 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000960:	f001 fe35 	bl	80025ce <HAL_PCD_Init>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <MX_USB_OTG_FS_PCD_Init+0x52>
		Error_Handler();
 800096a:	f000 f805 	bl	8000978 <Error_Handler>
	}
	/* USER CODE BEGIN USB_OTG_FS_Init 2 */

	/* USER CODE END USB_OTG_FS_Init 2 */

}
 800096e:	bf00      	nop
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	20000358 	.word	0x20000358

08000978 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800097c:	b672      	cpsid	i
}
 800097e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000980:	e7fe      	b.n	8000980 <Error_Handler+0x8>
	...

08000984 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000984:	b480      	push	{r7}
 8000986:	b083      	sub	sp, #12
 8000988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800098a:	2300      	movs	r3, #0
 800098c:	607b      	str	r3, [r7, #4]
 800098e:	4b10      	ldr	r3, [pc, #64]	; (80009d0 <HAL_MspInit+0x4c>)
 8000990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000992:	4a0f      	ldr	r2, [pc, #60]	; (80009d0 <HAL_MspInit+0x4c>)
 8000994:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000998:	6453      	str	r3, [r2, #68]	; 0x44
 800099a:	4b0d      	ldr	r3, [pc, #52]	; (80009d0 <HAL_MspInit+0x4c>)
 800099c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800099e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009a2:	607b      	str	r3, [r7, #4]
 80009a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	603b      	str	r3, [r7, #0]
 80009aa:	4b09      	ldr	r3, [pc, #36]	; (80009d0 <HAL_MspInit+0x4c>)
 80009ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ae:	4a08      	ldr	r2, [pc, #32]	; (80009d0 <HAL_MspInit+0x4c>)
 80009b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009b4:	6413      	str	r3, [r2, #64]	; 0x40
 80009b6:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <HAL_MspInit+0x4c>)
 80009b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009be:	603b      	str	r3, [r7, #0]
 80009c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009c2:	bf00      	nop
 80009c4:	370c      	adds	r7, #12
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	40023800 	.word	0x40023800

080009d4 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b08e      	sub	sp, #56	; 0x38
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009e0:	2200      	movs	r2, #0
 80009e2:	601a      	str	r2, [r3, #0]
 80009e4:	605a      	str	r2, [r3, #4]
 80009e6:	609a      	str	r2, [r3, #8]
 80009e8:	60da      	str	r2, [r3, #12]
 80009ea:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a55      	ldr	r2, [pc, #340]	; (8000b48 <HAL_ETH_MspInit+0x174>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	f040 80a4 	bne.w	8000b40 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80009f8:	2300      	movs	r3, #0
 80009fa:	623b      	str	r3, [r7, #32]
 80009fc:	4b53      	ldr	r3, [pc, #332]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 80009fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a00:	4a52      	ldr	r2, [pc, #328]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000a02:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a06:	6313      	str	r3, [r2, #48]	; 0x30
 8000a08:	4b50      	ldr	r3, [pc, #320]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a10:	623b      	str	r3, [r7, #32]
 8000a12:	6a3b      	ldr	r3, [r7, #32]
 8000a14:	2300      	movs	r3, #0
 8000a16:	61fb      	str	r3, [r7, #28]
 8000a18:	4b4c      	ldr	r3, [pc, #304]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000a1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1c:	4a4b      	ldr	r2, [pc, #300]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000a1e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000a22:	6313      	str	r3, [r2, #48]	; 0x30
 8000a24:	4b49      	ldr	r3, [pc, #292]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a28:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000a2c:	61fb      	str	r3, [r7, #28]
 8000a2e:	69fb      	ldr	r3, [r7, #28]
 8000a30:	2300      	movs	r3, #0
 8000a32:	61bb      	str	r3, [r7, #24]
 8000a34:	4b45      	ldr	r3, [pc, #276]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a38:	4a44      	ldr	r2, [pc, #272]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000a3a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000a3e:	6313      	str	r3, [r2, #48]	; 0x30
 8000a40:	4b42      	ldr	r3, [pc, #264]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000a48:	61bb      	str	r3, [r7, #24]
 8000a4a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	617b      	str	r3, [r7, #20]
 8000a50:	4b3e      	ldr	r3, [pc, #248]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a54:	4a3d      	ldr	r2, [pc, #244]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000a56:	f043 0304 	orr.w	r3, r3, #4
 8000a5a:	6313      	str	r3, [r2, #48]	; 0x30
 8000a5c:	4b3b      	ldr	r3, [pc, #236]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a60:	f003 0304 	and.w	r3, r3, #4
 8000a64:	617b      	str	r3, [r7, #20]
 8000a66:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a68:	2300      	movs	r3, #0
 8000a6a:	613b      	str	r3, [r7, #16]
 8000a6c:	4b37      	ldr	r3, [pc, #220]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a70:	4a36      	ldr	r2, [pc, #216]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000a72:	f043 0301 	orr.w	r3, r3, #1
 8000a76:	6313      	str	r3, [r2, #48]	; 0x30
 8000a78:	4b34      	ldr	r3, [pc, #208]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7c:	f003 0301 	and.w	r3, r3, #1
 8000a80:	613b      	str	r3, [r7, #16]
 8000a82:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a84:	2300      	movs	r3, #0
 8000a86:	60fb      	str	r3, [r7, #12]
 8000a88:	4b30      	ldr	r3, [pc, #192]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8c:	4a2f      	ldr	r2, [pc, #188]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000a8e:	f043 0302 	orr.w	r3, r3, #2
 8000a92:	6313      	str	r3, [r2, #48]	; 0x30
 8000a94:	4b2d      	ldr	r3, [pc, #180]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a98:	f003 0302 	and.w	r3, r3, #2
 8000a9c:	60fb      	str	r3, [r7, #12]
 8000a9e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	60bb      	str	r3, [r7, #8]
 8000aa4:	4b29      	ldr	r3, [pc, #164]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa8:	4a28      	ldr	r2, [pc, #160]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000aaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000aae:	6313      	str	r3, [r2, #48]	; 0x30
 8000ab0:	4b26      	ldr	r3, [pc, #152]	; (8000b4c <HAL_ETH_MspInit+0x178>)
 8000ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ab8:	60bb      	str	r3, [r7, #8]
 8000aba:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000abc:	2332      	movs	r3, #50	; 0x32
 8000abe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac0:	2302      	movs	r3, #2
 8000ac2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ac8:	2303      	movs	r3, #3
 8000aca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000acc:	230b      	movs	r3, #11
 8000ace:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ad0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	481e      	ldr	r0, [pc, #120]	; (8000b50 <HAL_ETH_MspInit+0x17c>)
 8000ad8:	f001 fb9c 	bl	8002214 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000adc:	2386      	movs	r3, #134	; 0x86
 8000ade:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae8:	2303      	movs	r3, #3
 8000aea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000aec:	230b      	movs	r3, #11
 8000aee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000af4:	4619      	mov	r1, r3
 8000af6:	4817      	ldr	r0, [pc, #92]	; (8000b54 <HAL_ETH_MspInit+0x180>)
 8000af8:	f001 fb8c 	bl	8002214 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000afc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b00:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b02:	2302      	movs	r3, #2
 8000b04:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b06:	2300      	movs	r3, #0
 8000b08:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b0a:	2303      	movs	r3, #3
 8000b0c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b0e:	230b      	movs	r3, #11
 8000b10:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000b12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b16:	4619      	mov	r1, r3
 8000b18:	480f      	ldr	r0, [pc, #60]	; (8000b58 <HAL_ETH_MspInit+0x184>)
 8000b1a:	f001 fb7b 	bl	8002214 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000b1e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000b22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b24:	2302      	movs	r3, #2
 8000b26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b2c:	2303      	movs	r3, #3
 8000b2e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b30:	230b      	movs	r3, #11
 8000b32:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4808      	ldr	r0, [pc, #32]	; (8000b5c <HAL_ETH_MspInit+0x188>)
 8000b3c:	f001 fb6a 	bl	8002214 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000b40:	bf00      	nop
 8000b42:	3738      	adds	r7, #56	; 0x38
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	40028000 	.word	0x40028000
 8000b4c:	40023800 	.word	0x40023800
 8000b50:	40020800 	.word	0x40020800
 8000b54:	40020000 	.word	0x40020000
 8000b58:	40020400 	.word	0x40020400
 8000b5c:	40021800 	.word	0x40021800

08000b60 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b08a      	sub	sp, #40	; 0x28
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b68:	f107 0314 	add.w	r3, r7, #20
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	601a      	str	r2, [r3, #0]
 8000b70:	605a      	str	r2, [r3, #4]
 8000b72:	609a      	str	r2, [r3, #8]
 8000b74:	60da      	str	r2, [r3, #12]
 8000b76:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a28      	ldr	r2, [pc, #160]	; (8000c20 <HAL_SPI_MspInit+0xc0>)
 8000b7e:	4293      	cmp	r3, r2
 8000b80:	d14a      	bne.n	8000c18 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b82:	2300      	movs	r3, #0
 8000b84:	613b      	str	r3, [r7, #16]
 8000b86:	4b27      	ldr	r3, [pc, #156]	; (8000c24 <HAL_SPI_MspInit+0xc4>)
 8000b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b8a:	4a26      	ldr	r2, [pc, #152]	; (8000c24 <HAL_SPI_MspInit+0xc4>)
 8000b8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b90:	6413      	str	r3, [r2, #64]	; 0x40
 8000b92:	4b24      	ldr	r3, [pc, #144]	; (8000c24 <HAL_SPI_MspInit+0xc4>)
 8000b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b96:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b9a:	613b      	str	r3, [r7, #16]
 8000b9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	4b20      	ldr	r3, [pc, #128]	; (8000c24 <HAL_SPI_MspInit+0xc4>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba6:	4a1f      	ldr	r2, [pc, #124]	; (8000c24 <HAL_SPI_MspInit+0xc4>)
 8000ba8:	f043 0301 	orr.w	r3, r3, #1
 8000bac:	6313      	str	r3, [r2, #48]	; 0x30
 8000bae:	4b1d      	ldr	r3, [pc, #116]	; (8000c24 <HAL_SPI_MspInit+0xc4>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	f003 0301 	and.w	r3, r3, #1
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bba:	2300      	movs	r3, #0
 8000bbc:	60bb      	str	r3, [r7, #8]
 8000bbe:	4b19      	ldr	r3, [pc, #100]	; (8000c24 <HAL_SPI_MspInit+0xc4>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc2:	4a18      	ldr	r2, [pc, #96]	; (8000c24 <HAL_SPI_MspInit+0xc4>)
 8000bc4:	f043 0304 	orr.w	r3, r3, #4
 8000bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bca:	4b16      	ldr	r3, [pc, #88]	; (8000c24 <HAL_SPI_MspInit+0xc4>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bce:	f003 0304 	and.w	r3, r3, #4
 8000bd2:	60bb      	str	r3, [r7, #8]
 8000bd4:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PA4     ------> SPI3_NSS
    PC10     ------> SPI3_SCK
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000bd6:	2310      	movs	r3, #16
 8000bd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000be2:	2303      	movs	r3, #3
 8000be4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000be6:	2306      	movs	r3, #6
 8000be8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bea:	f107 0314 	add.w	r3, r7, #20
 8000bee:	4619      	mov	r1, r3
 8000bf0:	480d      	ldr	r0, [pc, #52]	; (8000c28 <HAL_SPI_MspInit+0xc8>)
 8000bf2:	f001 fb0f 	bl	8002214 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000bf6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000bfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bfc:	2302      	movs	r3, #2
 8000bfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c04:	2303      	movs	r3, #3
 8000c06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c08:	2306      	movs	r3, #6
 8000c0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c0c:	f107 0314 	add.w	r3, r7, #20
 8000c10:	4619      	mov	r1, r3
 8000c12:	4806      	ldr	r0, [pc, #24]	; (8000c2c <HAL_SPI_MspInit+0xcc>)
 8000c14:	f001 fafe 	bl	8002214 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000c18:	bf00      	nop
 8000c1a:	3728      	adds	r7, #40	; 0x28
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	40003c00 	.word	0x40003c00
 8000c24:	40023800 	.word	0x40023800
 8000c28:	40020000 	.word	0x40020000
 8000c2c:	40020800 	.word	0x40020800

08000c30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b08a      	sub	sp, #40	; 0x28
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c38:	f107 0314 	add.w	r3, r7, #20
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	605a      	str	r2, [r3, #4]
 8000c42:	609a      	str	r2, [r3, #8]
 8000c44:	60da      	str	r2, [r3, #12]
 8000c46:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a19      	ldr	r2, [pc, #100]	; (8000cb4 <HAL_UART_MspInit+0x84>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d12c      	bne.n	8000cac <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000c52:	2300      	movs	r3, #0
 8000c54:	613b      	str	r3, [r7, #16]
 8000c56:	4b18      	ldr	r3, [pc, #96]	; (8000cb8 <HAL_UART_MspInit+0x88>)
 8000c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c5a:	4a17      	ldr	r2, [pc, #92]	; (8000cb8 <HAL_UART_MspInit+0x88>)
 8000c5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c60:	6413      	str	r3, [r2, #64]	; 0x40
 8000c62:	4b15      	ldr	r3, [pc, #84]	; (8000cb8 <HAL_UART_MspInit+0x88>)
 8000c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c66:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c6a:	613b      	str	r3, [r7, #16]
 8000c6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c6e:	2300      	movs	r3, #0
 8000c70:	60fb      	str	r3, [r7, #12]
 8000c72:	4b11      	ldr	r3, [pc, #68]	; (8000cb8 <HAL_UART_MspInit+0x88>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c76:	4a10      	ldr	r2, [pc, #64]	; (8000cb8 <HAL_UART_MspInit+0x88>)
 8000c78:	f043 0308 	orr.w	r3, r3, #8
 8000c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c7e:	4b0e      	ldr	r3, [pc, #56]	; (8000cb8 <HAL_UART_MspInit+0x88>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c82:	f003 0308 	and.w	r3, r3, #8
 8000c86:	60fb      	str	r3, [r7, #12]
 8000c88:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000c8a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000c8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c90:	2302      	movs	r3, #2
 8000c92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c94:	2300      	movs	r3, #0
 8000c96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c98:	2303      	movs	r3, #3
 8000c9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c9c:	2307      	movs	r3, #7
 8000c9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ca0:	f107 0314 	add.w	r3, r7, #20
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4805      	ldr	r0, [pc, #20]	; (8000cbc <HAL_UART_MspInit+0x8c>)
 8000ca8:	f001 fab4 	bl	8002214 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000cac:	bf00      	nop
 8000cae:	3728      	adds	r7, #40	; 0x28
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	40004800 	.word	0x40004800
 8000cb8:	40023800 	.word	0x40023800
 8000cbc:	40020c00 	.word	0x40020c00

08000cc0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b08a      	sub	sp, #40	; 0x28
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc8:	f107 0314 	add.w	r3, r7, #20
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]
 8000cd0:	605a      	str	r2, [r3, #4]
 8000cd2:	609a      	str	r2, [r3, #8]
 8000cd4:	60da      	str	r2, [r3, #12]
 8000cd6:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000ce0:	d13f      	bne.n	8000d62 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	613b      	str	r3, [r7, #16]
 8000ce6:	4b21      	ldr	r3, [pc, #132]	; (8000d6c <HAL_PCD_MspInit+0xac>)
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cea:	4a20      	ldr	r2, [pc, #128]	; (8000d6c <HAL_PCD_MspInit+0xac>)
 8000cec:	f043 0301 	orr.w	r3, r3, #1
 8000cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf2:	4b1e      	ldr	r3, [pc, #120]	; (8000d6c <HAL_PCD_MspInit+0xac>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf6:	f003 0301 	and.w	r3, r3, #1
 8000cfa:	613b      	str	r3, [r7, #16]
 8000cfc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000cfe:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000d02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d04:	2302      	movs	r3, #2
 8000d06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d0c:	2303      	movs	r3, #3
 8000d0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000d10:	230a      	movs	r3, #10
 8000d12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d14:	f107 0314 	add.w	r3, r7, #20
 8000d18:	4619      	mov	r1, r3
 8000d1a:	4815      	ldr	r0, [pc, #84]	; (8000d70 <HAL_PCD_MspInit+0xb0>)
 8000d1c:	f001 fa7a 	bl	8002214 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000d20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d26:	2300      	movs	r3, #0
 8000d28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000d2e:	f107 0314 	add.w	r3, r7, #20
 8000d32:	4619      	mov	r1, r3
 8000d34:	480e      	ldr	r0, [pc, #56]	; (8000d70 <HAL_PCD_MspInit+0xb0>)
 8000d36:	f001 fa6d 	bl	8002214 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <HAL_PCD_MspInit+0xac>)
 8000d3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d3e:	4a0b      	ldr	r2, [pc, #44]	; (8000d6c <HAL_PCD_MspInit+0xac>)
 8000d40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d44:	6353      	str	r3, [r2, #52]	; 0x34
 8000d46:	2300      	movs	r3, #0
 8000d48:	60fb      	str	r3, [r7, #12]
 8000d4a:	4b08      	ldr	r3, [pc, #32]	; (8000d6c <HAL_PCD_MspInit+0xac>)
 8000d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d4e:	4a07      	ldr	r2, [pc, #28]	; (8000d6c <HAL_PCD_MspInit+0xac>)
 8000d50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d54:	6453      	str	r3, [r2, #68]	; 0x44
 8000d56:	4b05      	ldr	r3, [pc, #20]	; (8000d6c <HAL_PCD_MspInit+0xac>)
 8000d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000d62:	bf00      	nop
 8000d64:	3728      	adds	r7, #40	; 0x28
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	40023800 	.word	0x40023800
 8000d70:	40020000 	.word	0x40020000

08000d74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d78:	e7fe      	b.n	8000d78 <NMI_Handler+0x4>

08000d7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d7e:	e7fe      	b.n	8000d7e <HardFault_Handler+0x4>

08000d80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d84:	e7fe      	b.n	8000d84 <MemManage_Handler+0x4>

08000d86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d86:	b480      	push	{r7}
 8000d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d8a:	e7fe      	b.n	8000d8a <BusFault_Handler+0x4>

08000d8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d90:	e7fe      	b.n	8000d90 <UsageFault_Handler+0x4>

08000d92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d92:	b480      	push	{r7}
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d96:	bf00      	nop
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr

08000da0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000da4:	bf00      	nop
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr

08000dae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dae:	b480      	push	{r7}
 8000db0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000db2:	bf00      	nop
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr

08000dbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dc0:	f000 fdd6 	bl	8001970 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dc4:	bf00      	nop
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  return 1;
 8000dcc:	2301      	movs	r3, #1
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr

08000dd8 <_kill>:

int _kill(int pid, int sig)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b082      	sub	sp, #8
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000de2:	f003 f813 	bl	8003e0c <__errno>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2216      	movs	r2, #22
 8000dea:	601a      	str	r2, [r3, #0]
  return -1;
 8000dec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	3708      	adds	r7, #8
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <_exit>:

void _exit (int status)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000e00:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e04:	6878      	ldr	r0, [r7, #4]
 8000e06:	f7ff ffe7 	bl	8000dd8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000e0a:	e7fe      	b.n	8000e0a <_exit+0x12>

08000e0c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b086      	sub	sp, #24
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	60f8      	str	r0, [r7, #12]
 8000e14:	60b9      	str	r1, [r7, #8]
 8000e16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e18:	2300      	movs	r3, #0
 8000e1a:	617b      	str	r3, [r7, #20]
 8000e1c:	e00a      	b.n	8000e34 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e1e:	f3af 8000 	nop.w
 8000e22:	4601      	mov	r1, r0
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	1c5a      	adds	r2, r3, #1
 8000e28:	60ba      	str	r2, [r7, #8]
 8000e2a:	b2ca      	uxtb	r2, r1
 8000e2c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	3301      	adds	r3, #1
 8000e32:	617b      	str	r3, [r7, #20]
 8000e34:	697a      	ldr	r2, [r7, #20]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	429a      	cmp	r2, r3
 8000e3a:	dbf0      	blt.n	8000e1e <_read+0x12>
  }

  return len;
 8000e3c:	687b      	ldr	r3, [r7, #4]
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	3718      	adds	r7, #24
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b086      	sub	sp, #24
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	60f8      	str	r0, [r7, #12]
 8000e4e:	60b9      	str	r1, [r7, #8]
 8000e50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e52:	2300      	movs	r3, #0
 8000e54:	617b      	str	r3, [r7, #20]
 8000e56:	e009      	b.n	8000e6c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	1c5a      	adds	r2, r3, #1
 8000e5c:	60ba      	str	r2, [r7, #8]
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	4618      	mov	r0, r3
 8000e62:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	617b      	str	r3, [r7, #20]
 8000e6c:	697a      	ldr	r2, [r7, #20]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	429a      	cmp	r2, r3
 8000e72:	dbf1      	blt.n	8000e58 <_write+0x12>
  }
  return len;
 8000e74:	687b      	ldr	r3, [r7, #4]
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3718      	adds	r7, #24
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}

08000e7e <_close>:

int _close(int file)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	b083      	sub	sp, #12
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e86:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	370c      	adds	r7, #12
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr

08000e96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e96:	b480      	push	{r7}
 8000e98:	b083      	sub	sp, #12
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
 8000e9e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ea6:	605a      	str	r2, [r3, #4]
  return 0;
 8000ea8:	2300      	movs	r3, #0
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	370c      	adds	r7, #12
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr

08000eb6 <_isatty>:

int _isatty(int file)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	b083      	sub	sp, #12
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ebe:	2301      	movs	r3, #1
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr

08000ecc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b085      	sub	sp, #20
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	60f8      	str	r0, [r7, #12]
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ed8:	2300      	movs	r3, #0
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3714      	adds	r7, #20
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
	...

08000ee8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b086      	sub	sp, #24
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ef0:	4a14      	ldr	r2, [pc, #80]	; (8000f44 <_sbrk+0x5c>)
 8000ef2:	4b15      	ldr	r3, [pc, #84]	; (8000f48 <_sbrk+0x60>)
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000efc:	4b13      	ldr	r3, [pc, #76]	; (8000f4c <_sbrk+0x64>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d102      	bne.n	8000f0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f04:	4b11      	ldr	r3, [pc, #68]	; (8000f4c <_sbrk+0x64>)
 8000f06:	4a12      	ldr	r2, [pc, #72]	; (8000f50 <_sbrk+0x68>)
 8000f08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f0a:	4b10      	ldr	r3, [pc, #64]	; (8000f4c <_sbrk+0x64>)
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4413      	add	r3, r2
 8000f12:	693a      	ldr	r2, [r7, #16]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d207      	bcs.n	8000f28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f18:	f002 ff78 	bl	8003e0c <__errno>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	220c      	movs	r2, #12
 8000f20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f22:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f26:	e009      	b.n	8000f3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f28:	4b08      	ldr	r3, [pc, #32]	; (8000f4c <_sbrk+0x64>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f2e:	4b07      	ldr	r3, [pc, #28]	; (8000f4c <_sbrk+0x64>)
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4413      	add	r3, r2
 8000f36:	4a05      	ldr	r2, [pc, #20]	; (8000f4c <_sbrk+0x64>)
 8000f38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f3a:	68fb      	ldr	r3, [r7, #12]
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3718      	adds	r7, #24
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20030000 	.word	0x20030000
 8000f48:	00000400 	.word	0x00000400
 8000f4c:	200008a0 	.word	0x200008a0
 8000f50:	20000930 	.word	0x20000930

08000f54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f58:	4b06      	ldr	r3, [pc, #24]	; (8000f74 <SystemInit+0x20>)
 8000f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f5e:	4a05      	ldr	r2, [pc, #20]	; (8000f74 <SystemInit+0x20>)
 8000f60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000f78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fb0 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f7c:	480d      	ldr	r0, [pc, #52]	; (8000fb4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000f7e:	490e      	ldr	r1, [pc, #56]	; (8000fb8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000f80:	4a0e      	ldr	r2, [pc, #56]	; (8000fbc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f84:	e002      	b.n	8000f8c <LoopCopyDataInit>

08000f86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f8a:	3304      	adds	r3, #4

08000f8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f90:	d3f9      	bcc.n	8000f86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f92:	4a0b      	ldr	r2, [pc, #44]	; (8000fc0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000f94:	4c0b      	ldr	r4, [pc, #44]	; (8000fc4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000f96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f98:	e001      	b.n	8000f9e <LoopFillZerobss>

08000f9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f9c:	3204      	adds	r2, #4

08000f9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fa0:	d3fb      	bcc.n	8000f9a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000fa2:	f7ff ffd7 	bl	8000f54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fa6:	f002 ff49 	bl	8003e3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000faa:	f7ff faf3 	bl	8000594 <main>
  bx  lr    
 8000fae:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000fb0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000fb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fb8:	200000d0 	.word	0x200000d0
  ldr r2, =_sidata
 8000fbc:	08005024 	.word	0x08005024
  ldr r2, =_sbss
 8000fc0:	200000d0 	.word	0x200000d0
  ldr r4, =_ebss
 8000fc4:	2000092c 	.word	0x2000092c

08000fc8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fc8:	e7fe      	b.n	8000fc8 <ADC_IRQHandler>
	...

08000fcc <debounceFSM_init>:
 *          at the start of the model.
 *
 * @param   None
 * @retval  None
 */
void debounceFSM_init(delay_t *delayi) {
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
	/* Initialize Estado */
	assert(&PressButton!=NULL);
	currentState = BUTTON_UP;
 8000fd4:	4b07      	ldr	r3, [pc, #28]	; (8000ff4 <debounceFSM_init+0x28>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	701a      	strb	r2, [r3, #0]
	current_edge_state = EDGE_INIT;
 8000fda:	4b07      	ldr	r3, [pc, #28]	; (8000ff8 <debounceFSM_init+0x2c>)
 8000fdc:	2202      	movs	r2, #2
 8000fde:	701a      	strb	r2, [r3, #0]
	delay = delayi;
 8000fe0:	4a06      	ldr	r2, [pc, #24]	; (8000ffc <debounceFSM_init+0x30>)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6013      	str	r3, [r2, #0]
	return;
 8000fe6:	bf00      	nop
}
 8000fe8:	370c      	adds	r7, #12
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	200008a4 	.word	0x200008a4
 8000ff8:	200008a5 	.word	0x200008a5
 8000ffc:	200008a8 	.word	0x200008a8

08001000 <debounceFSM_update>:
 *          and updates the current state and outputs accordingly.
 *
 * @param   delay: pointer to the delay instance
 * @retval  None
 */
bool_t debounceFSM_update() {
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
	assert(delay!=NULL);
 8001006:	4b39      	ldr	r3, [pc, #228]	; (80010ec <debounceFSM_update+0xec>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d105      	bne.n	800101a <debounceFSM_update+0x1a>
 800100e:	4b38      	ldr	r3, [pc, #224]	; (80010f0 <debounceFSM_update+0xf0>)
 8001010:	4a38      	ldr	r2, [pc, #224]	; (80010f4 <debounceFSM_update+0xf4>)
 8001012:	2178      	movs	r1, #120	; 0x78
 8001014:	4838      	ldr	r0, [pc, #224]	; (80010f8 <debounceFSM_update+0xf8>)
 8001016:	f002 fedb 	bl	8003dd0 <__assert_func>
	assert(&currentState!=NULL);
	bool_t value;
	value = false;
 800101a:	2300      	movs	r3, #0
 800101c:	71fb      	strb	r3, [r7, #7]

	switch (currentState) {
 800101e:	4b37      	ldr	r3, [pc, #220]	; (80010fc <debounceFSM_update+0xfc>)
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	2b03      	cmp	r3, #3
 8001024:	d854      	bhi.n	80010d0 <debounceFSM_update+0xd0>
 8001026:	a201      	add	r2, pc, #4	; (adr r2, 800102c <debounceFSM_update+0x2c>)
 8001028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800102c:	0800103d 	.word	0x0800103d
 8001030:	08001051 	.word	0x08001051
 8001034:	0800108b 	.word	0x0800108b
 8001038:	0800109f 	.word	0x0800109f
	/*
	 * In the BUTTON_UP state, it checks whether the button remains unpressed.
	 * Otherwise, that is, if the button is pressed, the state changes to BUTTON_FALLING.
	 */
	case BUTTON_UP:
		if (BSP_PB_GetState(BUTTON_USER)) {
 800103c:	2000      	movs	r0, #0
 800103e:	f000 fc2f 	bl	80018a0 <BSP_PB_GetState>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d049      	beq.n	80010dc <debounceFSM_update+0xdc>
			currentState = BUTTON_FALLING;
 8001048:	4b2c      	ldr	r3, [pc, #176]	; (80010fc <debounceFSM_update+0xfc>)
 800104a:	2201      	movs	r2, #1
 800104c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800104e:	e045      	b.n	80010dc <debounceFSM_update+0xdc>
		 * If it remains pressed (condition 'yes'), the state changes to BUTTON_DOWN and the
		 * state of LED1 is toggled. If the button does not remain pressed (condition 'no'),
		 * the state changes back to BUTTON_UP, interpreting this event as a bounce.
		 */
	case BUTTON_FALLING:
		if (BSP_PB_GetState(BUTTON_USER) && delayRead(delay)) {
 8001050:	2000      	movs	r0, #0
 8001052:	f000 fc25 	bl	80018a0 <BSP_PB_GetState>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d012      	beq.n	8001082 <debounceFSM_update+0x82>
 800105c:	4b23      	ldr	r3, [pc, #140]	; (80010ec <debounceFSM_update+0xec>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4618      	mov	r0, r3
 8001062:	f000 f887 	bl	8001174 <delayRead>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d00a      	beq.n	8001082 <debounceFSM_update+0x82>
			currentState = BUTTON_DOWN;
 800106c:	4b23      	ldr	r3, [pc, #140]	; (80010fc <debounceFSM_update+0xfc>)
 800106e:	2202      	movs	r2, #2
 8001070:	701a      	strb	r2, [r3, #0]
			buttonPressed();
 8001072:	f000 f849 	bl	8001108 <buttonPressed>
			value = true;
 8001076:	2301      	movs	r3, #1
 8001078:	71fb      	strb	r3, [r7, #7]
			current_edge_state = EDGE_FALLING;
 800107a:	4b21      	ldr	r3, [pc, #132]	; (8001100 <debounceFSM_update+0x100>)
 800107c:	2201      	movs	r2, #1
 800107e:	701a      	strb	r2, [r3, #0]
			//PressButton = !(PressButton);
		} else {
			//currentState=BUTTON_DOWN;
			currentState = BUTTON_UP;
		}
		break;
 8001080:	e02f      	b.n	80010e2 <debounceFSM_update+0xe2>
			currentState = BUTTON_UP;
 8001082:	4b1e      	ldr	r3, [pc, #120]	; (80010fc <debounceFSM_update+0xfc>)
 8001084:	2200      	movs	r2, #0
 8001086:	701a      	strb	r2, [r3, #0]
		break;
 8001088:	e02b      	b.n	80010e2 <debounceFSM_update+0xe2>
		/*
		 * In the BUTTON_DOWN state, if the button is released, the state changes to BUTTON_RAISING.
		 */
	case BUTTON_DOWN:
		if (!BSP_PB_GetState(BUTTON_USER)) {
 800108a:	2000      	movs	r0, #0
 800108c:	f000 fc08 	bl	80018a0 <BSP_PB_GetState>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d124      	bne.n	80010e0 <debounceFSM_update+0xe0>
			currentState = BUTTON_RAISING;
 8001096:	4b19      	ldr	r3, [pc, #100]	; (80010fc <debounceFSM_update+0xfc>)
 8001098:	2203      	movs	r2, #3
 800109a:	701a      	strb	r2, [r3, #0]

		}
		break;
 800109c:	e020      	b.n	80010e0 <debounceFSM_update+0xe0>
		 * If it remains unpressed (condition 'yes'), the state changes back to BUTTON_UP and
		 * the buttonReleased function is called. If the button is pressed again (condition 'no'),
		 * the state changes back to BUTTON_DOWN.
		 */
	case BUTTON_RAISING:
		if (!BSP_PB_GetState(BUTTON_USER) && delayRead(delay)) {
 800109e:	2000      	movs	r0, #0
 80010a0:	f000 fbfe 	bl	80018a0 <BSP_PB_GetState>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d10e      	bne.n	80010c8 <debounceFSM_update+0xc8>
 80010aa:	4b10      	ldr	r3, [pc, #64]	; (80010ec <debounceFSM_update+0xec>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4618      	mov	r0, r3
 80010b0:	f000 f860 	bl	8001174 <delayRead>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d006      	beq.n	80010c8 <debounceFSM_update+0xc8>
			currentState = BUTTON_UP;
 80010ba:	4b10      	ldr	r3, [pc, #64]	; (80010fc <debounceFSM_update+0xfc>)
 80010bc:	2200      	movs	r2, #0
 80010be:	701a      	strb	r2, [r3, #0]
			current_edge_state = EDGE_RAISING;
 80010c0:	4b0f      	ldr	r3, [pc, #60]	; (8001100 <debounceFSM_update+0x100>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	701a      	strb	r2, [r3, #0]
			//buttonReleased();
		} else {

			currentState = BUTTON_DOWN;
		}
		break;
 80010c6:	e00c      	b.n	80010e2 <debounceFSM_update+0xe2>
			currentState = BUTTON_DOWN;
 80010c8:	4b0c      	ldr	r3, [pc, #48]	; (80010fc <debounceFSM_update+0xfc>)
 80010ca:	2202      	movs	r2, #2
 80010cc:	701a      	strb	r2, [r3, #0]
		break;
 80010ce:	e008      	b.n	80010e2 <debounceFSM_update+0xe2>
	default:
		/* Handle unexpected state */
		assert(0);
 80010d0:	4b0c      	ldr	r3, [pc, #48]	; (8001104 <debounceFSM_update+0x104>)
 80010d2:	4a08      	ldr	r2, [pc, #32]	; (80010f4 <debounceFSM_update+0xf4>)
 80010d4:	21b4      	movs	r1, #180	; 0xb4
 80010d6:	4808      	ldr	r0, [pc, #32]	; (80010f8 <debounceFSM_update+0xf8>)
 80010d8:	f002 fe7a 	bl	8003dd0 <__assert_func>
		break;
 80010dc:	bf00      	nop
 80010de:	e000      	b.n	80010e2 <debounceFSM_update+0xe2>
		break;
 80010e0:	bf00      	nop
	}
	return value;
 80010e2:	79fb      	ldrb	r3, [r7, #7]
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	200008a8 	.word	0x200008a8
 80010f0:	08004e8c 	.word	0x08004e8c
 80010f4:	08004f04 	.word	0x08004f04
 80010f8:	08004e68 	.word	0x08004e68
 80010fc:	200008a4 	.word	0x200008a4
 8001100:	200008a5 	.word	0x200008a5
 8001104:	08004e64 	.word	0x08004e64

08001108 <buttonPressed>:
 * @brief   Toggles the state of LED2.
 *
 * @param   None
 * @retval  None
 */
static void buttonPressed() {
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
	PressButton = !(PressButton);
 800110c:	4b09      	ldr	r3, [pc, #36]	; (8001134 <buttonPressed+0x2c>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	2b00      	cmp	r3, #0
 8001112:	bf14      	ite	ne
 8001114:	2301      	movne	r3, #1
 8001116:	2300      	moveq	r3, #0
 8001118:	b2db      	uxtb	r3, r3
 800111a:	f083 0301 	eor.w	r3, r3, #1
 800111e:	b2db      	uxtb	r3, r3
 8001120:	f003 0301 	and.w	r3, r3, #1
 8001124:	b2da      	uxtb	r2, r3
 8001126:	4b03      	ldr	r3, [pc, #12]	; (8001134 <buttonPressed+0x2c>)
 8001128:	701a      	strb	r2, [r3, #0]
	return;
 800112a:	bf00      	nop
}
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	20000024 	.word	0x20000024

08001138 <delayInit>:
 * marcando el flag `running` como false. No inicia el conteo del retardo.
 *
 * @param delay Puntero al objeto de retardo.
 * @param duration Duración del retardo en ticks.
 */
void delayInit(delay_t *delay, tick_t duration) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
	assert(delay != NULL);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d105      	bne.n	8001154 <delayInit+0x1c>
 8001148:	4b07      	ldr	r3, [pc, #28]	; (8001168 <delayInit+0x30>)
 800114a:	4a08      	ldr	r2, [pc, #32]	; (800116c <delayInit+0x34>)
 800114c:	2117      	movs	r1, #23
 800114e:	4808      	ldr	r0, [pc, #32]	; (8001170 <delayInit+0x38>)
 8001150:	f002 fe3e 	bl	8003dd0 <__assert_func>
	assert(duration >= 0);
	delay->duration = duration;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	683a      	ldr	r2, [r7, #0]
 8001158:	605a      	str	r2, [r3, #4]
	delay->running = false;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2200      	movs	r2, #0
 800115e:	721a      	strb	r2, [r3, #8]
}
 8001160:	bf00      	nop
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	08004e98 	.word	0x08004e98
 800116c:	08004f18 	.word	0x08004f18
 8001170:	08004ea8 	.word	0x08004ea8

08001174 <delayRead>:
 * reinicia el objeto y devuelve true.
 *
 * @param delay Puntero al objeto de retardo.
 * @return true si el retardo ha alcanzado su duración, false en caso contrario.
 */
bool_t delayRead(delay_t *delay) {
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
	static bool_t retValue; ///< Variable estática interna para retener el valor de retorno.
	retValue = false;
 800117c:	4b18      	ldr	r3, [pc, #96]	; (80011e0 <delayRead+0x6c>)
 800117e:	2200      	movs	r2, #0
 8001180:	701a      	strb	r2, [r3, #0]
	assert(delay != NULL);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d105      	bne.n	8001194 <delayRead+0x20>
 8001188:	4b16      	ldr	r3, [pc, #88]	; (80011e4 <delayRead+0x70>)
 800118a:	4a17      	ldr	r2, [pc, #92]	; (80011e8 <delayRead+0x74>)
 800118c:	212a      	movs	r1, #42	; 0x2a
 800118e:	4817      	ldr	r0, [pc, #92]	; (80011ec <delayRead+0x78>)
 8001190:	f002 fe1e 	bl	8003dd0 <__assert_func>
	assert(delay->duration >= 0);

	if (!delay->running) {
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	7a1b      	ldrb	r3, [r3, #8]
 8001198:	f083 0301 	eor.w	r3, r3, #1
 800119c:	b2db      	uxtb	r3, r3
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d008      	beq.n	80011b4 <delayRead+0x40>
		delay->startTime = HAL_GetTick();
 80011a2:	f000 fbf9 	bl	8001998 <HAL_GetTick>
 80011a6:	4602      	mov	r2, r0
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	601a      	str	r2, [r3, #0]
		delay->running = true;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2201      	movs	r2, #1
 80011b0:	721a      	strb	r2, [r3, #8]
 80011b2:	e00f      	b.n	80011d4 <delayRead+0x60>
	} else {
		if ((HAL_GetTick() - delay->startTime) >= delay->duration) {
 80011b4:	f000 fbf0 	bl	8001998 <HAL_GetTick>
 80011b8:	4602      	mov	r2, r0
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	1ad2      	subs	r2, r2, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d305      	bcc.n	80011d4 <delayRead+0x60>
			delay->running = false;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2200      	movs	r2, #0
 80011cc:	721a      	strb	r2, [r3, #8]
			retValue = true;
 80011ce:	4b04      	ldr	r3, [pc, #16]	; (80011e0 <delayRead+0x6c>)
 80011d0:	2201      	movs	r2, #1
 80011d2:	701a      	strb	r2, [r3, #0]
		}
	}
	return retValue;
 80011d4:	4b02      	ldr	r3, [pc, #8]	; (80011e0 <delayRead+0x6c>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3708      	adds	r7, #8
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	200008ac 	.word	0x200008ac
 80011e4:	08004e98 	.word	0x08004e98
 80011e8:	08004f24 	.word	0x08004f24
 80011ec:	08004ea8 	.word	0x08004ea8

080011f0 <init_led>:
/**
 * @brief Inicializa los LEDs.
 *
 * Esta función configura los LEDs y establece sus valores iniciales.
 */
void init_led(void) {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
	spi_write(0x09, 0x00);       // No decoding.
 80011f4:	2100      	movs	r1, #0
 80011f6:	2009      	movs	r0, #9
 80011f8:	f000 f930 	bl	800145c <spi_write>
	spi_write(0x0b, 0x07);       // Scan limit = 8 LEDs.
 80011fc:	2107      	movs	r1, #7
 80011fe:	200b      	movs	r0, #11
 8001200:	f000 f92c 	bl	800145c <spi_write>
	spi_write(0x0c, 0x01);       // Power down = 0, normal mode = 1.
 8001204:	2101      	movs	r1, #1
 8001206:	200c      	movs	r0, #12
 8001208:	f000 f928 	bl	800145c <spi_write>
	spi_write(0x0f, 0x00);       // No test display.
 800120c:	2100      	movs	r1, #0
 800120e:	200f      	movs	r0, #15
 8001210:	f000 f924 	bl	800145c <spi_write>
	clear_led();
 8001214:	f000 f806 	bl	8001224 <clear_led>
	spi_write(0x0a, 0x05);       // Brightness intensity.
 8001218:	2105      	movs	r1, #5
 800121a:	200a      	movs	r0, #10
 800121c:	f000 f91e 	bl	800145c <spi_write>
}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}

08001224 <clear_led>:
/**
 * @brief Limpia o apaga todos los LEDs.
 *
 * Esta función recorre todas las direcciones de LEDs y les asigna el valor de apagado.
 */
void clear_led(void) {
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
	for (int j = 0; j < 8; j++) {
 800122a:	2300      	movs	r3, #0
 800122c:	607b      	str	r3, [r7, #4]
 800122e:	e00e      	b.n	800124e <clear_led+0x2a>
		spi_write(led_address[j], clear[j]);
 8001230:	4a0b      	ldr	r2, [pc, #44]	; (8001260 <clear_led+0x3c>)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	4413      	add	r3, r2
 8001236:	781a      	ldrb	r2, [r3, #0]
 8001238:	490a      	ldr	r1, [pc, #40]	; (8001264 <clear_led+0x40>)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	440b      	add	r3, r1
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	4619      	mov	r1, r3
 8001242:	4610      	mov	r0, r2
 8001244:	f000 f90a 	bl	800145c <spi_write>
	for (int j = 0; j < 8; j++) {
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	3301      	adds	r3, #1
 800124c:	607b      	str	r3, [r7, #4]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2b07      	cmp	r3, #7
 8001252:	dded      	ble.n	8001230 <clear_led+0xc>
	}
}
 8001254:	bf00      	nop
 8001256:	bf00      	nop
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	20000028 	.word	0x20000028
 8001264:	200008b0 	.word	0x200008b0

08001268 <lit_led>:
/**
 * @brief Enciende todos los LEDs.
 *
 * Esta función recorre todas las direcciones de LEDs y les asigna el valor de encendido.
 */
void lit_led(void) {
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
	for (int j = 0; j < 8; j++) {
 800126e:	2300      	movs	r3, #0
 8001270:	607b      	str	r3, [r7, #4]
 8001272:	e00e      	b.n	8001292 <lit_led+0x2a>
		spi_write(led_address[j], matrizEncendida[j]);
 8001274:	4a0b      	ldr	r2, [pc, #44]	; (80012a4 <lit_led+0x3c>)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4413      	add	r3, r2
 800127a:	781a      	ldrb	r2, [r3, #0]
 800127c:	490a      	ldr	r1, [pc, #40]	; (80012a8 <lit_led+0x40>)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	440b      	add	r3, r1
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	4619      	mov	r1, r3
 8001286:	4610      	mov	r0, r2
 8001288:	f000 f8e8 	bl	800145c <spi_write>
	for (int j = 0; j < 8; j++) {
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	3301      	adds	r3, #1
 8001290:	607b      	str	r3, [r7, #4]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2b07      	cmp	r3, #7
 8001296:	dded      	ble.n	8001274 <lit_led+0xc>
	}
}
 8001298:	bf00      	nop
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000028 	.word	0x20000028
 80012a8:	20000030 	.word	0x20000030

080012ac <update_led>:
 * Esta función toma una lista de valores y actualiza el estado de cada LED según
 * la lista proporcionada.
 *
 * @param paint_list Lista con los valores de los LEDs.
 */
void update_led(uint8_t paint_list[]) {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
	for (int j = 0; j < 8; j++) {
 80012b4:	2300      	movs	r3, #0
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	e00d      	b.n	80012d6 <update_led+0x2a>
		spi_write(led_address[j], paint_list[j]);
 80012ba:	4a0b      	ldr	r2, [pc, #44]	; (80012e8 <update_led+0x3c>)
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	4413      	add	r3, r2
 80012c0:	7818      	ldrb	r0, [r3, #0]
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	4413      	add	r3, r2
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	4619      	mov	r1, r3
 80012cc:	f000 f8c6 	bl	800145c <spi_write>
	for (int j = 0; j < 8; j++) {
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	3301      	adds	r3, #1
 80012d4:	60fb      	str	r3, [r7, #12]
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	2b07      	cmp	r3, #7
 80012da:	ddee      	ble.n	80012ba <update_led+0xe>
	}
}
 80012dc:	bf00      	nop
 80012de:	bf00      	nop
 80012e0:	3710      	adds	r7, #16
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20000028 	.word	0x20000028

080012ec <fantasma_led>:
 * Esta función genera una función de fantasma en la patalla led
 *
 *
 * @param vacio
 */
void fantasma_led(delay_t *delay_Ghost) {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
	switch (tipo_fantasma) {
 80012f4:	4b38      	ldr	r3, [pc, #224]	; (80013d8 <fantasma_led+0xec>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2b05      	cmp	r3, #5
 80012fa:	d868      	bhi.n	80013ce <fantasma_led+0xe2>
 80012fc:	a201      	add	r2, pc, #4	; (adr r2, 8001304 <fantasma_led+0x18>)
 80012fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001302:	bf00      	nop
 8001304:	0800131d 	.word	0x0800131d
 8001308:	08001337 	.word	0x08001337
 800130c:	08001351 	.word	0x08001351
 8001310:	0800136b 	.word	0x0800136b
 8001314:	08001385 	.word	0x08001385
 8001318:	0800139f 	.word	0x0800139f
	case (GHOST1):
		update_led(ghost1);
 800131c:	482f      	ldr	r0, [pc, #188]	; (80013dc <fantasma_led+0xf0>)
 800131e:	f7ff ffc5 	bl	80012ac <update_led>
		if (delayRead(delay_Ghost)) {
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f7ff ff26 	bl	8001174 <delayRead>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d044      	beq.n	80013b8 <fantasma_led+0xcc>
			tipo_fantasma = GHOST2;
 800132e:	4b2a      	ldr	r3, [pc, #168]	; (80013d8 <fantasma_led+0xec>)
 8001330:	2201      	movs	r2, #1
 8001332:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001334:	e040      	b.n	80013b8 <fantasma_led+0xcc>
	case (GHOST2):
		update_led(ghost2);
 8001336:	482a      	ldr	r0, [pc, #168]	; (80013e0 <fantasma_led+0xf4>)
 8001338:	f7ff ffb8 	bl	80012ac <update_led>
		if (delayRead(delay_Ghost)) {
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff ff19 	bl	8001174 <delayRead>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d039      	beq.n	80013bc <fantasma_led+0xd0>
			tipo_fantasma = GHOST3;
 8001348:	4b23      	ldr	r3, [pc, #140]	; (80013d8 <fantasma_led+0xec>)
 800134a:	2202      	movs	r2, #2
 800134c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800134e:	e035      	b.n	80013bc <fantasma_led+0xd0>
	case (GHOST3):
		update_led(ghost3);
 8001350:	4824      	ldr	r0, [pc, #144]	; (80013e4 <fantasma_led+0xf8>)
 8001352:	f7ff ffab 	bl	80012ac <update_led>
		if (delayRead(delay_Ghost)) {
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f7ff ff0c 	bl	8001174 <delayRead>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d02e      	beq.n	80013c0 <fantasma_led+0xd4>
			tipo_fantasma = GHOST4;
 8001362:	4b1d      	ldr	r3, [pc, #116]	; (80013d8 <fantasma_led+0xec>)
 8001364:	2203      	movs	r2, #3
 8001366:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001368:	e02a      	b.n	80013c0 <fantasma_led+0xd4>
	case (GHOST4):
		update_led(ghost4);
 800136a:	481f      	ldr	r0, [pc, #124]	; (80013e8 <fantasma_led+0xfc>)
 800136c:	f7ff ff9e 	bl	80012ac <update_led>
		if (delayRead(delay_Ghost)) {
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff feff 	bl	8001174 <delayRead>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d023      	beq.n	80013c4 <fantasma_led+0xd8>
			tipo_fantasma = GHOST5;
 800137c:	4b16      	ldr	r3, [pc, #88]	; (80013d8 <fantasma_led+0xec>)
 800137e:	2204      	movs	r2, #4
 8001380:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001382:	e01f      	b.n	80013c4 <fantasma_led+0xd8>
	case (GHOST5):
		update_led(ghost5);
 8001384:	4819      	ldr	r0, [pc, #100]	; (80013ec <fantasma_led+0x100>)
 8001386:	f7ff ff91 	bl	80012ac <update_led>
		if (delayRead(delay_Ghost)) {
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f7ff fef2 	bl	8001174 <delayRead>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d018      	beq.n	80013c8 <fantasma_led+0xdc>
			tipo_fantasma = GHOST6;
 8001396:	4b10      	ldr	r3, [pc, #64]	; (80013d8 <fantasma_led+0xec>)
 8001398:	2205      	movs	r2, #5
 800139a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800139c:	e014      	b.n	80013c8 <fantasma_led+0xdc>
	case (GHOST6):
		update_led(ghost5);
 800139e:	4813      	ldr	r0, [pc, #76]	; (80013ec <fantasma_led+0x100>)
 80013a0:	f7ff ff84 	bl	80012ac <update_led>
		if (delayRead(delay_Ghost)) {
 80013a4:	6878      	ldr	r0, [r7, #4]
 80013a6:	f7ff fee5 	bl	8001174 <delayRead>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d00d      	beq.n	80013cc <fantasma_led+0xe0>
			tipo_fantasma = GHOST1;
 80013b0:	4b09      	ldr	r3, [pc, #36]	; (80013d8 <fantasma_led+0xec>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	701a      	strb	r2, [r3, #0]
		}
		break;
 80013b6:	e009      	b.n	80013cc <fantasma_led+0xe0>
		break;
 80013b8:	bf00      	nop
 80013ba:	e008      	b.n	80013ce <fantasma_led+0xe2>
		break;
 80013bc:	bf00      	nop
 80013be:	e006      	b.n	80013ce <fantasma_led+0xe2>
		break;
 80013c0:	bf00      	nop
 80013c2:	e004      	b.n	80013ce <fantasma_led+0xe2>
		break;
 80013c4:	bf00      	nop
 80013c6:	e002      	b.n	80013ce <fantasma_led+0xe2>
		break;
 80013c8:	bf00      	nop
 80013ca:	e000      	b.n	80013ce <fantasma_led+0xe2>
		break;
 80013cc:	bf00      	nop
	}
}
 80013ce:	bf00      	nop
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	200008b8 	.word	0x200008b8
 80013dc:	20000038 	.word	0x20000038
 80013e0:	20000040 	.word	0x20000040
 80013e4:	20000048 	.word	0x20000048
 80013e8:	20000050 	.word	0x20000050
 80013ec:	20000058 	.word	0x20000058

080013f0 <spi_init>:

#include <stdint.h>  ///< Incluye tipos de definición estándar, como uint32_t.
#include <stdbool.h> ///< Incluye el tipo booleano (bool).
#include "API_spi.h"

void spi_init(void) {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
	MX_GPIO_Init();
 80013f4:	f000 f864 	bl	80014c0 <MX_GPIO_Init>
	MX_SPI3_Init();
 80013f8:	f000 f936 	bl	8001668 <MX_SPI3_Init>
}
 80013fc:	bf00      	nop
 80013fe:	bd80      	pop	{r7, pc}

08001400 <spi_write_byte>:
 * microcontrolador, sino que implementa la transmisión manualmente.
 *
 * @param byte Byte de datos que se desea enviar a través de SPI.
 *
 */
void spi_write_byte(uint8_t byte) {
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
	// Itera a través de cada uno de los 8 bits del byte proporcionado.
	for (uint8_t i = 0; i < 8; i++) {
 800140a:	2300      	movs	r3, #0
 800140c:	73fb      	strb	r3, [r7, #15]
 800140e:	e01b      	b.n	8001448 <spi_write_byte+0x48>
		// Establece el pin del reloj (clock) en estado bajo.
		HAL_GPIO_WritePin(maxport, clock_Pin, 0);
 8001410:	2200      	movs	r2, #0
 8001412:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001416:	4810      	ldr	r0, [pc, #64]	; (8001458 <spi_write_byte+0x58>)
 8001418:	f001 f8c0 	bl	800259c <HAL_GPIO_WritePin>

		// Escribe el bit más significativo (MSB) del byte en el pin de datos (data).
		HAL_GPIO_WritePin(maxport, data_Pin, byte & 0x80);
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001422:	b2db      	uxtb	r3, r3
 8001424:	461a      	mov	r2, r3
 8001426:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800142a:	480b      	ldr	r0, [pc, #44]	; (8001458 <spi_write_byte+0x58>)
 800142c:	f001 f8b6 	bl	800259c <HAL_GPIO_WritePin>

		// Desplaza el byte a la izquierda para preparar el siguiente bit.
		byte = byte << 1;
 8001430:	79fb      	ldrb	r3, [r7, #7]
 8001432:	005b      	lsls	r3, r3, #1
 8001434:	71fb      	strb	r3, [r7, #7]

		// Establece el pin del reloj (clock) en estado alto.
		HAL_GPIO_WritePin(maxport, clock_Pin, 1);
 8001436:	2201      	movs	r2, #1
 8001438:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800143c:	4806      	ldr	r0, [pc, #24]	; (8001458 <spi_write_byte+0x58>)
 800143e:	f001 f8ad 	bl	800259c <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 8; i++) {
 8001442:	7bfb      	ldrb	r3, [r7, #15]
 8001444:	3301      	adds	r3, #1
 8001446:	73fb      	strb	r3, [r7, #15]
 8001448:	7bfb      	ldrb	r3, [r7, #15]
 800144a:	2b07      	cmp	r3, #7
 800144c:	d9e0      	bls.n	8001410 <spi_write_byte+0x10>
	}
}
 800144e:	bf00      	nop
 8001450:	bf00      	nop
 8001452:	3710      	adds	r7, #16
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	40020c00 	.word	0x40020c00

0800145c <spi_write>:
 * múltiples veces según el valor predefinido de 'num'.
 *
 * @param address Byte de dirección que se desea enviar a través de SPI.
 * @param cmd Byte de comando que se desea enviar a través de SPI.
 */
void spi_write(uint8_t address, uint8_t cmd) {
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	460a      	mov	r2, r1
 8001466:	71fb      	strb	r3, [r7, #7]
 8001468:	4613      	mov	r3, r2
 800146a:	71bb      	strb	r3, [r7, #6]
	// Establece el pin CS (Chip Select) en estado bajo.
	HAL_GPIO_WritePin(maxport, cs_Pin, 0);
 800146c:	2200      	movs	r2, #0
 800146e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001472:	4812      	ldr	r0, [pc, #72]	; (80014bc <spi_write+0x60>)
 8001474:	f001 f892 	bl	800259c <HAL_GPIO_WritePin>

	// Envía el par de bytes (dirección y comando) 'num' veces.
	for (uint8_t i = 0; i < num; i++) {
 8001478:	2300      	movs	r3, #0
 800147a:	73fb      	strb	r3, [r7, #15]
 800147c:	e00a      	b.n	8001494 <spi_write+0x38>
		// Envía el byte de dirección.
		spi_write_byte(address);
 800147e:	79fb      	ldrb	r3, [r7, #7]
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff ffbd 	bl	8001400 <spi_write_byte>

		// Envía el byte de comando.
		spi_write_byte(cmd);
 8001486:	79bb      	ldrb	r3, [r7, #6]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff ffb9 	bl	8001400 <spi_write_byte>
	for (uint8_t i = 0; i < num; i++) {
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	3301      	adds	r3, #1
 8001492:	73fb      	strb	r3, [r7, #15]
 8001494:	7bfb      	ldrb	r3, [r7, #15]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d0f1      	beq.n	800147e <spi_write+0x22>
	}

	// Establece el pin CS (Chip Select) en estado bajo.
	HAL_GPIO_WritePin(maxport, cs_Pin, 0);
 800149a:	2200      	movs	r2, #0
 800149c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014a0:	4806      	ldr	r0, [pc, #24]	; (80014bc <spi_write+0x60>)
 80014a2:	f001 f87b 	bl	800259c <HAL_GPIO_WritePin>

	// Establece el pin CS (Chip Select) en estado alto.
	HAL_GPIO_WritePin(maxport, cs_Pin, 1);
 80014a6:	2201      	movs	r2, #1
 80014a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014ac:	4803      	ldr	r0, [pc, #12]	; (80014bc <spi_write+0x60>)
 80014ae:	f001 f875 	bl	800259c <HAL_GPIO_WritePin>
}
 80014b2:	bf00      	nop
 80014b4:	3710      	adds	r7, #16
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	40020c00 	.word	0x40020c00

080014c0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b08c      	sub	sp, #48	; 0x30
 80014c4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80014c6:	f107 031c 	add.w	r3, r7, #28
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]
 80014ce:	605a      	str	r2, [r3, #4]
 80014d0:	609a      	str	r2, [r3, #8]
 80014d2:	60da      	str	r2, [r3, #12]
 80014d4:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	61bb      	str	r3, [r7, #24]
 80014da:	4b5e      	ldr	r3, [pc, #376]	; (8001654 <MX_GPIO_Init+0x194>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014de:	4a5d      	ldr	r2, [pc, #372]	; (8001654 <MX_GPIO_Init+0x194>)
 80014e0:	f043 0304 	orr.w	r3, r3, #4
 80014e4:	6313      	str	r3, [r2, #48]	; 0x30
 80014e6:	4b5b      	ldr	r3, [pc, #364]	; (8001654 <MX_GPIO_Init+0x194>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	f003 0304 	and.w	r3, r3, #4
 80014ee:	61bb      	str	r3, [r7, #24]
 80014f0:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	617b      	str	r3, [r7, #20]
 80014f6:	4b57      	ldr	r3, [pc, #348]	; (8001654 <MX_GPIO_Init+0x194>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	4a56      	ldr	r2, [pc, #344]	; (8001654 <MX_GPIO_Init+0x194>)
 80014fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001500:	6313      	str	r3, [r2, #48]	; 0x30
 8001502:	4b54      	ldr	r3, [pc, #336]	; (8001654 <MX_GPIO_Init+0x194>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800150a:	617b      	str	r3, [r7, #20]
 800150c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	613b      	str	r3, [r7, #16]
 8001512:	4b50      	ldr	r3, [pc, #320]	; (8001654 <MX_GPIO_Init+0x194>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001516:	4a4f      	ldr	r2, [pc, #316]	; (8001654 <MX_GPIO_Init+0x194>)
 8001518:	f043 0301 	orr.w	r3, r3, #1
 800151c:	6313      	str	r3, [r2, #48]	; 0x30
 800151e:	4b4d      	ldr	r3, [pc, #308]	; (8001654 <MX_GPIO_Init+0x194>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	613b      	str	r3, [r7, #16]
 8001528:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800152a:	2300      	movs	r3, #0
 800152c:	60fb      	str	r3, [r7, #12]
 800152e:	4b49      	ldr	r3, [pc, #292]	; (8001654 <MX_GPIO_Init+0x194>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001532:	4a48      	ldr	r2, [pc, #288]	; (8001654 <MX_GPIO_Init+0x194>)
 8001534:	f043 0302 	orr.w	r3, r3, #2
 8001538:	6313      	str	r3, [r2, #48]	; 0x30
 800153a:	4b46      	ldr	r3, [pc, #280]	; (8001654 <MX_GPIO_Init+0x194>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	f003 0302 	and.w	r3, r3, #2
 8001542:	60fb      	str	r3, [r7, #12]
 8001544:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001546:	2300      	movs	r3, #0
 8001548:	60bb      	str	r3, [r7, #8]
 800154a:	4b42      	ldr	r3, [pc, #264]	; (8001654 <MX_GPIO_Init+0x194>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154e:	4a41      	ldr	r2, [pc, #260]	; (8001654 <MX_GPIO_Init+0x194>)
 8001550:	f043 0308 	orr.w	r3, r3, #8
 8001554:	6313      	str	r3, [r2, #48]	; 0x30
 8001556:	4b3f      	ldr	r3, [pc, #252]	; (8001654 <MX_GPIO_Init+0x194>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155a:	f003 0308 	and.w	r3, r3, #8
 800155e:	60bb      	str	r3, [r7, #8]
 8001560:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8001562:	2300      	movs	r3, #0
 8001564:	607b      	str	r3, [r7, #4]
 8001566:	4b3b      	ldr	r3, [pc, #236]	; (8001654 <MX_GPIO_Init+0x194>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156a:	4a3a      	ldr	r2, [pc, #232]	; (8001654 <MX_GPIO_Init+0x194>)
 800156c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001570:	6313      	str	r3, [r2, #48]	; 0x30
 8001572:	4b38      	ldr	r3, [pc, #224]	; (8001654 <MX_GPIO_Init+0x194>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001576:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800157a:	607b      	str	r3, [r7, #4]
 800157c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | GPIO_PIN_5 | LD2_Pin,
 800157e:	2200      	movs	r2, #0
 8001580:	f244 01a1 	movw	r1, #16545	; 0x40a1
 8001584:	4834      	ldr	r0, [pc, #208]	; (8001658 <MX_GPIO_Init+0x198>)
 8001586:	f001 f809 	bl	800259c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, CS_Pin | DIN_Pin | CLK_Pin, GPIO_PIN_RESET);
 800158a:	2200      	movs	r2, #0
 800158c:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8001590:	4832      	ldr	r0, [pc, #200]	; (800165c <MX_GPIO_Init+0x19c>)
 8001592:	f001 f803 	bl	800259c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, USB_PowerSwitchOn_Pin | GPIO_PIN_15,
 8001596:	2200      	movs	r2, #0
 8001598:	f248 0140 	movw	r1, #32832	; 0x8040
 800159c:	4830      	ldr	r0, [pc, #192]	; (8001660 <MX_GPIO_Init+0x1a0>)
 800159e:	f000 fffd 	bl	800259c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : USER_Btn_Pin */
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 80015a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015a6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015a8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80015ac:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ae:	2300      	movs	r3, #0
 80015b0:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80015b2:	f107 031c 	add.w	r3, r7, #28
 80015b6:	4619      	mov	r1, r3
 80015b8:	482a      	ldr	r0, [pc, #168]	; (8001664 <MX_GPIO_Init+0x1a4>)
 80015ba:	f000 fe2b 	bl	8002214 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 80015be:	f244 0381 	movw	r3, #16513	; 0x4081
 80015c2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c4:	2301      	movs	r3, #1
 80015c6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	2300      	movs	r3, #0
 80015ca:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015cc:	2300      	movs	r3, #0
 80015ce:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d0:	f107 031c 	add.w	r3, r7, #28
 80015d4:	4619      	mov	r1, r3
 80015d6:	4820      	ldr	r0, [pc, #128]	; (8001658 <MX_GPIO_Init+0x198>)
 80015d8:	f000 fe1c 	bl	8002214 <HAL_GPIO_Init>

	/*Configure GPIO pins : CS_Pin DIN_Pin CLK_Pin */
	GPIO_InitStruct.Pin = CS_Pin | DIN_Pin | CLK_Pin;
 80015dc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80015e0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e2:	2301      	movs	r3, #1
 80015e4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e6:	2300      	movs	r3, #0
 80015e8:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ea:	2300      	movs	r3, #0
 80015ec:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015ee:	f107 031c 	add.w	r3, r7, #28
 80015f2:	4619      	mov	r1, r3
 80015f4:	4819      	ldr	r0, [pc, #100]	; (800165c <MX_GPIO_Init+0x19c>)
 80015f6:	f000 fe0d 	bl	8002214 <HAL_GPIO_Init>

	/*Configure GPIO pins : USB_PowerSwitchOn_Pin PG15 */
	GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin | GPIO_PIN_15;
 80015fa:	f248 0340 	movw	r3, #32832	; 0x8040
 80015fe:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001600:	2301      	movs	r3, #1
 8001602:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001604:	2300      	movs	r3, #0
 8001606:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001608:	2300      	movs	r3, #0
 800160a:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800160c:	f107 031c 	add.w	r3, r7, #28
 8001610:	4619      	mov	r1, r3
 8001612:	4813      	ldr	r0, [pc, #76]	; (8001660 <MX_GPIO_Init+0x1a0>)
 8001614:	f000 fdfe 	bl	8002214 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001618:	2380      	movs	r3, #128	; 0x80
 800161a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800161c:	2300      	movs	r3, #0
 800161e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001620:	2300      	movs	r3, #0
 8001622:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001624:	f107 031c 	add.w	r3, r7, #28
 8001628:	4619      	mov	r1, r3
 800162a:	480d      	ldr	r0, [pc, #52]	; (8001660 <MX_GPIO_Init+0x1a0>)
 800162c:	f000 fdf2 	bl	8002214 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001630:	2320      	movs	r3, #32
 8001632:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001634:	2301      	movs	r3, #1
 8001636:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001638:	2301      	movs	r3, #1
 800163a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163c:	2300      	movs	r3, #0
 800163e:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001640:	f107 031c 	add.w	r3, r7, #28
 8001644:	4619      	mov	r1, r3
 8001646:	4804      	ldr	r0, [pc, #16]	; (8001658 <MX_GPIO_Init+0x198>)
 8001648:	f000 fde4 	bl	8002214 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800164c:	bf00      	nop
 800164e:	3730      	adds	r7, #48	; 0x30
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	40023800 	.word	0x40023800
 8001658:	40020400 	.word	0x40020400
 800165c:	40020c00 	.word	0x40020c00
 8001660:	40021800 	.word	0x40021800
 8001664:	40020800 	.word	0x40020800

08001668 <MX_SPI3_Init>:
/**
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void) {
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI3_Init 1 */

	/* USER CODE END SPI3_Init 1 */
	/* SPI3 parameter configuration*/
	hspi3.Instance = SPI3;
 800166c:	4b17      	ldr	r3, [pc, #92]	; (80016cc <MX_SPI3_Init+0x64>)
 800166e:	4a18      	ldr	r2, [pc, #96]	; (80016d0 <MX_SPI3_Init+0x68>)
 8001670:	601a      	str	r2, [r3, #0]
	hspi3.Init.Mode = SPI_MODE_MASTER;
 8001672:	4b16      	ldr	r3, [pc, #88]	; (80016cc <MX_SPI3_Init+0x64>)
 8001674:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001678:	605a      	str	r2, [r3, #4]
	hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800167a:	4b14      	ldr	r3, [pc, #80]	; (80016cc <MX_SPI3_Init+0x64>)
 800167c:	2200      	movs	r2, #0
 800167e:	609a      	str	r2, [r3, #8]
	hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001680:	4b12      	ldr	r3, [pc, #72]	; (80016cc <MX_SPI3_Init+0x64>)
 8001682:	2200      	movs	r2, #0
 8001684:	60da      	str	r2, [r3, #12]
	hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001686:	4b11      	ldr	r3, [pc, #68]	; (80016cc <MX_SPI3_Init+0x64>)
 8001688:	2200      	movs	r2, #0
 800168a:	611a      	str	r2, [r3, #16]
	hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800168c:	4b0f      	ldr	r3, [pc, #60]	; (80016cc <MX_SPI3_Init+0x64>)
 800168e:	2200      	movs	r2, #0
 8001690:	615a      	str	r2, [r3, #20]
	hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001692:	4b0e      	ldr	r3, [pc, #56]	; (80016cc <MX_SPI3_Init+0x64>)
 8001694:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001698:	619a      	str	r2, [r3, #24]
	hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800169a:	4b0c      	ldr	r3, [pc, #48]	; (80016cc <MX_SPI3_Init+0x64>)
 800169c:	2200      	movs	r2, #0
 800169e:	61da      	str	r2, [r3, #28]
	hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016a0:	4b0a      	ldr	r3, [pc, #40]	; (80016cc <MX_SPI3_Init+0x64>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	621a      	str	r2, [r3, #32]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80016a6:	4b09      	ldr	r3, [pc, #36]	; (80016cc <MX_SPI3_Init+0x64>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	625a      	str	r2, [r3, #36]	; 0x24
	hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016ac:	4b07      	ldr	r3, [pc, #28]	; (80016cc <MX_SPI3_Init+0x64>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	629a      	str	r2, [r3, #40]	; 0x28
	hspi3.Init.CRCPolynomial = 10;
 80016b2:	4b06      	ldr	r3, [pc, #24]	; (80016cc <MX_SPI3_Init+0x64>)
 80016b4:	220a      	movs	r2, #10
 80016b6:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi3) != HAL_OK) {
 80016b8:	4804      	ldr	r0, [pc, #16]	; (80016cc <MX_SPI3_Init+0x64>)
 80016ba:	f001 fd3d 	bl	8003138 <HAL_SPI_Init>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_SPI3_Init+0x60>
		Error_Handler();
 80016c4:	f7ff f958 	bl	8000978 <Error_Handler>
	}
	/* USER CODE BEGIN SPI3_Init 2 */

	/* USER CODE END SPI3_Init 2 */

}
 80016c8:	bf00      	nop
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	200008bc 	.word	0x200008bc
 80016d0:	40003c00 	.word	0x40003c00

080016d4 <inicializarMEF>:
State_MEF_t estadoMEF;

/**
 * @brief Función para inicializar la MEF. Configura el estado inicial.
 */
void inicializarMEF(void) {
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
	estadoMEF = SET; /**< Configura el estado inicial. */
 80016d8:	4b03      	ldr	r3, [pc, #12]	; (80016e8 <inicializarMEF+0x14>)
 80016da:	2201      	movs	r2, #1
 80016dc:	701a      	strb	r2, [r3, #0]
	return;
 80016de:	bf00      	nop
}
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr
 80016e8:	20000914 	.word	0x20000914

080016ec <actualizarMEF>:
 * Esta función evalúa el estado actual de la MEF y determina el próximo estado en función de las condiciones de entrada.
 *
 * @param delay Puntero al tipo de dato delay_t que define la estructura de retardo.
 * @return State_MEF_t: El estado actualizado de la MEF.
 */
State_MEF_t actualizarMEF(delay_t *delay) {
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
	assert(&estadoMEF!=NULL); /**< Asegura que el puntero al estado actual no es nulo. */

	switch (estadoMEF) {
 80016f4:	4b66      	ldr	r3, [pc, #408]	; (8001890 <actualizarMEF+0x1a4>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	2b05      	cmp	r3, #5
 80016fa:	f200 80b2 	bhi.w	8001862 <actualizarMEF+0x176>
 80016fe:	a201      	add	r2, pc, #4	; (adr r2, 8001704 <actualizarMEF+0x18>)
 8001700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001704:	0800171d 	.word	0x0800171d
 8001708:	08001745 	.word	0x08001745
 800170c:	0800178f 	.word	0x0800178f
 8001710:	080017d9 	.word	0x080017d9
 8001714:	08001823 	.word	0x08001823
 8001718:	08001843 	.word	0x08001843
	case SET_ini:
		if (!debounceFSM_update() && delayRead(delay)) {
 800171c:	f7ff fc70 	bl	8001000 <debounceFSM_update>
 8001720:	4603      	mov	r3, r0
 8001722:	f083 0301 	eor.w	r3, r3, #1
 8001726:	b2db      	uxtb	r3, r3
 8001728:	2b00      	cmp	r3, #0
 800172a:	f000 80a0 	beq.w	800186e <actualizarMEF+0x182>
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f7ff fd20 	bl	8001174 <delayRead>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	f000 8099 	beq.w	800186e <actualizarMEF+0x182>
			estadoMEF = FIRST;
 800173c:	4b54      	ldr	r3, [pc, #336]	; (8001890 <actualizarMEF+0x1a4>)
 800173e:	2201      	movs	r2, #1
 8001740:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001742:	e094      	b.n	800186e <actualizarMEF+0x182>
	case FIRST:
		if (!debounceFSM_update() && delayRead(delay)) {
 8001744:	f7ff fc5c 	bl	8001000 <debounceFSM_update>
 8001748:	4603      	mov	r3, r0
 800174a:	f083 0301 	eor.w	r3, r3, #1
 800174e:	b2db      	uxtb	r3, r3
 8001750:	2b00      	cmp	r3, #0
 8001752:	d009      	beq.n	8001768 <actualizarMEF+0x7c>
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f7ff fd0d 	bl	8001174 <delayRead>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d003      	beq.n	8001768 <actualizarMEF+0x7c>
			estadoMEF = SECOND;
 8001760:	4b4b      	ldr	r3, [pc, #300]	; (8001890 <actualizarMEF+0x1a4>)
 8001762:	2202      	movs	r2, #2
 8001764:	701a      	strb	r2, [r3, #0]
		} else if (BSP_PB_GetState(BUTTON_USER) && !delayRead(delay)) {
			estadoMEF = BAD;
		}
		break;
 8001766:	e084      	b.n	8001872 <actualizarMEF+0x186>
		} else if (BSP_PB_GetState(BUTTON_USER) && !delayRead(delay)) {
 8001768:	2000      	movs	r0, #0
 800176a:	f000 f899 	bl	80018a0 <BSP_PB_GetState>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d07e      	beq.n	8001872 <actualizarMEF+0x186>
 8001774:	6878      	ldr	r0, [r7, #4]
 8001776:	f7ff fcfd 	bl	8001174 <delayRead>
 800177a:	4603      	mov	r3, r0
 800177c:	f083 0301 	eor.w	r3, r3, #1
 8001780:	b2db      	uxtb	r3, r3
 8001782:	2b00      	cmp	r3, #0
 8001784:	d075      	beq.n	8001872 <actualizarMEF+0x186>
			estadoMEF = BAD;
 8001786:	4b42      	ldr	r3, [pc, #264]	; (8001890 <actualizarMEF+0x1a4>)
 8001788:	2205      	movs	r2, #5
 800178a:	701a      	strb	r2, [r3, #0]
		break;
 800178c:	e071      	b.n	8001872 <actualizarMEF+0x186>
	case SECOND:
		if (!debounceFSM_update() && delayRead(delay)) {
 800178e:	f7ff fc37 	bl	8001000 <debounceFSM_update>
 8001792:	4603      	mov	r3, r0
 8001794:	f083 0301 	eor.w	r3, r3, #1
 8001798:	b2db      	uxtb	r3, r3
 800179a:	2b00      	cmp	r3, #0
 800179c:	d009      	beq.n	80017b2 <actualizarMEF+0xc6>
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f7ff fce8 	bl	8001174 <delayRead>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d003      	beq.n	80017b2 <actualizarMEF+0xc6>
			estadoMEF = THIRD;
 80017aa:	4b39      	ldr	r3, [pc, #228]	; (8001890 <actualizarMEF+0x1a4>)
 80017ac:	2203      	movs	r2, #3
 80017ae:	701a      	strb	r2, [r3, #0]
		} else if (BSP_PB_GetState(BUTTON_USER) && !delayRead(delay)) {
			estadoMEF = BAD;
		}
		break;
 80017b0:	e061      	b.n	8001876 <actualizarMEF+0x18a>
		} else if (BSP_PB_GetState(BUTTON_USER) && !delayRead(delay)) {
 80017b2:	2000      	movs	r0, #0
 80017b4:	f000 f874 	bl	80018a0 <BSP_PB_GetState>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d05b      	beq.n	8001876 <actualizarMEF+0x18a>
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f7ff fcd8 	bl	8001174 <delayRead>
 80017c4:	4603      	mov	r3, r0
 80017c6:	f083 0301 	eor.w	r3, r3, #1
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d052      	beq.n	8001876 <actualizarMEF+0x18a>
			estadoMEF = BAD;
 80017d0:	4b2f      	ldr	r3, [pc, #188]	; (8001890 <actualizarMEF+0x1a4>)
 80017d2:	2205      	movs	r2, #5
 80017d4:	701a      	strb	r2, [r3, #0]
		break;
 80017d6:	e04e      	b.n	8001876 <actualizarMEF+0x18a>
	case THIRD:
		if (!debounceFSM_update() && delayRead(delay)) {
 80017d8:	f7ff fc12 	bl	8001000 <debounceFSM_update>
 80017dc:	4603      	mov	r3, r0
 80017de:	f083 0301 	eor.w	r3, r3, #1
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d009      	beq.n	80017fc <actualizarMEF+0x110>
 80017e8:	6878      	ldr	r0, [r7, #4]
 80017ea:	f7ff fcc3 	bl	8001174 <delayRead>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d003      	beq.n	80017fc <actualizarMEF+0x110>
			estadoMEF = FIRST;
 80017f4:	4b26      	ldr	r3, [pc, #152]	; (8001890 <actualizarMEF+0x1a4>)
 80017f6:	2201      	movs	r2, #1
 80017f8:	701a      	strb	r2, [r3, #0]
		} else if (BSP_PB_GetState(BUTTON_USER) && !delayRead(delay)) {
			estadoMEF = GOOD;
		}
		break;
 80017fa:	e03e      	b.n	800187a <actualizarMEF+0x18e>
		} else if (BSP_PB_GetState(BUTTON_USER) && !delayRead(delay)) {
 80017fc:	2000      	movs	r0, #0
 80017fe:	f000 f84f 	bl	80018a0 <BSP_PB_GetState>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d038      	beq.n	800187a <actualizarMEF+0x18e>
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f7ff fcb3 	bl	8001174 <delayRead>
 800180e:	4603      	mov	r3, r0
 8001810:	f083 0301 	eor.w	r3, r3, #1
 8001814:	b2db      	uxtb	r3, r3
 8001816:	2b00      	cmp	r3, #0
 8001818:	d02f      	beq.n	800187a <actualizarMEF+0x18e>
			estadoMEF = GOOD;
 800181a:	4b1d      	ldr	r3, [pc, #116]	; (8001890 <actualizarMEF+0x1a4>)
 800181c:	2204      	movs	r2, #4
 800181e:	701a      	strb	r2, [r3, #0]
		break;
 8001820:	e02b      	b.n	800187a <actualizarMEF+0x18e>
	case GOOD:
		if (!BSP_PB_GetState(BUTTON_USER) && delayRead(delay)) {
 8001822:	2000      	movs	r0, #0
 8001824:	f000 f83c 	bl	80018a0 <BSP_PB_GetState>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d127      	bne.n	800187e <actualizarMEF+0x192>
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f7ff fca0 	bl	8001174 <delayRead>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d021      	beq.n	800187e <actualizarMEF+0x192>
			estadoMEF = FIRST;
 800183a:	4b15      	ldr	r3, [pc, #84]	; (8001890 <actualizarMEF+0x1a4>)
 800183c:	2201      	movs	r2, #1
 800183e:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001840:	e01d      	b.n	800187e <actualizarMEF+0x192>
	case BAD:
		if (!BSP_PB_GetState(BUTTON_USER) && delayRead(delay)) {
 8001842:	2000      	movs	r0, #0
 8001844:	f000 f82c 	bl	80018a0 <BSP_PB_GetState>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d119      	bne.n	8001882 <actualizarMEF+0x196>
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f7ff fc90 	bl	8001174 <delayRead>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d013      	beq.n	8001882 <actualizarMEF+0x196>
			estadoMEF = FIRST;
 800185a:	4b0d      	ldr	r3, [pc, #52]	; (8001890 <actualizarMEF+0x1a4>)
 800185c:	2201      	movs	r2, #1
 800185e:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001860:	e00f      	b.n	8001882 <actualizarMEF+0x196>
	default:
		/** En caso de llegar a un estado no definido, se fuerza una interrupción. */
		assert(0);
 8001862:	4b0c      	ldr	r3, [pc, #48]	; (8001894 <actualizarMEF+0x1a8>)
 8001864:	4a0c      	ldr	r2, [pc, #48]	; (8001898 <actualizarMEF+0x1ac>)
 8001866:	214c      	movs	r1, #76	; 0x4c
 8001868:	480c      	ldr	r0, [pc, #48]	; (800189c <actualizarMEF+0x1b0>)
 800186a:	f002 fab1 	bl	8003dd0 <__assert_func>
		break;
 800186e:	bf00      	nop
 8001870:	e008      	b.n	8001884 <actualizarMEF+0x198>
		break;
 8001872:	bf00      	nop
 8001874:	e006      	b.n	8001884 <actualizarMEF+0x198>
		break;
 8001876:	bf00      	nop
 8001878:	e004      	b.n	8001884 <actualizarMEF+0x198>
		break;
 800187a:	bf00      	nop
 800187c:	e002      	b.n	8001884 <actualizarMEF+0x198>
		break;
 800187e:	bf00      	nop
 8001880:	e000      	b.n	8001884 <actualizarMEF+0x198>
		break;
 8001882:	bf00      	nop
	}
	return (estadoMEF);
 8001884:	4b02      	ldr	r3, [pc, #8]	; (8001890 <actualizarMEF+0x1a4>)
 8001886:	781b      	ldrb	r3, [r3, #0]
}
 8001888:	4618      	mov	r0, r3
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	20000914 	.word	0x20000914
 8001894:	08004ec8 	.word	0x08004ec8
 8001898:	08004f30 	.word	0x08004f30
 800189c:	08004ecc 	.word	0x08004ecc

080018a0 <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	71fb      	strb	r3, [r7, #7]
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 80018aa:	79fb      	ldrb	r3, [r7, #7]
 80018ac:	4a06      	ldr	r2, [pc, #24]	; (80018c8 <BSP_PB_GetState+0x28>)
 80018ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018b6:	4611      	mov	r1, r2
 80018b8:	4618      	mov	r0, r3
 80018ba:	f000 fe57 	bl	800256c <HAL_GPIO_ReadPin>
 80018be:	4603      	mov	r3, r0
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	20000060 	.word	0x20000060

080018cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018d0:	4b0e      	ldr	r3, [pc, #56]	; (800190c <HAL_Init+0x40>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a0d      	ldr	r2, [pc, #52]	; (800190c <HAL_Init+0x40>)
 80018d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018dc:	4b0b      	ldr	r3, [pc, #44]	; (800190c <HAL_Init+0x40>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a0a      	ldr	r2, [pc, #40]	; (800190c <HAL_Init+0x40>)
 80018e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018e8:	4b08      	ldr	r3, [pc, #32]	; (800190c <HAL_Init+0x40>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a07      	ldr	r2, [pc, #28]	; (800190c <HAL_Init+0x40>)
 80018ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018f4:	2003      	movs	r0, #3
 80018f6:	f000 f931 	bl	8001b5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018fa:	2000      	movs	r0, #0
 80018fc:	f000 f808 	bl	8001910 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001900:	f7ff f840 	bl	8000984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001904:	2300      	movs	r3, #0
}
 8001906:	4618      	mov	r0, r3
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	40023c00 	.word	0x40023c00

08001910 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001918:	4b12      	ldr	r3, [pc, #72]	; (8001964 <HAL_InitTick+0x54>)
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	4b12      	ldr	r3, [pc, #72]	; (8001968 <HAL_InitTick+0x58>)
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	4619      	mov	r1, r3
 8001922:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001926:	fbb3 f3f1 	udiv	r3, r3, r1
 800192a:	fbb2 f3f3 	udiv	r3, r2, r3
 800192e:	4618      	mov	r0, r3
 8001930:	f000 f93b 	bl	8001baa <HAL_SYSTICK_Config>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e00e      	b.n	800195c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2b0f      	cmp	r3, #15
 8001942:	d80a      	bhi.n	800195a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001944:	2200      	movs	r2, #0
 8001946:	6879      	ldr	r1, [r7, #4]
 8001948:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800194c:	f000 f911 	bl	8001b72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001950:	4a06      	ldr	r2, [pc, #24]	; (800196c <HAL_InitTick+0x5c>)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001956:	2300      	movs	r3, #0
 8001958:	e000      	b.n	800195c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
}
 800195c:	4618      	mov	r0, r3
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	20000020 	.word	0x20000020
 8001968:	20000068 	.word	0x20000068
 800196c:	20000064 	.word	0x20000064

08001970 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001974:	4b06      	ldr	r3, [pc, #24]	; (8001990 <HAL_IncTick+0x20>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	461a      	mov	r2, r3
 800197a:	4b06      	ldr	r3, [pc, #24]	; (8001994 <HAL_IncTick+0x24>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4413      	add	r3, r2
 8001980:	4a04      	ldr	r2, [pc, #16]	; (8001994 <HAL_IncTick+0x24>)
 8001982:	6013      	str	r3, [r2, #0]
}
 8001984:	bf00      	nop
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	20000068 	.word	0x20000068
 8001994:	20000918 	.word	0x20000918

08001998 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  return uwTick;
 800199c:	4b03      	ldr	r3, [pc, #12]	; (80019ac <HAL_GetTick+0x14>)
 800199e:	681b      	ldr	r3, [r3, #0]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	20000918 	.word	0x20000918

080019b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b084      	sub	sp, #16
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019b8:	f7ff ffee 	bl	8001998 <HAL_GetTick>
 80019bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80019c8:	d005      	beq.n	80019d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019ca:	4b0a      	ldr	r3, [pc, #40]	; (80019f4 <HAL_Delay+0x44>)
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	461a      	mov	r2, r3
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	4413      	add	r3, r2
 80019d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80019d6:	bf00      	nop
 80019d8:	f7ff ffde 	bl	8001998 <HAL_GetTick>
 80019dc:	4602      	mov	r2, r0
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	68fa      	ldr	r2, [r7, #12]
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d8f7      	bhi.n	80019d8 <HAL_Delay+0x28>
  {
  }
}
 80019e8:	bf00      	nop
 80019ea:	bf00      	nop
 80019ec:	3710      	adds	r7, #16
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	20000068 	.word	0x20000068

080019f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b085      	sub	sp, #20
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	f003 0307 	and.w	r3, r3, #7
 8001a06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a08:	4b0c      	ldr	r3, [pc, #48]	; (8001a3c <__NVIC_SetPriorityGrouping+0x44>)
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a0e:	68ba      	ldr	r2, [r7, #8]
 8001a10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a14:	4013      	ands	r3, r2
 8001a16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a2a:	4a04      	ldr	r2, [pc, #16]	; (8001a3c <__NVIC_SetPriorityGrouping+0x44>)
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	60d3      	str	r3, [r2, #12]
}
 8001a30:	bf00      	nop
 8001a32:	3714      	adds	r7, #20
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr
 8001a3c:	e000ed00 	.word	0xe000ed00

08001a40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a44:	4b04      	ldr	r3, [pc, #16]	; (8001a58 <__NVIC_GetPriorityGrouping+0x18>)
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	0a1b      	lsrs	r3, r3, #8
 8001a4a:	f003 0307 	and.w	r3, r3, #7
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr
 8001a58:	e000ed00 	.word	0xe000ed00

08001a5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	4603      	mov	r3, r0
 8001a64:	6039      	str	r1, [r7, #0]
 8001a66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	db0a      	blt.n	8001a86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	b2da      	uxtb	r2, r3
 8001a74:	490c      	ldr	r1, [pc, #48]	; (8001aa8 <__NVIC_SetPriority+0x4c>)
 8001a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a7a:	0112      	lsls	r2, r2, #4
 8001a7c:	b2d2      	uxtb	r2, r2
 8001a7e:	440b      	add	r3, r1
 8001a80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a84:	e00a      	b.n	8001a9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	b2da      	uxtb	r2, r3
 8001a8a:	4908      	ldr	r1, [pc, #32]	; (8001aac <__NVIC_SetPriority+0x50>)
 8001a8c:	79fb      	ldrb	r3, [r7, #7]
 8001a8e:	f003 030f 	and.w	r3, r3, #15
 8001a92:	3b04      	subs	r3, #4
 8001a94:	0112      	lsls	r2, r2, #4
 8001a96:	b2d2      	uxtb	r2, r2
 8001a98:	440b      	add	r3, r1
 8001a9a:	761a      	strb	r2, [r3, #24]
}
 8001a9c:	bf00      	nop
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	e000e100 	.word	0xe000e100
 8001aac:	e000ed00 	.word	0xe000ed00

08001ab0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b089      	sub	sp, #36	; 0x24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	60b9      	str	r1, [r7, #8]
 8001aba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f003 0307 	and.w	r3, r3, #7
 8001ac2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	f1c3 0307 	rsb	r3, r3, #7
 8001aca:	2b04      	cmp	r3, #4
 8001acc:	bf28      	it	cs
 8001ace:	2304      	movcs	r3, #4
 8001ad0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	3304      	adds	r3, #4
 8001ad6:	2b06      	cmp	r3, #6
 8001ad8:	d902      	bls.n	8001ae0 <NVIC_EncodePriority+0x30>
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	3b03      	subs	r3, #3
 8001ade:	e000      	b.n	8001ae2 <NVIC_EncodePriority+0x32>
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	fa02 f303 	lsl.w	r3, r2, r3
 8001aee:	43da      	mvns	r2, r3
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	401a      	ands	r2, r3
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001af8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	fa01 f303 	lsl.w	r3, r1, r3
 8001b02:	43d9      	mvns	r1, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b08:	4313      	orrs	r3, r2
         );
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3724      	adds	r7, #36	; 0x24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
	...

08001b18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	3b01      	subs	r3, #1
 8001b24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b28:	d301      	bcc.n	8001b2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e00f      	b.n	8001b4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b2e:	4a0a      	ldr	r2, [pc, #40]	; (8001b58 <SysTick_Config+0x40>)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	3b01      	subs	r3, #1
 8001b34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b36:	210f      	movs	r1, #15
 8001b38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b3c:	f7ff ff8e 	bl	8001a5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b40:	4b05      	ldr	r3, [pc, #20]	; (8001b58 <SysTick_Config+0x40>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b46:	4b04      	ldr	r3, [pc, #16]	; (8001b58 <SysTick_Config+0x40>)
 8001b48:	2207      	movs	r2, #7
 8001b4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	e000e010 	.word	0xe000e010

08001b5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f7ff ff47 	bl	80019f8 <__NVIC_SetPriorityGrouping>
}
 8001b6a:	bf00      	nop
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b086      	sub	sp, #24
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	4603      	mov	r3, r0
 8001b7a:	60b9      	str	r1, [r7, #8]
 8001b7c:	607a      	str	r2, [r7, #4]
 8001b7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b80:	2300      	movs	r3, #0
 8001b82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b84:	f7ff ff5c 	bl	8001a40 <__NVIC_GetPriorityGrouping>
 8001b88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	68b9      	ldr	r1, [r7, #8]
 8001b8e:	6978      	ldr	r0, [r7, #20]
 8001b90:	f7ff ff8e 	bl	8001ab0 <NVIC_EncodePriority>
 8001b94:	4602      	mov	r2, r0
 8001b96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b9a:	4611      	mov	r1, r2
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff ff5d 	bl	8001a5c <__NVIC_SetPriority>
}
 8001ba2:	bf00      	nop
 8001ba4:	3718      	adds	r7, #24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b082      	sub	sp, #8
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f7ff ffb0 	bl	8001b18 <SysTick_Config>
 8001bb8:	4603      	mov	r3, r0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
	...

08001bc4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d101      	bne.n	8001bd6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e06c      	b.n	8001cb0 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d106      	bne.n	8001bee <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2223      	movs	r2, #35	; 0x23
 8001be4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f7fe fef3 	bl	80009d4 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60bb      	str	r3, [r7, #8]
 8001bf2:	4b31      	ldr	r3, [pc, #196]	; (8001cb8 <HAL_ETH_Init+0xf4>)
 8001bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf6:	4a30      	ldr	r2, [pc, #192]	; (8001cb8 <HAL_ETH_Init+0xf4>)
 8001bf8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bfc:	6453      	str	r3, [r2, #68]	; 0x44
 8001bfe:	4b2e      	ldr	r3, [pc, #184]	; (8001cb8 <HAL_ETH_Init+0xf4>)
 8001c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c06:	60bb      	str	r3, [r7, #8]
 8001c08:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001c0a:	4b2c      	ldr	r3, [pc, #176]	; (8001cbc <HAL_ETH_Init+0xf8>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	4a2b      	ldr	r2, [pc, #172]	; (8001cbc <HAL_ETH_Init+0xf8>)
 8001c10:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001c14:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001c16:	4b29      	ldr	r3, [pc, #164]	; (8001cbc <HAL_ETH_Init+0xf8>)
 8001c18:	685a      	ldr	r2, [r3, #4]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	4927      	ldr	r1, [pc, #156]	; (8001cbc <HAL_ETH_Init+0xf8>)
 8001c20:	4313      	orrs	r3, r2
 8001c22:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001c24:	4b25      	ldr	r3, [pc, #148]	; (8001cbc <HAL_ETH_Init+0xf8>)
 8001c26:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	6812      	ldr	r2, [r2, #0]
 8001c36:	f043 0301 	orr.w	r3, r3, #1
 8001c3a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001c3e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c40:	f7ff feaa 	bl	8001998 <HAL_GetTick>
 8001c44:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001c46:	e011      	b.n	8001c6c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001c48:	f7ff fea6 	bl	8001998 <HAL_GetTick>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001c56:	d909      	bls.n	8001c6c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2204      	movs	r2, #4
 8001c5c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	22e0      	movs	r2, #224	; 0xe0
 8001c64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e021      	b.n	8001cb0 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 0301 	and.w	r3, r3, #1
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d1e4      	bne.n	8001c48 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f000 f958 	bl	8001f34 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f000 f9ff 	bl	8002088 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f000 fa55 	bl	800213a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	461a      	mov	r2, r3
 8001c96:	2100      	movs	r1, #0
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	f000 f9bd 	bl	8002018 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2210      	movs	r2, #16
 8001caa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8001cae:	2300      	movs	r3, #0
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3710      	adds	r7, #16
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40023800 	.word	0x40023800
 8001cbc:	40013800 	.word	0x40013800

08001cc0 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b084      	sub	sp, #16
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
 8001cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	4b51      	ldr	r3, [pc, #324]	; (8001e1c <ETH_SetMACConfig+0x15c>)
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	7c1b      	ldrb	r3, [r3, #16]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d102      	bne.n	8001ce8 <ETH_SetMACConfig+0x28>
 8001ce2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001ce6:	e000      	b.n	8001cea <ETH_SetMACConfig+0x2a>
 8001ce8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	7c5b      	ldrb	r3, [r3, #17]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d102      	bne.n	8001cf8 <ETH_SetMACConfig+0x38>
 8001cf2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001cf6:	e000      	b.n	8001cfa <ETH_SetMACConfig+0x3a>
 8001cf8:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001cfa:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001d00:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	7fdb      	ldrb	r3, [r3, #31]
 8001d06:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001d08:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001d0e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001d10:	683a      	ldr	r2, [r7, #0]
 8001d12:	7f92      	ldrb	r2, [r2, #30]
 8001d14:	2a00      	cmp	r2, #0
 8001d16:	d102      	bne.n	8001d1e <ETH_SetMACConfig+0x5e>
 8001d18:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d1c:	e000      	b.n	8001d20 <ETH_SetMACConfig+0x60>
 8001d1e:	2200      	movs	r2, #0
                        macconf->Speed |
 8001d20:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	7f1b      	ldrb	r3, [r3, #28]
 8001d26:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001d28:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001d2e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	791b      	ldrb	r3, [r3, #4]
 8001d34:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001d36:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001d38:	683a      	ldr	r2, [r7, #0]
 8001d3a:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001d3e:	2a00      	cmp	r2, #0
 8001d40:	d102      	bne.n	8001d48 <ETH_SetMACConfig+0x88>
 8001d42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d46:	e000      	b.n	8001d4a <ETH_SetMACConfig+0x8a>
 8001d48:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001d4a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	7bdb      	ldrb	r3, [r3, #15]
 8001d50:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001d52:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001d58:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001d60:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001d62:	4313      	orrs	r3, r2
 8001d64:	68fa      	ldr	r2, [r7, #12]
 8001d66:	4313      	orrs	r3, r2
 8001d68:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	68fa      	ldr	r2, [r7, #12]
 8001d70:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001d7a:	2001      	movs	r0, #1
 8001d7c:	f7ff fe18 	bl	80019b0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	68fa      	ldr	r2, [r7, #12]
 8001d86:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	699b      	ldr	r3, [r3, #24]
 8001d8e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001d90:	68fa      	ldr	r2, [r7, #12]
 8001d92:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001d96:	4013      	ands	r3, r2
 8001d98:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d9e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001da0:	683a      	ldr	r2, [r7, #0]
 8001da2:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001da6:	2a00      	cmp	r2, #0
 8001da8:	d101      	bne.n	8001dae <ETH_SetMACConfig+0xee>
 8001daa:	2280      	movs	r2, #128	; 0x80
 8001dac:	e000      	b.n	8001db0 <ETH_SetMACConfig+0xf0>
 8001dae:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001db0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001db6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001db8:	683a      	ldr	r2, [r7, #0]
 8001dba:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8001dbe:	2a01      	cmp	r2, #1
 8001dc0:	d101      	bne.n	8001dc6 <ETH_SetMACConfig+0x106>
 8001dc2:	2208      	movs	r2, #8
 8001dc4:	e000      	b.n	8001dc8 <ETH_SetMACConfig+0x108>
 8001dc6:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001dc8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001dca:	683a      	ldr	r2, [r7, #0]
 8001dcc:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8001dd0:	2a01      	cmp	r2, #1
 8001dd2:	d101      	bne.n	8001dd8 <ETH_SetMACConfig+0x118>
 8001dd4:	2204      	movs	r2, #4
 8001dd6:	e000      	b.n	8001dda <ETH_SetMACConfig+0x11a>
 8001dd8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001dda:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001ddc:	683a      	ldr	r2, [r7, #0]
 8001dde:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8001de2:	2a01      	cmp	r2, #1
 8001de4:	d101      	bne.n	8001dea <ETH_SetMACConfig+0x12a>
 8001de6:	2202      	movs	r2, #2
 8001de8:	e000      	b.n	8001dec <ETH_SetMACConfig+0x12c>
 8001dea:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001dec:	4313      	orrs	r3, r2
 8001dee:	68fa      	ldr	r2, [r7, #12]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	68fa      	ldr	r2, [r7, #12]
 8001dfa:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	699b      	ldr	r3, [r3, #24]
 8001e02:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001e04:	2001      	movs	r0, #1
 8001e06:	f7ff fdd3 	bl	80019b0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	68fa      	ldr	r2, [r7, #12]
 8001e10:	619a      	str	r2, [r3, #24]
}
 8001e12:	bf00      	nop
 8001e14:	3710      	adds	r7, #16
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	ff20810f 	.word	0xff20810f

08001e20 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e32:	699b      	ldr	r3, [r3, #24]
 8001e34:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001e36:	68fa      	ldr	r2, [r7, #12]
 8001e38:	4b3d      	ldr	r3, [pc, #244]	; (8001f30 <ETH_SetDMAConfig+0x110>)
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	7b1b      	ldrb	r3, [r3, #12]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d102      	bne.n	8001e4c <ETH_SetDMAConfig+0x2c>
 8001e46:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001e4a:	e000      	b.n	8001e4e <ETH_SetDMAConfig+0x2e>
 8001e4c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	7b5b      	ldrb	r3, [r3, #13]
 8001e52:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001e54:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001e56:	683a      	ldr	r2, [r7, #0]
 8001e58:	7f52      	ldrb	r2, [r2, #29]
 8001e5a:	2a00      	cmp	r2, #0
 8001e5c:	d102      	bne.n	8001e64 <ETH_SetDMAConfig+0x44>
 8001e5e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001e62:	e000      	b.n	8001e66 <ETH_SetDMAConfig+0x46>
 8001e64:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001e66:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	7b9b      	ldrb	r3, [r3, #14]
 8001e6c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001e6e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001e74:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	7f1b      	ldrb	r3, [r3, #28]
 8001e7a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001e7c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	7f9b      	ldrb	r3, [r3, #30]
 8001e82:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001e84:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001e8a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e92:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001e94:	4313      	orrs	r3, r2
 8001e96:	68fa      	ldr	r2, [r7, #12]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001eb2:	699b      	ldr	r3, [r3, #24]
 8001eb4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001eb6:	2001      	movs	r0, #1
 8001eb8:	f7ff fd7a 	bl	80019b0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	791b      	ldrb	r3, [r3, #4]
 8001ece:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001ed4:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001eda:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001ee0:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001ee8:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001eea:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ef0:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001ef2:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001ef8:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	6812      	ldr	r2, [r2, #0]
 8001efe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001f02:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001f06:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001f14:	2001      	movs	r0, #1
 8001f16:	f7ff fd4b 	bl	80019b0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f22:	461a      	mov	r2, r3
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	6013      	str	r3, [r2, #0]
}
 8001f28:	bf00      	nop
 8001f2a:	3710      	adds	r7, #16
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	f8de3f23 	.word	0xf8de3f23

08001f34 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b0a6      	sub	sp, #152	; 0x98
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8001f42:	2301      	movs	r3, #1
 8001f44:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001f52:	2301      	movs	r3, #1
 8001f54:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001f64:	2300      	movs	r3, #0
 8001f66:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001f70:	2300      	movs	r3, #0
 8001f72:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001f74:	2300      	movs	r3, #0
 8001f76:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001f84:	2300      	movs	r3, #0
 8001f86:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001f90:	2300      	movs	r3, #0
 8001f92:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001f96:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001f9a:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001f9c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001fa0:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001fa8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001fac:	4619      	mov	r1, r3
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f7ff fe86 	bl	8001cc0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001fe4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001fe8:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001fea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001fee:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001ff0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ff4:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002000:	2300      	movs	r3, #0
 8002002:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002004:	f107 0308 	add.w	r3, r7, #8
 8002008:	4619      	mov	r1, r3
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f7ff ff08 	bl	8001e20 <ETH_SetDMAConfig>
}
 8002010:	bf00      	nop
 8002012:	3798      	adds	r7, #152	; 0x98
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002018:	b480      	push	{r7}
 800201a:	b087      	sub	sp, #28
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	3305      	adds	r3, #5
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	021b      	lsls	r3, r3, #8
 800202c:	687a      	ldr	r2, [r7, #4]
 800202e:	3204      	adds	r2, #4
 8002030:	7812      	ldrb	r2, [r2, #0]
 8002032:	4313      	orrs	r3, r2
 8002034:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002036:	68ba      	ldr	r2, [r7, #8]
 8002038:	4b11      	ldr	r3, [pc, #68]	; (8002080 <ETH_MACAddressConfig+0x68>)
 800203a:	4413      	add	r3, r2
 800203c:	461a      	mov	r2, r3
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	3303      	adds	r3, #3
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	061a      	lsls	r2, r3, #24
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	3302      	adds	r3, #2
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	041b      	lsls	r3, r3, #16
 8002052:	431a      	orrs	r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	3301      	adds	r3, #1
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	021b      	lsls	r3, r3, #8
 800205c:	4313      	orrs	r3, r2
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	7812      	ldrb	r2, [r2, #0]
 8002062:	4313      	orrs	r3, r2
 8002064:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002066:	68ba      	ldr	r2, [r7, #8]
 8002068:	4b06      	ldr	r3, [pc, #24]	; (8002084 <ETH_MACAddressConfig+0x6c>)
 800206a:	4413      	add	r3, r2
 800206c:	461a      	mov	r2, r3
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	6013      	str	r3, [r2, #0]
}
 8002072:	bf00      	nop
 8002074:	371c      	adds	r7, #28
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	40028040 	.word	0x40028040
 8002084:	40028044 	.word	0x40028044

08002088 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002090:	2300      	movs	r3, #0
 8002092:	60fb      	str	r3, [r7, #12]
 8002094:	e03e      	b.n	8002114 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	68d9      	ldr	r1, [r3, #12]
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	4613      	mov	r3, r2
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	4413      	add	r3, r2
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	440b      	add	r3, r1
 80020a6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	2200      	movs	r2, #0
 80020ac:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	2200      	movs	r2, #0
 80020b2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	2200      	movs	r2, #0
 80020b8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	2200      	movs	r2, #0
 80020be:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80020c0:	68b9      	ldr	r1, [r7, #8]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	68fa      	ldr	r2, [r7, #12]
 80020c6:	3206      	adds	r2, #6
 80020c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2b02      	cmp	r3, #2
 80020dc:	d80c      	bhi.n	80020f8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	68d9      	ldr	r1, [r3, #12]
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	1c5a      	adds	r2, r3, #1
 80020e6:	4613      	mov	r3, r2
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	4413      	add	r3, r2
 80020ec:	00db      	lsls	r3, r3, #3
 80020ee:	440b      	add	r3, r1
 80020f0:	461a      	mov	r2, r3
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	60da      	str	r2, [r3, #12]
 80020f6:	e004      	b.n	8002102 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	461a      	mov	r2, r3
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	3301      	adds	r3, #1
 8002112:	60fb      	str	r3, [r7, #12]
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2b03      	cmp	r3, #3
 8002118:	d9bd      	bls.n	8002096 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	68da      	ldr	r2, [r3, #12]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800212c:	611a      	str	r2, [r3, #16]
}
 800212e:	bf00      	nop
 8002130:	3714      	adds	r7, #20
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800213a:	b480      	push	{r7}
 800213c:	b085      	sub	sp, #20
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002142:	2300      	movs	r3, #0
 8002144:	60fb      	str	r3, [r7, #12]
 8002146:	e046      	b.n	80021d6 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6919      	ldr	r1, [r3, #16]
 800214c:	68fa      	ldr	r2, [r7, #12]
 800214e:	4613      	mov	r3, r2
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	4413      	add	r3, r2
 8002154:	00db      	lsls	r3, r3, #3
 8002156:	440b      	add	r3, r1
 8002158:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	2200      	movs	r2, #0
 800215e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	2200      	movs	r2, #0
 8002164:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	2200      	movs	r2, #0
 800216a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	2200      	movs	r2, #0
 8002170:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	2200      	movs	r2, #0
 8002176:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	2200      	movs	r2, #0
 800217c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002184:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	f244 52f4 	movw	r2, #17908	; 0x45f4
 800218c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800219a:	68b9      	ldr	r1, [r7, #8]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	68fa      	ldr	r2, [r7, #12]
 80021a0:	3212      	adds	r2, #18
 80021a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	d80c      	bhi.n	80021c6 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6919      	ldr	r1, [r3, #16]
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	1c5a      	adds	r2, r3, #1
 80021b4:	4613      	mov	r3, r2
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	4413      	add	r3, r2
 80021ba:	00db      	lsls	r3, r3, #3
 80021bc:	440b      	add	r3, r1
 80021be:	461a      	mov	r2, r3
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	60da      	str	r2, [r3, #12]
 80021c4:	e004      	b.n	80021d0 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	691b      	ldr	r3, [r3, #16]
 80021ca:	461a      	mov	r2, r3
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	3301      	adds	r3, #1
 80021d4:	60fb      	str	r3, [r7, #12]
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2b03      	cmp	r3, #3
 80021da:	d9b5      	bls.n	8002148 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2200      	movs	r2, #0
 80021e6:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2200      	movs	r2, #0
 80021f2:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2200      	movs	r2, #0
 80021f8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	691a      	ldr	r2, [r3, #16]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002206:	60da      	str	r2, [r3, #12]
}
 8002208:	bf00      	nop
 800220a:	3714      	adds	r7, #20
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002214:	b480      	push	{r7}
 8002216:	b089      	sub	sp, #36	; 0x24
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800221e:	2300      	movs	r3, #0
 8002220:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002222:	2300      	movs	r3, #0
 8002224:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002226:	2300      	movs	r3, #0
 8002228:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800222a:	2300      	movs	r3, #0
 800222c:	61fb      	str	r3, [r7, #28]
 800222e:	e177      	b.n	8002520 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002230:	2201      	movs	r2, #1
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	697a      	ldr	r2, [r7, #20]
 8002240:	4013      	ands	r3, r2
 8002242:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002244:	693a      	ldr	r2, [r7, #16]
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	429a      	cmp	r2, r3
 800224a:	f040 8166 	bne.w	800251a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f003 0303 	and.w	r3, r3, #3
 8002256:	2b01      	cmp	r3, #1
 8002258:	d005      	beq.n	8002266 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002262:	2b02      	cmp	r3, #2
 8002264:	d130      	bne.n	80022c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	005b      	lsls	r3, r3, #1
 8002270:	2203      	movs	r2, #3
 8002272:	fa02 f303 	lsl.w	r3, r2, r3
 8002276:	43db      	mvns	r3, r3
 8002278:	69ba      	ldr	r2, [r7, #24]
 800227a:	4013      	ands	r3, r2
 800227c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	68da      	ldr	r2, [r3, #12]
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	005b      	lsls	r3, r3, #1
 8002286:	fa02 f303 	lsl.w	r3, r2, r3
 800228a:	69ba      	ldr	r2, [r7, #24]
 800228c:	4313      	orrs	r3, r2
 800228e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	69ba      	ldr	r2, [r7, #24]
 8002294:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800229c:	2201      	movs	r2, #1
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	fa02 f303 	lsl.w	r3, r2, r3
 80022a4:	43db      	mvns	r3, r3
 80022a6:	69ba      	ldr	r2, [r7, #24]
 80022a8:	4013      	ands	r3, r2
 80022aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	091b      	lsrs	r3, r3, #4
 80022b2:	f003 0201 	and.w	r2, r3, #1
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	4313      	orrs	r3, r2
 80022c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f003 0303 	and.w	r3, r3, #3
 80022d0:	2b03      	cmp	r3, #3
 80022d2:	d017      	beq.n	8002304 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	2203      	movs	r2, #3
 80022e0:	fa02 f303 	lsl.w	r3, r2, r3
 80022e4:	43db      	mvns	r3, r3
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	4013      	ands	r3, r2
 80022ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	689a      	ldr	r2, [r3, #8]
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	fa02 f303 	lsl.w	r3, r2, r3
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f003 0303 	and.w	r3, r3, #3
 800230c:	2b02      	cmp	r3, #2
 800230e:	d123      	bne.n	8002358 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	08da      	lsrs	r2, r3, #3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	3208      	adds	r2, #8
 8002318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800231c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	f003 0307 	and.w	r3, r3, #7
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	220f      	movs	r2, #15
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	43db      	mvns	r3, r3
 800232e:	69ba      	ldr	r2, [r7, #24]
 8002330:	4013      	ands	r3, r2
 8002332:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	691a      	ldr	r2, [r3, #16]
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	f003 0307 	and.w	r3, r3, #7
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	4313      	orrs	r3, r2
 8002348:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	08da      	lsrs	r2, r3, #3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	3208      	adds	r2, #8
 8002352:	69b9      	ldr	r1, [r7, #24]
 8002354:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	005b      	lsls	r3, r3, #1
 8002362:	2203      	movs	r2, #3
 8002364:	fa02 f303 	lsl.w	r3, r2, r3
 8002368:	43db      	mvns	r3, r3
 800236a:	69ba      	ldr	r2, [r7, #24]
 800236c:	4013      	ands	r3, r2
 800236e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f003 0203 	and.w	r2, r3, #3
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	4313      	orrs	r3, r2
 8002384:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002394:	2b00      	cmp	r3, #0
 8002396:	f000 80c0 	beq.w	800251a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800239a:	2300      	movs	r3, #0
 800239c:	60fb      	str	r3, [r7, #12]
 800239e:	4b66      	ldr	r3, [pc, #408]	; (8002538 <HAL_GPIO_Init+0x324>)
 80023a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023a2:	4a65      	ldr	r2, [pc, #404]	; (8002538 <HAL_GPIO_Init+0x324>)
 80023a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023a8:	6453      	str	r3, [r2, #68]	; 0x44
 80023aa:	4b63      	ldr	r3, [pc, #396]	; (8002538 <HAL_GPIO_Init+0x324>)
 80023ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023b2:	60fb      	str	r3, [r7, #12]
 80023b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023b6:	4a61      	ldr	r2, [pc, #388]	; (800253c <HAL_GPIO_Init+0x328>)
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	089b      	lsrs	r3, r3, #2
 80023bc:	3302      	adds	r3, #2
 80023be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023c4:	69fb      	ldr	r3, [r7, #28]
 80023c6:	f003 0303 	and.w	r3, r3, #3
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	220f      	movs	r2, #15
 80023ce:	fa02 f303 	lsl.w	r3, r2, r3
 80023d2:	43db      	mvns	r3, r3
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	4013      	ands	r3, r2
 80023d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a58      	ldr	r2, [pc, #352]	; (8002540 <HAL_GPIO_Init+0x32c>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d037      	beq.n	8002452 <HAL_GPIO_Init+0x23e>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a57      	ldr	r2, [pc, #348]	; (8002544 <HAL_GPIO_Init+0x330>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d031      	beq.n	800244e <HAL_GPIO_Init+0x23a>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a56      	ldr	r2, [pc, #344]	; (8002548 <HAL_GPIO_Init+0x334>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d02b      	beq.n	800244a <HAL_GPIO_Init+0x236>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a55      	ldr	r2, [pc, #340]	; (800254c <HAL_GPIO_Init+0x338>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d025      	beq.n	8002446 <HAL_GPIO_Init+0x232>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a54      	ldr	r2, [pc, #336]	; (8002550 <HAL_GPIO_Init+0x33c>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d01f      	beq.n	8002442 <HAL_GPIO_Init+0x22e>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a53      	ldr	r2, [pc, #332]	; (8002554 <HAL_GPIO_Init+0x340>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d019      	beq.n	800243e <HAL_GPIO_Init+0x22a>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a52      	ldr	r2, [pc, #328]	; (8002558 <HAL_GPIO_Init+0x344>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d013      	beq.n	800243a <HAL_GPIO_Init+0x226>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a51      	ldr	r2, [pc, #324]	; (800255c <HAL_GPIO_Init+0x348>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d00d      	beq.n	8002436 <HAL_GPIO_Init+0x222>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a50      	ldr	r2, [pc, #320]	; (8002560 <HAL_GPIO_Init+0x34c>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d007      	beq.n	8002432 <HAL_GPIO_Init+0x21e>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a4f      	ldr	r2, [pc, #316]	; (8002564 <HAL_GPIO_Init+0x350>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d101      	bne.n	800242e <HAL_GPIO_Init+0x21a>
 800242a:	2309      	movs	r3, #9
 800242c:	e012      	b.n	8002454 <HAL_GPIO_Init+0x240>
 800242e:	230a      	movs	r3, #10
 8002430:	e010      	b.n	8002454 <HAL_GPIO_Init+0x240>
 8002432:	2308      	movs	r3, #8
 8002434:	e00e      	b.n	8002454 <HAL_GPIO_Init+0x240>
 8002436:	2307      	movs	r3, #7
 8002438:	e00c      	b.n	8002454 <HAL_GPIO_Init+0x240>
 800243a:	2306      	movs	r3, #6
 800243c:	e00a      	b.n	8002454 <HAL_GPIO_Init+0x240>
 800243e:	2305      	movs	r3, #5
 8002440:	e008      	b.n	8002454 <HAL_GPIO_Init+0x240>
 8002442:	2304      	movs	r3, #4
 8002444:	e006      	b.n	8002454 <HAL_GPIO_Init+0x240>
 8002446:	2303      	movs	r3, #3
 8002448:	e004      	b.n	8002454 <HAL_GPIO_Init+0x240>
 800244a:	2302      	movs	r3, #2
 800244c:	e002      	b.n	8002454 <HAL_GPIO_Init+0x240>
 800244e:	2301      	movs	r3, #1
 8002450:	e000      	b.n	8002454 <HAL_GPIO_Init+0x240>
 8002452:	2300      	movs	r3, #0
 8002454:	69fa      	ldr	r2, [r7, #28]
 8002456:	f002 0203 	and.w	r2, r2, #3
 800245a:	0092      	lsls	r2, r2, #2
 800245c:	4093      	lsls	r3, r2
 800245e:	69ba      	ldr	r2, [r7, #24]
 8002460:	4313      	orrs	r3, r2
 8002462:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002464:	4935      	ldr	r1, [pc, #212]	; (800253c <HAL_GPIO_Init+0x328>)
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	089b      	lsrs	r3, r3, #2
 800246a:	3302      	adds	r3, #2
 800246c:	69ba      	ldr	r2, [r7, #24]
 800246e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002472:	4b3d      	ldr	r3, [pc, #244]	; (8002568 <HAL_GPIO_Init+0x354>)
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	43db      	mvns	r3, r3
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	4013      	ands	r3, r2
 8002480:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d003      	beq.n	8002496 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800248e:	69ba      	ldr	r2, [r7, #24]
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	4313      	orrs	r3, r2
 8002494:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002496:	4a34      	ldr	r2, [pc, #208]	; (8002568 <HAL_GPIO_Init+0x354>)
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800249c:	4b32      	ldr	r3, [pc, #200]	; (8002568 <HAL_GPIO_Init+0x354>)
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	43db      	mvns	r3, r3
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	4013      	ands	r3, r2
 80024aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d003      	beq.n	80024c0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80024b8:	69ba      	ldr	r2, [r7, #24]
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	4313      	orrs	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024c0:	4a29      	ldr	r2, [pc, #164]	; (8002568 <HAL_GPIO_Init+0x354>)
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024c6:	4b28      	ldr	r3, [pc, #160]	; (8002568 <HAL_GPIO_Init+0x354>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	43db      	mvns	r3, r3
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	4013      	ands	r3, r2
 80024d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d003      	beq.n	80024ea <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80024e2:	69ba      	ldr	r2, [r7, #24]
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024ea:	4a1f      	ldr	r2, [pc, #124]	; (8002568 <HAL_GPIO_Init+0x354>)
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024f0:	4b1d      	ldr	r3, [pc, #116]	; (8002568 <HAL_GPIO_Init+0x354>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	43db      	mvns	r3, r3
 80024fa:	69ba      	ldr	r2, [r7, #24]
 80024fc:	4013      	ands	r3, r2
 80024fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d003      	beq.n	8002514 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800250c:	69ba      	ldr	r2, [r7, #24]
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	4313      	orrs	r3, r2
 8002512:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002514:	4a14      	ldr	r2, [pc, #80]	; (8002568 <HAL_GPIO_Init+0x354>)
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	3301      	adds	r3, #1
 800251e:	61fb      	str	r3, [r7, #28]
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	2b0f      	cmp	r3, #15
 8002524:	f67f ae84 	bls.w	8002230 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002528:	bf00      	nop
 800252a:	bf00      	nop
 800252c:	3724      	adds	r7, #36	; 0x24
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	40023800 	.word	0x40023800
 800253c:	40013800 	.word	0x40013800
 8002540:	40020000 	.word	0x40020000
 8002544:	40020400 	.word	0x40020400
 8002548:	40020800 	.word	0x40020800
 800254c:	40020c00 	.word	0x40020c00
 8002550:	40021000 	.word	0x40021000
 8002554:	40021400 	.word	0x40021400
 8002558:	40021800 	.word	0x40021800
 800255c:	40021c00 	.word	0x40021c00
 8002560:	40022000 	.word	0x40022000
 8002564:	40022400 	.word	0x40022400
 8002568:	40013c00 	.word	0x40013c00

0800256c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	460b      	mov	r3, r1
 8002576:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	691a      	ldr	r2, [r3, #16]
 800257c:	887b      	ldrh	r3, [r7, #2]
 800257e:	4013      	ands	r3, r2
 8002580:	2b00      	cmp	r3, #0
 8002582:	d002      	beq.n	800258a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002584:	2301      	movs	r3, #1
 8002586:	73fb      	strb	r3, [r7, #15]
 8002588:	e001      	b.n	800258e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800258a:	2300      	movs	r3, #0
 800258c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800258e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002590:	4618      	mov	r0, r3
 8002592:	3714      	adds	r7, #20
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	460b      	mov	r3, r1
 80025a6:	807b      	strh	r3, [r7, #2]
 80025a8:	4613      	mov	r3, r2
 80025aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025ac:	787b      	ldrb	r3, [r7, #1]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d003      	beq.n	80025ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025b2:	887a      	ldrh	r2, [r7, #2]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025b8:	e003      	b.n	80025c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025ba:	887b      	ldrh	r3, [r7, #2]
 80025bc:	041a      	lsls	r2, r3, #16
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	619a      	str	r2, [r3, #24]
}
 80025c2:	bf00      	nop
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr

080025ce <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80025ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025d0:	b08f      	sub	sp, #60	; 0x3c
 80025d2:	af0a      	add	r7, sp, #40	; 0x28
 80025d4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d101      	bne.n	80025e0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e10f      	b.n	8002800 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d106      	bne.n	8002600 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2200      	movs	r2, #0
 80025f6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f7fe fb60 	bl	8000cc0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2203      	movs	r2, #3
 8002604:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800260c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002610:	2b00      	cmp	r3, #0
 8002612:	d102      	bne.n	800261a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2200      	movs	r2, #0
 8002618:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4618      	mov	r0, r3
 8002620:	f001 f935 	bl	800388e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	603b      	str	r3, [r7, #0]
 800262a:	687e      	ldr	r6, [r7, #4]
 800262c:	466d      	mov	r5, sp
 800262e:	f106 0410 	add.w	r4, r6, #16
 8002632:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002634:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002636:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002638:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800263a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800263e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002642:	1d33      	adds	r3, r6, #4
 8002644:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002646:	6838      	ldr	r0, [r7, #0]
 8002648:	f001 f8c0 	bl	80037cc <USB_CoreInit>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d005      	beq.n	800265e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2202      	movs	r2, #2
 8002656:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e0d0      	b.n	8002800 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	2100      	movs	r1, #0
 8002664:	4618      	mov	r0, r3
 8002666:	f001 f923 	bl	80038b0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800266a:	2300      	movs	r3, #0
 800266c:	73fb      	strb	r3, [r7, #15]
 800266e:	e04a      	b.n	8002706 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002670:	7bfa      	ldrb	r2, [r7, #15]
 8002672:	6879      	ldr	r1, [r7, #4]
 8002674:	4613      	mov	r3, r2
 8002676:	00db      	lsls	r3, r3, #3
 8002678:	4413      	add	r3, r2
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	440b      	add	r3, r1
 800267e:	333d      	adds	r3, #61	; 0x3d
 8002680:	2201      	movs	r2, #1
 8002682:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002684:	7bfa      	ldrb	r2, [r7, #15]
 8002686:	6879      	ldr	r1, [r7, #4]
 8002688:	4613      	mov	r3, r2
 800268a:	00db      	lsls	r3, r3, #3
 800268c:	4413      	add	r3, r2
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	440b      	add	r3, r1
 8002692:	333c      	adds	r3, #60	; 0x3c
 8002694:	7bfa      	ldrb	r2, [r7, #15]
 8002696:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002698:	7bfa      	ldrb	r2, [r7, #15]
 800269a:	7bfb      	ldrb	r3, [r7, #15]
 800269c:	b298      	uxth	r0, r3
 800269e:	6879      	ldr	r1, [r7, #4]
 80026a0:	4613      	mov	r3, r2
 80026a2:	00db      	lsls	r3, r3, #3
 80026a4:	4413      	add	r3, r2
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	440b      	add	r3, r1
 80026aa:	3344      	adds	r3, #68	; 0x44
 80026ac:	4602      	mov	r2, r0
 80026ae:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80026b0:	7bfa      	ldrb	r2, [r7, #15]
 80026b2:	6879      	ldr	r1, [r7, #4]
 80026b4:	4613      	mov	r3, r2
 80026b6:	00db      	lsls	r3, r3, #3
 80026b8:	4413      	add	r3, r2
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	440b      	add	r3, r1
 80026be:	3340      	adds	r3, #64	; 0x40
 80026c0:	2200      	movs	r2, #0
 80026c2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80026c4:	7bfa      	ldrb	r2, [r7, #15]
 80026c6:	6879      	ldr	r1, [r7, #4]
 80026c8:	4613      	mov	r3, r2
 80026ca:	00db      	lsls	r3, r3, #3
 80026cc:	4413      	add	r3, r2
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	440b      	add	r3, r1
 80026d2:	3348      	adds	r3, #72	; 0x48
 80026d4:	2200      	movs	r2, #0
 80026d6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80026d8:	7bfa      	ldrb	r2, [r7, #15]
 80026da:	6879      	ldr	r1, [r7, #4]
 80026dc:	4613      	mov	r3, r2
 80026de:	00db      	lsls	r3, r3, #3
 80026e0:	4413      	add	r3, r2
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	440b      	add	r3, r1
 80026e6:	334c      	adds	r3, #76	; 0x4c
 80026e8:	2200      	movs	r2, #0
 80026ea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80026ec:	7bfa      	ldrb	r2, [r7, #15]
 80026ee:	6879      	ldr	r1, [r7, #4]
 80026f0:	4613      	mov	r3, r2
 80026f2:	00db      	lsls	r3, r3, #3
 80026f4:	4413      	add	r3, r2
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	440b      	add	r3, r1
 80026fa:	3354      	adds	r3, #84	; 0x54
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002700:	7bfb      	ldrb	r3, [r7, #15]
 8002702:	3301      	adds	r3, #1
 8002704:	73fb      	strb	r3, [r7, #15]
 8002706:	7bfa      	ldrb	r2, [r7, #15]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	429a      	cmp	r2, r3
 800270e:	d3af      	bcc.n	8002670 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002710:	2300      	movs	r3, #0
 8002712:	73fb      	strb	r3, [r7, #15]
 8002714:	e044      	b.n	80027a0 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002716:	7bfa      	ldrb	r2, [r7, #15]
 8002718:	6879      	ldr	r1, [r7, #4]
 800271a:	4613      	mov	r3, r2
 800271c:	00db      	lsls	r3, r3, #3
 800271e:	4413      	add	r3, r2
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	440b      	add	r3, r1
 8002724:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002728:	2200      	movs	r2, #0
 800272a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800272c:	7bfa      	ldrb	r2, [r7, #15]
 800272e:	6879      	ldr	r1, [r7, #4]
 8002730:	4613      	mov	r3, r2
 8002732:	00db      	lsls	r3, r3, #3
 8002734:	4413      	add	r3, r2
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	440b      	add	r3, r1
 800273a:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800273e:	7bfa      	ldrb	r2, [r7, #15]
 8002740:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002742:	7bfa      	ldrb	r2, [r7, #15]
 8002744:	6879      	ldr	r1, [r7, #4]
 8002746:	4613      	mov	r3, r2
 8002748:	00db      	lsls	r3, r3, #3
 800274a:	4413      	add	r3, r2
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	440b      	add	r3, r1
 8002750:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002754:	2200      	movs	r2, #0
 8002756:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002758:	7bfa      	ldrb	r2, [r7, #15]
 800275a:	6879      	ldr	r1, [r7, #4]
 800275c:	4613      	mov	r3, r2
 800275e:	00db      	lsls	r3, r3, #3
 8002760:	4413      	add	r3, r2
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	440b      	add	r3, r1
 8002766:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800276a:	2200      	movs	r2, #0
 800276c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800276e:	7bfa      	ldrb	r2, [r7, #15]
 8002770:	6879      	ldr	r1, [r7, #4]
 8002772:	4613      	mov	r3, r2
 8002774:	00db      	lsls	r3, r3, #3
 8002776:	4413      	add	r3, r2
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	440b      	add	r3, r1
 800277c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002784:	7bfa      	ldrb	r2, [r7, #15]
 8002786:	6879      	ldr	r1, [r7, #4]
 8002788:	4613      	mov	r3, r2
 800278a:	00db      	lsls	r3, r3, #3
 800278c:	4413      	add	r3, r2
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	440b      	add	r3, r1
 8002792:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002796:	2200      	movs	r2, #0
 8002798:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800279a:	7bfb      	ldrb	r3, [r7, #15]
 800279c:	3301      	adds	r3, #1
 800279e:	73fb      	strb	r3, [r7, #15]
 80027a0:	7bfa      	ldrb	r2, [r7, #15]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d3b5      	bcc.n	8002716 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	603b      	str	r3, [r7, #0]
 80027b0:	687e      	ldr	r6, [r7, #4]
 80027b2:	466d      	mov	r5, sp
 80027b4:	f106 0410 	add.w	r4, r6, #16
 80027b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027c0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80027c4:	e885 0003 	stmia.w	r5, {r0, r1}
 80027c8:	1d33      	adds	r3, r6, #4
 80027ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027cc:	6838      	ldr	r0, [r7, #0]
 80027ce:	f001 f8bb 	bl	8003948 <USB_DevInit>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d005      	beq.n	80027e4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2202      	movs	r2, #2
 80027dc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e00d      	b.n	8002800 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2200      	movs	r2, #0
 80027e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2201      	movs	r2, #1
 80027f0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4618      	mov	r0, r3
 80027fa:	f001 fa86 	bl	8003d0a <USB_DevDisconnect>

  return HAL_OK;
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	3714      	adds	r7, #20
 8002804:	46bd      	mov	sp, r7
 8002806:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002808 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d101      	bne.n	800281a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e267      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	2b00      	cmp	r3, #0
 8002824:	d075      	beq.n	8002912 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002826:	4b88      	ldr	r3, [pc, #544]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f003 030c 	and.w	r3, r3, #12
 800282e:	2b04      	cmp	r3, #4
 8002830:	d00c      	beq.n	800284c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002832:	4b85      	ldr	r3, [pc, #532]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800283a:	2b08      	cmp	r3, #8
 800283c:	d112      	bne.n	8002864 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800283e:	4b82      	ldr	r3, [pc, #520]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002846:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800284a:	d10b      	bne.n	8002864 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800284c:	4b7e      	ldr	r3, [pc, #504]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d05b      	beq.n	8002910 <HAL_RCC_OscConfig+0x108>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d157      	bne.n	8002910 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e242      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800286c:	d106      	bne.n	800287c <HAL_RCC_OscConfig+0x74>
 800286e:	4b76      	ldr	r3, [pc, #472]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a75      	ldr	r2, [pc, #468]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002874:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002878:	6013      	str	r3, [r2, #0]
 800287a:	e01d      	b.n	80028b8 <HAL_RCC_OscConfig+0xb0>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002884:	d10c      	bne.n	80028a0 <HAL_RCC_OscConfig+0x98>
 8002886:	4b70      	ldr	r3, [pc, #448]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a6f      	ldr	r2, [pc, #444]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 800288c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002890:	6013      	str	r3, [r2, #0]
 8002892:	4b6d      	ldr	r3, [pc, #436]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a6c      	ldr	r2, [pc, #432]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002898:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800289c:	6013      	str	r3, [r2, #0]
 800289e:	e00b      	b.n	80028b8 <HAL_RCC_OscConfig+0xb0>
 80028a0:	4b69      	ldr	r3, [pc, #420]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a68      	ldr	r2, [pc, #416]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 80028a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028aa:	6013      	str	r3, [r2, #0]
 80028ac:	4b66      	ldr	r3, [pc, #408]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a65      	ldr	r2, [pc, #404]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 80028b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d013      	beq.n	80028e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c0:	f7ff f86a 	bl	8001998 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028c8:	f7ff f866 	bl	8001998 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b64      	cmp	r3, #100	; 0x64
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e207      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028da:	4b5b      	ldr	r3, [pc, #364]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d0f0      	beq.n	80028c8 <HAL_RCC_OscConfig+0xc0>
 80028e6:	e014      	b.n	8002912 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e8:	f7ff f856 	bl	8001998 <HAL_GetTick>
 80028ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ee:	e008      	b.n	8002902 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028f0:	f7ff f852 	bl	8001998 <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b64      	cmp	r3, #100	; 0x64
 80028fc:	d901      	bls.n	8002902 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	e1f3      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002902:	4b51      	ldr	r3, [pc, #324]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d1f0      	bne.n	80028f0 <HAL_RCC_OscConfig+0xe8>
 800290e:	e000      	b.n	8002912 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002910:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f003 0302 	and.w	r3, r3, #2
 800291a:	2b00      	cmp	r3, #0
 800291c:	d063      	beq.n	80029e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800291e:	4b4a      	ldr	r3, [pc, #296]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f003 030c 	and.w	r3, r3, #12
 8002926:	2b00      	cmp	r3, #0
 8002928:	d00b      	beq.n	8002942 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800292a:	4b47      	ldr	r3, [pc, #284]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002932:	2b08      	cmp	r3, #8
 8002934:	d11c      	bne.n	8002970 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002936:	4b44      	ldr	r3, [pc, #272]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d116      	bne.n	8002970 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002942:	4b41      	ldr	r3, [pc, #260]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	2b00      	cmp	r3, #0
 800294c:	d005      	beq.n	800295a <HAL_RCC_OscConfig+0x152>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	2b01      	cmp	r3, #1
 8002954:	d001      	beq.n	800295a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e1c7      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800295a:	4b3b      	ldr	r3, [pc, #236]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	691b      	ldr	r3, [r3, #16]
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	4937      	ldr	r1, [pc, #220]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 800296a:	4313      	orrs	r3, r2
 800296c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800296e:	e03a      	b.n	80029e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d020      	beq.n	80029ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002978:	4b34      	ldr	r3, [pc, #208]	; (8002a4c <HAL_RCC_OscConfig+0x244>)
 800297a:	2201      	movs	r2, #1
 800297c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800297e:	f7ff f80b 	bl	8001998 <HAL_GetTick>
 8002982:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002984:	e008      	b.n	8002998 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002986:	f7ff f807 	bl	8001998 <HAL_GetTick>
 800298a:	4602      	mov	r2, r0
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	2b02      	cmp	r3, #2
 8002992:	d901      	bls.n	8002998 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002994:	2303      	movs	r3, #3
 8002996:	e1a8      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002998:	4b2b      	ldr	r3, [pc, #172]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0302 	and.w	r3, r3, #2
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d0f0      	beq.n	8002986 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a4:	4b28      	ldr	r3, [pc, #160]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	691b      	ldr	r3, [r3, #16]
 80029b0:	00db      	lsls	r3, r3, #3
 80029b2:	4925      	ldr	r1, [pc, #148]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 80029b4:	4313      	orrs	r3, r2
 80029b6:	600b      	str	r3, [r1, #0]
 80029b8:	e015      	b.n	80029e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029ba:	4b24      	ldr	r3, [pc, #144]	; (8002a4c <HAL_RCC_OscConfig+0x244>)
 80029bc:	2200      	movs	r2, #0
 80029be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c0:	f7fe ffea 	bl	8001998 <HAL_GetTick>
 80029c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029c6:	e008      	b.n	80029da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029c8:	f7fe ffe6 	bl	8001998 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d901      	bls.n	80029da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e187      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029da:	4b1b      	ldr	r3, [pc, #108]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0302 	and.w	r3, r3, #2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1f0      	bne.n	80029c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0308 	and.w	r3, r3, #8
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d036      	beq.n	8002a60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	695b      	ldr	r3, [r3, #20]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d016      	beq.n	8002a28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029fa:	4b15      	ldr	r3, [pc, #84]	; (8002a50 <HAL_RCC_OscConfig+0x248>)
 80029fc:	2201      	movs	r2, #1
 80029fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a00:	f7fe ffca 	bl	8001998 <HAL_GetTick>
 8002a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a06:	e008      	b.n	8002a1a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a08:	f7fe ffc6 	bl	8001998 <HAL_GetTick>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d901      	bls.n	8002a1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	e167      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a1a:	4b0b      	ldr	r3, [pc, #44]	; (8002a48 <HAL_RCC_OscConfig+0x240>)
 8002a1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d0f0      	beq.n	8002a08 <HAL_RCC_OscConfig+0x200>
 8002a26:	e01b      	b.n	8002a60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a28:	4b09      	ldr	r3, [pc, #36]	; (8002a50 <HAL_RCC_OscConfig+0x248>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a2e:	f7fe ffb3 	bl	8001998 <HAL_GetTick>
 8002a32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a34:	e00e      	b.n	8002a54 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a36:	f7fe ffaf 	bl	8001998 <HAL_GetTick>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	d907      	bls.n	8002a54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a44:	2303      	movs	r3, #3
 8002a46:	e150      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
 8002a48:	40023800 	.word	0x40023800
 8002a4c:	42470000 	.word	0x42470000
 8002a50:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a54:	4b88      	ldr	r3, [pc, #544]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002a56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a58:	f003 0302 	and.w	r3, r3, #2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d1ea      	bne.n	8002a36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0304 	and.w	r3, r3, #4
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	f000 8097 	beq.w	8002b9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a72:	4b81      	ldr	r3, [pc, #516]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d10f      	bne.n	8002a9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a7e:	2300      	movs	r3, #0
 8002a80:	60bb      	str	r3, [r7, #8]
 8002a82:	4b7d      	ldr	r3, [pc, #500]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a86:	4a7c      	ldr	r2, [pc, #496]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002a88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a8c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a8e:	4b7a      	ldr	r3, [pc, #488]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a96:	60bb      	str	r3, [r7, #8]
 8002a98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a9e:	4b77      	ldr	r3, [pc, #476]	; (8002c7c <HAL_RCC_OscConfig+0x474>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d118      	bne.n	8002adc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aaa:	4b74      	ldr	r3, [pc, #464]	; (8002c7c <HAL_RCC_OscConfig+0x474>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a73      	ldr	r2, [pc, #460]	; (8002c7c <HAL_RCC_OscConfig+0x474>)
 8002ab0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ab4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ab6:	f7fe ff6f 	bl	8001998 <HAL_GetTick>
 8002aba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002abc:	e008      	b.n	8002ad0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002abe:	f7fe ff6b 	bl	8001998 <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d901      	bls.n	8002ad0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002acc:	2303      	movs	r3, #3
 8002ace:	e10c      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ad0:	4b6a      	ldr	r3, [pc, #424]	; (8002c7c <HAL_RCC_OscConfig+0x474>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d0f0      	beq.n	8002abe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d106      	bne.n	8002af2 <HAL_RCC_OscConfig+0x2ea>
 8002ae4:	4b64      	ldr	r3, [pc, #400]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ae8:	4a63      	ldr	r2, [pc, #396]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002aea:	f043 0301 	orr.w	r3, r3, #1
 8002aee:	6713      	str	r3, [r2, #112]	; 0x70
 8002af0:	e01c      	b.n	8002b2c <HAL_RCC_OscConfig+0x324>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	2b05      	cmp	r3, #5
 8002af8:	d10c      	bne.n	8002b14 <HAL_RCC_OscConfig+0x30c>
 8002afa:	4b5f      	ldr	r3, [pc, #380]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002afc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002afe:	4a5e      	ldr	r2, [pc, #376]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b00:	f043 0304 	orr.w	r3, r3, #4
 8002b04:	6713      	str	r3, [r2, #112]	; 0x70
 8002b06:	4b5c      	ldr	r3, [pc, #368]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b0a:	4a5b      	ldr	r2, [pc, #364]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b0c:	f043 0301 	orr.w	r3, r3, #1
 8002b10:	6713      	str	r3, [r2, #112]	; 0x70
 8002b12:	e00b      	b.n	8002b2c <HAL_RCC_OscConfig+0x324>
 8002b14:	4b58      	ldr	r3, [pc, #352]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b18:	4a57      	ldr	r2, [pc, #348]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b1a:	f023 0301 	bic.w	r3, r3, #1
 8002b1e:	6713      	str	r3, [r2, #112]	; 0x70
 8002b20:	4b55      	ldr	r3, [pc, #340]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b24:	4a54      	ldr	r2, [pc, #336]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b26:	f023 0304 	bic.w	r3, r3, #4
 8002b2a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d015      	beq.n	8002b60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b34:	f7fe ff30 	bl	8001998 <HAL_GetTick>
 8002b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b3a:	e00a      	b.n	8002b52 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b3c:	f7fe ff2c 	bl	8001998 <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e0cb      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b52:	4b49      	ldr	r3, [pc, #292]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d0ee      	beq.n	8002b3c <HAL_RCC_OscConfig+0x334>
 8002b5e:	e014      	b.n	8002b8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b60:	f7fe ff1a 	bl	8001998 <HAL_GetTick>
 8002b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b66:	e00a      	b.n	8002b7e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b68:	f7fe ff16 	bl	8001998 <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e0b5      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b7e:	4b3e      	ldr	r3, [pc, #248]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1ee      	bne.n	8002b68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b8a:	7dfb      	ldrb	r3, [r7, #23]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d105      	bne.n	8002b9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b90:	4b39      	ldr	r3, [pc, #228]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b94:	4a38      	ldr	r2, [pc, #224]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002b96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b9a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	f000 80a1 	beq.w	8002ce8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ba6:	4b34      	ldr	r3, [pc, #208]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	f003 030c 	and.w	r3, r3, #12
 8002bae:	2b08      	cmp	r3, #8
 8002bb0:	d05c      	beq.n	8002c6c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d141      	bne.n	8002c3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bba:	4b31      	ldr	r3, [pc, #196]	; (8002c80 <HAL_RCC_OscConfig+0x478>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc0:	f7fe feea 	bl	8001998 <HAL_GetTick>
 8002bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bc6:	e008      	b.n	8002bda <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bc8:	f7fe fee6 	bl	8001998 <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	2b02      	cmp	r3, #2
 8002bd4:	d901      	bls.n	8002bda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e087      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bda:	4b27      	ldr	r3, [pc, #156]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d1f0      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	69da      	ldr	r2, [r3, #28]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a1b      	ldr	r3, [r3, #32]
 8002bee:	431a      	orrs	r2, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf4:	019b      	lsls	r3, r3, #6
 8002bf6:	431a      	orrs	r2, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bfc:	085b      	lsrs	r3, r3, #1
 8002bfe:	3b01      	subs	r3, #1
 8002c00:	041b      	lsls	r3, r3, #16
 8002c02:	431a      	orrs	r2, r3
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c08:	061b      	lsls	r3, r3, #24
 8002c0a:	491b      	ldr	r1, [pc, #108]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c10:	4b1b      	ldr	r3, [pc, #108]	; (8002c80 <HAL_RCC_OscConfig+0x478>)
 8002c12:	2201      	movs	r2, #1
 8002c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c16:	f7fe febf 	bl	8001998 <HAL_GetTick>
 8002c1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c1c:	e008      	b.n	8002c30 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c1e:	f7fe febb 	bl	8001998 <HAL_GetTick>
 8002c22:	4602      	mov	r2, r0
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	1ad3      	subs	r3, r2, r3
 8002c28:	2b02      	cmp	r3, #2
 8002c2a:	d901      	bls.n	8002c30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	e05c      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c30:	4b11      	ldr	r3, [pc, #68]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d0f0      	beq.n	8002c1e <HAL_RCC_OscConfig+0x416>
 8002c3c:	e054      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c3e:	4b10      	ldr	r3, [pc, #64]	; (8002c80 <HAL_RCC_OscConfig+0x478>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c44:	f7fe fea8 	bl	8001998 <HAL_GetTick>
 8002c48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c4a:	e008      	b.n	8002c5e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c4c:	f7fe fea4 	bl	8001998 <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d901      	bls.n	8002c5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e045      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c5e:	4b06      	ldr	r3, [pc, #24]	; (8002c78 <HAL_RCC_OscConfig+0x470>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1f0      	bne.n	8002c4c <HAL_RCC_OscConfig+0x444>
 8002c6a:	e03d      	b.n	8002ce8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	699b      	ldr	r3, [r3, #24]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d107      	bne.n	8002c84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e038      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
 8002c78:	40023800 	.word	0x40023800
 8002c7c:	40007000 	.word	0x40007000
 8002c80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c84:	4b1b      	ldr	r3, [pc, #108]	; (8002cf4 <HAL_RCC_OscConfig+0x4ec>)
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	699b      	ldr	r3, [r3, #24]
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d028      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d121      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d11a      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002cba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d111      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cca:	085b      	lsrs	r3, r3, #1
 8002ccc:	3b01      	subs	r3, #1
 8002cce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d107      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d001      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e000      	b.n	8002cea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002ce8:	2300      	movs	r3, #0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3718      	adds	r7, #24
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	40023800 	.word	0x40023800

08002cf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d101      	bne.n	8002d0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e0cc      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d0c:	4b68      	ldr	r3, [pc, #416]	; (8002eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 030f 	and.w	r3, r3, #15
 8002d14:	683a      	ldr	r2, [r7, #0]
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d90c      	bls.n	8002d34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d1a:	4b65      	ldr	r3, [pc, #404]	; (8002eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d1c:	683a      	ldr	r2, [r7, #0]
 8002d1e:	b2d2      	uxtb	r2, r2
 8002d20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d22:	4b63      	ldr	r3, [pc, #396]	; (8002eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 030f 	and.w	r3, r3, #15
 8002d2a:	683a      	ldr	r2, [r7, #0]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d001      	beq.n	8002d34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e0b8      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d020      	beq.n	8002d82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0304 	and.w	r3, r3, #4
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d005      	beq.n	8002d58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d4c:	4b59      	ldr	r3, [pc, #356]	; (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	4a58      	ldr	r2, [pc, #352]	; (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d52:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002d56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0308 	and.w	r3, r3, #8
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d005      	beq.n	8002d70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d64:	4b53      	ldr	r3, [pc, #332]	; (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	4a52      	ldr	r2, [pc, #328]	; (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d6a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002d6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d70:	4b50      	ldr	r3, [pc, #320]	; (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	494d      	ldr	r1, [pc, #308]	; (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0301 	and.w	r3, r3, #1
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d044      	beq.n	8002e18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	2b01      	cmp	r3, #1
 8002d94:	d107      	bne.n	8002da6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d96:	4b47      	ldr	r3, [pc, #284]	; (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d119      	bne.n	8002dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e07f      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	2b02      	cmp	r3, #2
 8002dac:	d003      	beq.n	8002db6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002db2:	2b03      	cmp	r3, #3
 8002db4:	d107      	bne.n	8002dc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002db6:	4b3f      	ldr	r3, [pc, #252]	; (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d109      	bne.n	8002dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e06f      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dc6:	4b3b      	ldr	r3, [pc, #236]	; (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d101      	bne.n	8002dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e067      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dd6:	4b37      	ldr	r3, [pc, #220]	; (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f023 0203 	bic.w	r2, r3, #3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	4934      	ldr	r1, [pc, #208]	; (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002de4:	4313      	orrs	r3, r2
 8002de6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002de8:	f7fe fdd6 	bl	8001998 <HAL_GetTick>
 8002dec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dee:	e00a      	b.n	8002e06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002df0:	f7fe fdd2 	bl	8001998 <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e04f      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e06:	4b2b      	ldr	r3, [pc, #172]	; (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	f003 020c 	and.w	r2, r3, #12
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d1eb      	bne.n	8002df0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e18:	4b25      	ldr	r3, [pc, #148]	; (8002eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 030f 	and.w	r3, r3, #15
 8002e20:	683a      	ldr	r2, [r7, #0]
 8002e22:	429a      	cmp	r2, r3
 8002e24:	d20c      	bcs.n	8002e40 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e26:	4b22      	ldr	r3, [pc, #136]	; (8002eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e28:	683a      	ldr	r2, [r7, #0]
 8002e2a:	b2d2      	uxtb	r2, r2
 8002e2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e2e:	4b20      	ldr	r3, [pc, #128]	; (8002eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 030f 	and.w	r3, r3, #15
 8002e36:	683a      	ldr	r2, [r7, #0]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d001      	beq.n	8002e40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e032      	b.n	8002ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0304 	and.w	r3, r3, #4
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d008      	beq.n	8002e5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e4c:	4b19      	ldr	r3, [pc, #100]	; (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	4916      	ldr	r1, [pc, #88]	; (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0308 	and.w	r3, r3, #8
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d009      	beq.n	8002e7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e6a:	4b12      	ldr	r3, [pc, #72]	; (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	691b      	ldr	r3, [r3, #16]
 8002e76:	00db      	lsls	r3, r3, #3
 8002e78:	490e      	ldr	r1, [pc, #56]	; (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002e7e:	f000 f821 	bl	8002ec4 <HAL_RCC_GetSysClockFreq>
 8002e82:	4602      	mov	r2, r0
 8002e84:	4b0b      	ldr	r3, [pc, #44]	; (8002eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	091b      	lsrs	r3, r3, #4
 8002e8a:	f003 030f 	and.w	r3, r3, #15
 8002e8e:	490a      	ldr	r1, [pc, #40]	; (8002eb8 <HAL_RCC_ClockConfig+0x1c0>)
 8002e90:	5ccb      	ldrb	r3, [r1, r3]
 8002e92:	fa22 f303 	lsr.w	r3, r2, r3
 8002e96:	4a09      	ldr	r2, [pc, #36]	; (8002ebc <HAL_RCC_ClockConfig+0x1c4>)
 8002e98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002e9a:	4b09      	ldr	r3, [pc, #36]	; (8002ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f7fe fd36 	bl	8001910 <HAL_InitTick>

  return HAL_OK;
 8002ea4:	2300      	movs	r3, #0
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3710      	adds	r7, #16
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	40023c00 	.word	0x40023c00
 8002eb4:	40023800 	.word	0x40023800
 8002eb8:	08004eec 	.word	0x08004eec
 8002ebc:	20000020 	.word	0x20000020
 8002ec0:	20000064 	.word	0x20000064

08002ec4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ec4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ec8:	b094      	sub	sp, #80	; 0x50
 8002eca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	647b      	str	r3, [r7, #68]	; 0x44
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002edc:	4b79      	ldr	r3, [pc, #484]	; (80030c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f003 030c 	and.w	r3, r3, #12
 8002ee4:	2b08      	cmp	r3, #8
 8002ee6:	d00d      	beq.n	8002f04 <HAL_RCC_GetSysClockFreq+0x40>
 8002ee8:	2b08      	cmp	r3, #8
 8002eea:	f200 80e1 	bhi.w	80030b0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d002      	beq.n	8002ef8 <HAL_RCC_GetSysClockFreq+0x34>
 8002ef2:	2b04      	cmp	r3, #4
 8002ef4:	d003      	beq.n	8002efe <HAL_RCC_GetSysClockFreq+0x3a>
 8002ef6:	e0db      	b.n	80030b0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ef8:	4b73      	ldr	r3, [pc, #460]	; (80030c8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002efa:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002efc:	e0db      	b.n	80030b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002efe:	4b73      	ldr	r3, [pc, #460]	; (80030cc <HAL_RCC_GetSysClockFreq+0x208>)
 8002f00:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002f02:	e0d8      	b.n	80030b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f04:	4b6f      	ldr	r3, [pc, #444]	; (80030c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f0c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f0e:	4b6d      	ldr	r3, [pc, #436]	; (80030c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d063      	beq.n	8002fe2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f1a:	4b6a      	ldr	r3, [pc, #424]	; (80030c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	099b      	lsrs	r3, r3, #6
 8002f20:	2200      	movs	r2, #0
 8002f22:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f24:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f2c:	633b      	str	r3, [r7, #48]	; 0x30
 8002f2e:	2300      	movs	r3, #0
 8002f30:	637b      	str	r3, [r7, #52]	; 0x34
 8002f32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002f36:	4622      	mov	r2, r4
 8002f38:	462b      	mov	r3, r5
 8002f3a:	f04f 0000 	mov.w	r0, #0
 8002f3e:	f04f 0100 	mov.w	r1, #0
 8002f42:	0159      	lsls	r1, r3, #5
 8002f44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f48:	0150      	lsls	r0, r2, #5
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	460b      	mov	r3, r1
 8002f4e:	4621      	mov	r1, r4
 8002f50:	1a51      	subs	r1, r2, r1
 8002f52:	6139      	str	r1, [r7, #16]
 8002f54:	4629      	mov	r1, r5
 8002f56:	eb63 0301 	sbc.w	r3, r3, r1
 8002f5a:	617b      	str	r3, [r7, #20]
 8002f5c:	f04f 0200 	mov.w	r2, #0
 8002f60:	f04f 0300 	mov.w	r3, #0
 8002f64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f68:	4659      	mov	r1, fp
 8002f6a:	018b      	lsls	r3, r1, #6
 8002f6c:	4651      	mov	r1, sl
 8002f6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f72:	4651      	mov	r1, sl
 8002f74:	018a      	lsls	r2, r1, #6
 8002f76:	4651      	mov	r1, sl
 8002f78:	ebb2 0801 	subs.w	r8, r2, r1
 8002f7c:	4659      	mov	r1, fp
 8002f7e:	eb63 0901 	sbc.w	r9, r3, r1
 8002f82:	f04f 0200 	mov.w	r2, #0
 8002f86:	f04f 0300 	mov.w	r3, #0
 8002f8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f96:	4690      	mov	r8, r2
 8002f98:	4699      	mov	r9, r3
 8002f9a:	4623      	mov	r3, r4
 8002f9c:	eb18 0303 	adds.w	r3, r8, r3
 8002fa0:	60bb      	str	r3, [r7, #8]
 8002fa2:	462b      	mov	r3, r5
 8002fa4:	eb49 0303 	adc.w	r3, r9, r3
 8002fa8:	60fb      	str	r3, [r7, #12]
 8002faa:	f04f 0200 	mov.w	r2, #0
 8002fae:	f04f 0300 	mov.w	r3, #0
 8002fb2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002fb6:	4629      	mov	r1, r5
 8002fb8:	024b      	lsls	r3, r1, #9
 8002fba:	4621      	mov	r1, r4
 8002fbc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002fc0:	4621      	mov	r1, r4
 8002fc2:	024a      	lsls	r2, r1, #9
 8002fc4:	4610      	mov	r0, r2
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002fca:	2200      	movs	r2, #0
 8002fcc:	62bb      	str	r3, [r7, #40]	; 0x28
 8002fce:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002fd0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002fd4:	f7fd f95c 	bl	8000290 <__aeabi_uldivmod>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	460b      	mov	r3, r1
 8002fdc:	4613      	mov	r3, r2
 8002fde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002fe0:	e058      	b.n	8003094 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fe2:	4b38      	ldr	r3, [pc, #224]	; (80030c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	099b      	lsrs	r3, r3, #6
 8002fe8:	2200      	movs	r2, #0
 8002fea:	4618      	mov	r0, r3
 8002fec:	4611      	mov	r1, r2
 8002fee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002ff2:	623b      	str	r3, [r7, #32]
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	627b      	str	r3, [r7, #36]	; 0x24
 8002ff8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002ffc:	4642      	mov	r2, r8
 8002ffe:	464b      	mov	r3, r9
 8003000:	f04f 0000 	mov.w	r0, #0
 8003004:	f04f 0100 	mov.w	r1, #0
 8003008:	0159      	lsls	r1, r3, #5
 800300a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800300e:	0150      	lsls	r0, r2, #5
 8003010:	4602      	mov	r2, r0
 8003012:	460b      	mov	r3, r1
 8003014:	4641      	mov	r1, r8
 8003016:	ebb2 0a01 	subs.w	sl, r2, r1
 800301a:	4649      	mov	r1, r9
 800301c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003020:	f04f 0200 	mov.w	r2, #0
 8003024:	f04f 0300 	mov.w	r3, #0
 8003028:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800302c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003030:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003034:	ebb2 040a 	subs.w	r4, r2, sl
 8003038:	eb63 050b 	sbc.w	r5, r3, fp
 800303c:	f04f 0200 	mov.w	r2, #0
 8003040:	f04f 0300 	mov.w	r3, #0
 8003044:	00eb      	lsls	r3, r5, #3
 8003046:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800304a:	00e2      	lsls	r2, r4, #3
 800304c:	4614      	mov	r4, r2
 800304e:	461d      	mov	r5, r3
 8003050:	4643      	mov	r3, r8
 8003052:	18e3      	adds	r3, r4, r3
 8003054:	603b      	str	r3, [r7, #0]
 8003056:	464b      	mov	r3, r9
 8003058:	eb45 0303 	adc.w	r3, r5, r3
 800305c:	607b      	str	r3, [r7, #4]
 800305e:	f04f 0200 	mov.w	r2, #0
 8003062:	f04f 0300 	mov.w	r3, #0
 8003066:	e9d7 4500 	ldrd	r4, r5, [r7]
 800306a:	4629      	mov	r1, r5
 800306c:	028b      	lsls	r3, r1, #10
 800306e:	4621      	mov	r1, r4
 8003070:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003074:	4621      	mov	r1, r4
 8003076:	028a      	lsls	r2, r1, #10
 8003078:	4610      	mov	r0, r2
 800307a:	4619      	mov	r1, r3
 800307c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800307e:	2200      	movs	r2, #0
 8003080:	61bb      	str	r3, [r7, #24]
 8003082:	61fa      	str	r2, [r7, #28]
 8003084:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003088:	f7fd f902 	bl	8000290 <__aeabi_uldivmod>
 800308c:	4602      	mov	r2, r0
 800308e:	460b      	mov	r3, r1
 8003090:	4613      	mov	r3, r2
 8003092:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003094:	4b0b      	ldr	r3, [pc, #44]	; (80030c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	0c1b      	lsrs	r3, r3, #16
 800309a:	f003 0303 	and.w	r3, r3, #3
 800309e:	3301      	adds	r3, #1
 80030a0:	005b      	lsls	r3, r3, #1
 80030a2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80030a4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80030a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80030ae:	e002      	b.n	80030b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80030b0:	4b05      	ldr	r3, [pc, #20]	; (80030c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80030b2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80030b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3750      	adds	r7, #80	; 0x50
 80030bc:	46bd      	mov	sp, r7
 80030be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030c2:	bf00      	nop
 80030c4:	40023800 	.word	0x40023800
 80030c8:	00f42400 	.word	0x00f42400
 80030cc:	007a1200 	.word	0x007a1200

080030d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030d4:	4b03      	ldr	r3, [pc, #12]	; (80030e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80030d6:	681b      	ldr	r3, [r3, #0]
}
 80030d8:	4618      	mov	r0, r3
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop
 80030e4:	20000020 	.word	0x20000020

080030e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80030ec:	f7ff fff0 	bl	80030d0 <HAL_RCC_GetHCLKFreq>
 80030f0:	4602      	mov	r2, r0
 80030f2:	4b05      	ldr	r3, [pc, #20]	; (8003108 <HAL_RCC_GetPCLK1Freq+0x20>)
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	0a9b      	lsrs	r3, r3, #10
 80030f8:	f003 0307 	and.w	r3, r3, #7
 80030fc:	4903      	ldr	r1, [pc, #12]	; (800310c <HAL_RCC_GetPCLK1Freq+0x24>)
 80030fe:	5ccb      	ldrb	r3, [r1, r3]
 8003100:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003104:	4618      	mov	r0, r3
 8003106:	bd80      	pop	{r7, pc}
 8003108:	40023800 	.word	0x40023800
 800310c:	08004efc 	.word	0x08004efc

08003110 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003114:	f7ff ffdc 	bl	80030d0 <HAL_RCC_GetHCLKFreq>
 8003118:	4602      	mov	r2, r0
 800311a:	4b05      	ldr	r3, [pc, #20]	; (8003130 <HAL_RCC_GetPCLK2Freq+0x20>)
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	0b5b      	lsrs	r3, r3, #13
 8003120:	f003 0307 	and.w	r3, r3, #7
 8003124:	4903      	ldr	r1, [pc, #12]	; (8003134 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003126:	5ccb      	ldrb	r3, [r1, r3]
 8003128:	fa22 f303 	lsr.w	r3, r2, r3
}
 800312c:	4618      	mov	r0, r3
 800312e:	bd80      	pop	{r7, pc}
 8003130:	40023800 	.word	0x40023800
 8003134:	08004efc 	.word	0x08004efc

08003138 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d101      	bne.n	800314a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e07b      	b.n	8003242 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314e:	2b00      	cmp	r3, #0
 8003150:	d108      	bne.n	8003164 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800315a:	d009      	beq.n	8003170 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	61da      	str	r2, [r3, #28]
 8003162:	e005      	b.n	8003170 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800317c:	b2db      	uxtb	r3, r3
 800317e:	2b00      	cmp	r3, #0
 8003180:	d106      	bne.n	8003190 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f7fd fce8 	bl	8000b60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2202      	movs	r2, #2
 8003194:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80031b8:	431a      	orrs	r2, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	68db      	ldr	r3, [r3, #12]
 80031be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031c2:	431a      	orrs	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	691b      	ldr	r3, [r3, #16]
 80031c8:	f003 0302 	and.w	r3, r3, #2
 80031cc:	431a      	orrs	r2, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	695b      	ldr	r3, [r3, #20]
 80031d2:	f003 0301 	and.w	r3, r3, #1
 80031d6:	431a      	orrs	r2, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	699b      	ldr	r3, [r3, #24]
 80031dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031e0:	431a      	orrs	r2, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	69db      	ldr	r3, [r3, #28]
 80031e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80031ea:	431a      	orrs	r2, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a1b      	ldr	r3, [r3, #32]
 80031f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031f4:	ea42 0103 	orr.w	r1, r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031fc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	430a      	orrs	r2, r1
 8003206:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	0c1b      	lsrs	r3, r3, #16
 800320e:	f003 0104 	and.w	r1, r3, #4
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003216:	f003 0210 	and.w	r2, r3, #16
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	430a      	orrs	r2, r1
 8003220:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	69da      	ldr	r2, [r3, #28]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003230:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2200      	movs	r2, #0
 8003236:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3708      	adds	r7, #8
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}

0800324a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800324a:	b580      	push	{r7, lr}
 800324c:	b082      	sub	sp, #8
 800324e:	af00      	add	r7, sp, #0
 8003250:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d101      	bne.n	800325c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e03f      	b.n	80032dc <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003262:	b2db      	uxtb	r3, r3
 8003264:	2b00      	cmp	r3, #0
 8003266:	d106      	bne.n	8003276 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	f7fd fcdd 	bl	8000c30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2224      	movs	r2, #36	; 0x24
 800327a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	68da      	ldr	r2, [r3, #12]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800328c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f000 f828 	bl	80032e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	691a      	ldr	r2, [r3, #16]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80032a2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	695a      	ldr	r2, [r3, #20]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80032b2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	68da      	ldr	r2, [r3, #12]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80032c2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2200      	movs	r2, #0
 80032c8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2220      	movs	r2, #32
 80032ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2220      	movs	r2, #32
 80032d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80032da:	2300      	movs	r3, #0
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3708      	adds	r7, #8
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}

080032e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032e8:	b0c0      	sub	sp, #256	; 0x100
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	691b      	ldr	r3, [r3, #16]
 80032f8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80032fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003300:	68d9      	ldr	r1, [r3, #12]
 8003302:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	ea40 0301 	orr.w	r3, r0, r1
 800330c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800330e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003312:	689a      	ldr	r2, [r3, #8]
 8003314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003318:	691b      	ldr	r3, [r3, #16]
 800331a:	431a      	orrs	r2, r3
 800331c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	431a      	orrs	r2, r3
 8003324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003328:	69db      	ldr	r3, [r3, #28]
 800332a:	4313      	orrs	r3, r2
 800332c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800333c:	f021 010c 	bic.w	r1, r1, #12
 8003340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800334a:	430b      	orrs	r3, r1
 800334c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800334e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	695b      	ldr	r3, [r3, #20]
 8003356:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800335a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800335e:	6999      	ldr	r1, [r3, #24]
 8003360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	ea40 0301 	orr.w	r3, r0, r1
 800336a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800336c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	4b8f      	ldr	r3, [pc, #572]	; (80035b0 <UART_SetConfig+0x2cc>)
 8003374:	429a      	cmp	r2, r3
 8003376:	d005      	beq.n	8003384 <UART_SetConfig+0xa0>
 8003378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	4b8d      	ldr	r3, [pc, #564]	; (80035b4 <UART_SetConfig+0x2d0>)
 8003380:	429a      	cmp	r2, r3
 8003382:	d104      	bne.n	800338e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003384:	f7ff fec4 	bl	8003110 <HAL_RCC_GetPCLK2Freq>
 8003388:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800338c:	e003      	b.n	8003396 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800338e:	f7ff feab 	bl	80030e8 <HAL_RCC_GetPCLK1Freq>
 8003392:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800339a:	69db      	ldr	r3, [r3, #28]
 800339c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033a0:	f040 810c 	bne.w	80035bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80033a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80033a8:	2200      	movs	r2, #0
 80033aa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80033ae:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80033b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80033b6:	4622      	mov	r2, r4
 80033b8:	462b      	mov	r3, r5
 80033ba:	1891      	adds	r1, r2, r2
 80033bc:	65b9      	str	r1, [r7, #88]	; 0x58
 80033be:	415b      	adcs	r3, r3
 80033c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80033c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80033c6:	4621      	mov	r1, r4
 80033c8:	eb12 0801 	adds.w	r8, r2, r1
 80033cc:	4629      	mov	r1, r5
 80033ce:	eb43 0901 	adc.w	r9, r3, r1
 80033d2:	f04f 0200 	mov.w	r2, #0
 80033d6:	f04f 0300 	mov.w	r3, #0
 80033da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033e6:	4690      	mov	r8, r2
 80033e8:	4699      	mov	r9, r3
 80033ea:	4623      	mov	r3, r4
 80033ec:	eb18 0303 	adds.w	r3, r8, r3
 80033f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80033f4:	462b      	mov	r3, r5
 80033f6:	eb49 0303 	adc.w	r3, r9, r3
 80033fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80033fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800340a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800340e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003412:	460b      	mov	r3, r1
 8003414:	18db      	adds	r3, r3, r3
 8003416:	653b      	str	r3, [r7, #80]	; 0x50
 8003418:	4613      	mov	r3, r2
 800341a:	eb42 0303 	adc.w	r3, r2, r3
 800341e:	657b      	str	r3, [r7, #84]	; 0x54
 8003420:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003424:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003428:	f7fc ff32 	bl	8000290 <__aeabi_uldivmod>
 800342c:	4602      	mov	r2, r0
 800342e:	460b      	mov	r3, r1
 8003430:	4b61      	ldr	r3, [pc, #388]	; (80035b8 <UART_SetConfig+0x2d4>)
 8003432:	fba3 2302 	umull	r2, r3, r3, r2
 8003436:	095b      	lsrs	r3, r3, #5
 8003438:	011c      	lsls	r4, r3, #4
 800343a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800343e:	2200      	movs	r2, #0
 8003440:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003444:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003448:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800344c:	4642      	mov	r2, r8
 800344e:	464b      	mov	r3, r9
 8003450:	1891      	adds	r1, r2, r2
 8003452:	64b9      	str	r1, [r7, #72]	; 0x48
 8003454:	415b      	adcs	r3, r3
 8003456:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003458:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800345c:	4641      	mov	r1, r8
 800345e:	eb12 0a01 	adds.w	sl, r2, r1
 8003462:	4649      	mov	r1, r9
 8003464:	eb43 0b01 	adc.w	fp, r3, r1
 8003468:	f04f 0200 	mov.w	r2, #0
 800346c:	f04f 0300 	mov.w	r3, #0
 8003470:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003474:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003478:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800347c:	4692      	mov	sl, r2
 800347e:	469b      	mov	fp, r3
 8003480:	4643      	mov	r3, r8
 8003482:	eb1a 0303 	adds.w	r3, sl, r3
 8003486:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800348a:	464b      	mov	r3, r9
 800348c:	eb4b 0303 	adc.w	r3, fp, r3
 8003490:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	2200      	movs	r2, #0
 800349c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80034a0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80034a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80034a8:	460b      	mov	r3, r1
 80034aa:	18db      	adds	r3, r3, r3
 80034ac:	643b      	str	r3, [r7, #64]	; 0x40
 80034ae:	4613      	mov	r3, r2
 80034b0:	eb42 0303 	adc.w	r3, r2, r3
 80034b4:	647b      	str	r3, [r7, #68]	; 0x44
 80034b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80034ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80034be:	f7fc fee7 	bl	8000290 <__aeabi_uldivmod>
 80034c2:	4602      	mov	r2, r0
 80034c4:	460b      	mov	r3, r1
 80034c6:	4611      	mov	r1, r2
 80034c8:	4b3b      	ldr	r3, [pc, #236]	; (80035b8 <UART_SetConfig+0x2d4>)
 80034ca:	fba3 2301 	umull	r2, r3, r3, r1
 80034ce:	095b      	lsrs	r3, r3, #5
 80034d0:	2264      	movs	r2, #100	; 0x64
 80034d2:	fb02 f303 	mul.w	r3, r2, r3
 80034d6:	1acb      	subs	r3, r1, r3
 80034d8:	00db      	lsls	r3, r3, #3
 80034da:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80034de:	4b36      	ldr	r3, [pc, #216]	; (80035b8 <UART_SetConfig+0x2d4>)
 80034e0:	fba3 2302 	umull	r2, r3, r3, r2
 80034e4:	095b      	lsrs	r3, r3, #5
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80034ec:	441c      	add	r4, r3
 80034ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034f2:	2200      	movs	r2, #0
 80034f4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80034f8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80034fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003500:	4642      	mov	r2, r8
 8003502:	464b      	mov	r3, r9
 8003504:	1891      	adds	r1, r2, r2
 8003506:	63b9      	str	r1, [r7, #56]	; 0x38
 8003508:	415b      	adcs	r3, r3
 800350a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800350c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003510:	4641      	mov	r1, r8
 8003512:	1851      	adds	r1, r2, r1
 8003514:	6339      	str	r1, [r7, #48]	; 0x30
 8003516:	4649      	mov	r1, r9
 8003518:	414b      	adcs	r3, r1
 800351a:	637b      	str	r3, [r7, #52]	; 0x34
 800351c:	f04f 0200 	mov.w	r2, #0
 8003520:	f04f 0300 	mov.w	r3, #0
 8003524:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003528:	4659      	mov	r1, fp
 800352a:	00cb      	lsls	r3, r1, #3
 800352c:	4651      	mov	r1, sl
 800352e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003532:	4651      	mov	r1, sl
 8003534:	00ca      	lsls	r2, r1, #3
 8003536:	4610      	mov	r0, r2
 8003538:	4619      	mov	r1, r3
 800353a:	4603      	mov	r3, r0
 800353c:	4642      	mov	r2, r8
 800353e:	189b      	adds	r3, r3, r2
 8003540:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003544:	464b      	mov	r3, r9
 8003546:	460a      	mov	r2, r1
 8003548:	eb42 0303 	adc.w	r3, r2, r3
 800354c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800355c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003560:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003564:	460b      	mov	r3, r1
 8003566:	18db      	adds	r3, r3, r3
 8003568:	62bb      	str	r3, [r7, #40]	; 0x28
 800356a:	4613      	mov	r3, r2
 800356c:	eb42 0303 	adc.w	r3, r2, r3
 8003570:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003572:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003576:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800357a:	f7fc fe89 	bl	8000290 <__aeabi_uldivmod>
 800357e:	4602      	mov	r2, r0
 8003580:	460b      	mov	r3, r1
 8003582:	4b0d      	ldr	r3, [pc, #52]	; (80035b8 <UART_SetConfig+0x2d4>)
 8003584:	fba3 1302 	umull	r1, r3, r3, r2
 8003588:	095b      	lsrs	r3, r3, #5
 800358a:	2164      	movs	r1, #100	; 0x64
 800358c:	fb01 f303 	mul.w	r3, r1, r3
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	00db      	lsls	r3, r3, #3
 8003594:	3332      	adds	r3, #50	; 0x32
 8003596:	4a08      	ldr	r2, [pc, #32]	; (80035b8 <UART_SetConfig+0x2d4>)
 8003598:	fba2 2303 	umull	r2, r3, r2, r3
 800359c:	095b      	lsrs	r3, r3, #5
 800359e:	f003 0207 	and.w	r2, r3, #7
 80035a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4422      	add	r2, r4
 80035aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80035ac:	e105      	b.n	80037ba <UART_SetConfig+0x4d6>
 80035ae:	bf00      	nop
 80035b0:	40011000 	.word	0x40011000
 80035b4:	40011400 	.word	0x40011400
 80035b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80035bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80035c0:	2200      	movs	r2, #0
 80035c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80035c6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80035ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80035ce:	4642      	mov	r2, r8
 80035d0:	464b      	mov	r3, r9
 80035d2:	1891      	adds	r1, r2, r2
 80035d4:	6239      	str	r1, [r7, #32]
 80035d6:	415b      	adcs	r3, r3
 80035d8:	627b      	str	r3, [r7, #36]	; 0x24
 80035da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80035de:	4641      	mov	r1, r8
 80035e0:	1854      	adds	r4, r2, r1
 80035e2:	4649      	mov	r1, r9
 80035e4:	eb43 0501 	adc.w	r5, r3, r1
 80035e8:	f04f 0200 	mov.w	r2, #0
 80035ec:	f04f 0300 	mov.w	r3, #0
 80035f0:	00eb      	lsls	r3, r5, #3
 80035f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035f6:	00e2      	lsls	r2, r4, #3
 80035f8:	4614      	mov	r4, r2
 80035fa:	461d      	mov	r5, r3
 80035fc:	4643      	mov	r3, r8
 80035fe:	18e3      	adds	r3, r4, r3
 8003600:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003604:	464b      	mov	r3, r9
 8003606:	eb45 0303 	adc.w	r3, r5, r3
 800360a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800360e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	2200      	movs	r2, #0
 8003616:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800361a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800361e:	f04f 0200 	mov.w	r2, #0
 8003622:	f04f 0300 	mov.w	r3, #0
 8003626:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800362a:	4629      	mov	r1, r5
 800362c:	008b      	lsls	r3, r1, #2
 800362e:	4621      	mov	r1, r4
 8003630:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003634:	4621      	mov	r1, r4
 8003636:	008a      	lsls	r2, r1, #2
 8003638:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800363c:	f7fc fe28 	bl	8000290 <__aeabi_uldivmod>
 8003640:	4602      	mov	r2, r0
 8003642:	460b      	mov	r3, r1
 8003644:	4b60      	ldr	r3, [pc, #384]	; (80037c8 <UART_SetConfig+0x4e4>)
 8003646:	fba3 2302 	umull	r2, r3, r3, r2
 800364a:	095b      	lsrs	r3, r3, #5
 800364c:	011c      	lsls	r4, r3, #4
 800364e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003652:	2200      	movs	r2, #0
 8003654:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003658:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800365c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003660:	4642      	mov	r2, r8
 8003662:	464b      	mov	r3, r9
 8003664:	1891      	adds	r1, r2, r2
 8003666:	61b9      	str	r1, [r7, #24]
 8003668:	415b      	adcs	r3, r3
 800366a:	61fb      	str	r3, [r7, #28]
 800366c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003670:	4641      	mov	r1, r8
 8003672:	1851      	adds	r1, r2, r1
 8003674:	6139      	str	r1, [r7, #16]
 8003676:	4649      	mov	r1, r9
 8003678:	414b      	adcs	r3, r1
 800367a:	617b      	str	r3, [r7, #20]
 800367c:	f04f 0200 	mov.w	r2, #0
 8003680:	f04f 0300 	mov.w	r3, #0
 8003684:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003688:	4659      	mov	r1, fp
 800368a:	00cb      	lsls	r3, r1, #3
 800368c:	4651      	mov	r1, sl
 800368e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003692:	4651      	mov	r1, sl
 8003694:	00ca      	lsls	r2, r1, #3
 8003696:	4610      	mov	r0, r2
 8003698:	4619      	mov	r1, r3
 800369a:	4603      	mov	r3, r0
 800369c:	4642      	mov	r2, r8
 800369e:	189b      	adds	r3, r3, r2
 80036a0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80036a4:	464b      	mov	r3, r9
 80036a6:	460a      	mov	r2, r1
 80036a8:	eb42 0303 	adc.w	r3, r2, r3
 80036ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80036b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	67bb      	str	r3, [r7, #120]	; 0x78
 80036ba:	67fa      	str	r2, [r7, #124]	; 0x7c
 80036bc:	f04f 0200 	mov.w	r2, #0
 80036c0:	f04f 0300 	mov.w	r3, #0
 80036c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80036c8:	4649      	mov	r1, r9
 80036ca:	008b      	lsls	r3, r1, #2
 80036cc:	4641      	mov	r1, r8
 80036ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036d2:	4641      	mov	r1, r8
 80036d4:	008a      	lsls	r2, r1, #2
 80036d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80036da:	f7fc fdd9 	bl	8000290 <__aeabi_uldivmod>
 80036de:	4602      	mov	r2, r0
 80036e0:	460b      	mov	r3, r1
 80036e2:	4b39      	ldr	r3, [pc, #228]	; (80037c8 <UART_SetConfig+0x4e4>)
 80036e4:	fba3 1302 	umull	r1, r3, r3, r2
 80036e8:	095b      	lsrs	r3, r3, #5
 80036ea:	2164      	movs	r1, #100	; 0x64
 80036ec:	fb01 f303 	mul.w	r3, r1, r3
 80036f0:	1ad3      	subs	r3, r2, r3
 80036f2:	011b      	lsls	r3, r3, #4
 80036f4:	3332      	adds	r3, #50	; 0x32
 80036f6:	4a34      	ldr	r2, [pc, #208]	; (80037c8 <UART_SetConfig+0x4e4>)
 80036f8:	fba2 2303 	umull	r2, r3, r2, r3
 80036fc:	095b      	lsrs	r3, r3, #5
 80036fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003702:	441c      	add	r4, r3
 8003704:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003708:	2200      	movs	r2, #0
 800370a:	673b      	str	r3, [r7, #112]	; 0x70
 800370c:	677a      	str	r2, [r7, #116]	; 0x74
 800370e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003712:	4642      	mov	r2, r8
 8003714:	464b      	mov	r3, r9
 8003716:	1891      	adds	r1, r2, r2
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	415b      	adcs	r3, r3
 800371c:	60fb      	str	r3, [r7, #12]
 800371e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003722:	4641      	mov	r1, r8
 8003724:	1851      	adds	r1, r2, r1
 8003726:	6039      	str	r1, [r7, #0]
 8003728:	4649      	mov	r1, r9
 800372a:	414b      	adcs	r3, r1
 800372c:	607b      	str	r3, [r7, #4]
 800372e:	f04f 0200 	mov.w	r2, #0
 8003732:	f04f 0300 	mov.w	r3, #0
 8003736:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800373a:	4659      	mov	r1, fp
 800373c:	00cb      	lsls	r3, r1, #3
 800373e:	4651      	mov	r1, sl
 8003740:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003744:	4651      	mov	r1, sl
 8003746:	00ca      	lsls	r2, r1, #3
 8003748:	4610      	mov	r0, r2
 800374a:	4619      	mov	r1, r3
 800374c:	4603      	mov	r3, r0
 800374e:	4642      	mov	r2, r8
 8003750:	189b      	adds	r3, r3, r2
 8003752:	66bb      	str	r3, [r7, #104]	; 0x68
 8003754:	464b      	mov	r3, r9
 8003756:	460a      	mov	r2, r1
 8003758:	eb42 0303 	adc.w	r3, r2, r3
 800375c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800375e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	663b      	str	r3, [r7, #96]	; 0x60
 8003768:	667a      	str	r2, [r7, #100]	; 0x64
 800376a:	f04f 0200 	mov.w	r2, #0
 800376e:	f04f 0300 	mov.w	r3, #0
 8003772:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003776:	4649      	mov	r1, r9
 8003778:	008b      	lsls	r3, r1, #2
 800377a:	4641      	mov	r1, r8
 800377c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003780:	4641      	mov	r1, r8
 8003782:	008a      	lsls	r2, r1, #2
 8003784:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003788:	f7fc fd82 	bl	8000290 <__aeabi_uldivmod>
 800378c:	4602      	mov	r2, r0
 800378e:	460b      	mov	r3, r1
 8003790:	4b0d      	ldr	r3, [pc, #52]	; (80037c8 <UART_SetConfig+0x4e4>)
 8003792:	fba3 1302 	umull	r1, r3, r3, r2
 8003796:	095b      	lsrs	r3, r3, #5
 8003798:	2164      	movs	r1, #100	; 0x64
 800379a:	fb01 f303 	mul.w	r3, r1, r3
 800379e:	1ad3      	subs	r3, r2, r3
 80037a0:	011b      	lsls	r3, r3, #4
 80037a2:	3332      	adds	r3, #50	; 0x32
 80037a4:	4a08      	ldr	r2, [pc, #32]	; (80037c8 <UART_SetConfig+0x4e4>)
 80037a6:	fba2 2303 	umull	r2, r3, r2, r3
 80037aa:	095b      	lsrs	r3, r3, #5
 80037ac:	f003 020f 	and.w	r2, r3, #15
 80037b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4422      	add	r2, r4
 80037b8:	609a      	str	r2, [r3, #8]
}
 80037ba:	bf00      	nop
 80037bc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80037c0:	46bd      	mov	sp, r7
 80037c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037c6:	bf00      	nop
 80037c8:	51eb851f 	.word	0x51eb851f

080037cc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80037cc:	b084      	sub	sp, #16
 80037ce:	b580      	push	{r7, lr}
 80037d0:	b084      	sub	sp, #16
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
 80037d6:	f107 001c 	add.w	r0, r7, #28
 80037da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80037de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d122      	bne.n	800382a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037e8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80037f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800380c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800380e:	2b01      	cmp	r3, #1
 8003810:	d105      	bne.n	800381e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f000 faa2 	bl	8003d68 <USB_CoreReset>
 8003824:	4603      	mov	r3, r0
 8003826:	73fb      	strb	r3, [r7, #15]
 8003828:	e01a      	b.n	8003860 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f000 fa96 	bl	8003d68 <USB_CoreReset>
 800383c:	4603      	mov	r3, r0
 800383e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003840:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003842:	2b00      	cmp	r3, #0
 8003844:	d106      	bne.n	8003854 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800384a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	639a      	str	r2, [r3, #56]	; 0x38
 8003852:	e005      	b.n	8003860 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003858:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003862:	2b01      	cmp	r3, #1
 8003864:	d10b      	bne.n	800387e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	f043 0206 	orr.w	r2, r3, #6
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f043 0220 	orr.w	r2, r3, #32
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800387e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003880:	4618      	mov	r0, r3
 8003882:	3710      	adds	r7, #16
 8003884:	46bd      	mov	sp, r7
 8003886:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800388a:	b004      	add	sp, #16
 800388c:	4770      	bx	lr

0800388e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800388e:	b480      	push	{r7}
 8003890:	b083      	sub	sp, #12
 8003892:	af00      	add	r7, sp, #0
 8003894:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f023 0201 	bic.w	r2, r3, #1
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	370c      	adds	r7, #12
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr

080038b0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b084      	sub	sp, #16
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	460b      	mov	r3, r1
 80038ba:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80038bc:	2300      	movs	r3, #0
 80038be:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80038cc:	78fb      	ldrb	r3, [r7, #3]
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d115      	bne.n	80038fe <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80038de:	2001      	movs	r0, #1
 80038e0:	f7fe f866 	bl	80019b0 <HAL_Delay>
      ms++;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	3301      	adds	r3, #1
 80038e8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f000 fa2e 	bl	8003d4c <USB_GetMode>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d01e      	beq.n	8003934 <USB_SetCurrentMode+0x84>
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2b31      	cmp	r3, #49	; 0x31
 80038fa:	d9f0      	bls.n	80038de <USB_SetCurrentMode+0x2e>
 80038fc:	e01a      	b.n	8003934 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80038fe:	78fb      	ldrb	r3, [r7, #3]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d115      	bne.n	8003930 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003910:	2001      	movs	r0, #1
 8003912:	f7fe f84d 	bl	80019b0 <HAL_Delay>
      ms++;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	3301      	adds	r3, #1
 800391a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f000 fa15 	bl	8003d4c <USB_GetMode>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d005      	beq.n	8003934 <USB_SetCurrentMode+0x84>
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2b31      	cmp	r3, #49	; 0x31
 800392c:	d9f0      	bls.n	8003910 <USB_SetCurrentMode+0x60>
 800392e:	e001      	b.n	8003934 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e005      	b.n	8003940 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2b32      	cmp	r3, #50	; 0x32
 8003938:	d101      	bne.n	800393e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e000      	b.n	8003940 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800393e:	2300      	movs	r3, #0
}
 8003940:	4618      	mov	r0, r3
 8003942:	3710      	adds	r7, #16
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003948:	b084      	sub	sp, #16
 800394a:	b580      	push	{r7, lr}
 800394c:	b086      	sub	sp, #24
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]
 8003952:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003956:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800395a:	2300      	movs	r3, #0
 800395c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003962:	2300      	movs	r3, #0
 8003964:	613b      	str	r3, [r7, #16]
 8003966:	e009      	b.n	800397c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	3340      	adds	r3, #64	; 0x40
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	4413      	add	r3, r2
 8003972:	2200      	movs	r2, #0
 8003974:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	3301      	adds	r3, #1
 800397a:	613b      	str	r3, [r7, #16]
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	2b0e      	cmp	r3, #14
 8003980:	d9f2      	bls.n	8003968 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003982:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003984:	2b00      	cmp	r3, #0
 8003986:	d11c      	bne.n	80039c2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	68fa      	ldr	r2, [r7, #12]
 8003992:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003996:	f043 0302 	orr.w	r3, r3, #2
 800399a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039a0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ac:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039b8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	639a      	str	r2, [r3, #56]	; 0x38
 80039c0:	e00b      	b.n	80039da <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039c6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039d2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80039e0:	461a      	mov	r2, r3
 80039e2:	2300      	movs	r3, #0
 80039e4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039ec:	4619      	mov	r1, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039f4:	461a      	mov	r2, r3
 80039f6:	680b      	ldr	r3, [r1, #0]
 80039f8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80039fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d10c      	bne.n	8003a1a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d104      	bne.n	8003a10 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003a06:	2100      	movs	r1, #0
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f000 f965 	bl	8003cd8 <USB_SetDevSpeed>
 8003a0e:	e008      	b.n	8003a22 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003a10:	2101      	movs	r1, #1
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f000 f960 	bl	8003cd8 <USB_SetDevSpeed>
 8003a18:	e003      	b.n	8003a22 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003a1a:	2103      	movs	r1, #3
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f000 f95b 	bl	8003cd8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003a22:	2110      	movs	r1, #16
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f000 f8f3 	bl	8003c10 <USB_FlushTxFifo>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d001      	beq.n	8003a34 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f000 f91f 	bl	8003c78 <USB_FlushRxFifo>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d001      	beq.n	8003a44 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a56:	461a      	mov	r2, r3
 8003a58:	2300      	movs	r3, #0
 8003a5a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a62:	461a      	mov	r2, r3
 8003a64:	2300      	movs	r3, #0
 8003a66:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003a68:	2300      	movs	r3, #0
 8003a6a:	613b      	str	r3, [r7, #16]
 8003a6c:	e043      	b.n	8003af6 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	015a      	lsls	r2, r3, #5
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	4413      	add	r3, r2
 8003a76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003a80:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003a84:	d118      	bne.n	8003ab8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d10a      	bne.n	8003aa2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	015a      	lsls	r2, r3, #5
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	4413      	add	r3, r2
 8003a94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a98:	461a      	mov	r2, r3
 8003a9a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003a9e:	6013      	str	r3, [r2, #0]
 8003aa0:	e013      	b.n	8003aca <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	015a      	lsls	r2, r3, #5
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	4413      	add	r3, r2
 8003aaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003aae:	461a      	mov	r2, r3
 8003ab0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003ab4:	6013      	str	r3, [r2, #0]
 8003ab6:	e008      	b.n	8003aca <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	015a      	lsls	r2, r3, #5
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	4413      	add	r3, r2
 8003ac0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ac4:	461a      	mov	r2, r3
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	015a      	lsls	r2, r3, #5
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	4413      	add	r3, r2
 8003ad2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	2300      	movs	r3, #0
 8003ada:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	015a      	lsls	r2, r3, #5
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	4413      	add	r3, r2
 8003ae4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ae8:	461a      	mov	r2, r3
 8003aea:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003aee:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	3301      	adds	r3, #1
 8003af4:	613b      	str	r3, [r7, #16]
 8003af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af8:	693a      	ldr	r2, [r7, #16]
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d3b7      	bcc.n	8003a6e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003afe:	2300      	movs	r3, #0
 8003b00:	613b      	str	r3, [r7, #16]
 8003b02:	e043      	b.n	8003b8c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	015a      	lsls	r2, r3, #5
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	4413      	add	r3, r2
 8003b0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003b16:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003b1a:	d118      	bne.n	8003b4e <USB_DevInit+0x206>
    {
      if (i == 0U)
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d10a      	bne.n	8003b38 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	015a      	lsls	r2, r3, #5
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	4413      	add	r3, r2
 8003b2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b2e:	461a      	mov	r2, r3
 8003b30:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003b34:	6013      	str	r3, [r2, #0]
 8003b36:	e013      	b.n	8003b60 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	015a      	lsls	r2, r3, #5
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	4413      	add	r3, r2
 8003b40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b44:	461a      	mov	r2, r3
 8003b46:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003b4a:	6013      	str	r3, [r2, #0]
 8003b4c:	e008      	b.n	8003b60 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	015a      	lsls	r2, r3, #5
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	4413      	add	r3, r2
 8003b56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	015a      	lsls	r2, r3, #5
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	4413      	add	r3, r2
 8003b68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	2300      	movs	r3, #0
 8003b70:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	015a      	lsls	r2, r3, #5
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	4413      	add	r3, r2
 8003b7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b7e:	461a      	mov	r2, r3
 8003b80:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003b84:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	3301      	adds	r3, #1
 8003b8a:	613b      	str	r3, [r7, #16]
 8003b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b8e:	693a      	ldr	r2, [r7, #16]
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d3b7      	bcc.n	8003b04 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b9a:	691b      	ldr	r3, [r3, #16]
 8003b9c:	68fa      	ldr	r2, [r7, #12]
 8003b9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ba2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ba6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003bb4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003bb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d105      	bne.n	8003bc8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	f043 0210 	orr.w	r2, r3, #16
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	699a      	ldr	r2, [r3, #24]
 8003bcc:	4b0f      	ldr	r3, [pc, #60]	; (8003c0c <USB_DevInit+0x2c4>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003bd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d005      	beq.n	8003be6 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	699b      	ldr	r3, [r3, #24]
 8003bde:	f043 0208 	orr.w	r2, r3, #8
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003be6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d107      	bne.n	8003bfc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	699b      	ldr	r3, [r3, #24]
 8003bf0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003bf4:	f043 0304 	orr.w	r3, r3, #4
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003bfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3718      	adds	r7, #24
 8003c02:	46bd      	mov	sp, r7
 8003c04:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003c08:	b004      	add	sp, #16
 8003c0a:	4770      	bx	lr
 8003c0c:	803c3800 	.word	0x803c3800

08003c10 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b085      	sub	sp, #20
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	3301      	adds	r3, #1
 8003c22:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	4a13      	ldr	r2, [pc, #76]	; (8003c74 <USB_FlushTxFifo+0x64>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d901      	bls.n	8003c30 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	e01b      	b.n	8003c68 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	691b      	ldr	r3, [r3, #16]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	daf2      	bge.n	8003c1e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	019b      	lsls	r3, r3, #6
 8003c40:	f043 0220 	orr.w	r2, r3, #32
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	3301      	adds	r3, #1
 8003c4c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	4a08      	ldr	r2, [pc, #32]	; (8003c74 <USB_FlushTxFifo+0x64>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d901      	bls.n	8003c5a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e006      	b.n	8003c68 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	691b      	ldr	r3, [r3, #16]
 8003c5e:	f003 0320 	and.w	r3, r3, #32
 8003c62:	2b20      	cmp	r3, #32
 8003c64:	d0f0      	beq.n	8003c48 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003c66:	2300      	movs	r3, #0
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3714      	adds	r7, #20
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr
 8003c74:	00030d40 	.word	0x00030d40

08003c78 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b085      	sub	sp, #20
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003c80:	2300      	movs	r3, #0
 8003c82:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	3301      	adds	r3, #1
 8003c88:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	4a11      	ldr	r2, [pc, #68]	; (8003cd4 <USB_FlushRxFifo+0x5c>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d901      	bls.n	8003c96 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e018      	b.n	8003cc8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	daf2      	bge.n	8003c84 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2210      	movs	r2, #16
 8003ca6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	3301      	adds	r3, #1
 8003cac:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	4a08      	ldr	r2, [pc, #32]	; (8003cd4 <USB_FlushRxFifo+0x5c>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d901      	bls.n	8003cba <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	e006      	b.n	8003cc8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	691b      	ldr	r3, [r3, #16]
 8003cbe:	f003 0310 	and.w	r3, r3, #16
 8003cc2:	2b10      	cmp	r3, #16
 8003cc4:	d0f0      	beq.n	8003ca8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3714      	adds	r7, #20
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr
 8003cd4:	00030d40 	.word	0x00030d40

08003cd8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b085      	sub	sp, #20
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	460b      	mov	r3, r1
 8003ce2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	78fb      	ldrb	r3, [r7, #3]
 8003cf2:	68f9      	ldr	r1, [r7, #12]
 8003cf4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003cfc:	2300      	movs	r3, #0
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3714      	adds	r7, #20
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr

08003d0a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8003d0a:	b480      	push	{r7}
 8003d0c:	b085      	sub	sp, #20
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	68fa      	ldr	r2, [r7, #12]
 8003d20:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8003d24:	f023 0303 	bic.w	r3, r3, #3
 8003d28:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	68fa      	ldr	r2, [r7, #12]
 8003d34:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d38:	f043 0302 	orr.w	r3, r3, #2
 8003d3c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3714      	adds	r7, #20
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b083      	sub	sp, #12
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	695b      	ldr	r3, [r3, #20]
 8003d58:	f003 0301 	and.w	r3, r3, #1
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	370c      	adds	r7, #12
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr

08003d68 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b085      	sub	sp, #20
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003d70:	2300      	movs	r3, #0
 8003d72:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	3301      	adds	r3, #1
 8003d78:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	4a13      	ldr	r2, [pc, #76]	; (8003dcc <USB_CoreReset+0x64>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d901      	bls.n	8003d86 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e01b      	b.n	8003dbe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	691b      	ldr	r3, [r3, #16]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	daf2      	bge.n	8003d74 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	691b      	ldr	r3, [r3, #16]
 8003d96:	f043 0201 	orr.w	r2, r3, #1
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	3301      	adds	r3, #1
 8003da2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	4a09      	ldr	r2, [pc, #36]	; (8003dcc <USB_CoreReset+0x64>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d901      	bls.n	8003db0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8003dac:	2303      	movs	r3, #3
 8003dae:	e006      	b.n	8003dbe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	691b      	ldr	r3, [r3, #16]
 8003db4:	f003 0301 	and.w	r3, r3, #1
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d0f0      	beq.n	8003d9e <USB_CoreReset+0x36>

  return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3714      	adds	r7, #20
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr
 8003dca:	bf00      	nop
 8003dcc:	00030d40 	.word	0x00030d40

08003dd0 <__assert_func>:
 8003dd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003dd2:	4614      	mov	r4, r2
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	4b09      	ldr	r3, [pc, #36]	; (8003dfc <__assert_func+0x2c>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4605      	mov	r5, r0
 8003ddc:	68d8      	ldr	r0, [r3, #12]
 8003dde:	b14c      	cbz	r4, 8003df4 <__assert_func+0x24>
 8003de0:	4b07      	ldr	r3, [pc, #28]	; (8003e00 <__assert_func+0x30>)
 8003de2:	9100      	str	r1, [sp, #0]
 8003de4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003de8:	4906      	ldr	r1, [pc, #24]	; (8003e04 <__assert_func+0x34>)
 8003dea:	462b      	mov	r3, r5
 8003dec:	f000 f814 	bl	8003e18 <fiprintf>
 8003df0:	f000 fbfe 	bl	80045f0 <abort>
 8003df4:	4b04      	ldr	r3, [pc, #16]	; (8003e08 <__assert_func+0x38>)
 8003df6:	461c      	mov	r4, r3
 8003df8:	e7f3      	b.n	8003de2 <__assert_func+0x12>
 8003dfa:	bf00      	nop
 8003dfc:	2000006c 	.word	0x2000006c
 8003e00:	08004f3e 	.word	0x08004f3e
 8003e04:	08004f4b 	.word	0x08004f4b
 8003e08:	08004f79 	.word	0x08004f79

08003e0c <__errno>:
 8003e0c:	4b01      	ldr	r3, [pc, #4]	; (8003e14 <__errno+0x8>)
 8003e0e:	6818      	ldr	r0, [r3, #0]
 8003e10:	4770      	bx	lr
 8003e12:	bf00      	nop
 8003e14:	2000006c 	.word	0x2000006c

08003e18 <fiprintf>:
 8003e18:	b40e      	push	{r1, r2, r3}
 8003e1a:	b503      	push	{r0, r1, lr}
 8003e1c:	4601      	mov	r1, r0
 8003e1e:	ab03      	add	r3, sp, #12
 8003e20:	4805      	ldr	r0, [pc, #20]	; (8003e38 <fiprintf+0x20>)
 8003e22:	f853 2b04 	ldr.w	r2, [r3], #4
 8003e26:	6800      	ldr	r0, [r0, #0]
 8003e28:	9301      	str	r3, [sp, #4]
 8003e2a:	f000 f85d 	bl	8003ee8 <_vfiprintf_r>
 8003e2e:	b002      	add	sp, #8
 8003e30:	f85d eb04 	ldr.w	lr, [sp], #4
 8003e34:	b003      	add	sp, #12
 8003e36:	4770      	bx	lr
 8003e38:	2000006c 	.word	0x2000006c

08003e3c <__libc_init_array>:
 8003e3c:	b570      	push	{r4, r5, r6, lr}
 8003e3e:	4d0d      	ldr	r5, [pc, #52]	; (8003e74 <__libc_init_array+0x38>)
 8003e40:	4c0d      	ldr	r4, [pc, #52]	; (8003e78 <__libc_init_array+0x3c>)
 8003e42:	1b64      	subs	r4, r4, r5
 8003e44:	10a4      	asrs	r4, r4, #2
 8003e46:	2600      	movs	r6, #0
 8003e48:	42a6      	cmp	r6, r4
 8003e4a:	d109      	bne.n	8003e60 <__libc_init_array+0x24>
 8003e4c:	4d0b      	ldr	r5, [pc, #44]	; (8003e7c <__libc_init_array+0x40>)
 8003e4e:	4c0c      	ldr	r4, [pc, #48]	; (8003e80 <__libc_init_array+0x44>)
 8003e50:	f000 ffe2 	bl	8004e18 <_init>
 8003e54:	1b64      	subs	r4, r4, r5
 8003e56:	10a4      	asrs	r4, r4, #2
 8003e58:	2600      	movs	r6, #0
 8003e5a:	42a6      	cmp	r6, r4
 8003e5c:	d105      	bne.n	8003e6a <__libc_init_array+0x2e>
 8003e5e:	bd70      	pop	{r4, r5, r6, pc}
 8003e60:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e64:	4798      	blx	r3
 8003e66:	3601      	adds	r6, #1
 8003e68:	e7ee      	b.n	8003e48 <__libc_init_array+0xc>
 8003e6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e6e:	4798      	blx	r3
 8003e70:	3601      	adds	r6, #1
 8003e72:	e7f2      	b.n	8003e5a <__libc_init_array+0x1e>
 8003e74:	0800501c 	.word	0x0800501c
 8003e78:	0800501c 	.word	0x0800501c
 8003e7c:	0800501c 	.word	0x0800501c
 8003e80:	08005020 	.word	0x08005020

08003e84 <memset>:
 8003e84:	4402      	add	r2, r0
 8003e86:	4603      	mov	r3, r0
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d100      	bne.n	8003e8e <memset+0xa>
 8003e8c:	4770      	bx	lr
 8003e8e:	f803 1b01 	strb.w	r1, [r3], #1
 8003e92:	e7f9      	b.n	8003e88 <memset+0x4>

08003e94 <__sfputc_r>:
 8003e94:	6893      	ldr	r3, [r2, #8]
 8003e96:	3b01      	subs	r3, #1
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	b410      	push	{r4}
 8003e9c:	6093      	str	r3, [r2, #8]
 8003e9e:	da08      	bge.n	8003eb2 <__sfputc_r+0x1e>
 8003ea0:	6994      	ldr	r4, [r2, #24]
 8003ea2:	42a3      	cmp	r3, r4
 8003ea4:	db01      	blt.n	8003eaa <__sfputc_r+0x16>
 8003ea6:	290a      	cmp	r1, #10
 8003ea8:	d103      	bne.n	8003eb2 <__sfputc_r+0x1e>
 8003eaa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003eae:	f000 badf 	b.w	8004470 <__swbuf_r>
 8003eb2:	6813      	ldr	r3, [r2, #0]
 8003eb4:	1c58      	adds	r0, r3, #1
 8003eb6:	6010      	str	r0, [r2, #0]
 8003eb8:	7019      	strb	r1, [r3, #0]
 8003eba:	4608      	mov	r0, r1
 8003ebc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ec0:	4770      	bx	lr

08003ec2 <__sfputs_r>:
 8003ec2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ec4:	4606      	mov	r6, r0
 8003ec6:	460f      	mov	r7, r1
 8003ec8:	4614      	mov	r4, r2
 8003eca:	18d5      	adds	r5, r2, r3
 8003ecc:	42ac      	cmp	r4, r5
 8003ece:	d101      	bne.n	8003ed4 <__sfputs_r+0x12>
 8003ed0:	2000      	movs	r0, #0
 8003ed2:	e007      	b.n	8003ee4 <__sfputs_r+0x22>
 8003ed4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ed8:	463a      	mov	r2, r7
 8003eda:	4630      	mov	r0, r6
 8003edc:	f7ff ffda 	bl	8003e94 <__sfputc_r>
 8003ee0:	1c43      	adds	r3, r0, #1
 8003ee2:	d1f3      	bne.n	8003ecc <__sfputs_r+0xa>
 8003ee4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003ee8 <_vfiprintf_r>:
 8003ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003eec:	460d      	mov	r5, r1
 8003eee:	b09d      	sub	sp, #116	; 0x74
 8003ef0:	4614      	mov	r4, r2
 8003ef2:	4698      	mov	r8, r3
 8003ef4:	4606      	mov	r6, r0
 8003ef6:	b118      	cbz	r0, 8003f00 <_vfiprintf_r+0x18>
 8003ef8:	6983      	ldr	r3, [r0, #24]
 8003efa:	b90b      	cbnz	r3, 8003f00 <_vfiprintf_r+0x18>
 8003efc:	f000 fc9a 	bl	8004834 <__sinit>
 8003f00:	4b89      	ldr	r3, [pc, #548]	; (8004128 <_vfiprintf_r+0x240>)
 8003f02:	429d      	cmp	r5, r3
 8003f04:	d11b      	bne.n	8003f3e <_vfiprintf_r+0x56>
 8003f06:	6875      	ldr	r5, [r6, #4]
 8003f08:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003f0a:	07d9      	lsls	r1, r3, #31
 8003f0c:	d405      	bmi.n	8003f1a <_vfiprintf_r+0x32>
 8003f0e:	89ab      	ldrh	r3, [r5, #12]
 8003f10:	059a      	lsls	r2, r3, #22
 8003f12:	d402      	bmi.n	8003f1a <_vfiprintf_r+0x32>
 8003f14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003f16:	f000 fd2b 	bl	8004970 <__retarget_lock_acquire_recursive>
 8003f1a:	89ab      	ldrh	r3, [r5, #12]
 8003f1c:	071b      	lsls	r3, r3, #28
 8003f1e:	d501      	bpl.n	8003f24 <_vfiprintf_r+0x3c>
 8003f20:	692b      	ldr	r3, [r5, #16]
 8003f22:	b9eb      	cbnz	r3, 8003f60 <_vfiprintf_r+0x78>
 8003f24:	4629      	mov	r1, r5
 8003f26:	4630      	mov	r0, r6
 8003f28:	f000 faf4 	bl	8004514 <__swsetup_r>
 8003f2c:	b1c0      	cbz	r0, 8003f60 <_vfiprintf_r+0x78>
 8003f2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003f30:	07dc      	lsls	r4, r3, #31
 8003f32:	d50e      	bpl.n	8003f52 <_vfiprintf_r+0x6a>
 8003f34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f38:	b01d      	add	sp, #116	; 0x74
 8003f3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f3e:	4b7b      	ldr	r3, [pc, #492]	; (800412c <_vfiprintf_r+0x244>)
 8003f40:	429d      	cmp	r5, r3
 8003f42:	d101      	bne.n	8003f48 <_vfiprintf_r+0x60>
 8003f44:	68b5      	ldr	r5, [r6, #8]
 8003f46:	e7df      	b.n	8003f08 <_vfiprintf_r+0x20>
 8003f48:	4b79      	ldr	r3, [pc, #484]	; (8004130 <_vfiprintf_r+0x248>)
 8003f4a:	429d      	cmp	r5, r3
 8003f4c:	bf08      	it	eq
 8003f4e:	68f5      	ldreq	r5, [r6, #12]
 8003f50:	e7da      	b.n	8003f08 <_vfiprintf_r+0x20>
 8003f52:	89ab      	ldrh	r3, [r5, #12]
 8003f54:	0598      	lsls	r0, r3, #22
 8003f56:	d4ed      	bmi.n	8003f34 <_vfiprintf_r+0x4c>
 8003f58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003f5a:	f000 fd0a 	bl	8004972 <__retarget_lock_release_recursive>
 8003f5e:	e7e9      	b.n	8003f34 <_vfiprintf_r+0x4c>
 8003f60:	2300      	movs	r3, #0
 8003f62:	9309      	str	r3, [sp, #36]	; 0x24
 8003f64:	2320      	movs	r3, #32
 8003f66:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003f6a:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f6e:	2330      	movs	r3, #48	; 0x30
 8003f70:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004134 <_vfiprintf_r+0x24c>
 8003f74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003f78:	f04f 0901 	mov.w	r9, #1
 8003f7c:	4623      	mov	r3, r4
 8003f7e:	469a      	mov	sl, r3
 8003f80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f84:	b10a      	cbz	r2, 8003f8a <_vfiprintf_r+0xa2>
 8003f86:	2a25      	cmp	r2, #37	; 0x25
 8003f88:	d1f9      	bne.n	8003f7e <_vfiprintf_r+0x96>
 8003f8a:	ebba 0b04 	subs.w	fp, sl, r4
 8003f8e:	d00b      	beq.n	8003fa8 <_vfiprintf_r+0xc0>
 8003f90:	465b      	mov	r3, fp
 8003f92:	4622      	mov	r2, r4
 8003f94:	4629      	mov	r1, r5
 8003f96:	4630      	mov	r0, r6
 8003f98:	f7ff ff93 	bl	8003ec2 <__sfputs_r>
 8003f9c:	3001      	adds	r0, #1
 8003f9e:	f000 80aa 	beq.w	80040f6 <_vfiprintf_r+0x20e>
 8003fa2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003fa4:	445a      	add	r2, fp
 8003fa6:	9209      	str	r2, [sp, #36]	; 0x24
 8003fa8:	f89a 3000 	ldrb.w	r3, [sl]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	f000 80a2 	beq.w	80040f6 <_vfiprintf_r+0x20e>
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003fb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003fbc:	f10a 0a01 	add.w	sl, sl, #1
 8003fc0:	9304      	str	r3, [sp, #16]
 8003fc2:	9307      	str	r3, [sp, #28]
 8003fc4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003fc8:	931a      	str	r3, [sp, #104]	; 0x68
 8003fca:	4654      	mov	r4, sl
 8003fcc:	2205      	movs	r2, #5
 8003fce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fd2:	4858      	ldr	r0, [pc, #352]	; (8004134 <_vfiprintf_r+0x24c>)
 8003fd4:	f7fc f90c 	bl	80001f0 <memchr>
 8003fd8:	9a04      	ldr	r2, [sp, #16]
 8003fda:	b9d8      	cbnz	r0, 8004014 <_vfiprintf_r+0x12c>
 8003fdc:	06d1      	lsls	r1, r2, #27
 8003fde:	bf44      	itt	mi
 8003fe0:	2320      	movmi	r3, #32
 8003fe2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003fe6:	0713      	lsls	r3, r2, #28
 8003fe8:	bf44      	itt	mi
 8003fea:	232b      	movmi	r3, #43	; 0x2b
 8003fec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003ff0:	f89a 3000 	ldrb.w	r3, [sl]
 8003ff4:	2b2a      	cmp	r3, #42	; 0x2a
 8003ff6:	d015      	beq.n	8004024 <_vfiprintf_r+0x13c>
 8003ff8:	9a07      	ldr	r2, [sp, #28]
 8003ffa:	4654      	mov	r4, sl
 8003ffc:	2000      	movs	r0, #0
 8003ffe:	f04f 0c0a 	mov.w	ip, #10
 8004002:	4621      	mov	r1, r4
 8004004:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004008:	3b30      	subs	r3, #48	; 0x30
 800400a:	2b09      	cmp	r3, #9
 800400c:	d94e      	bls.n	80040ac <_vfiprintf_r+0x1c4>
 800400e:	b1b0      	cbz	r0, 800403e <_vfiprintf_r+0x156>
 8004010:	9207      	str	r2, [sp, #28]
 8004012:	e014      	b.n	800403e <_vfiprintf_r+0x156>
 8004014:	eba0 0308 	sub.w	r3, r0, r8
 8004018:	fa09 f303 	lsl.w	r3, r9, r3
 800401c:	4313      	orrs	r3, r2
 800401e:	9304      	str	r3, [sp, #16]
 8004020:	46a2      	mov	sl, r4
 8004022:	e7d2      	b.n	8003fca <_vfiprintf_r+0xe2>
 8004024:	9b03      	ldr	r3, [sp, #12]
 8004026:	1d19      	adds	r1, r3, #4
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	9103      	str	r1, [sp, #12]
 800402c:	2b00      	cmp	r3, #0
 800402e:	bfbb      	ittet	lt
 8004030:	425b      	neglt	r3, r3
 8004032:	f042 0202 	orrlt.w	r2, r2, #2
 8004036:	9307      	strge	r3, [sp, #28]
 8004038:	9307      	strlt	r3, [sp, #28]
 800403a:	bfb8      	it	lt
 800403c:	9204      	strlt	r2, [sp, #16]
 800403e:	7823      	ldrb	r3, [r4, #0]
 8004040:	2b2e      	cmp	r3, #46	; 0x2e
 8004042:	d10c      	bne.n	800405e <_vfiprintf_r+0x176>
 8004044:	7863      	ldrb	r3, [r4, #1]
 8004046:	2b2a      	cmp	r3, #42	; 0x2a
 8004048:	d135      	bne.n	80040b6 <_vfiprintf_r+0x1ce>
 800404a:	9b03      	ldr	r3, [sp, #12]
 800404c:	1d1a      	adds	r2, r3, #4
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	9203      	str	r2, [sp, #12]
 8004052:	2b00      	cmp	r3, #0
 8004054:	bfb8      	it	lt
 8004056:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800405a:	3402      	adds	r4, #2
 800405c:	9305      	str	r3, [sp, #20]
 800405e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004144 <_vfiprintf_r+0x25c>
 8004062:	7821      	ldrb	r1, [r4, #0]
 8004064:	2203      	movs	r2, #3
 8004066:	4650      	mov	r0, sl
 8004068:	f7fc f8c2 	bl	80001f0 <memchr>
 800406c:	b140      	cbz	r0, 8004080 <_vfiprintf_r+0x198>
 800406e:	2340      	movs	r3, #64	; 0x40
 8004070:	eba0 000a 	sub.w	r0, r0, sl
 8004074:	fa03 f000 	lsl.w	r0, r3, r0
 8004078:	9b04      	ldr	r3, [sp, #16]
 800407a:	4303      	orrs	r3, r0
 800407c:	3401      	adds	r4, #1
 800407e:	9304      	str	r3, [sp, #16]
 8004080:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004084:	482c      	ldr	r0, [pc, #176]	; (8004138 <_vfiprintf_r+0x250>)
 8004086:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800408a:	2206      	movs	r2, #6
 800408c:	f7fc f8b0 	bl	80001f0 <memchr>
 8004090:	2800      	cmp	r0, #0
 8004092:	d03f      	beq.n	8004114 <_vfiprintf_r+0x22c>
 8004094:	4b29      	ldr	r3, [pc, #164]	; (800413c <_vfiprintf_r+0x254>)
 8004096:	bb1b      	cbnz	r3, 80040e0 <_vfiprintf_r+0x1f8>
 8004098:	9b03      	ldr	r3, [sp, #12]
 800409a:	3307      	adds	r3, #7
 800409c:	f023 0307 	bic.w	r3, r3, #7
 80040a0:	3308      	adds	r3, #8
 80040a2:	9303      	str	r3, [sp, #12]
 80040a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040a6:	443b      	add	r3, r7
 80040a8:	9309      	str	r3, [sp, #36]	; 0x24
 80040aa:	e767      	b.n	8003f7c <_vfiprintf_r+0x94>
 80040ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80040b0:	460c      	mov	r4, r1
 80040b2:	2001      	movs	r0, #1
 80040b4:	e7a5      	b.n	8004002 <_vfiprintf_r+0x11a>
 80040b6:	2300      	movs	r3, #0
 80040b8:	3401      	adds	r4, #1
 80040ba:	9305      	str	r3, [sp, #20]
 80040bc:	4619      	mov	r1, r3
 80040be:	f04f 0c0a 	mov.w	ip, #10
 80040c2:	4620      	mov	r0, r4
 80040c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80040c8:	3a30      	subs	r2, #48	; 0x30
 80040ca:	2a09      	cmp	r2, #9
 80040cc:	d903      	bls.n	80040d6 <_vfiprintf_r+0x1ee>
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d0c5      	beq.n	800405e <_vfiprintf_r+0x176>
 80040d2:	9105      	str	r1, [sp, #20]
 80040d4:	e7c3      	b.n	800405e <_vfiprintf_r+0x176>
 80040d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80040da:	4604      	mov	r4, r0
 80040dc:	2301      	movs	r3, #1
 80040de:	e7f0      	b.n	80040c2 <_vfiprintf_r+0x1da>
 80040e0:	ab03      	add	r3, sp, #12
 80040e2:	9300      	str	r3, [sp, #0]
 80040e4:	462a      	mov	r2, r5
 80040e6:	4b16      	ldr	r3, [pc, #88]	; (8004140 <_vfiprintf_r+0x258>)
 80040e8:	a904      	add	r1, sp, #16
 80040ea:	4630      	mov	r0, r6
 80040ec:	f3af 8000 	nop.w
 80040f0:	4607      	mov	r7, r0
 80040f2:	1c78      	adds	r0, r7, #1
 80040f4:	d1d6      	bne.n	80040a4 <_vfiprintf_r+0x1bc>
 80040f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80040f8:	07d9      	lsls	r1, r3, #31
 80040fa:	d405      	bmi.n	8004108 <_vfiprintf_r+0x220>
 80040fc:	89ab      	ldrh	r3, [r5, #12]
 80040fe:	059a      	lsls	r2, r3, #22
 8004100:	d402      	bmi.n	8004108 <_vfiprintf_r+0x220>
 8004102:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004104:	f000 fc35 	bl	8004972 <__retarget_lock_release_recursive>
 8004108:	89ab      	ldrh	r3, [r5, #12]
 800410a:	065b      	lsls	r3, r3, #25
 800410c:	f53f af12 	bmi.w	8003f34 <_vfiprintf_r+0x4c>
 8004110:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004112:	e711      	b.n	8003f38 <_vfiprintf_r+0x50>
 8004114:	ab03      	add	r3, sp, #12
 8004116:	9300      	str	r3, [sp, #0]
 8004118:	462a      	mov	r2, r5
 800411a:	4b09      	ldr	r3, [pc, #36]	; (8004140 <_vfiprintf_r+0x258>)
 800411c:	a904      	add	r1, sp, #16
 800411e:	4630      	mov	r0, r6
 8004120:	f000 f880 	bl	8004224 <_printf_i>
 8004124:	e7e4      	b.n	80040f0 <_vfiprintf_r+0x208>
 8004126:	bf00      	nop
 8004128:	08004fd4 	.word	0x08004fd4
 800412c:	08004ff4 	.word	0x08004ff4
 8004130:	08004fb4 	.word	0x08004fb4
 8004134:	08004f80 	.word	0x08004f80
 8004138:	08004f8a 	.word	0x08004f8a
 800413c:	00000000 	.word	0x00000000
 8004140:	08003ec3 	.word	0x08003ec3
 8004144:	08004f86 	.word	0x08004f86

08004148 <_printf_common>:
 8004148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800414c:	4616      	mov	r6, r2
 800414e:	4699      	mov	r9, r3
 8004150:	688a      	ldr	r2, [r1, #8]
 8004152:	690b      	ldr	r3, [r1, #16]
 8004154:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004158:	4293      	cmp	r3, r2
 800415a:	bfb8      	it	lt
 800415c:	4613      	movlt	r3, r2
 800415e:	6033      	str	r3, [r6, #0]
 8004160:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004164:	4607      	mov	r7, r0
 8004166:	460c      	mov	r4, r1
 8004168:	b10a      	cbz	r2, 800416e <_printf_common+0x26>
 800416a:	3301      	adds	r3, #1
 800416c:	6033      	str	r3, [r6, #0]
 800416e:	6823      	ldr	r3, [r4, #0]
 8004170:	0699      	lsls	r1, r3, #26
 8004172:	bf42      	ittt	mi
 8004174:	6833      	ldrmi	r3, [r6, #0]
 8004176:	3302      	addmi	r3, #2
 8004178:	6033      	strmi	r3, [r6, #0]
 800417a:	6825      	ldr	r5, [r4, #0]
 800417c:	f015 0506 	ands.w	r5, r5, #6
 8004180:	d106      	bne.n	8004190 <_printf_common+0x48>
 8004182:	f104 0a19 	add.w	sl, r4, #25
 8004186:	68e3      	ldr	r3, [r4, #12]
 8004188:	6832      	ldr	r2, [r6, #0]
 800418a:	1a9b      	subs	r3, r3, r2
 800418c:	42ab      	cmp	r3, r5
 800418e:	dc26      	bgt.n	80041de <_printf_common+0x96>
 8004190:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004194:	1e13      	subs	r3, r2, #0
 8004196:	6822      	ldr	r2, [r4, #0]
 8004198:	bf18      	it	ne
 800419a:	2301      	movne	r3, #1
 800419c:	0692      	lsls	r2, r2, #26
 800419e:	d42b      	bmi.n	80041f8 <_printf_common+0xb0>
 80041a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80041a4:	4649      	mov	r1, r9
 80041a6:	4638      	mov	r0, r7
 80041a8:	47c0      	blx	r8
 80041aa:	3001      	adds	r0, #1
 80041ac:	d01e      	beq.n	80041ec <_printf_common+0xa4>
 80041ae:	6823      	ldr	r3, [r4, #0]
 80041b0:	68e5      	ldr	r5, [r4, #12]
 80041b2:	6832      	ldr	r2, [r6, #0]
 80041b4:	f003 0306 	and.w	r3, r3, #6
 80041b8:	2b04      	cmp	r3, #4
 80041ba:	bf08      	it	eq
 80041bc:	1aad      	subeq	r5, r5, r2
 80041be:	68a3      	ldr	r3, [r4, #8]
 80041c0:	6922      	ldr	r2, [r4, #16]
 80041c2:	bf0c      	ite	eq
 80041c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041c8:	2500      	movne	r5, #0
 80041ca:	4293      	cmp	r3, r2
 80041cc:	bfc4      	itt	gt
 80041ce:	1a9b      	subgt	r3, r3, r2
 80041d0:	18ed      	addgt	r5, r5, r3
 80041d2:	2600      	movs	r6, #0
 80041d4:	341a      	adds	r4, #26
 80041d6:	42b5      	cmp	r5, r6
 80041d8:	d11a      	bne.n	8004210 <_printf_common+0xc8>
 80041da:	2000      	movs	r0, #0
 80041dc:	e008      	b.n	80041f0 <_printf_common+0xa8>
 80041de:	2301      	movs	r3, #1
 80041e0:	4652      	mov	r2, sl
 80041e2:	4649      	mov	r1, r9
 80041e4:	4638      	mov	r0, r7
 80041e6:	47c0      	blx	r8
 80041e8:	3001      	adds	r0, #1
 80041ea:	d103      	bne.n	80041f4 <_printf_common+0xac>
 80041ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80041f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041f4:	3501      	adds	r5, #1
 80041f6:	e7c6      	b.n	8004186 <_printf_common+0x3e>
 80041f8:	18e1      	adds	r1, r4, r3
 80041fa:	1c5a      	adds	r2, r3, #1
 80041fc:	2030      	movs	r0, #48	; 0x30
 80041fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004202:	4422      	add	r2, r4
 8004204:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004208:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800420c:	3302      	adds	r3, #2
 800420e:	e7c7      	b.n	80041a0 <_printf_common+0x58>
 8004210:	2301      	movs	r3, #1
 8004212:	4622      	mov	r2, r4
 8004214:	4649      	mov	r1, r9
 8004216:	4638      	mov	r0, r7
 8004218:	47c0      	blx	r8
 800421a:	3001      	adds	r0, #1
 800421c:	d0e6      	beq.n	80041ec <_printf_common+0xa4>
 800421e:	3601      	adds	r6, #1
 8004220:	e7d9      	b.n	80041d6 <_printf_common+0x8e>
	...

08004224 <_printf_i>:
 8004224:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004228:	7e0f      	ldrb	r7, [r1, #24]
 800422a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800422c:	2f78      	cmp	r7, #120	; 0x78
 800422e:	4691      	mov	r9, r2
 8004230:	4680      	mov	r8, r0
 8004232:	460c      	mov	r4, r1
 8004234:	469a      	mov	sl, r3
 8004236:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800423a:	d807      	bhi.n	800424c <_printf_i+0x28>
 800423c:	2f62      	cmp	r7, #98	; 0x62
 800423e:	d80a      	bhi.n	8004256 <_printf_i+0x32>
 8004240:	2f00      	cmp	r7, #0
 8004242:	f000 80d8 	beq.w	80043f6 <_printf_i+0x1d2>
 8004246:	2f58      	cmp	r7, #88	; 0x58
 8004248:	f000 80a3 	beq.w	8004392 <_printf_i+0x16e>
 800424c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004250:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004254:	e03a      	b.n	80042cc <_printf_i+0xa8>
 8004256:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800425a:	2b15      	cmp	r3, #21
 800425c:	d8f6      	bhi.n	800424c <_printf_i+0x28>
 800425e:	a101      	add	r1, pc, #4	; (adr r1, 8004264 <_printf_i+0x40>)
 8004260:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004264:	080042bd 	.word	0x080042bd
 8004268:	080042d1 	.word	0x080042d1
 800426c:	0800424d 	.word	0x0800424d
 8004270:	0800424d 	.word	0x0800424d
 8004274:	0800424d 	.word	0x0800424d
 8004278:	0800424d 	.word	0x0800424d
 800427c:	080042d1 	.word	0x080042d1
 8004280:	0800424d 	.word	0x0800424d
 8004284:	0800424d 	.word	0x0800424d
 8004288:	0800424d 	.word	0x0800424d
 800428c:	0800424d 	.word	0x0800424d
 8004290:	080043dd 	.word	0x080043dd
 8004294:	08004301 	.word	0x08004301
 8004298:	080043bf 	.word	0x080043bf
 800429c:	0800424d 	.word	0x0800424d
 80042a0:	0800424d 	.word	0x0800424d
 80042a4:	080043ff 	.word	0x080043ff
 80042a8:	0800424d 	.word	0x0800424d
 80042ac:	08004301 	.word	0x08004301
 80042b0:	0800424d 	.word	0x0800424d
 80042b4:	0800424d 	.word	0x0800424d
 80042b8:	080043c7 	.word	0x080043c7
 80042bc:	682b      	ldr	r3, [r5, #0]
 80042be:	1d1a      	adds	r2, r3, #4
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	602a      	str	r2, [r5, #0]
 80042c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80042c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80042cc:	2301      	movs	r3, #1
 80042ce:	e0a3      	b.n	8004418 <_printf_i+0x1f4>
 80042d0:	6820      	ldr	r0, [r4, #0]
 80042d2:	6829      	ldr	r1, [r5, #0]
 80042d4:	0606      	lsls	r6, r0, #24
 80042d6:	f101 0304 	add.w	r3, r1, #4
 80042da:	d50a      	bpl.n	80042f2 <_printf_i+0xce>
 80042dc:	680e      	ldr	r6, [r1, #0]
 80042de:	602b      	str	r3, [r5, #0]
 80042e0:	2e00      	cmp	r6, #0
 80042e2:	da03      	bge.n	80042ec <_printf_i+0xc8>
 80042e4:	232d      	movs	r3, #45	; 0x2d
 80042e6:	4276      	negs	r6, r6
 80042e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042ec:	485e      	ldr	r0, [pc, #376]	; (8004468 <_printf_i+0x244>)
 80042ee:	230a      	movs	r3, #10
 80042f0:	e019      	b.n	8004326 <_printf_i+0x102>
 80042f2:	680e      	ldr	r6, [r1, #0]
 80042f4:	602b      	str	r3, [r5, #0]
 80042f6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80042fa:	bf18      	it	ne
 80042fc:	b236      	sxthne	r6, r6
 80042fe:	e7ef      	b.n	80042e0 <_printf_i+0xbc>
 8004300:	682b      	ldr	r3, [r5, #0]
 8004302:	6820      	ldr	r0, [r4, #0]
 8004304:	1d19      	adds	r1, r3, #4
 8004306:	6029      	str	r1, [r5, #0]
 8004308:	0601      	lsls	r1, r0, #24
 800430a:	d501      	bpl.n	8004310 <_printf_i+0xec>
 800430c:	681e      	ldr	r6, [r3, #0]
 800430e:	e002      	b.n	8004316 <_printf_i+0xf2>
 8004310:	0646      	lsls	r6, r0, #25
 8004312:	d5fb      	bpl.n	800430c <_printf_i+0xe8>
 8004314:	881e      	ldrh	r6, [r3, #0]
 8004316:	4854      	ldr	r0, [pc, #336]	; (8004468 <_printf_i+0x244>)
 8004318:	2f6f      	cmp	r7, #111	; 0x6f
 800431a:	bf0c      	ite	eq
 800431c:	2308      	moveq	r3, #8
 800431e:	230a      	movne	r3, #10
 8004320:	2100      	movs	r1, #0
 8004322:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004326:	6865      	ldr	r5, [r4, #4]
 8004328:	60a5      	str	r5, [r4, #8]
 800432a:	2d00      	cmp	r5, #0
 800432c:	bfa2      	ittt	ge
 800432e:	6821      	ldrge	r1, [r4, #0]
 8004330:	f021 0104 	bicge.w	r1, r1, #4
 8004334:	6021      	strge	r1, [r4, #0]
 8004336:	b90e      	cbnz	r6, 800433c <_printf_i+0x118>
 8004338:	2d00      	cmp	r5, #0
 800433a:	d04d      	beq.n	80043d8 <_printf_i+0x1b4>
 800433c:	4615      	mov	r5, r2
 800433e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004342:	fb03 6711 	mls	r7, r3, r1, r6
 8004346:	5dc7      	ldrb	r7, [r0, r7]
 8004348:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800434c:	4637      	mov	r7, r6
 800434e:	42bb      	cmp	r3, r7
 8004350:	460e      	mov	r6, r1
 8004352:	d9f4      	bls.n	800433e <_printf_i+0x11a>
 8004354:	2b08      	cmp	r3, #8
 8004356:	d10b      	bne.n	8004370 <_printf_i+0x14c>
 8004358:	6823      	ldr	r3, [r4, #0]
 800435a:	07de      	lsls	r6, r3, #31
 800435c:	d508      	bpl.n	8004370 <_printf_i+0x14c>
 800435e:	6923      	ldr	r3, [r4, #16]
 8004360:	6861      	ldr	r1, [r4, #4]
 8004362:	4299      	cmp	r1, r3
 8004364:	bfde      	ittt	le
 8004366:	2330      	movle	r3, #48	; 0x30
 8004368:	f805 3c01 	strble.w	r3, [r5, #-1]
 800436c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004370:	1b52      	subs	r2, r2, r5
 8004372:	6122      	str	r2, [r4, #16]
 8004374:	f8cd a000 	str.w	sl, [sp]
 8004378:	464b      	mov	r3, r9
 800437a:	aa03      	add	r2, sp, #12
 800437c:	4621      	mov	r1, r4
 800437e:	4640      	mov	r0, r8
 8004380:	f7ff fee2 	bl	8004148 <_printf_common>
 8004384:	3001      	adds	r0, #1
 8004386:	d14c      	bne.n	8004422 <_printf_i+0x1fe>
 8004388:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800438c:	b004      	add	sp, #16
 800438e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004392:	4835      	ldr	r0, [pc, #212]	; (8004468 <_printf_i+0x244>)
 8004394:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004398:	6829      	ldr	r1, [r5, #0]
 800439a:	6823      	ldr	r3, [r4, #0]
 800439c:	f851 6b04 	ldr.w	r6, [r1], #4
 80043a0:	6029      	str	r1, [r5, #0]
 80043a2:	061d      	lsls	r5, r3, #24
 80043a4:	d514      	bpl.n	80043d0 <_printf_i+0x1ac>
 80043a6:	07df      	lsls	r7, r3, #31
 80043a8:	bf44      	itt	mi
 80043aa:	f043 0320 	orrmi.w	r3, r3, #32
 80043ae:	6023      	strmi	r3, [r4, #0]
 80043b0:	b91e      	cbnz	r6, 80043ba <_printf_i+0x196>
 80043b2:	6823      	ldr	r3, [r4, #0]
 80043b4:	f023 0320 	bic.w	r3, r3, #32
 80043b8:	6023      	str	r3, [r4, #0]
 80043ba:	2310      	movs	r3, #16
 80043bc:	e7b0      	b.n	8004320 <_printf_i+0xfc>
 80043be:	6823      	ldr	r3, [r4, #0]
 80043c0:	f043 0320 	orr.w	r3, r3, #32
 80043c4:	6023      	str	r3, [r4, #0]
 80043c6:	2378      	movs	r3, #120	; 0x78
 80043c8:	4828      	ldr	r0, [pc, #160]	; (800446c <_printf_i+0x248>)
 80043ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80043ce:	e7e3      	b.n	8004398 <_printf_i+0x174>
 80043d0:	0659      	lsls	r1, r3, #25
 80043d2:	bf48      	it	mi
 80043d4:	b2b6      	uxthmi	r6, r6
 80043d6:	e7e6      	b.n	80043a6 <_printf_i+0x182>
 80043d8:	4615      	mov	r5, r2
 80043da:	e7bb      	b.n	8004354 <_printf_i+0x130>
 80043dc:	682b      	ldr	r3, [r5, #0]
 80043de:	6826      	ldr	r6, [r4, #0]
 80043e0:	6961      	ldr	r1, [r4, #20]
 80043e2:	1d18      	adds	r0, r3, #4
 80043e4:	6028      	str	r0, [r5, #0]
 80043e6:	0635      	lsls	r5, r6, #24
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	d501      	bpl.n	80043f0 <_printf_i+0x1cc>
 80043ec:	6019      	str	r1, [r3, #0]
 80043ee:	e002      	b.n	80043f6 <_printf_i+0x1d2>
 80043f0:	0670      	lsls	r0, r6, #25
 80043f2:	d5fb      	bpl.n	80043ec <_printf_i+0x1c8>
 80043f4:	8019      	strh	r1, [r3, #0]
 80043f6:	2300      	movs	r3, #0
 80043f8:	6123      	str	r3, [r4, #16]
 80043fa:	4615      	mov	r5, r2
 80043fc:	e7ba      	b.n	8004374 <_printf_i+0x150>
 80043fe:	682b      	ldr	r3, [r5, #0]
 8004400:	1d1a      	adds	r2, r3, #4
 8004402:	602a      	str	r2, [r5, #0]
 8004404:	681d      	ldr	r5, [r3, #0]
 8004406:	6862      	ldr	r2, [r4, #4]
 8004408:	2100      	movs	r1, #0
 800440a:	4628      	mov	r0, r5
 800440c:	f7fb fef0 	bl	80001f0 <memchr>
 8004410:	b108      	cbz	r0, 8004416 <_printf_i+0x1f2>
 8004412:	1b40      	subs	r0, r0, r5
 8004414:	6060      	str	r0, [r4, #4]
 8004416:	6863      	ldr	r3, [r4, #4]
 8004418:	6123      	str	r3, [r4, #16]
 800441a:	2300      	movs	r3, #0
 800441c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004420:	e7a8      	b.n	8004374 <_printf_i+0x150>
 8004422:	6923      	ldr	r3, [r4, #16]
 8004424:	462a      	mov	r2, r5
 8004426:	4649      	mov	r1, r9
 8004428:	4640      	mov	r0, r8
 800442a:	47d0      	blx	sl
 800442c:	3001      	adds	r0, #1
 800442e:	d0ab      	beq.n	8004388 <_printf_i+0x164>
 8004430:	6823      	ldr	r3, [r4, #0]
 8004432:	079b      	lsls	r3, r3, #30
 8004434:	d413      	bmi.n	800445e <_printf_i+0x23a>
 8004436:	68e0      	ldr	r0, [r4, #12]
 8004438:	9b03      	ldr	r3, [sp, #12]
 800443a:	4298      	cmp	r0, r3
 800443c:	bfb8      	it	lt
 800443e:	4618      	movlt	r0, r3
 8004440:	e7a4      	b.n	800438c <_printf_i+0x168>
 8004442:	2301      	movs	r3, #1
 8004444:	4632      	mov	r2, r6
 8004446:	4649      	mov	r1, r9
 8004448:	4640      	mov	r0, r8
 800444a:	47d0      	blx	sl
 800444c:	3001      	adds	r0, #1
 800444e:	d09b      	beq.n	8004388 <_printf_i+0x164>
 8004450:	3501      	adds	r5, #1
 8004452:	68e3      	ldr	r3, [r4, #12]
 8004454:	9903      	ldr	r1, [sp, #12]
 8004456:	1a5b      	subs	r3, r3, r1
 8004458:	42ab      	cmp	r3, r5
 800445a:	dcf2      	bgt.n	8004442 <_printf_i+0x21e>
 800445c:	e7eb      	b.n	8004436 <_printf_i+0x212>
 800445e:	2500      	movs	r5, #0
 8004460:	f104 0619 	add.w	r6, r4, #25
 8004464:	e7f5      	b.n	8004452 <_printf_i+0x22e>
 8004466:	bf00      	nop
 8004468:	08004f91 	.word	0x08004f91
 800446c:	08004fa2 	.word	0x08004fa2

08004470 <__swbuf_r>:
 8004470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004472:	460e      	mov	r6, r1
 8004474:	4614      	mov	r4, r2
 8004476:	4605      	mov	r5, r0
 8004478:	b118      	cbz	r0, 8004482 <__swbuf_r+0x12>
 800447a:	6983      	ldr	r3, [r0, #24]
 800447c:	b90b      	cbnz	r3, 8004482 <__swbuf_r+0x12>
 800447e:	f000 f9d9 	bl	8004834 <__sinit>
 8004482:	4b21      	ldr	r3, [pc, #132]	; (8004508 <__swbuf_r+0x98>)
 8004484:	429c      	cmp	r4, r3
 8004486:	d12b      	bne.n	80044e0 <__swbuf_r+0x70>
 8004488:	686c      	ldr	r4, [r5, #4]
 800448a:	69a3      	ldr	r3, [r4, #24]
 800448c:	60a3      	str	r3, [r4, #8]
 800448e:	89a3      	ldrh	r3, [r4, #12]
 8004490:	071a      	lsls	r2, r3, #28
 8004492:	d52f      	bpl.n	80044f4 <__swbuf_r+0x84>
 8004494:	6923      	ldr	r3, [r4, #16]
 8004496:	b36b      	cbz	r3, 80044f4 <__swbuf_r+0x84>
 8004498:	6923      	ldr	r3, [r4, #16]
 800449a:	6820      	ldr	r0, [r4, #0]
 800449c:	1ac0      	subs	r0, r0, r3
 800449e:	6963      	ldr	r3, [r4, #20]
 80044a0:	b2f6      	uxtb	r6, r6
 80044a2:	4283      	cmp	r3, r0
 80044a4:	4637      	mov	r7, r6
 80044a6:	dc04      	bgt.n	80044b2 <__swbuf_r+0x42>
 80044a8:	4621      	mov	r1, r4
 80044aa:	4628      	mov	r0, r5
 80044ac:	f000 f92e 	bl	800470c <_fflush_r>
 80044b0:	bb30      	cbnz	r0, 8004500 <__swbuf_r+0x90>
 80044b2:	68a3      	ldr	r3, [r4, #8]
 80044b4:	3b01      	subs	r3, #1
 80044b6:	60a3      	str	r3, [r4, #8]
 80044b8:	6823      	ldr	r3, [r4, #0]
 80044ba:	1c5a      	adds	r2, r3, #1
 80044bc:	6022      	str	r2, [r4, #0]
 80044be:	701e      	strb	r6, [r3, #0]
 80044c0:	6963      	ldr	r3, [r4, #20]
 80044c2:	3001      	adds	r0, #1
 80044c4:	4283      	cmp	r3, r0
 80044c6:	d004      	beq.n	80044d2 <__swbuf_r+0x62>
 80044c8:	89a3      	ldrh	r3, [r4, #12]
 80044ca:	07db      	lsls	r3, r3, #31
 80044cc:	d506      	bpl.n	80044dc <__swbuf_r+0x6c>
 80044ce:	2e0a      	cmp	r6, #10
 80044d0:	d104      	bne.n	80044dc <__swbuf_r+0x6c>
 80044d2:	4621      	mov	r1, r4
 80044d4:	4628      	mov	r0, r5
 80044d6:	f000 f919 	bl	800470c <_fflush_r>
 80044da:	b988      	cbnz	r0, 8004500 <__swbuf_r+0x90>
 80044dc:	4638      	mov	r0, r7
 80044de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044e0:	4b0a      	ldr	r3, [pc, #40]	; (800450c <__swbuf_r+0x9c>)
 80044e2:	429c      	cmp	r4, r3
 80044e4:	d101      	bne.n	80044ea <__swbuf_r+0x7a>
 80044e6:	68ac      	ldr	r4, [r5, #8]
 80044e8:	e7cf      	b.n	800448a <__swbuf_r+0x1a>
 80044ea:	4b09      	ldr	r3, [pc, #36]	; (8004510 <__swbuf_r+0xa0>)
 80044ec:	429c      	cmp	r4, r3
 80044ee:	bf08      	it	eq
 80044f0:	68ec      	ldreq	r4, [r5, #12]
 80044f2:	e7ca      	b.n	800448a <__swbuf_r+0x1a>
 80044f4:	4621      	mov	r1, r4
 80044f6:	4628      	mov	r0, r5
 80044f8:	f000 f80c 	bl	8004514 <__swsetup_r>
 80044fc:	2800      	cmp	r0, #0
 80044fe:	d0cb      	beq.n	8004498 <__swbuf_r+0x28>
 8004500:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004504:	e7ea      	b.n	80044dc <__swbuf_r+0x6c>
 8004506:	bf00      	nop
 8004508:	08004fd4 	.word	0x08004fd4
 800450c:	08004ff4 	.word	0x08004ff4
 8004510:	08004fb4 	.word	0x08004fb4

08004514 <__swsetup_r>:
 8004514:	4b32      	ldr	r3, [pc, #200]	; (80045e0 <__swsetup_r+0xcc>)
 8004516:	b570      	push	{r4, r5, r6, lr}
 8004518:	681d      	ldr	r5, [r3, #0]
 800451a:	4606      	mov	r6, r0
 800451c:	460c      	mov	r4, r1
 800451e:	b125      	cbz	r5, 800452a <__swsetup_r+0x16>
 8004520:	69ab      	ldr	r3, [r5, #24]
 8004522:	b913      	cbnz	r3, 800452a <__swsetup_r+0x16>
 8004524:	4628      	mov	r0, r5
 8004526:	f000 f985 	bl	8004834 <__sinit>
 800452a:	4b2e      	ldr	r3, [pc, #184]	; (80045e4 <__swsetup_r+0xd0>)
 800452c:	429c      	cmp	r4, r3
 800452e:	d10f      	bne.n	8004550 <__swsetup_r+0x3c>
 8004530:	686c      	ldr	r4, [r5, #4]
 8004532:	89a3      	ldrh	r3, [r4, #12]
 8004534:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004538:	0719      	lsls	r1, r3, #28
 800453a:	d42c      	bmi.n	8004596 <__swsetup_r+0x82>
 800453c:	06dd      	lsls	r5, r3, #27
 800453e:	d411      	bmi.n	8004564 <__swsetup_r+0x50>
 8004540:	2309      	movs	r3, #9
 8004542:	6033      	str	r3, [r6, #0]
 8004544:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004548:	81a3      	strh	r3, [r4, #12]
 800454a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800454e:	e03e      	b.n	80045ce <__swsetup_r+0xba>
 8004550:	4b25      	ldr	r3, [pc, #148]	; (80045e8 <__swsetup_r+0xd4>)
 8004552:	429c      	cmp	r4, r3
 8004554:	d101      	bne.n	800455a <__swsetup_r+0x46>
 8004556:	68ac      	ldr	r4, [r5, #8]
 8004558:	e7eb      	b.n	8004532 <__swsetup_r+0x1e>
 800455a:	4b24      	ldr	r3, [pc, #144]	; (80045ec <__swsetup_r+0xd8>)
 800455c:	429c      	cmp	r4, r3
 800455e:	bf08      	it	eq
 8004560:	68ec      	ldreq	r4, [r5, #12]
 8004562:	e7e6      	b.n	8004532 <__swsetup_r+0x1e>
 8004564:	0758      	lsls	r0, r3, #29
 8004566:	d512      	bpl.n	800458e <__swsetup_r+0x7a>
 8004568:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800456a:	b141      	cbz	r1, 800457e <__swsetup_r+0x6a>
 800456c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004570:	4299      	cmp	r1, r3
 8004572:	d002      	beq.n	800457a <__swsetup_r+0x66>
 8004574:	4630      	mov	r0, r6
 8004576:	f000 fa63 	bl	8004a40 <_free_r>
 800457a:	2300      	movs	r3, #0
 800457c:	6363      	str	r3, [r4, #52]	; 0x34
 800457e:	89a3      	ldrh	r3, [r4, #12]
 8004580:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004584:	81a3      	strh	r3, [r4, #12]
 8004586:	2300      	movs	r3, #0
 8004588:	6063      	str	r3, [r4, #4]
 800458a:	6923      	ldr	r3, [r4, #16]
 800458c:	6023      	str	r3, [r4, #0]
 800458e:	89a3      	ldrh	r3, [r4, #12]
 8004590:	f043 0308 	orr.w	r3, r3, #8
 8004594:	81a3      	strh	r3, [r4, #12]
 8004596:	6923      	ldr	r3, [r4, #16]
 8004598:	b94b      	cbnz	r3, 80045ae <__swsetup_r+0x9a>
 800459a:	89a3      	ldrh	r3, [r4, #12]
 800459c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80045a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045a4:	d003      	beq.n	80045ae <__swsetup_r+0x9a>
 80045a6:	4621      	mov	r1, r4
 80045a8:	4630      	mov	r0, r6
 80045aa:	f000 fa09 	bl	80049c0 <__smakebuf_r>
 80045ae:	89a0      	ldrh	r0, [r4, #12]
 80045b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80045b4:	f010 0301 	ands.w	r3, r0, #1
 80045b8:	d00a      	beq.n	80045d0 <__swsetup_r+0xbc>
 80045ba:	2300      	movs	r3, #0
 80045bc:	60a3      	str	r3, [r4, #8]
 80045be:	6963      	ldr	r3, [r4, #20]
 80045c0:	425b      	negs	r3, r3
 80045c2:	61a3      	str	r3, [r4, #24]
 80045c4:	6923      	ldr	r3, [r4, #16]
 80045c6:	b943      	cbnz	r3, 80045da <__swsetup_r+0xc6>
 80045c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80045cc:	d1ba      	bne.n	8004544 <__swsetup_r+0x30>
 80045ce:	bd70      	pop	{r4, r5, r6, pc}
 80045d0:	0781      	lsls	r1, r0, #30
 80045d2:	bf58      	it	pl
 80045d4:	6963      	ldrpl	r3, [r4, #20]
 80045d6:	60a3      	str	r3, [r4, #8]
 80045d8:	e7f4      	b.n	80045c4 <__swsetup_r+0xb0>
 80045da:	2000      	movs	r0, #0
 80045dc:	e7f7      	b.n	80045ce <__swsetup_r+0xba>
 80045de:	bf00      	nop
 80045e0:	2000006c 	.word	0x2000006c
 80045e4:	08004fd4 	.word	0x08004fd4
 80045e8:	08004ff4 	.word	0x08004ff4
 80045ec:	08004fb4 	.word	0x08004fb4

080045f0 <abort>:
 80045f0:	b508      	push	{r3, lr}
 80045f2:	2006      	movs	r0, #6
 80045f4:	f000 fb3c 	bl	8004c70 <raise>
 80045f8:	2001      	movs	r0, #1
 80045fa:	f7fc fbfd 	bl	8000df8 <_exit>
	...

08004600 <__sflush_r>:
 8004600:	898a      	ldrh	r2, [r1, #12]
 8004602:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004606:	4605      	mov	r5, r0
 8004608:	0710      	lsls	r0, r2, #28
 800460a:	460c      	mov	r4, r1
 800460c:	d458      	bmi.n	80046c0 <__sflush_r+0xc0>
 800460e:	684b      	ldr	r3, [r1, #4]
 8004610:	2b00      	cmp	r3, #0
 8004612:	dc05      	bgt.n	8004620 <__sflush_r+0x20>
 8004614:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004616:	2b00      	cmp	r3, #0
 8004618:	dc02      	bgt.n	8004620 <__sflush_r+0x20>
 800461a:	2000      	movs	r0, #0
 800461c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004620:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004622:	2e00      	cmp	r6, #0
 8004624:	d0f9      	beq.n	800461a <__sflush_r+0x1a>
 8004626:	2300      	movs	r3, #0
 8004628:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800462c:	682f      	ldr	r7, [r5, #0]
 800462e:	602b      	str	r3, [r5, #0]
 8004630:	d032      	beq.n	8004698 <__sflush_r+0x98>
 8004632:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004634:	89a3      	ldrh	r3, [r4, #12]
 8004636:	075a      	lsls	r2, r3, #29
 8004638:	d505      	bpl.n	8004646 <__sflush_r+0x46>
 800463a:	6863      	ldr	r3, [r4, #4]
 800463c:	1ac0      	subs	r0, r0, r3
 800463e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004640:	b10b      	cbz	r3, 8004646 <__sflush_r+0x46>
 8004642:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004644:	1ac0      	subs	r0, r0, r3
 8004646:	2300      	movs	r3, #0
 8004648:	4602      	mov	r2, r0
 800464a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800464c:	6a21      	ldr	r1, [r4, #32]
 800464e:	4628      	mov	r0, r5
 8004650:	47b0      	blx	r6
 8004652:	1c43      	adds	r3, r0, #1
 8004654:	89a3      	ldrh	r3, [r4, #12]
 8004656:	d106      	bne.n	8004666 <__sflush_r+0x66>
 8004658:	6829      	ldr	r1, [r5, #0]
 800465a:	291d      	cmp	r1, #29
 800465c:	d82c      	bhi.n	80046b8 <__sflush_r+0xb8>
 800465e:	4a2a      	ldr	r2, [pc, #168]	; (8004708 <__sflush_r+0x108>)
 8004660:	40ca      	lsrs	r2, r1
 8004662:	07d6      	lsls	r6, r2, #31
 8004664:	d528      	bpl.n	80046b8 <__sflush_r+0xb8>
 8004666:	2200      	movs	r2, #0
 8004668:	6062      	str	r2, [r4, #4]
 800466a:	04d9      	lsls	r1, r3, #19
 800466c:	6922      	ldr	r2, [r4, #16]
 800466e:	6022      	str	r2, [r4, #0]
 8004670:	d504      	bpl.n	800467c <__sflush_r+0x7c>
 8004672:	1c42      	adds	r2, r0, #1
 8004674:	d101      	bne.n	800467a <__sflush_r+0x7a>
 8004676:	682b      	ldr	r3, [r5, #0]
 8004678:	b903      	cbnz	r3, 800467c <__sflush_r+0x7c>
 800467a:	6560      	str	r0, [r4, #84]	; 0x54
 800467c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800467e:	602f      	str	r7, [r5, #0]
 8004680:	2900      	cmp	r1, #0
 8004682:	d0ca      	beq.n	800461a <__sflush_r+0x1a>
 8004684:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004688:	4299      	cmp	r1, r3
 800468a:	d002      	beq.n	8004692 <__sflush_r+0x92>
 800468c:	4628      	mov	r0, r5
 800468e:	f000 f9d7 	bl	8004a40 <_free_r>
 8004692:	2000      	movs	r0, #0
 8004694:	6360      	str	r0, [r4, #52]	; 0x34
 8004696:	e7c1      	b.n	800461c <__sflush_r+0x1c>
 8004698:	6a21      	ldr	r1, [r4, #32]
 800469a:	2301      	movs	r3, #1
 800469c:	4628      	mov	r0, r5
 800469e:	47b0      	blx	r6
 80046a0:	1c41      	adds	r1, r0, #1
 80046a2:	d1c7      	bne.n	8004634 <__sflush_r+0x34>
 80046a4:	682b      	ldr	r3, [r5, #0]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d0c4      	beq.n	8004634 <__sflush_r+0x34>
 80046aa:	2b1d      	cmp	r3, #29
 80046ac:	d001      	beq.n	80046b2 <__sflush_r+0xb2>
 80046ae:	2b16      	cmp	r3, #22
 80046b0:	d101      	bne.n	80046b6 <__sflush_r+0xb6>
 80046b2:	602f      	str	r7, [r5, #0]
 80046b4:	e7b1      	b.n	800461a <__sflush_r+0x1a>
 80046b6:	89a3      	ldrh	r3, [r4, #12]
 80046b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046bc:	81a3      	strh	r3, [r4, #12]
 80046be:	e7ad      	b.n	800461c <__sflush_r+0x1c>
 80046c0:	690f      	ldr	r7, [r1, #16]
 80046c2:	2f00      	cmp	r7, #0
 80046c4:	d0a9      	beq.n	800461a <__sflush_r+0x1a>
 80046c6:	0793      	lsls	r3, r2, #30
 80046c8:	680e      	ldr	r6, [r1, #0]
 80046ca:	bf08      	it	eq
 80046cc:	694b      	ldreq	r3, [r1, #20]
 80046ce:	600f      	str	r7, [r1, #0]
 80046d0:	bf18      	it	ne
 80046d2:	2300      	movne	r3, #0
 80046d4:	eba6 0807 	sub.w	r8, r6, r7
 80046d8:	608b      	str	r3, [r1, #8]
 80046da:	f1b8 0f00 	cmp.w	r8, #0
 80046de:	dd9c      	ble.n	800461a <__sflush_r+0x1a>
 80046e0:	6a21      	ldr	r1, [r4, #32]
 80046e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80046e4:	4643      	mov	r3, r8
 80046e6:	463a      	mov	r2, r7
 80046e8:	4628      	mov	r0, r5
 80046ea:	47b0      	blx	r6
 80046ec:	2800      	cmp	r0, #0
 80046ee:	dc06      	bgt.n	80046fe <__sflush_r+0xfe>
 80046f0:	89a3      	ldrh	r3, [r4, #12]
 80046f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046f6:	81a3      	strh	r3, [r4, #12]
 80046f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80046fc:	e78e      	b.n	800461c <__sflush_r+0x1c>
 80046fe:	4407      	add	r7, r0
 8004700:	eba8 0800 	sub.w	r8, r8, r0
 8004704:	e7e9      	b.n	80046da <__sflush_r+0xda>
 8004706:	bf00      	nop
 8004708:	20400001 	.word	0x20400001

0800470c <_fflush_r>:
 800470c:	b538      	push	{r3, r4, r5, lr}
 800470e:	690b      	ldr	r3, [r1, #16]
 8004710:	4605      	mov	r5, r0
 8004712:	460c      	mov	r4, r1
 8004714:	b913      	cbnz	r3, 800471c <_fflush_r+0x10>
 8004716:	2500      	movs	r5, #0
 8004718:	4628      	mov	r0, r5
 800471a:	bd38      	pop	{r3, r4, r5, pc}
 800471c:	b118      	cbz	r0, 8004726 <_fflush_r+0x1a>
 800471e:	6983      	ldr	r3, [r0, #24]
 8004720:	b90b      	cbnz	r3, 8004726 <_fflush_r+0x1a>
 8004722:	f000 f887 	bl	8004834 <__sinit>
 8004726:	4b14      	ldr	r3, [pc, #80]	; (8004778 <_fflush_r+0x6c>)
 8004728:	429c      	cmp	r4, r3
 800472a:	d11b      	bne.n	8004764 <_fflush_r+0x58>
 800472c:	686c      	ldr	r4, [r5, #4]
 800472e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d0ef      	beq.n	8004716 <_fflush_r+0xa>
 8004736:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004738:	07d0      	lsls	r0, r2, #31
 800473a:	d404      	bmi.n	8004746 <_fflush_r+0x3a>
 800473c:	0599      	lsls	r1, r3, #22
 800473e:	d402      	bmi.n	8004746 <_fflush_r+0x3a>
 8004740:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004742:	f000 f915 	bl	8004970 <__retarget_lock_acquire_recursive>
 8004746:	4628      	mov	r0, r5
 8004748:	4621      	mov	r1, r4
 800474a:	f7ff ff59 	bl	8004600 <__sflush_r>
 800474e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004750:	07da      	lsls	r2, r3, #31
 8004752:	4605      	mov	r5, r0
 8004754:	d4e0      	bmi.n	8004718 <_fflush_r+0xc>
 8004756:	89a3      	ldrh	r3, [r4, #12]
 8004758:	059b      	lsls	r3, r3, #22
 800475a:	d4dd      	bmi.n	8004718 <_fflush_r+0xc>
 800475c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800475e:	f000 f908 	bl	8004972 <__retarget_lock_release_recursive>
 8004762:	e7d9      	b.n	8004718 <_fflush_r+0xc>
 8004764:	4b05      	ldr	r3, [pc, #20]	; (800477c <_fflush_r+0x70>)
 8004766:	429c      	cmp	r4, r3
 8004768:	d101      	bne.n	800476e <_fflush_r+0x62>
 800476a:	68ac      	ldr	r4, [r5, #8]
 800476c:	e7df      	b.n	800472e <_fflush_r+0x22>
 800476e:	4b04      	ldr	r3, [pc, #16]	; (8004780 <_fflush_r+0x74>)
 8004770:	429c      	cmp	r4, r3
 8004772:	bf08      	it	eq
 8004774:	68ec      	ldreq	r4, [r5, #12]
 8004776:	e7da      	b.n	800472e <_fflush_r+0x22>
 8004778:	08004fd4 	.word	0x08004fd4
 800477c:	08004ff4 	.word	0x08004ff4
 8004780:	08004fb4 	.word	0x08004fb4

08004784 <std>:
 8004784:	2300      	movs	r3, #0
 8004786:	b510      	push	{r4, lr}
 8004788:	4604      	mov	r4, r0
 800478a:	e9c0 3300 	strd	r3, r3, [r0]
 800478e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004792:	6083      	str	r3, [r0, #8]
 8004794:	8181      	strh	r1, [r0, #12]
 8004796:	6643      	str	r3, [r0, #100]	; 0x64
 8004798:	81c2      	strh	r2, [r0, #14]
 800479a:	6183      	str	r3, [r0, #24]
 800479c:	4619      	mov	r1, r3
 800479e:	2208      	movs	r2, #8
 80047a0:	305c      	adds	r0, #92	; 0x5c
 80047a2:	f7ff fb6f 	bl	8003e84 <memset>
 80047a6:	4b05      	ldr	r3, [pc, #20]	; (80047bc <std+0x38>)
 80047a8:	6263      	str	r3, [r4, #36]	; 0x24
 80047aa:	4b05      	ldr	r3, [pc, #20]	; (80047c0 <std+0x3c>)
 80047ac:	62a3      	str	r3, [r4, #40]	; 0x28
 80047ae:	4b05      	ldr	r3, [pc, #20]	; (80047c4 <std+0x40>)
 80047b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80047b2:	4b05      	ldr	r3, [pc, #20]	; (80047c8 <std+0x44>)
 80047b4:	6224      	str	r4, [r4, #32]
 80047b6:	6323      	str	r3, [r4, #48]	; 0x30
 80047b8:	bd10      	pop	{r4, pc}
 80047ba:	bf00      	nop
 80047bc:	08004ca9 	.word	0x08004ca9
 80047c0:	08004ccb 	.word	0x08004ccb
 80047c4:	08004d03 	.word	0x08004d03
 80047c8:	08004d27 	.word	0x08004d27

080047cc <_cleanup_r>:
 80047cc:	4901      	ldr	r1, [pc, #4]	; (80047d4 <_cleanup_r+0x8>)
 80047ce:	f000 b8af 	b.w	8004930 <_fwalk_reent>
 80047d2:	bf00      	nop
 80047d4:	0800470d 	.word	0x0800470d

080047d8 <__sfmoreglue>:
 80047d8:	b570      	push	{r4, r5, r6, lr}
 80047da:	2268      	movs	r2, #104	; 0x68
 80047dc:	1e4d      	subs	r5, r1, #1
 80047de:	4355      	muls	r5, r2
 80047e0:	460e      	mov	r6, r1
 80047e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80047e6:	f000 f997 	bl	8004b18 <_malloc_r>
 80047ea:	4604      	mov	r4, r0
 80047ec:	b140      	cbz	r0, 8004800 <__sfmoreglue+0x28>
 80047ee:	2100      	movs	r1, #0
 80047f0:	e9c0 1600 	strd	r1, r6, [r0]
 80047f4:	300c      	adds	r0, #12
 80047f6:	60a0      	str	r0, [r4, #8]
 80047f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80047fc:	f7ff fb42 	bl	8003e84 <memset>
 8004800:	4620      	mov	r0, r4
 8004802:	bd70      	pop	{r4, r5, r6, pc}

08004804 <__sfp_lock_acquire>:
 8004804:	4801      	ldr	r0, [pc, #4]	; (800480c <__sfp_lock_acquire+0x8>)
 8004806:	f000 b8b3 	b.w	8004970 <__retarget_lock_acquire_recursive>
 800480a:	bf00      	nop
 800480c:	2000091d 	.word	0x2000091d

08004810 <__sfp_lock_release>:
 8004810:	4801      	ldr	r0, [pc, #4]	; (8004818 <__sfp_lock_release+0x8>)
 8004812:	f000 b8ae 	b.w	8004972 <__retarget_lock_release_recursive>
 8004816:	bf00      	nop
 8004818:	2000091d 	.word	0x2000091d

0800481c <__sinit_lock_acquire>:
 800481c:	4801      	ldr	r0, [pc, #4]	; (8004824 <__sinit_lock_acquire+0x8>)
 800481e:	f000 b8a7 	b.w	8004970 <__retarget_lock_acquire_recursive>
 8004822:	bf00      	nop
 8004824:	2000091e 	.word	0x2000091e

08004828 <__sinit_lock_release>:
 8004828:	4801      	ldr	r0, [pc, #4]	; (8004830 <__sinit_lock_release+0x8>)
 800482a:	f000 b8a2 	b.w	8004972 <__retarget_lock_release_recursive>
 800482e:	bf00      	nop
 8004830:	2000091e 	.word	0x2000091e

08004834 <__sinit>:
 8004834:	b510      	push	{r4, lr}
 8004836:	4604      	mov	r4, r0
 8004838:	f7ff fff0 	bl	800481c <__sinit_lock_acquire>
 800483c:	69a3      	ldr	r3, [r4, #24]
 800483e:	b11b      	cbz	r3, 8004848 <__sinit+0x14>
 8004840:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004844:	f7ff bff0 	b.w	8004828 <__sinit_lock_release>
 8004848:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800484c:	6523      	str	r3, [r4, #80]	; 0x50
 800484e:	4b13      	ldr	r3, [pc, #76]	; (800489c <__sinit+0x68>)
 8004850:	4a13      	ldr	r2, [pc, #76]	; (80048a0 <__sinit+0x6c>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	62a2      	str	r2, [r4, #40]	; 0x28
 8004856:	42a3      	cmp	r3, r4
 8004858:	bf04      	itt	eq
 800485a:	2301      	moveq	r3, #1
 800485c:	61a3      	streq	r3, [r4, #24]
 800485e:	4620      	mov	r0, r4
 8004860:	f000 f820 	bl	80048a4 <__sfp>
 8004864:	6060      	str	r0, [r4, #4]
 8004866:	4620      	mov	r0, r4
 8004868:	f000 f81c 	bl	80048a4 <__sfp>
 800486c:	60a0      	str	r0, [r4, #8]
 800486e:	4620      	mov	r0, r4
 8004870:	f000 f818 	bl	80048a4 <__sfp>
 8004874:	2200      	movs	r2, #0
 8004876:	60e0      	str	r0, [r4, #12]
 8004878:	2104      	movs	r1, #4
 800487a:	6860      	ldr	r0, [r4, #4]
 800487c:	f7ff ff82 	bl	8004784 <std>
 8004880:	68a0      	ldr	r0, [r4, #8]
 8004882:	2201      	movs	r2, #1
 8004884:	2109      	movs	r1, #9
 8004886:	f7ff ff7d 	bl	8004784 <std>
 800488a:	68e0      	ldr	r0, [r4, #12]
 800488c:	2202      	movs	r2, #2
 800488e:	2112      	movs	r1, #18
 8004890:	f7ff ff78 	bl	8004784 <std>
 8004894:	2301      	movs	r3, #1
 8004896:	61a3      	str	r3, [r4, #24]
 8004898:	e7d2      	b.n	8004840 <__sinit+0xc>
 800489a:	bf00      	nop
 800489c:	08004f7c 	.word	0x08004f7c
 80048a0:	080047cd 	.word	0x080047cd

080048a4 <__sfp>:
 80048a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048a6:	4607      	mov	r7, r0
 80048a8:	f7ff ffac 	bl	8004804 <__sfp_lock_acquire>
 80048ac:	4b1e      	ldr	r3, [pc, #120]	; (8004928 <__sfp+0x84>)
 80048ae:	681e      	ldr	r6, [r3, #0]
 80048b0:	69b3      	ldr	r3, [r6, #24]
 80048b2:	b913      	cbnz	r3, 80048ba <__sfp+0x16>
 80048b4:	4630      	mov	r0, r6
 80048b6:	f7ff ffbd 	bl	8004834 <__sinit>
 80048ba:	3648      	adds	r6, #72	; 0x48
 80048bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80048c0:	3b01      	subs	r3, #1
 80048c2:	d503      	bpl.n	80048cc <__sfp+0x28>
 80048c4:	6833      	ldr	r3, [r6, #0]
 80048c6:	b30b      	cbz	r3, 800490c <__sfp+0x68>
 80048c8:	6836      	ldr	r6, [r6, #0]
 80048ca:	e7f7      	b.n	80048bc <__sfp+0x18>
 80048cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80048d0:	b9d5      	cbnz	r5, 8004908 <__sfp+0x64>
 80048d2:	4b16      	ldr	r3, [pc, #88]	; (800492c <__sfp+0x88>)
 80048d4:	60e3      	str	r3, [r4, #12]
 80048d6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80048da:	6665      	str	r5, [r4, #100]	; 0x64
 80048dc:	f000 f847 	bl	800496e <__retarget_lock_init_recursive>
 80048e0:	f7ff ff96 	bl	8004810 <__sfp_lock_release>
 80048e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80048e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80048ec:	6025      	str	r5, [r4, #0]
 80048ee:	61a5      	str	r5, [r4, #24]
 80048f0:	2208      	movs	r2, #8
 80048f2:	4629      	mov	r1, r5
 80048f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80048f8:	f7ff fac4 	bl	8003e84 <memset>
 80048fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004900:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004904:	4620      	mov	r0, r4
 8004906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004908:	3468      	adds	r4, #104	; 0x68
 800490a:	e7d9      	b.n	80048c0 <__sfp+0x1c>
 800490c:	2104      	movs	r1, #4
 800490e:	4638      	mov	r0, r7
 8004910:	f7ff ff62 	bl	80047d8 <__sfmoreglue>
 8004914:	4604      	mov	r4, r0
 8004916:	6030      	str	r0, [r6, #0]
 8004918:	2800      	cmp	r0, #0
 800491a:	d1d5      	bne.n	80048c8 <__sfp+0x24>
 800491c:	f7ff ff78 	bl	8004810 <__sfp_lock_release>
 8004920:	230c      	movs	r3, #12
 8004922:	603b      	str	r3, [r7, #0]
 8004924:	e7ee      	b.n	8004904 <__sfp+0x60>
 8004926:	bf00      	nop
 8004928:	08004f7c 	.word	0x08004f7c
 800492c:	ffff0001 	.word	0xffff0001

08004930 <_fwalk_reent>:
 8004930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004934:	4606      	mov	r6, r0
 8004936:	4688      	mov	r8, r1
 8004938:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800493c:	2700      	movs	r7, #0
 800493e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004942:	f1b9 0901 	subs.w	r9, r9, #1
 8004946:	d505      	bpl.n	8004954 <_fwalk_reent+0x24>
 8004948:	6824      	ldr	r4, [r4, #0]
 800494a:	2c00      	cmp	r4, #0
 800494c:	d1f7      	bne.n	800493e <_fwalk_reent+0xe>
 800494e:	4638      	mov	r0, r7
 8004950:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004954:	89ab      	ldrh	r3, [r5, #12]
 8004956:	2b01      	cmp	r3, #1
 8004958:	d907      	bls.n	800496a <_fwalk_reent+0x3a>
 800495a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800495e:	3301      	adds	r3, #1
 8004960:	d003      	beq.n	800496a <_fwalk_reent+0x3a>
 8004962:	4629      	mov	r1, r5
 8004964:	4630      	mov	r0, r6
 8004966:	47c0      	blx	r8
 8004968:	4307      	orrs	r7, r0
 800496a:	3568      	adds	r5, #104	; 0x68
 800496c:	e7e9      	b.n	8004942 <_fwalk_reent+0x12>

0800496e <__retarget_lock_init_recursive>:
 800496e:	4770      	bx	lr

08004970 <__retarget_lock_acquire_recursive>:
 8004970:	4770      	bx	lr

08004972 <__retarget_lock_release_recursive>:
 8004972:	4770      	bx	lr

08004974 <__swhatbuf_r>:
 8004974:	b570      	push	{r4, r5, r6, lr}
 8004976:	460e      	mov	r6, r1
 8004978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800497c:	2900      	cmp	r1, #0
 800497e:	b096      	sub	sp, #88	; 0x58
 8004980:	4614      	mov	r4, r2
 8004982:	461d      	mov	r5, r3
 8004984:	da08      	bge.n	8004998 <__swhatbuf_r+0x24>
 8004986:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800498a:	2200      	movs	r2, #0
 800498c:	602a      	str	r2, [r5, #0]
 800498e:	061a      	lsls	r2, r3, #24
 8004990:	d410      	bmi.n	80049b4 <__swhatbuf_r+0x40>
 8004992:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004996:	e00e      	b.n	80049b6 <__swhatbuf_r+0x42>
 8004998:	466a      	mov	r2, sp
 800499a:	f000 f9eb 	bl	8004d74 <_fstat_r>
 800499e:	2800      	cmp	r0, #0
 80049a0:	dbf1      	blt.n	8004986 <__swhatbuf_r+0x12>
 80049a2:	9a01      	ldr	r2, [sp, #4]
 80049a4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80049a8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80049ac:	425a      	negs	r2, r3
 80049ae:	415a      	adcs	r2, r3
 80049b0:	602a      	str	r2, [r5, #0]
 80049b2:	e7ee      	b.n	8004992 <__swhatbuf_r+0x1e>
 80049b4:	2340      	movs	r3, #64	; 0x40
 80049b6:	2000      	movs	r0, #0
 80049b8:	6023      	str	r3, [r4, #0]
 80049ba:	b016      	add	sp, #88	; 0x58
 80049bc:	bd70      	pop	{r4, r5, r6, pc}
	...

080049c0 <__smakebuf_r>:
 80049c0:	898b      	ldrh	r3, [r1, #12]
 80049c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80049c4:	079d      	lsls	r5, r3, #30
 80049c6:	4606      	mov	r6, r0
 80049c8:	460c      	mov	r4, r1
 80049ca:	d507      	bpl.n	80049dc <__smakebuf_r+0x1c>
 80049cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80049d0:	6023      	str	r3, [r4, #0]
 80049d2:	6123      	str	r3, [r4, #16]
 80049d4:	2301      	movs	r3, #1
 80049d6:	6163      	str	r3, [r4, #20]
 80049d8:	b002      	add	sp, #8
 80049da:	bd70      	pop	{r4, r5, r6, pc}
 80049dc:	ab01      	add	r3, sp, #4
 80049de:	466a      	mov	r2, sp
 80049e0:	f7ff ffc8 	bl	8004974 <__swhatbuf_r>
 80049e4:	9900      	ldr	r1, [sp, #0]
 80049e6:	4605      	mov	r5, r0
 80049e8:	4630      	mov	r0, r6
 80049ea:	f000 f895 	bl	8004b18 <_malloc_r>
 80049ee:	b948      	cbnz	r0, 8004a04 <__smakebuf_r+0x44>
 80049f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049f4:	059a      	lsls	r2, r3, #22
 80049f6:	d4ef      	bmi.n	80049d8 <__smakebuf_r+0x18>
 80049f8:	f023 0303 	bic.w	r3, r3, #3
 80049fc:	f043 0302 	orr.w	r3, r3, #2
 8004a00:	81a3      	strh	r3, [r4, #12]
 8004a02:	e7e3      	b.n	80049cc <__smakebuf_r+0xc>
 8004a04:	4b0d      	ldr	r3, [pc, #52]	; (8004a3c <__smakebuf_r+0x7c>)
 8004a06:	62b3      	str	r3, [r6, #40]	; 0x28
 8004a08:	89a3      	ldrh	r3, [r4, #12]
 8004a0a:	6020      	str	r0, [r4, #0]
 8004a0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a10:	81a3      	strh	r3, [r4, #12]
 8004a12:	9b00      	ldr	r3, [sp, #0]
 8004a14:	6163      	str	r3, [r4, #20]
 8004a16:	9b01      	ldr	r3, [sp, #4]
 8004a18:	6120      	str	r0, [r4, #16]
 8004a1a:	b15b      	cbz	r3, 8004a34 <__smakebuf_r+0x74>
 8004a1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a20:	4630      	mov	r0, r6
 8004a22:	f000 f9b9 	bl	8004d98 <_isatty_r>
 8004a26:	b128      	cbz	r0, 8004a34 <__smakebuf_r+0x74>
 8004a28:	89a3      	ldrh	r3, [r4, #12]
 8004a2a:	f023 0303 	bic.w	r3, r3, #3
 8004a2e:	f043 0301 	orr.w	r3, r3, #1
 8004a32:	81a3      	strh	r3, [r4, #12]
 8004a34:	89a0      	ldrh	r0, [r4, #12]
 8004a36:	4305      	orrs	r5, r0
 8004a38:	81a5      	strh	r5, [r4, #12]
 8004a3a:	e7cd      	b.n	80049d8 <__smakebuf_r+0x18>
 8004a3c:	080047cd 	.word	0x080047cd

08004a40 <_free_r>:
 8004a40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004a42:	2900      	cmp	r1, #0
 8004a44:	d044      	beq.n	8004ad0 <_free_r+0x90>
 8004a46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a4a:	9001      	str	r0, [sp, #4]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	f1a1 0404 	sub.w	r4, r1, #4
 8004a52:	bfb8      	it	lt
 8004a54:	18e4      	addlt	r4, r4, r3
 8004a56:	f000 f9c1 	bl	8004ddc <__malloc_lock>
 8004a5a:	4a1e      	ldr	r2, [pc, #120]	; (8004ad4 <_free_r+0x94>)
 8004a5c:	9801      	ldr	r0, [sp, #4]
 8004a5e:	6813      	ldr	r3, [r2, #0]
 8004a60:	b933      	cbnz	r3, 8004a70 <_free_r+0x30>
 8004a62:	6063      	str	r3, [r4, #4]
 8004a64:	6014      	str	r4, [r2, #0]
 8004a66:	b003      	add	sp, #12
 8004a68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004a6c:	f000 b9bc 	b.w	8004de8 <__malloc_unlock>
 8004a70:	42a3      	cmp	r3, r4
 8004a72:	d908      	bls.n	8004a86 <_free_r+0x46>
 8004a74:	6825      	ldr	r5, [r4, #0]
 8004a76:	1961      	adds	r1, r4, r5
 8004a78:	428b      	cmp	r3, r1
 8004a7a:	bf01      	itttt	eq
 8004a7c:	6819      	ldreq	r1, [r3, #0]
 8004a7e:	685b      	ldreq	r3, [r3, #4]
 8004a80:	1949      	addeq	r1, r1, r5
 8004a82:	6021      	streq	r1, [r4, #0]
 8004a84:	e7ed      	b.n	8004a62 <_free_r+0x22>
 8004a86:	461a      	mov	r2, r3
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	b10b      	cbz	r3, 8004a90 <_free_r+0x50>
 8004a8c:	42a3      	cmp	r3, r4
 8004a8e:	d9fa      	bls.n	8004a86 <_free_r+0x46>
 8004a90:	6811      	ldr	r1, [r2, #0]
 8004a92:	1855      	adds	r5, r2, r1
 8004a94:	42a5      	cmp	r5, r4
 8004a96:	d10b      	bne.n	8004ab0 <_free_r+0x70>
 8004a98:	6824      	ldr	r4, [r4, #0]
 8004a9a:	4421      	add	r1, r4
 8004a9c:	1854      	adds	r4, r2, r1
 8004a9e:	42a3      	cmp	r3, r4
 8004aa0:	6011      	str	r1, [r2, #0]
 8004aa2:	d1e0      	bne.n	8004a66 <_free_r+0x26>
 8004aa4:	681c      	ldr	r4, [r3, #0]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	6053      	str	r3, [r2, #4]
 8004aaa:	4421      	add	r1, r4
 8004aac:	6011      	str	r1, [r2, #0]
 8004aae:	e7da      	b.n	8004a66 <_free_r+0x26>
 8004ab0:	d902      	bls.n	8004ab8 <_free_r+0x78>
 8004ab2:	230c      	movs	r3, #12
 8004ab4:	6003      	str	r3, [r0, #0]
 8004ab6:	e7d6      	b.n	8004a66 <_free_r+0x26>
 8004ab8:	6825      	ldr	r5, [r4, #0]
 8004aba:	1961      	adds	r1, r4, r5
 8004abc:	428b      	cmp	r3, r1
 8004abe:	bf04      	itt	eq
 8004ac0:	6819      	ldreq	r1, [r3, #0]
 8004ac2:	685b      	ldreq	r3, [r3, #4]
 8004ac4:	6063      	str	r3, [r4, #4]
 8004ac6:	bf04      	itt	eq
 8004ac8:	1949      	addeq	r1, r1, r5
 8004aca:	6021      	streq	r1, [r4, #0]
 8004acc:	6054      	str	r4, [r2, #4]
 8004ace:	e7ca      	b.n	8004a66 <_free_r+0x26>
 8004ad0:	b003      	add	sp, #12
 8004ad2:	bd30      	pop	{r4, r5, pc}
 8004ad4:	20000920 	.word	0x20000920

08004ad8 <sbrk_aligned>:
 8004ad8:	b570      	push	{r4, r5, r6, lr}
 8004ada:	4e0e      	ldr	r6, [pc, #56]	; (8004b14 <sbrk_aligned+0x3c>)
 8004adc:	460c      	mov	r4, r1
 8004ade:	6831      	ldr	r1, [r6, #0]
 8004ae0:	4605      	mov	r5, r0
 8004ae2:	b911      	cbnz	r1, 8004aea <sbrk_aligned+0x12>
 8004ae4:	f000 f88c 	bl	8004c00 <_sbrk_r>
 8004ae8:	6030      	str	r0, [r6, #0]
 8004aea:	4621      	mov	r1, r4
 8004aec:	4628      	mov	r0, r5
 8004aee:	f000 f887 	bl	8004c00 <_sbrk_r>
 8004af2:	1c43      	adds	r3, r0, #1
 8004af4:	d00a      	beq.n	8004b0c <sbrk_aligned+0x34>
 8004af6:	1cc4      	adds	r4, r0, #3
 8004af8:	f024 0403 	bic.w	r4, r4, #3
 8004afc:	42a0      	cmp	r0, r4
 8004afe:	d007      	beq.n	8004b10 <sbrk_aligned+0x38>
 8004b00:	1a21      	subs	r1, r4, r0
 8004b02:	4628      	mov	r0, r5
 8004b04:	f000 f87c 	bl	8004c00 <_sbrk_r>
 8004b08:	3001      	adds	r0, #1
 8004b0a:	d101      	bne.n	8004b10 <sbrk_aligned+0x38>
 8004b0c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004b10:	4620      	mov	r0, r4
 8004b12:	bd70      	pop	{r4, r5, r6, pc}
 8004b14:	20000924 	.word	0x20000924

08004b18 <_malloc_r>:
 8004b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b1c:	1ccd      	adds	r5, r1, #3
 8004b1e:	f025 0503 	bic.w	r5, r5, #3
 8004b22:	3508      	adds	r5, #8
 8004b24:	2d0c      	cmp	r5, #12
 8004b26:	bf38      	it	cc
 8004b28:	250c      	movcc	r5, #12
 8004b2a:	2d00      	cmp	r5, #0
 8004b2c:	4607      	mov	r7, r0
 8004b2e:	db01      	blt.n	8004b34 <_malloc_r+0x1c>
 8004b30:	42a9      	cmp	r1, r5
 8004b32:	d905      	bls.n	8004b40 <_malloc_r+0x28>
 8004b34:	230c      	movs	r3, #12
 8004b36:	603b      	str	r3, [r7, #0]
 8004b38:	2600      	movs	r6, #0
 8004b3a:	4630      	mov	r0, r6
 8004b3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b40:	4e2e      	ldr	r6, [pc, #184]	; (8004bfc <_malloc_r+0xe4>)
 8004b42:	f000 f94b 	bl	8004ddc <__malloc_lock>
 8004b46:	6833      	ldr	r3, [r6, #0]
 8004b48:	461c      	mov	r4, r3
 8004b4a:	bb34      	cbnz	r4, 8004b9a <_malloc_r+0x82>
 8004b4c:	4629      	mov	r1, r5
 8004b4e:	4638      	mov	r0, r7
 8004b50:	f7ff ffc2 	bl	8004ad8 <sbrk_aligned>
 8004b54:	1c43      	adds	r3, r0, #1
 8004b56:	4604      	mov	r4, r0
 8004b58:	d14d      	bne.n	8004bf6 <_malloc_r+0xde>
 8004b5a:	6834      	ldr	r4, [r6, #0]
 8004b5c:	4626      	mov	r6, r4
 8004b5e:	2e00      	cmp	r6, #0
 8004b60:	d140      	bne.n	8004be4 <_malloc_r+0xcc>
 8004b62:	6823      	ldr	r3, [r4, #0]
 8004b64:	4631      	mov	r1, r6
 8004b66:	4638      	mov	r0, r7
 8004b68:	eb04 0803 	add.w	r8, r4, r3
 8004b6c:	f000 f848 	bl	8004c00 <_sbrk_r>
 8004b70:	4580      	cmp	r8, r0
 8004b72:	d13a      	bne.n	8004bea <_malloc_r+0xd2>
 8004b74:	6821      	ldr	r1, [r4, #0]
 8004b76:	3503      	adds	r5, #3
 8004b78:	1a6d      	subs	r5, r5, r1
 8004b7a:	f025 0503 	bic.w	r5, r5, #3
 8004b7e:	3508      	adds	r5, #8
 8004b80:	2d0c      	cmp	r5, #12
 8004b82:	bf38      	it	cc
 8004b84:	250c      	movcc	r5, #12
 8004b86:	4629      	mov	r1, r5
 8004b88:	4638      	mov	r0, r7
 8004b8a:	f7ff ffa5 	bl	8004ad8 <sbrk_aligned>
 8004b8e:	3001      	adds	r0, #1
 8004b90:	d02b      	beq.n	8004bea <_malloc_r+0xd2>
 8004b92:	6823      	ldr	r3, [r4, #0]
 8004b94:	442b      	add	r3, r5
 8004b96:	6023      	str	r3, [r4, #0]
 8004b98:	e00e      	b.n	8004bb8 <_malloc_r+0xa0>
 8004b9a:	6822      	ldr	r2, [r4, #0]
 8004b9c:	1b52      	subs	r2, r2, r5
 8004b9e:	d41e      	bmi.n	8004bde <_malloc_r+0xc6>
 8004ba0:	2a0b      	cmp	r2, #11
 8004ba2:	d916      	bls.n	8004bd2 <_malloc_r+0xba>
 8004ba4:	1961      	adds	r1, r4, r5
 8004ba6:	42a3      	cmp	r3, r4
 8004ba8:	6025      	str	r5, [r4, #0]
 8004baa:	bf18      	it	ne
 8004bac:	6059      	strne	r1, [r3, #4]
 8004bae:	6863      	ldr	r3, [r4, #4]
 8004bb0:	bf08      	it	eq
 8004bb2:	6031      	streq	r1, [r6, #0]
 8004bb4:	5162      	str	r2, [r4, r5]
 8004bb6:	604b      	str	r3, [r1, #4]
 8004bb8:	4638      	mov	r0, r7
 8004bba:	f104 060b 	add.w	r6, r4, #11
 8004bbe:	f000 f913 	bl	8004de8 <__malloc_unlock>
 8004bc2:	f026 0607 	bic.w	r6, r6, #7
 8004bc6:	1d23      	adds	r3, r4, #4
 8004bc8:	1af2      	subs	r2, r6, r3
 8004bca:	d0b6      	beq.n	8004b3a <_malloc_r+0x22>
 8004bcc:	1b9b      	subs	r3, r3, r6
 8004bce:	50a3      	str	r3, [r4, r2]
 8004bd0:	e7b3      	b.n	8004b3a <_malloc_r+0x22>
 8004bd2:	6862      	ldr	r2, [r4, #4]
 8004bd4:	42a3      	cmp	r3, r4
 8004bd6:	bf0c      	ite	eq
 8004bd8:	6032      	streq	r2, [r6, #0]
 8004bda:	605a      	strne	r2, [r3, #4]
 8004bdc:	e7ec      	b.n	8004bb8 <_malloc_r+0xa0>
 8004bde:	4623      	mov	r3, r4
 8004be0:	6864      	ldr	r4, [r4, #4]
 8004be2:	e7b2      	b.n	8004b4a <_malloc_r+0x32>
 8004be4:	4634      	mov	r4, r6
 8004be6:	6876      	ldr	r6, [r6, #4]
 8004be8:	e7b9      	b.n	8004b5e <_malloc_r+0x46>
 8004bea:	230c      	movs	r3, #12
 8004bec:	603b      	str	r3, [r7, #0]
 8004bee:	4638      	mov	r0, r7
 8004bf0:	f000 f8fa 	bl	8004de8 <__malloc_unlock>
 8004bf4:	e7a1      	b.n	8004b3a <_malloc_r+0x22>
 8004bf6:	6025      	str	r5, [r4, #0]
 8004bf8:	e7de      	b.n	8004bb8 <_malloc_r+0xa0>
 8004bfa:	bf00      	nop
 8004bfc:	20000920 	.word	0x20000920

08004c00 <_sbrk_r>:
 8004c00:	b538      	push	{r3, r4, r5, lr}
 8004c02:	4d06      	ldr	r5, [pc, #24]	; (8004c1c <_sbrk_r+0x1c>)
 8004c04:	2300      	movs	r3, #0
 8004c06:	4604      	mov	r4, r0
 8004c08:	4608      	mov	r0, r1
 8004c0a:	602b      	str	r3, [r5, #0]
 8004c0c:	f7fc f96c 	bl	8000ee8 <_sbrk>
 8004c10:	1c43      	adds	r3, r0, #1
 8004c12:	d102      	bne.n	8004c1a <_sbrk_r+0x1a>
 8004c14:	682b      	ldr	r3, [r5, #0]
 8004c16:	b103      	cbz	r3, 8004c1a <_sbrk_r+0x1a>
 8004c18:	6023      	str	r3, [r4, #0]
 8004c1a:	bd38      	pop	{r3, r4, r5, pc}
 8004c1c:	20000928 	.word	0x20000928

08004c20 <_raise_r>:
 8004c20:	291f      	cmp	r1, #31
 8004c22:	b538      	push	{r3, r4, r5, lr}
 8004c24:	4604      	mov	r4, r0
 8004c26:	460d      	mov	r5, r1
 8004c28:	d904      	bls.n	8004c34 <_raise_r+0x14>
 8004c2a:	2316      	movs	r3, #22
 8004c2c:	6003      	str	r3, [r0, #0]
 8004c2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004c32:	bd38      	pop	{r3, r4, r5, pc}
 8004c34:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004c36:	b112      	cbz	r2, 8004c3e <_raise_r+0x1e>
 8004c38:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004c3c:	b94b      	cbnz	r3, 8004c52 <_raise_r+0x32>
 8004c3e:	4620      	mov	r0, r4
 8004c40:	f000 f830 	bl	8004ca4 <_getpid_r>
 8004c44:	462a      	mov	r2, r5
 8004c46:	4601      	mov	r1, r0
 8004c48:	4620      	mov	r0, r4
 8004c4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c4e:	f000 b817 	b.w	8004c80 <_kill_r>
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d00a      	beq.n	8004c6c <_raise_r+0x4c>
 8004c56:	1c59      	adds	r1, r3, #1
 8004c58:	d103      	bne.n	8004c62 <_raise_r+0x42>
 8004c5a:	2316      	movs	r3, #22
 8004c5c:	6003      	str	r3, [r0, #0]
 8004c5e:	2001      	movs	r0, #1
 8004c60:	e7e7      	b.n	8004c32 <_raise_r+0x12>
 8004c62:	2400      	movs	r4, #0
 8004c64:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004c68:	4628      	mov	r0, r5
 8004c6a:	4798      	blx	r3
 8004c6c:	2000      	movs	r0, #0
 8004c6e:	e7e0      	b.n	8004c32 <_raise_r+0x12>

08004c70 <raise>:
 8004c70:	4b02      	ldr	r3, [pc, #8]	; (8004c7c <raise+0xc>)
 8004c72:	4601      	mov	r1, r0
 8004c74:	6818      	ldr	r0, [r3, #0]
 8004c76:	f7ff bfd3 	b.w	8004c20 <_raise_r>
 8004c7a:	bf00      	nop
 8004c7c:	2000006c 	.word	0x2000006c

08004c80 <_kill_r>:
 8004c80:	b538      	push	{r3, r4, r5, lr}
 8004c82:	4d07      	ldr	r5, [pc, #28]	; (8004ca0 <_kill_r+0x20>)
 8004c84:	2300      	movs	r3, #0
 8004c86:	4604      	mov	r4, r0
 8004c88:	4608      	mov	r0, r1
 8004c8a:	4611      	mov	r1, r2
 8004c8c:	602b      	str	r3, [r5, #0]
 8004c8e:	f7fc f8a3 	bl	8000dd8 <_kill>
 8004c92:	1c43      	adds	r3, r0, #1
 8004c94:	d102      	bne.n	8004c9c <_kill_r+0x1c>
 8004c96:	682b      	ldr	r3, [r5, #0]
 8004c98:	b103      	cbz	r3, 8004c9c <_kill_r+0x1c>
 8004c9a:	6023      	str	r3, [r4, #0]
 8004c9c:	bd38      	pop	{r3, r4, r5, pc}
 8004c9e:	bf00      	nop
 8004ca0:	20000928 	.word	0x20000928

08004ca4 <_getpid_r>:
 8004ca4:	f7fc b890 	b.w	8000dc8 <_getpid>

08004ca8 <__sread>:
 8004ca8:	b510      	push	{r4, lr}
 8004caa:	460c      	mov	r4, r1
 8004cac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cb0:	f000 f8a0 	bl	8004df4 <_read_r>
 8004cb4:	2800      	cmp	r0, #0
 8004cb6:	bfab      	itete	ge
 8004cb8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004cba:	89a3      	ldrhlt	r3, [r4, #12]
 8004cbc:	181b      	addge	r3, r3, r0
 8004cbe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004cc2:	bfac      	ite	ge
 8004cc4:	6563      	strge	r3, [r4, #84]	; 0x54
 8004cc6:	81a3      	strhlt	r3, [r4, #12]
 8004cc8:	bd10      	pop	{r4, pc}

08004cca <__swrite>:
 8004cca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cce:	461f      	mov	r7, r3
 8004cd0:	898b      	ldrh	r3, [r1, #12]
 8004cd2:	05db      	lsls	r3, r3, #23
 8004cd4:	4605      	mov	r5, r0
 8004cd6:	460c      	mov	r4, r1
 8004cd8:	4616      	mov	r6, r2
 8004cda:	d505      	bpl.n	8004ce8 <__swrite+0x1e>
 8004cdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ce0:	2302      	movs	r3, #2
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f000 f868 	bl	8004db8 <_lseek_r>
 8004ce8:	89a3      	ldrh	r3, [r4, #12]
 8004cea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004cee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004cf2:	81a3      	strh	r3, [r4, #12]
 8004cf4:	4632      	mov	r2, r6
 8004cf6:	463b      	mov	r3, r7
 8004cf8:	4628      	mov	r0, r5
 8004cfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004cfe:	f000 b817 	b.w	8004d30 <_write_r>

08004d02 <__sseek>:
 8004d02:	b510      	push	{r4, lr}
 8004d04:	460c      	mov	r4, r1
 8004d06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d0a:	f000 f855 	bl	8004db8 <_lseek_r>
 8004d0e:	1c43      	adds	r3, r0, #1
 8004d10:	89a3      	ldrh	r3, [r4, #12]
 8004d12:	bf15      	itete	ne
 8004d14:	6560      	strne	r0, [r4, #84]	; 0x54
 8004d16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004d1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004d1e:	81a3      	strheq	r3, [r4, #12]
 8004d20:	bf18      	it	ne
 8004d22:	81a3      	strhne	r3, [r4, #12]
 8004d24:	bd10      	pop	{r4, pc}

08004d26 <__sclose>:
 8004d26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d2a:	f000 b813 	b.w	8004d54 <_close_r>
	...

08004d30 <_write_r>:
 8004d30:	b538      	push	{r3, r4, r5, lr}
 8004d32:	4d07      	ldr	r5, [pc, #28]	; (8004d50 <_write_r+0x20>)
 8004d34:	4604      	mov	r4, r0
 8004d36:	4608      	mov	r0, r1
 8004d38:	4611      	mov	r1, r2
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	602a      	str	r2, [r5, #0]
 8004d3e:	461a      	mov	r2, r3
 8004d40:	f7fc f881 	bl	8000e46 <_write>
 8004d44:	1c43      	adds	r3, r0, #1
 8004d46:	d102      	bne.n	8004d4e <_write_r+0x1e>
 8004d48:	682b      	ldr	r3, [r5, #0]
 8004d4a:	b103      	cbz	r3, 8004d4e <_write_r+0x1e>
 8004d4c:	6023      	str	r3, [r4, #0]
 8004d4e:	bd38      	pop	{r3, r4, r5, pc}
 8004d50:	20000928 	.word	0x20000928

08004d54 <_close_r>:
 8004d54:	b538      	push	{r3, r4, r5, lr}
 8004d56:	4d06      	ldr	r5, [pc, #24]	; (8004d70 <_close_r+0x1c>)
 8004d58:	2300      	movs	r3, #0
 8004d5a:	4604      	mov	r4, r0
 8004d5c:	4608      	mov	r0, r1
 8004d5e:	602b      	str	r3, [r5, #0]
 8004d60:	f7fc f88d 	bl	8000e7e <_close>
 8004d64:	1c43      	adds	r3, r0, #1
 8004d66:	d102      	bne.n	8004d6e <_close_r+0x1a>
 8004d68:	682b      	ldr	r3, [r5, #0]
 8004d6a:	b103      	cbz	r3, 8004d6e <_close_r+0x1a>
 8004d6c:	6023      	str	r3, [r4, #0]
 8004d6e:	bd38      	pop	{r3, r4, r5, pc}
 8004d70:	20000928 	.word	0x20000928

08004d74 <_fstat_r>:
 8004d74:	b538      	push	{r3, r4, r5, lr}
 8004d76:	4d07      	ldr	r5, [pc, #28]	; (8004d94 <_fstat_r+0x20>)
 8004d78:	2300      	movs	r3, #0
 8004d7a:	4604      	mov	r4, r0
 8004d7c:	4608      	mov	r0, r1
 8004d7e:	4611      	mov	r1, r2
 8004d80:	602b      	str	r3, [r5, #0]
 8004d82:	f7fc f888 	bl	8000e96 <_fstat>
 8004d86:	1c43      	adds	r3, r0, #1
 8004d88:	d102      	bne.n	8004d90 <_fstat_r+0x1c>
 8004d8a:	682b      	ldr	r3, [r5, #0]
 8004d8c:	b103      	cbz	r3, 8004d90 <_fstat_r+0x1c>
 8004d8e:	6023      	str	r3, [r4, #0]
 8004d90:	bd38      	pop	{r3, r4, r5, pc}
 8004d92:	bf00      	nop
 8004d94:	20000928 	.word	0x20000928

08004d98 <_isatty_r>:
 8004d98:	b538      	push	{r3, r4, r5, lr}
 8004d9a:	4d06      	ldr	r5, [pc, #24]	; (8004db4 <_isatty_r+0x1c>)
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	4604      	mov	r4, r0
 8004da0:	4608      	mov	r0, r1
 8004da2:	602b      	str	r3, [r5, #0]
 8004da4:	f7fc f887 	bl	8000eb6 <_isatty>
 8004da8:	1c43      	adds	r3, r0, #1
 8004daa:	d102      	bne.n	8004db2 <_isatty_r+0x1a>
 8004dac:	682b      	ldr	r3, [r5, #0]
 8004dae:	b103      	cbz	r3, 8004db2 <_isatty_r+0x1a>
 8004db0:	6023      	str	r3, [r4, #0]
 8004db2:	bd38      	pop	{r3, r4, r5, pc}
 8004db4:	20000928 	.word	0x20000928

08004db8 <_lseek_r>:
 8004db8:	b538      	push	{r3, r4, r5, lr}
 8004dba:	4d07      	ldr	r5, [pc, #28]	; (8004dd8 <_lseek_r+0x20>)
 8004dbc:	4604      	mov	r4, r0
 8004dbe:	4608      	mov	r0, r1
 8004dc0:	4611      	mov	r1, r2
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	602a      	str	r2, [r5, #0]
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	f7fc f880 	bl	8000ecc <_lseek>
 8004dcc:	1c43      	adds	r3, r0, #1
 8004dce:	d102      	bne.n	8004dd6 <_lseek_r+0x1e>
 8004dd0:	682b      	ldr	r3, [r5, #0]
 8004dd2:	b103      	cbz	r3, 8004dd6 <_lseek_r+0x1e>
 8004dd4:	6023      	str	r3, [r4, #0]
 8004dd6:	bd38      	pop	{r3, r4, r5, pc}
 8004dd8:	20000928 	.word	0x20000928

08004ddc <__malloc_lock>:
 8004ddc:	4801      	ldr	r0, [pc, #4]	; (8004de4 <__malloc_lock+0x8>)
 8004dde:	f7ff bdc7 	b.w	8004970 <__retarget_lock_acquire_recursive>
 8004de2:	bf00      	nop
 8004de4:	2000091c 	.word	0x2000091c

08004de8 <__malloc_unlock>:
 8004de8:	4801      	ldr	r0, [pc, #4]	; (8004df0 <__malloc_unlock+0x8>)
 8004dea:	f7ff bdc2 	b.w	8004972 <__retarget_lock_release_recursive>
 8004dee:	bf00      	nop
 8004df0:	2000091c 	.word	0x2000091c

08004df4 <_read_r>:
 8004df4:	b538      	push	{r3, r4, r5, lr}
 8004df6:	4d07      	ldr	r5, [pc, #28]	; (8004e14 <_read_r+0x20>)
 8004df8:	4604      	mov	r4, r0
 8004dfa:	4608      	mov	r0, r1
 8004dfc:	4611      	mov	r1, r2
 8004dfe:	2200      	movs	r2, #0
 8004e00:	602a      	str	r2, [r5, #0]
 8004e02:	461a      	mov	r2, r3
 8004e04:	f7fc f802 	bl	8000e0c <_read>
 8004e08:	1c43      	adds	r3, r0, #1
 8004e0a:	d102      	bne.n	8004e12 <_read_r+0x1e>
 8004e0c:	682b      	ldr	r3, [r5, #0]
 8004e0e:	b103      	cbz	r3, 8004e12 <_read_r+0x1e>
 8004e10:	6023      	str	r3, [r4, #0]
 8004e12:	bd38      	pop	{r3, r4, r5, pc}
 8004e14:	20000928 	.word	0x20000928

08004e18 <_init>:
 8004e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e1a:	bf00      	nop
 8004e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e1e:	bc08      	pop	{r3}
 8004e20:	469e      	mov	lr, r3
 8004e22:	4770      	bx	lr

08004e24 <_fini>:
 8004e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e26:	bf00      	nop
 8004e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e2a:	bc08      	pop	{r3}
 8004e2c:	469e      	mov	lr, r3
 8004e2e:	4770      	bx	lr
