Analysis & Synthesis report for miniprojLSD
Sun Apr 15 06:44:42 2018
Quartus Prime Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: clockAdjuster:inst
 12. Parameter Settings for Inferred Entity Instance: TimeFormatConverter:inst1|lpm_divide:Mod1
 13. Parameter Settings for Inferred Entity Instance: TimeFormatConverter:inst1|lpm_divide:Div2
 14. Parameter Settings for Inferred Entity Instance: TimeFormatConverter:inst1|lpm_divide:Div1
 15. Parameter Settings for Inferred Entity Instance: TimeFormatConverter:inst1|lpm_divide:Mod0
 16. Parameter Settings for Inferred Entity Instance: TimeFormatConverter:inst1|lpm_divide:Div0
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 15 06:44:42 2018       ;
; Quartus Prime Version              ; 15.1.1 Build 189 12/02/2015 SJ Lite Edition ;
; Revision Name                      ; miniprojLSD                                 ;
; Top-level Entity Name              ; Fase2                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 754                                         ;
;     Total combinational functions  ; 754                                         ;
;     Dedicated logic registers      ; 46                                          ;
; Total registers                    ; 46                                          ;
; Total pins                         ; 33                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Fase2              ; miniprojLSD        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; clockAdjuster.vhd                ; yes             ; User VHDL File                     ; D:/git/miniprojLSD/src/Fase2/clockAdjuster.vhd                          ;         ;
; Bin7SegDecoder.vhd               ; yes             ; User VHDL File                     ; D:/git/miniprojLSD/src/Fase2/Bin7SegDecoder.vhd                         ;         ;
; Timer.vhd                        ; yes             ; User VHDL File                     ; D:/git/miniprojLSD/src/Fase2/Timer.vhd                                  ;         ;
; Fase2.bdf                        ; yes             ; User Block Diagram/Schematic File  ; D:/git/miniprojLSD/src/Fase2/Fase2.bdf                                  ;         ;
; TimeFormatConverter.vhd          ; yes             ; User VHDL File                     ; D:/git/miniprojLSD/src/Fase2/TimeFormatConverter.vhd                    ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; d:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; d:/altera_lite/15.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; d:/altera_lite/15.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal151.inc                   ; yes             ; Megafunction                       ; d:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc      ;         ;
; db/lpm_divide_gcm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/git/miniprojLSD/src/Fase2/db/lpm_divide_gcm.tdf                      ;         ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/git/miniprojLSD/src/Fase2/db/sign_div_unsign_5nh.tdf                 ;         ;
; db/alt_u_div_u9f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/git/miniprojLSD/src/Fase2/db/alt_u_div_u9f.tdf                       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/git/miniprojLSD/src/Fase2/db/add_sub_7pc.tdf                         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/git/miniprojLSD/src/Fase2/db/add_sub_8pc.tdf                         ;         ;
; db/lpm_divide_uim.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/git/miniprojLSD/src/Fase2/db/lpm_divide_uim.tdf                      ;         ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/git/miniprojLSD/src/Fase2/db/sign_div_unsign_mlh.tdf                 ;         ;
; db/alt_u_div_07f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/git/miniprojLSD/src/Fase2/db/alt_u_div_07f.tdf                       ;         ;
; db/lpm_divide_0jm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/git/miniprojLSD/src/Fase2/db/lpm_divide_0jm.tdf                      ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/git/miniprojLSD/src/Fase2/db/sign_div_unsign_olh.tdf                 ;         ;
; db/alt_u_div_47f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/git/miniprojLSD/src/Fase2/db/alt_u_div_47f.tdf                       ;         ;
; db/lpm_divide_bkm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/git/miniprojLSD/src/Fase2/db/lpm_divide_bkm.tdf                      ;         ;
; db/sign_div_unsign_3nh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/git/miniprojLSD/src/Fase2/db/sign_div_unsign_3nh.tdf                 ;         ;
; db/alt_u_div_q9f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/git/miniprojLSD/src/Fase2/db/alt_u_div_q9f.tdf                       ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 754            ;
;                                             ;                ;
; Total combinational functions               ; 754            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 151            ;
;     -- 3 input functions                    ; 193            ;
;     -- <=2 input functions                  ; 410            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 497            ;
;     -- arithmetic mode                      ; 257            ;
;                                             ;                ;
; Total registers                             ; 46             ;
;     -- Dedicated logic registers            ; 46             ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 33             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 32             ;
; Total fan-out                               ; 2091           ;
; Average fan-out                             ; 2.41           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                              ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Fase2                                    ; 754 (0)           ; 46 (0)       ; 0           ; 0            ; 0       ; 0         ; 33   ; 0            ; |Fase2                                                                                                                           ; work         ;
;    |Bin7SegDecoder:inst3|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|Bin7SegDecoder:inst3                                                                                                      ; work         ;
;    |Bin7SegDecoder:inst4|                 ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|Bin7SegDecoder:inst4                                                                                                      ; work         ;
;    |Bin7SegDecoder:inst5|                 ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|Bin7SegDecoder:inst5                                                                                                      ; work         ;
;    |Bin7SegDecoder:inst6|                 ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|Bin7SegDecoder:inst6                                                                                                      ; work         ;
;    |TimeFormatConverter:inst1|            ; 610 (26)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_bkm:auto_generated|  ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Div0|lpm_divide_bkm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_3nh:divider| ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider                       ; work         ;
;                |alt_u_div_q9f:divider|    ; 61 (61)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Div0|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider ; work         ;
;       |lpm_divide:Div1|                   ; 116 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_0jm:auto_generated|  ; 116 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Div1|lpm_divide_0jm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_olh:divider| ; 116 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;                |alt_u_div_47f:divider|    ; 116 (116)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; work         ;
;       |lpm_divide:Div2|                   ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Div2                                                                                 ; work         ;
;          |lpm_divide_uim:auto_generated|  ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Div2|lpm_divide_uim:auto_generated                                                   ; work         ;
;             |sign_div_unsign_mlh:divider| ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Div2|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                       ; work         ;
;                |alt_u_div_07f:divider|    ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Div2|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider ; work         ;
;       |lpm_divide:Mod0|                   ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_gcm:auto_generated|  ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Mod0|lpm_divide_gcm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_5nh:divider| ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                       ; work         ;
;                |alt_u_div_u9f:divider|    ; 104 (104)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider ; work         ;
;       |lpm_divide:Mod1|                   ; 195 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Mod1                                                                                 ; work         ;
;          |lpm_divide_gcm:auto_generated|  ; 195 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Mod1|lpm_divide_gcm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_5nh:divider| ; 195 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Mod1|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                       ; work         ;
;                |alt_u_div_u9f:divider|    ; 195 (195)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|TimeFormatConverter:inst1|lpm_divide:Mod1|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider ; work         ;
;    |Timer:inst2|                          ; 31 (31)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|Timer:inst2                                                                                                               ; work         ;
;    |clockAdjuster:inst|                   ; 58 (58)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Fase2|clockAdjuster:inst                                                                                                        ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 46    ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 12    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Timer:inst2|s_count[11]                ; 7       ;
; Timer:inst2|s_count[10]                ; 9       ;
; Timer:inst2|s_count[9]                 ; 9       ;
; Timer:inst2|s_count[4]                 ; 10      ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Fase2|Timer:inst2|s_count[1]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Fase2|Timer:inst2|s_count[4]           ;
; 33:1               ; 2 bits    ; 44 LEs        ; 20 LEs               ; 24 LEs                 ; No         ; |Fase2|Bin7SegDecoder:inst6|decOut_n[0] ;
; 33:1               ; 2 bits    ; 44 LEs        ; 20 LEs               ; 24 LEs                 ; No         ; |Fase2|Bin7SegDecoder:inst5|decOut_n[3] ;
; 33:1               ; 2 bits    ; 44 LEs        ; 20 LEs               ; 24 LEs                 ; No         ; |Fase2|Bin7SegDecoder:inst4|decOut_n[3] ;
; 33:1               ; 2 bits    ; 44 LEs        ; 20 LEs               ; 24 LEs                 ; No         ; |Fase2|Bin7SegDecoder:inst3|decOut_n[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockAdjuster:inst ;
+----------------+----------+-------------------------------------+
; Parameter Name ; Value    ; Type                                ;
+----------------+----------+-------------------------------------+
; k              ; 50000000 ; Signed Integer                      ;
+----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeFormatConverter:inst1|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 12             ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeFormatConverter:inst1|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeFormatConverter:inst1|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeFormatConverter:inst1|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 12             ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeFormatConverter:inst1|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                          ;
; LPM_WIDTHD             ; 10             ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_bkm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 33                          ;
; cycloneiii_ff         ; 46                          ;
;     ENA               ; 12                          ;
;     SCLR              ; 1                           ;
;     plain             ; 33                          ;
; cycloneiii_lcell_comb ; 754                         ;
;     arith             ; 257                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 72                          ;
;         3 data inputs ; 178                         ;
;     normal            ; 497                         ;
;         0 data inputs ; 33                          ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 292                         ;
;         3 data inputs ; 15                          ;
;         4 data inputs ; 151                         ;
;                       ;                             ;
; Max LUT depth         ; 46.40                       ;
; Average LUT depth     ; 31.57                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition
    Info: Processing started: Sun Apr 15 06:44:27 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off miniprojLSD -c miniprojLSD
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file clockadjuster.vhd
    Info (12022): Found design unit 1: clockAdjuster-Behavioral File: D:/git/miniprojLSD/src/Fase2/clockAdjuster.vhd Line: 11
    Info (12023): Found entity 1: clockAdjuster File: D:/git/miniprojLSD/src/Fase2/clockAdjuster.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd
    Info (12022): Found design unit 1: Bin7SegDecoder-Behavioral File: D:/git/miniprojLSD/src/Fase2/Bin7SegDecoder.vhd Line: 10
    Info (12023): Found entity 1: Bin7SegDecoder File: D:/git/miniprojLSD/src/Fase2/Bin7SegDecoder.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: Timer-Behavioral File: D:/git/miniprojLSD/src/Fase2/Timer.vhd Line: 14
    Info (12023): Found entity 1: Timer File: D:/git/miniprojLSD/src/Fase2/Timer.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file fase2.bdf
    Info (12023): Found entity 1: Fase2
Info (12021): Found 2 design units, including 1 entities, in source file timeformatconverter.vhd
    Info (12022): Found design unit 1: TimeFormatConverter-Behavioral File: D:/git/miniprojLSD/src/Fase2/TimeFormatConverter.vhd Line: 14
    Info (12023): Found entity 1: TimeFormatConverter File: D:/git/miniprojLSD/src/Fase2/TimeFormatConverter.vhd Line: 6
Info (12127): Elaborating entity "Fase2" for the top level hierarchy
Info (12128): Elaborating entity "Bin7SegDecoder" for hierarchy "Bin7SegDecoder:inst6"
Info (12128): Elaborating entity "TimeFormatConverter" for hierarchy "TimeFormatConverter:inst1"
Info (12128): Elaborating entity "Timer" for hierarchy "Timer:inst2"
Info (12128): Elaborating entity "clockAdjuster" for hierarchy "clockAdjuster:inst"
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeFormatConverter:inst1|Mod1" File: D:/git/miniprojLSD/src/Fase2/TimeFormatConverter.vhd Line: 30
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeFormatConverter:inst1|Div2" File: D:/git/miniprojLSD/src/Fase2/TimeFormatConverter.vhd Line: 29
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeFormatConverter:inst1|Div1" File: D:/git/miniprojLSD/src/Fase2/TimeFormatConverter.vhd Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeFormatConverter:inst1|Mod0" File: D:/git/miniprojLSD/src/Fase2/TimeFormatConverter.vhd Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeFormatConverter:inst1|Div0" File: D:/git/miniprojLSD/src/Fase2/TimeFormatConverter.vhd Line: 22
Info (12130): Elaborated megafunction instantiation "TimeFormatConverter:inst1|lpm_divide:Mod1" File: D:/git/miniprojLSD/src/Fase2/TimeFormatConverter.vhd Line: 30
Info (12133): Instantiated megafunction "TimeFormatConverter:inst1|lpm_divide:Mod1" with the following parameter: File: D:/git/miniprojLSD/src/Fase2/TimeFormatConverter.vhd Line: 30
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf
    Info (12023): Found entity 1: lpm_divide_gcm File: D:/git/miniprojLSD/src/Fase2/db/lpm_divide_gcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: D:/git/miniprojLSD/src/Fase2/db/sign_div_unsign_5nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f File: D:/git/miniprojLSD/src/Fase2/db/alt_u_div_u9f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/git/miniprojLSD/src/Fase2/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/git/miniprojLSD/src/Fase2/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "TimeFormatConverter:inst1|lpm_divide:Div2" File: D:/git/miniprojLSD/src/Fase2/TimeFormatConverter.vhd Line: 29
Info (12133): Instantiated megafunction "TimeFormatConverter:inst1|lpm_divide:Div2" with the following parameter: File: D:/git/miniprojLSD/src/Fase2/TimeFormatConverter.vhd Line: 29
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf
    Info (12023): Found entity 1: lpm_divide_uim File: D:/git/miniprojLSD/src/Fase2/db/lpm_divide_uim.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: D:/git/miniprojLSD/src/Fase2/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f File: D:/git/miniprojLSD/src/Fase2/db/alt_u_div_07f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TimeFormatConverter:inst1|lpm_divide:Div1" File: D:/git/miniprojLSD/src/Fase2/TimeFormatConverter.vhd Line: 23
Info (12133): Instantiated megafunction "TimeFormatConverter:inst1|lpm_divide:Div1" with the following parameter: File: D:/git/miniprojLSD/src/Fase2/TimeFormatConverter.vhd Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: D:/git/miniprojLSD/src/Fase2/db/lpm_divide_0jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: D:/git/miniprojLSD/src/Fase2/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: D:/git/miniprojLSD/src/Fase2/db/alt_u_div_47f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "TimeFormatConverter:inst1|lpm_divide:Div0" File: D:/git/miniprojLSD/src/Fase2/TimeFormatConverter.vhd Line: 22
Info (12133): Instantiated megafunction "TimeFormatConverter:inst1|lpm_divide:Div0" with the following parameter: File: D:/git/miniprojLSD/src/Fase2/TimeFormatConverter.vhd Line: 22
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bkm.tdf
    Info (12023): Found entity 1: lpm_divide_bkm File: D:/git/miniprojLSD/src/Fase2/db/lpm_divide_bkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh File: D:/git/miniprojLSD/src/Fase2/db/sign_div_unsign_3nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf
    Info (12023): Found entity 1: alt_u_div_q9f File: D:/git/miniprojLSD/src/Fase2/db/alt_u_div_q9f.tdf Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "TimeFormatConverter:inst1|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_11_result_int[0]~0" File: D:/git/miniprojLSD/src/Fase2/db/alt_u_div_u9f.tdf Line: 42
    Info (17048): Logic cell "TimeFormatConverter:inst1|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_8_result_int[0]~18" File: D:/git/miniprojLSD/src/Fase2/db/alt_u_div_u9f.tdf Line: 77
    Info (17048): Logic cell "TimeFormatConverter:inst1|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_9_result_int[0]~20" File: D:/git/miniprojLSD/src/Fase2/db/alt_u_div_u9f.tdf Line: 82
    Info (17048): Logic cell "TimeFormatConverter:inst1|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_10_result_int[0]~22" File: D:/git/miniprojLSD/src/Fase2/db/alt_u_div_u9f.tdf Line: 37
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 787 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 754 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 916 megabytes
    Info: Processing ended: Sun Apr 15 06:44:42 2018
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:30


