;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, <0
	SLT 0, <0
	ADD -1, <-20
	SUB 50, 1
	SPL 0, <2
	SPL 12, <10
	SUB #72, @200
	SUB @121, 103
	SUB #72, @200
	SUB @177, 100
	DAT #-17, #3
	SPL 0, #-392
	DJN 7, #525
	ADD -7, @-20
	DJN 7, #525
	ADD -7, @-20
	SPL 0, <2
	SUB @121, 103
	SUB @127, 106
	SPL <127, 106
	SPL <127, 106
	SPL 50, 1
	SUB #-27, 0
	SLT -0, 104
	SUB #-27, 0
	SUB 0, <0
	DAT <-27, #0
	SUB 0, @2
	SUB #-27, 0
	JMZ -800, 701
	SUB 67, <110
	SPL 67, @110
	JMZ -800, 701
	SUB 67, <110
	SLT -1, <-20
	SLT 0, <0
	SLT 7, @525
	SLT -1, <-20
	MOV -7, <-20
	SLT 0, <0
	MOV -7, <-20
	SLT 0, <0
	DJN -1, @-20
	SLT 0, <0
	MOV -7, <-20
	SUB #-27, 0
	SLT 0, <0
	SLT -1, <-20
