# mipyfive
Another RISC-V core - implemented via [nMigen](https://github.com/m-labs/nmigen)

ðŸš§ *Work in Progress* ðŸš§

## Design
- Implements RV32I
- 5 stage pipelined processor
- Static branch prediction (assume not-taken)

## Main Checklist Items:
âœ… Design the main RISC-V RV32I Core

âœ… Unit Testing (via nMigen)

:x: Validate the main RISC-V RV32I Core (RISC-V Conformance Testing)

:x: Create/Finish initial documentation

## Extra Checklist Items
:x: Provide optional modules (i.e. Vectored Interrupt Controller, Interconnect Bus, Debug HW, etc.)

:x: Explore/Add RISC-V Extensions
