Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Dec 12 18:00:34 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file noip_top_timing_summary_routed.rpt -rpx noip_top_timing_summary_routed.rpx
| Design       : noip_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1101 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.283     -119.759                    110                 6348        0.068        0.000                      0                 6348        3.000        0.000                       0                  1110  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clock                     {0.000 5.000}        10.000          100.000         
  clk_100MHz_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_24MHz_clk_wiz_0_1   {0.000 20.833}       41.667          24.000          
  clk_25MHz_clk_wiz_0_1   {0.000 20.000}       40.000          25.000          
  clk_5MHz_clk_wiz_0_1    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         
sysclk                    {0.000 5.000}        10.000          100.000         
  clk_100MHz_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_24MHz_clk_wiz_0     {0.000 20.833}       41.667          24.000          
  clk_25MHz_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk_5MHz_clk_wiz_0      {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100MHz_clk_wiz_0_1       -7.282     -119.642                    110                 4405        0.208        0.000                      0                 4405        3.750        0.000                       0                   892  
  clk_24MHz_clk_wiz_0_1        39.165        0.000                      0                   10        0.262        0.000                      0                   10       20.333        0.000                       0                     7  
  clk_25MHz_clk_wiz_0_1        21.658        0.000                      0                 1134        0.189        0.000                      0                 1134       19.500        0.000                       0                   116  
  clk_5MHz_clk_wiz_0_1        179.150        0.000                      0                  799        0.210        0.000                      0                  799       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  
sysclk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_100MHz_clk_wiz_0         -7.283     -119.759                    110                 4405        0.208        0.000                      0                 4405        3.750        0.000                       0                   892  
  clk_24MHz_clk_wiz_0          39.162        0.000                      0                   10        0.262        0.000                      0                   10       20.333        0.000                       0                     7  
  clk_25MHz_clk_wiz_0          21.656        0.000                      0                 1134        0.189        0.000                      0                 1134       19.500        0.000                       0                   116  
  clk_5MHz_clk_wiz_0          179.146        0.000                      0                  799        0.210        0.000                      0                  799       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_5MHz_clk_wiz_0_1    clk_100MHz_clk_wiz_0_1        3.936        0.000                      0                   27        0.505        0.000                      0                   27  
clk_100MHz_clk_wiz_0    clk_100MHz_clk_wiz_0_1       -7.283     -119.759                    110                 4405        0.124        0.000                      0                 4405  
clk_5MHz_clk_wiz_0      clk_100MHz_clk_wiz_0_1        3.932        0.000                      0                   27        0.501        0.000                      0                   27  
clk_24MHz_clk_wiz_0     clk_24MHz_clk_wiz_0_1        39.162        0.000                      0                   10        0.155        0.000                      0                   10  
clk_25MHz_clk_wiz_0     clk_25MHz_clk_wiz_0_1        21.656        0.000                      0                 1134        0.082        0.000                      0                 1134  
clk_100MHz_clk_wiz_0_1  clk_5MHz_clk_wiz_0_1          4.257        0.000                      0                    3        0.237        0.000                      0                    3  
clk_100MHz_clk_wiz_0    clk_5MHz_clk_wiz_0_1          4.257        0.000                      0                    3        0.237        0.000                      0                    3  
clk_5MHz_clk_wiz_0      clk_5MHz_clk_wiz_0_1        179.146        0.000                      0                  799        0.068        0.000                      0                  799  
clk_100MHz_clk_wiz_0_1  clk_100MHz_clk_wiz_0         -7.283     -119.759                    110                 4405        0.124        0.000                      0                 4405  
clk_5MHz_clk_wiz_0_1    clk_100MHz_clk_wiz_0          3.936        0.000                      0                   27        0.505        0.000                      0                   27  
clk_5MHz_clk_wiz_0      clk_100MHz_clk_wiz_0          3.932        0.000                      0                   27        0.501        0.000                      0                   27  
clk_24MHz_clk_wiz_0_1   clk_24MHz_clk_wiz_0          39.162        0.000                      0                   10        0.155        0.000                      0                   10  
clk_25MHz_clk_wiz_0_1   clk_25MHz_clk_wiz_0          21.656        0.000                      0                 1134        0.082        0.000                      0                 1134  
clk_100MHz_clk_wiz_0_1  clk_5MHz_clk_wiz_0            4.253        0.000                      0                    3        0.233        0.000                      0                    3  
clk_5MHz_clk_wiz_0_1    clk_5MHz_clk_wiz_0          179.146        0.000                      0                  799        0.068        0.000                      0                  799  
clk_100MHz_clk_wiz_0    clk_5MHz_clk_wiz_0            4.253        0.000                      0                    3        0.233        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :          110  Failing Endpoints,  Worst Slack       -7.282ns,  Total Violation     -119.642ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.282ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.816ns  (logic 9.472ns (56.329%)  route 7.344ns (43.671%))
  Logic Levels:           30  (CARRY4=22 LUT2=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 8.419 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.796    11.496    disp/rgb[3]_2[0]
    SLICE_X45Y47         LUT2 (Prop_lut2_I1_O)        0.329    11.825 r  disp/line_reg_0_63_0_2_i_49/O
                         net (fo=1, routed)           0.000    11.825    disp/line_reg_0_63_0_2_i_49_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.375 r  disp/line_reg_0_63_0_2_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.375    disp/line_reg_0_63_0_2_i_31_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  disp/line_reg_0_63_0_2_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.489    disp/line_reg_0_63_0_2_i_19_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.646 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.663    13.310    disp/rgb[3]_5[0]
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.329    13.639 r  disp/line_reg_0_63_0_2_i_45/O
                         net (fo=1, routed)           0.000    13.639    disp/line_reg_0_63_0_2_i_45_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.189 r  disp/line_reg_0_63_0_2_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.189    disp/line_reg_0_63_0_2_i_26_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.303 r  disp/line_reg_0_63_0_2_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.303    disp/line_reg_0_63_0_2_i_17_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.574 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.436    15.010    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.373    15.383 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=2, routed)           0.485    15.868    disp/line_reg_64_127_0_2/DIA
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.492     8.419    disp/line_reg_64_127_0_2/WCLK
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.577     8.995    
                         clock uncertainty           -0.082     8.913    
    SLICE_X46Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.586    disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                         -15.868    
  -------------------------------------------------------------------
                         slack                                 -7.282    

Slack (VIOLATED) :        -7.268ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.676ns  (logic 9.472ns (56.801%)  route 7.204ns (43.199%))
  Logic Levels:           30  (CARRY4=22 LUT2=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.796    11.496    disp/rgb[3]_2[0]
    SLICE_X45Y47         LUT2 (Prop_lut2_I1_O)        0.329    11.825 r  disp/line_reg_0_63_0_2_i_49/O
                         net (fo=1, routed)           0.000    11.825    disp/line_reg_0_63_0_2_i_49_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.375 r  disp/line_reg_0_63_0_2_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.375    disp/line_reg_0_63_0_2_i_31_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  disp/line_reg_0_63_0_2_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.489    disp/line_reg_0_63_0_2_i_19_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.646 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.663    13.310    disp/rgb[3]_5[0]
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.329    13.639 r  disp/line_reg_0_63_0_2_i_45/O
                         net (fo=1, routed)           0.000    13.639    disp/line_reg_0_63_0_2_i_45_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.189 r  disp/line_reg_0_63_0_2_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.189    disp/line_reg_0_63_0_2_i_26_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.303 r  disp/line_reg_0_63_0_2_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.303    disp/line_reg_0_63_0_2_i_17_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.574 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.436    15.010    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.373    15.383 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=2, routed)           0.345    15.728    disp/line_reg_0_63_0_2/DIA
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.482     8.408    disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.462     8.870    
                         clock uncertainty           -0.082     8.788    
    SLICE_X46Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.461    disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                         -15.728    
  -------------------------------------------------------------------
                         slack                                 -7.268    

Slack (VIOLATED) :        -5.488ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.888ns  (logic 8.164ns (54.837%)  route 6.724ns (45.163%))
  Logic Levels:           26  (CARRY4=19 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.796    11.496    disp/rgb[3]_2[0]
    SLICE_X45Y47         LUT2 (Prop_lut2_I1_O)        0.329    11.825 r  disp/line_reg_0_63_0_2_i_49/O
                         net (fo=1, routed)           0.000    11.825    disp/line_reg_0_63_0_2_i_49_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.375 r  disp/line_reg_0_63_0_2_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.375    disp/line_reg_0_63_0_2_i_31_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  disp/line_reg_0_63_0_2_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.489    disp/line_reg_0_63_0_2_i_19_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.646 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.336    12.982    disp/rgb[3]_5[0]
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.329    13.311 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=2, routed)           0.629    13.940    disp/line_reg_0_63_0_2/DIB
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.482     8.408    disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.462     8.870    
                         clock uncertainty           -0.082     8.788    
    SLICE_X46Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.453    disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                         -13.940    
  -------------------------------------------------------------------
                         slack                                 -5.488    

Slack (VIOLATED) :        -5.361ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.886ns  (logic 8.164ns (54.842%)  route 6.722ns (45.158%))
  Logic Levels:           26  (CARRY4=19 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 8.419 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.796    11.496    disp/rgb[3]_2[0]
    SLICE_X45Y47         LUT2 (Prop_lut2_I1_O)        0.329    11.825 r  disp/line_reg_0_63_0_2_i_49/O
                         net (fo=1, routed)           0.000    11.825    disp/line_reg_0_63_0_2_i_49_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.375 r  disp/line_reg_0_63_0_2_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.375    disp/line_reg_0_63_0_2_i_31_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  disp/line_reg_0_63_0_2_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.489    disp/line_reg_0_63_0_2_i_19_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.646 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.336    12.982    disp/rgb[3]_5[0]
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.329    13.311 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=2, routed)           0.628    13.939    disp/line_reg_64_127_0_2/DIB
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.492     8.419    disp/line_reg_64_127_0_2/WCLK
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.577     8.995    
                         clock uncertainty           -0.082     8.913    
    SLICE_X46Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.578    disp/line_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                         -13.939    
  -------------------------------------------------------------------
                         slack                                 -5.361    

Slack (VIOLATED) :        -3.635ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.165ns  (logic 7.014ns (53.278%)  route 6.151ns (46.722%))
  Logic Levels:           22  (CARRY4=16 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 8.419 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.522    11.222    disp/rgb[3]_2[0]
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.329    11.551 r  disp/line_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.667    12.217    disp/line_reg_64_127_0_2/DIC
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.492     8.419    disp/line_reg_64_127_0_2/WCLK
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMC/CLK
                         clock pessimism              0.577     8.995    
                         clock uncertainty           -0.082     8.913    
    SLICE_X46Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     8.582    disp/line_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                 -3.635    

Slack (VIOLATED) :        -3.448ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.852ns  (logic 7.014ns (54.576%)  route 5.838ns (45.424%))
  Logic Levels:           22  (CARRY4=16 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.522    11.222    disp/rgb[3]_2[0]
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.329    11.551 r  disp/line_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.353    11.904    disp/line_reg_0_63_0_2/DIC
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.482     8.408    disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMC/CLK
                         clock pessimism              0.462     8.870    
                         clock uncertainty           -0.082     8.788    
    SLICE_X46Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     8.457    disp/line_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                 -3.448    

Slack (VIOLATED) :        -2.039ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 7.676ns (63.956%)  route 4.326ns (36.044%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.655    -0.957    disp/clk_100MHz
    SLICE_X34Y56         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  disp/row_count_reg[3]/Q
                         net (fo=17, routed)          0.731     0.252    disp/row_count_reg_n_0_[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.301     0.553 f  disp/laddr1_i_15/O
                         net (fo=9, routed)           0.633     1.186    disp/laddr1_i_15_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.310 f  disp/laddr1_i_16/O
                         net (fo=10, routed)          0.772     2.082    disp/laddr1_i_16_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124     2.206 r  disp/laddr1_i_8/O
                         net (fo=1, routed)           0.568     2.774    disp/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.844 r  disp/laddr1/P[0]
                         net (fo=4, routed)           1.169     9.013    disp/laddr1_n_105
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.148     9.161 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.454     9.614    disp/raddr[3]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.328     9.942 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     9.942    disp/raddr[3]_i_7_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.475 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.475    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.592 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.592    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.709 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.709    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.826 r  disp/raddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.826    disp/raddr_reg[15]_i_1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.045 r  disp/raddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.045    disp/raddr_reg[16]_i_1_n_7
    SLICE_X36Y63         FDRE                                         r  disp/raddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.477     8.403    disp/clk_100MHz
    SLICE_X36Y63         FDRE                                         r  disp/raddr_reg[16]/C
                         clock pessimism              0.576     8.979    
                         clock uncertainty           -0.082     8.897    
    SLICE_X36Y63         FDRE (Setup_fdre_C_D)        0.109     9.006    disp/raddr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                 -2.039    

Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.989ns  (logic 7.663ns (63.917%)  route 4.326ns (36.083%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.655    -0.957    disp/clk_100MHz
    SLICE_X34Y56         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  disp/row_count_reg[3]/Q
                         net (fo=17, routed)          0.731     0.252    disp/row_count_reg_n_0_[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.301     0.553 f  disp/laddr1_i_15/O
                         net (fo=9, routed)           0.633     1.186    disp/laddr1_i_15_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.310 f  disp/laddr1_i_16/O
                         net (fo=10, routed)          0.772     2.082    disp/laddr1_i_16_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124     2.206 r  disp/laddr1_i_8/O
                         net (fo=1, routed)           0.568     2.774    disp/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.844 r  disp/laddr1/P[0]
                         net (fo=4, routed)           1.169     9.013    disp/laddr1_n_105
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.148     9.161 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.454     9.614    disp/raddr[3]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.328     9.942 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     9.942    disp/raddr[3]_i_7_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.475 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.475    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.592 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.592    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.709 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.709    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.032 r  disp/raddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.032    disp/raddr_reg[15]_i_1_n_6
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.478     8.404    disp/clk_100MHz
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[13]/C
                         clock pessimism              0.576     8.980    
                         clock uncertainty           -0.082     8.898    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.109     9.007    disp/raddr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                 -2.025    

Slack (VIOLATED) :        -2.017ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.981ns  (logic 7.655ns (63.893%)  route 4.326ns (36.107%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.655    -0.957    disp/clk_100MHz
    SLICE_X34Y56         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  disp/row_count_reg[3]/Q
                         net (fo=17, routed)          0.731     0.252    disp/row_count_reg_n_0_[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.301     0.553 f  disp/laddr1_i_15/O
                         net (fo=9, routed)           0.633     1.186    disp/laddr1_i_15_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.310 f  disp/laddr1_i_16/O
                         net (fo=10, routed)          0.772     2.082    disp/laddr1_i_16_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124     2.206 r  disp/laddr1_i_8/O
                         net (fo=1, routed)           0.568     2.774    disp/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.844 r  disp/laddr1/P[0]
                         net (fo=4, routed)           1.169     9.013    disp/laddr1_n_105
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.148     9.161 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.454     9.614    disp/raddr[3]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.328     9.942 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     9.942    disp/raddr[3]_i_7_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.475 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.475    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.592 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.592    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.709 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.709    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.024 r  disp/raddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.024    disp/raddr_reg[15]_i_1_n_4
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.478     8.404    disp/clk_100MHz
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[15]/C
                         clock pessimism              0.576     8.980    
                         clock uncertainty           -0.082     8.898    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.109     9.007    disp/raddr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                 -2.017    

Slack (VIOLATED) :        -1.941ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.905ns  (logic 7.579ns (63.662%)  route 4.326ns (36.338%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.655    -0.957    disp/clk_100MHz
    SLICE_X34Y56         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  disp/row_count_reg[3]/Q
                         net (fo=17, routed)          0.731     0.252    disp/row_count_reg_n_0_[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.301     0.553 f  disp/laddr1_i_15/O
                         net (fo=9, routed)           0.633     1.186    disp/laddr1_i_15_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.310 f  disp/laddr1_i_16/O
                         net (fo=10, routed)          0.772     2.082    disp/laddr1_i_16_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124     2.206 r  disp/laddr1_i_8/O
                         net (fo=1, routed)           0.568     2.774    disp/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.844 r  disp/laddr1/P[0]
                         net (fo=4, routed)           1.169     9.013    disp/laddr1_n_105
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.148     9.161 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.454     9.614    disp/raddr[3]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.328     9.942 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     9.942    disp/raddr[3]_i_7_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.475 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.475    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.592 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.592    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.709 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.709    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.948 r  disp/raddr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.948    disp/raddr_reg[15]_i_1_n_5
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.478     8.404    disp/clk_100MHz
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[14]/C
                         clock pessimism              0.576     8.980    
                         clock uncertainty           -0.082     8.898    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.109     9.007    disp/raddr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                 -1.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.718%)  route 0.137ns (49.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.639    -0.539    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=16, routed)          0.137    -0.261    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X48Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.912    -0.773    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.234    -0.539    
    SLICE_X48Y105        FDRE (Hold_fdre_C_D)         0.070    -0.469    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/col_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.439%)  route 0.183ns (49.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X41Y58         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/col_count_reg[5]/Q
                         net (fo=55, routed)          0.183    -0.298    disp/p_1_in[3]
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.045    -0.253 r  disp/col_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    disp/col_count[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  disp/col_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X38Y59         FDRE                                         r  disp/col_count_reg[7]/C
                         clock pessimism              0.272    -0.588    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.121    -0.467    disp/col_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 disp/result_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.467%)  route 0.312ns (65.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X38Y57         FDRE                                         r  disp/result_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  disp/result_addr_reg[1]/Q
                         net (fo=75, routed)          0.312    -0.146    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.868    -0.816    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.361    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 disp/result_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.012%)  route 0.318ns (65.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X38Y57         FDRE                                         r  disp/result_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  disp/result_addr_reg[0]/Q
                         net (fo=75, routed)          0.318    -0.139    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.868    -0.816    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.361    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs3_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs3_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs3_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs3_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMC/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs3_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs3_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y20     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y23     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y11     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y21     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y10     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y50     disp/line_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y50     disp/line_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y50     disp/line_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y50     disp/line_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y50     disp/line_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y50     disp/line_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y50     disp/line_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y50     disp/line_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y54     disp/SAD_diffs0_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y54     disp/SAD_diffs0_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y45     disp/line_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y45     disp/line_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y45     disp/line_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y45     disp/line_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y46     disp/line_reg_0_63_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y46     disp/line_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y46     disp/line_reg_0_63_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y46     disp/line_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y49     disp/line_reg_64_127_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y49     disp/line_reg_64_127_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0_1
  To Clock:  clk_24MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.165ns  (required time - arrival time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.580ns (24.886%)  route 1.751ns (75.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  init_count_reg[2]/Q
                         net (fo=5, routed)           1.145     0.854    init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.124     0.978 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.606     1.584    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)       -0.067    40.749    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.749    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                 39.165    

Slack (MET) :             39.538ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.774ns (43.060%)  route 1.024ns (56.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.418     1.051    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.104    40.794    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.589    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.589    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 39.538    

Slack (MET) :             39.635ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.774ns (44.013%)  route 0.985ns (55.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.012    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 39.635    

Slack (MET) :             39.635ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.774ns (44.013%)  route 0.985ns (55.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.012    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 39.635    

Slack (MET) :             39.635ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.774ns (44.013%)  route 0.985ns (55.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.012    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 39.635    

Slack (MET) :             39.635ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.774ns (44.013%)  route 0.985ns (55.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.012    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 39.635    

Slack (MET) :             40.007ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.767ns (45.846%)  route 0.906ns (54.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.906     0.637    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.289     0.926 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.926    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.934    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.934    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 40.007    

Slack (MET) :             40.310ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.642ns (48.225%)  route 0.689ns (51.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.689     0.461    init_count_reg__0[0]
    SLICE_X112Y61        LUT4 (Prop_lut4_I1_O)        0.124     0.585 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.585    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.079    40.895    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                 40.310    

Slack (MET) :             40.449ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.765ns (62.145%)  route 0.466ns (37.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.466     0.197    init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.287     0.484 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.484    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.934    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.934    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 40.449    

Slack (MET) :             40.453ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.642ns (54.116%)  route 0.544ns (45.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.544     0.316    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.440 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.440    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.077    40.893    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.893    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                 40.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.149 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.147 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.423    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.185ns (42.685%)  route 0.248ns (57.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.248    -0.153    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I0_O)        0.044    -0.109 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.109    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.399    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.246ns (58.980%)  route 0.171ns (41.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.171    -0.223    init_count_reg__0[1]
    SLICE_X112Y61        LUT4 (Prop_lut4_I0_O)        0.098    -0.125 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.422    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.233%)  route 0.384ns (64.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.198     0.051    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.070    -0.460    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.804%)  route 0.333ns (64.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.217    -0.184    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.139 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.023    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.546    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.804%)  route 0.333ns (64.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.217    -0.184    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.139 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.023    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.546    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.804%)  route 0.333ns (64.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.217    -0.184    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.139 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.023    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.546    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.804%)  route 0.333ns (64.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.217    -0.184    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.139 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.023    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.546    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.246ns (44.882%)  route 0.302ns (55.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  init_count_reg[1]/Q
                         net (fo=5, routed)           0.155    -0.239    init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.098    -0.141 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.147     0.006    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.569    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.574    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    clkgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X113Y61    init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_25MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.658ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.861ns  (logic 6.517ns (36.487%)  route 11.344ns (63.513%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.462    15.597    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X24Y13         LUT6 (Prop_lut6_I1_O)        0.124    15.721 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           1.191    16.912    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/enb_array[58]
    RAMB36_X0Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.614    38.540    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.117    
                         clock uncertainty           -0.104    39.013    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.570    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.570    
                         arrival time                         -16.912    
  -------------------------------------------------------------------
                         slack                                 21.658    

Slack (MET) :             21.834ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.683ns  (logic 6.517ns (36.854%)  route 11.166ns (63.146%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.473    15.608    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.732 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           1.002    16.734    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/enb_array[56]
    RAMB36_X0Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.612    38.538    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.115    
                         clock uncertainty           -0.104    39.011    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.568    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                         -16.734    
  -------------------------------------------------------------------
                         slack                                 21.834    

Slack (MET) :             22.449ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.054ns  (logic 6.517ns (38.215%)  route 10.537ns (61.785%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.859    14.994    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y27         LUT6 (Prop_lut6_I1_O)        0.124    15.118 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           0.986    16.104    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/enb_array[57]
    RAMB36_X0Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.597    38.523    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.100    
                         clock uncertainty           -0.104    38.996    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.553    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                         -16.104    
  -------------------------------------------------------------------
                         slack                                 22.449    

Slack (MET) :             22.466ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.041ns  (logic 6.517ns (38.243%)  route 10.524ns (61.757%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 38.527 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.248    15.383    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y22         LUT6 (Prop_lut6_I2_O)        0.124    15.507 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63/O
                         net (fo=1, routed)           0.585    16.091    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/enb_array[48]
    RAMB36_X1Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.601    38.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.104    
                         clock uncertainty           -0.104    39.000    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.557    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.557    
                         arrival time                         -16.091    
  -------------------------------------------------------------------
                         slack                                 22.466    

Slack (MET) :             22.538ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.968ns  (logic 6.517ns (38.407%)  route 10.451ns (61.593%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 38.527 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.175    15.310    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.434 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28/O
                         net (fo=1, routed)           0.585    16.019    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/enb_array[24]
    RAMB36_X1Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.601    38.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.104    
                         clock uncertainty           -0.104    39.000    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.557    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.557    
                         arrival time                         -16.019    
  -------------------------------------------------------------------
                         slack                                 22.538    

Slack (MET) :             22.610ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.853ns  (logic 6.517ns (38.669%)  route 10.336ns (61.331%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     7.462 f  addrb0/P[17]
                         net (fo=54, routed)          2.324     9.786    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.910 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.286    15.197    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb_16__s_net_1
    SLICE_X106Y41        LUT6 (Prop_lut6_I0_O)        0.124    15.321 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.583    15.904    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb_array[14]
    RAMB36_X5Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.104    38.956    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -15.904    
  -------------------------------------------------------------------
                         slack                                 22.610    

Slack (MET) :             22.620ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.845ns  (logic 6.393ns (37.951%)  route 10.452ns (62.049%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.462 f  addrb0/P[13]
                         net (fo=61, routed)          7.869    15.331    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y7         LUT6 (Prop_lut6_I2_O)        0.124    15.455 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           0.441    15.896    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/enb_array[4]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.104    38.958    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.515    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                         -15.896    
  -------------------------------------------------------------------
                         slack                                 22.620    

Slack (MET) :             22.998ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.464ns  (logic 6.393ns (38.830%)  route 10.071ns (61.170%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.462 r  addrb0/P[13]
                         net (fo=61, routed)          7.239    14.701    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124    14.825 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47/O
                         net (fo=1, routed)           0.689    15.515    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/enb_array[66]
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.657    38.583    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.104    38.955    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.512    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.512    
                         arrival time                         -15.515    
  -------------------------------------------------------------------
                         slack                                 22.998    

Slack (MET) :             23.115ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.344ns  (logic 6.393ns (39.116%)  route 9.951ns (60.884%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.462 f  addrb0/P[13]
                         net (fo=61, routed)          7.367    14.829    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y17        LUT6 (Prop_lut6_I2_O)        0.124    14.953 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.441    15.394    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb_array[12]
    RAMB36_X5Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.104    38.952    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.509    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                         -15.394    
  -------------------------------------------------------------------
                         slack                                 23.115    

Slack (MET) :             23.173ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.290ns  (logic 6.393ns (39.245%)  route 9.897ns (60.755%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.462 f  addrb0/P[13]
                         net (fo=61, routed)          7.313    14.775    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y12        LUT6 (Prop_lut6_I2_O)        0.124    14.899 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8/O
                         net (fo=1, routed)           0.441    15.340    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[1]
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.104    38.956    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -15.340    
  -------------------------------------------------------------------
                         slack                                 23.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.200%)  route 0.085ns (28.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.557    -0.622    vga/CLK
    SLICE_X42Y37         FDRE                                         r  vga/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  vga/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.085    -0.373    vga/hcount[3]
    SLICE_X43Y37         LUT5 (Prop_lut5_I3_O)        0.045    -0.328 r  vga/addrb0_i_8/O
                         net (fo=2, routed)           0.000    -0.328    vga/D[4]
    SLICE_X43Y37         FDRE                                         r  vga/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X43Y37         FDRE                                         r  vga/hcounter_reg[4]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092    -0.517    vga/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.342    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X56Y43         FDRE (Hold_fdre_C_D)         0.066    -0.532    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.796%)  route 0.141ns (43.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.557    -0.622    vga/CLK
    SLICE_X41Y37         FDRE                                         r  vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.141    -0.339    vga/hcount[0]
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.045    -0.294 r  vga/addrb0_i_9/O
                         net (fo=2, routed)           0.000    -0.294    vga/D[3]
    SLICE_X42Y37         FDRE                                         r  vga/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X42Y37         FDRE                                         r  vga/hcounter_reg[3]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121    -0.486    vga/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.125    -0.332    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X56Y43         FDRE (Hold_fdre_C_D)         0.070    -0.528    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.570    -0.609    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.328    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X55Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.836    -0.849    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X55Y28         FDRE (Hold_fdre_C_D)         0.066    -0.530    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.082%)  route 0.151ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.570    -0.609    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=7, routed)           0.151    -0.294    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X55Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.836    -0.849    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X55Y28         FDRE (Hold_fdre_C_D)         0.070    -0.526    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.213ns (60.212%)  route 0.141ns (39.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.558    -0.621    vga/CLK
    SLICE_X42Y38         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  vga/vcounter_reg[6]/Q
                         net (fo=16, routed)          0.141    -0.316    vga/vcount[6]
    SLICE_X43Y38         LUT5 (Prop_lut5_I2_O)        0.049    -0.267 r  vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    vga/plusOp[9]
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.825    -0.860    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
                         clock pessimism              0.252    -0.608    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.107    -0.501    vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.356%)  route 0.122ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.573    -0.606    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=7, routed)           0.122    -0.320    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X54Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.839    -0.846    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.052    -0.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.558    -0.621    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          0.102    -0.391    vga/vcount[9]
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.098    -0.293 r  vga/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.293    vga/plusOp[10]
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.825    -0.860    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[10]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.092    -0.529    vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.251%)  route 0.151ns (44.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.558    -0.621    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          0.151    -0.329    vga/vcount[7]
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.045    -0.284 r  vga/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    vga/plusOp[7]
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.825    -0.860    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[7]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.092    -0.529    vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y11     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y1      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y10     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y2      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y37     vga/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y33     vga/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y33     vga/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y37     vga/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y37     vga/hcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y37     vga/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y37     vga/hcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y37     vga/hcounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y37     vga/hcounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y37     vga/hcounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y37     vga/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y37     vga/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y33     vga/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y33     vga/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y33     vga/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y37     vga/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y37     vga/hcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y37     vga/hcounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y37     vga/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y37     vga/hcounter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      179.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             179.150ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.461ns  (logic 7.739ns (37.823%)  route 12.722ns (62.177%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.656 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.801     8.457    camctl/lwrite0_n_90
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.150     8.607 f  camctl/left_i_2/O
                         net (fo=54, routed)          9.813    18.420    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y138       LUT6 (Prop_lut6_I1_O)        0.348    18.768 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.726    19.494    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.138   199.087    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.644    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.644    
                         arrival time                         -19.494    
  -------------------------------------------------------------------
                         slack                                179.150    

Slack (MET) :             179.332ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.278ns  (logic 7.489ns (36.932%)  route 12.789ns (63.068%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  camctl/left_i_5/O
                         net (fo=54, routed)         10.166    18.745    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[12]
    SLICE_X106Y137       LUT6 (Prop_lut6_I3_O)        0.124    18.869 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.441    19.310    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.138   199.085    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.642    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.642    
                         arrival time                         -19.310    
  -------------------------------------------------------------------
                         slack                                179.332    

Slack (MET) :             180.039ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.567ns  (logic 7.489ns (38.274%)  route 12.078ns (61.726%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 f  camctl/left_i_5/O
                         net (fo=54, routed)          9.455    18.034    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y132       LUT6 (Prop_lut6_I0_O)        0.124    18.158 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    18.599    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.138   199.081    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -18.599    
  -------------------------------------------------------------------
                         slack                                180.039    

Slack (MET) :             180.247ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.354ns  (logic 7.489ns (38.695%)  route 11.865ns (61.305%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  camctl/left_i_5/O
                         net (fo=54, routed)          9.242    17.821    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y127       LUT6 (Prop_lut6_I3_O)        0.124    17.945 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.441    18.386    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.138   199.076    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.633    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.633    
                         arrival time                         -18.386    
  -------------------------------------------------------------------
                         slack                                180.247    

Slack (MET) :             180.497ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.098ns  (logic 7.489ns (39.214%)  route 11.609ns (60.786%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 f  camctl/left_i_5/O
                         net (fo=54, routed)          8.986    17.565    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.124    17.689 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.441    18.130    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.138   199.070    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.627    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.627    
                         arrival time                         -18.130    
  -------------------------------------------------------------------
                         slack                                180.497    

Slack (MET) :             180.743ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.858ns  (logic 7.489ns (39.713%)  route 11.369ns (60.287%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 f  camctl/left_i_5/O
                         net (fo=54, routed)          8.746    17.325    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y117       LUT6 (Prop_lut6_I0_O)        0.124    17.449 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__23/O
                         net (fo=1, routed)           0.441    17.890    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.138   199.076    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.633    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.633    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                180.743    

Slack (MET) :             181.102ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.505ns  (logic 7.489ns (40.470%)  route 11.016ns (59.530%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  camctl/left_i_5/O
                         net (fo=54, routed)          8.393    16.972    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124    17.096 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__14/O
                         net (fo=1, routed)           0.441    17.537    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.817   198.744    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.138   199.082    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.639    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.639    
                         arrival time                         -17.537    
  -------------------------------------------------------------------
                         slack                                181.102    

Slack (MET) :             181.414ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.195ns  (logic 7.489ns (41.159%)  route 10.706ns (58.841%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  camctl/left_i_5/O
                         net (fo=54, routed)          8.084    16.662    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y107       LUT6 (Prop_lut6_I3_O)        0.124    16.786 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__8/O
                         net (fo=1, routed)           0.441    17.228    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.138   199.085    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.642    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.642    
                         arrival time                         -17.228    
  -------------------------------------------------------------------
                         slack                                181.414    

Slack (MET) :             181.636ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.976ns  (logic 7.489ns (41.662%)  route 10.487ns (58.338%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 f  camctl/left_i_5/O
                         net (fo=54, routed)          7.864    16.443    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y102       LUT6 (Prop_lut6_I0_O)        0.124    16.567 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    17.008    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.138   199.087    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.644    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.644    
                         arrival time                         -17.008    
  -------------------------------------------------------------------
                         slack                                181.636    

Slack (MET) :             181.772ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.660ns  (logic 7.489ns (42.407%)  route 10.171ns (57.593%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.656 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.891     8.547    camctl/lwrite0_n_89
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.671 f  camctl/left_i_1/O
                         net (fo=54, routed)          7.446    16.117    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y83        LUT6 (Prop_lut6_I1_O)        0.124    16.241 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.451    16.692    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.138   198.907    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.464    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.464    
                         arrival time                         -16.692    
  -------------------------------------------------------------------
                         slack                                181.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.458 f  camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.105    -0.352    camctl/fifo_oe_reg_0[0]
    SLICE_X37Y58         LUT2 (Prop_lut2_I1_O)        0.045    -0.307 r  camctl/trigger_i_2/O
                         net (fo=1, routed)           0.000    -0.307    camctl/trigger_i_2_n_0
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.251    -0.609    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.091    -0.518    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X35Y80         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.306    camctl/num_lines_reg_n_0_[0]
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.042    -0.264 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    camctl/num_lines[0]_i_1_n_0
    SLICE_X35Y80         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    camctl/clk_5MHz
    SLICE_X35Y80         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.105    -0.522    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.177%)  route 0.199ns (48.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.546    -0.633    camctl/clk_5MHz
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.469 f  camctl/state_reg[1]/Q
                         net (fo=14, routed)          0.199    -0.269    camctl/fifo_oe_reg_0[1]
    SLICE_X36Y74         LUT6 (Prop_lut6_I3_O)        0.045    -0.224 r  camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.224    camctl/fifo_rrst_i_1_n_0
    SLICE_X36Y74         FDRE                                         r  camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X36Y74         FDRE                                         r  camctl/fifo_rrst_reg/C
                         clock pessimism              0.272    -0.603    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.121    -0.482    camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X37Y79         FDRE                                         r  camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.170    -0.319    camctl/wen_r_reg_n_0
    SLICE_X37Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.274 r  camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.274    camctl/wen_r_i_1_n_0
    SLICE_X37Y79         FDRE                                         r  camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X37Y79         FDRE                                         r  camctl/wen_r_reg/C
                         clock pessimism              0.240    -0.630    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.091    -0.539    camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.177    -0.279    camctl/buffer_ready
    SLICE_X34Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.234    camctl/buffer_ready_i_1_n_0
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.826    -0.859    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
                         clock pessimism              0.239    -0.620    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.120    -0.500    camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 camctl/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X36Y79         FDRE                                         r  camctl/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  camctl/wen_l_reg/Q
                         net (fo=28, routed)          0.177    -0.288    camctl/wen_l
    SLICE_X36Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.243 r  camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.243    camctl/wen_l_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X36Y79         FDRE                                         r  camctl/wen_l_reg/C
                         clock pessimism              0.240    -0.630    
    SLICE_X36Y79         FDRE (Hold_fdre_C_D)         0.120    -0.510    camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.192    -0.296    camctl/pixel[4]
    SLICE_X37Y80         LUT5 (Prop_lut5_I4_O)        0.042    -0.254 r  camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    camctl/pixel[4]_i_1_n_0
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[4]/C
                         clock pessimism              0.240    -0.629    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.105    -0.524    camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.181    -0.305    camctl/pixel[3]
    SLICE_X37Y82         LUT4 (Prop_lut4_I3_O)        0.045    -0.260 r  camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    camctl/pixel[3]_i_1_n_0
    SLICE_X37Y82         FDRE                                         r  camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/pixel_reg[3]/C
                         clock pessimism              0.240    -0.627    
    SLICE_X37Y82         FDRE (Hold_fdre_C_D)         0.091    -0.536    camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.901%)  route 0.194ns (51.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.194    -0.291    camctl/pixel[3]
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    camctl/pixel[5]_i_1_n_0
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[5]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.092    -0.523    camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    camctl/clk_5MHz
    SLICE_X34Y82         FDRE                                         r  camctl/num_lines_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  camctl/num_lines_reg[11]/Q
                         net (fo=5, routed)           0.138    -0.323    camctl/num_lines_reg_n_0_[11]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.213 r  camctl/num_lines0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.213    camctl/num_lines0[11]
    SLICE_X34Y82         FDRE                                         r  camctl/num_lines_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    camctl/clk_5MHz
    SLICE_X34Y82         FDRE                                         r  camctl/num_lines_reg[11]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.134    -0.491    camctl/num_lines_reg[11]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y20     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y23     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y21     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y16     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y22     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y17     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y16     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y16     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y17     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y17     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y82     camctl/num_lines_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y82     camctl/num_lines_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y82     camctl/num_lines_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y82     camctl/num_lines_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y81     camctl/pixel_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y59     camctl/buffer_ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y59     camctl/buffer_ready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y74     camctl/fifo_oe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y74     camctl/fifo_oe_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y74     camctl/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y59     camctl/buffer_ready_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y59     camctl/buffer_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y74     camctl/fifo_oe_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y74     camctl/fifo_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y74     camctl/fifo_rrst_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y74     camctl/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y76     camctl/image_sel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y76     camctl/image_sel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y80     camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y82     camctl/num_lines_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0

Setup :          110  Failing Endpoints,  Worst Slack       -7.283ns,  Total Violation     -119.759ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.283ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.816ns  (logic 9.472ns (56.329%)  route 7.344ns (43.671%))
  Logic Levels:           30  (CARRY4=22 LUT2=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 8.419 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.796    11.496    disp/rgb[3]_2[0]
    SLICE_X45Y47         LUT2 (Prop_lut2_I1_O)        0.329    11.825 r  disp/line_reg_0_63_0_2_i_49/O
                         net (fo=1, routed)           0.000    11.825    disp/line_reg_0_63_0_2_i_49_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.375 r  disp/line_reg_0_63_0_2_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.375    disp/line_reg_0_63_0_2_i_31_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  disp/line_reg_0_63_0_2_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.489    disp/line_reg_0_63_0_2_i_19_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.646 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.663    13.310    disp/rgb[3]_5[0]
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.329    13.639 r  disp/line_reg_0_63_0_2_i_45/O
                         net (fo=1, routed)           0.000    13.639    disp/line_reg_0_63_0_2_i_45_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.189 r  disp/line_reg_0_63_0_2_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.189    disp/line_reg_0_63_0_2_i_26_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.303 r  disp/line_reg_0_63_0_2_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.303    disp/line_reg_0_63_0_2_i_17_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.574 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.436    15.010    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.373    15.383 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=2, routed)           0.485    15.868    disp/line_reg_64_127_0_2/DIA
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.492     8.419    disp/line_reg_64_127_0_2/WCLK
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.577     8.995    
                         clock uncertainty           -0.084     8.912    
    SLICE_X46Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.585    disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.585    
                         arrival time                         -15.868    
  -------------------------------------------------------------------
                         slack                                 -7.283    

Slack (VIOLATED) :        -7.269ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.676ns  (logic 9.472ns (56.801%)  route 7.204ns (43.199%))
  Logic Levels:           30  (CARRY4=22 LUT2=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.796    11.496    disp/rgb[3]_2[0]
    SLICE_X45Y47         LUT2 (Prop_lut2_I1_O)        0.329    11.825 r  disp/line_reg_0_63_0_2_i_49/O
                         net (fo=1, routed)           0.000    11.825    disp/line_reg_0_63_0_2_i_49_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.375 r  disp/line_reg_0_63_0_2_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.375    disp/line_reg_0_63_0_2_i_31_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  disp/line_reg_0_63_0_2_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.489    disp/line_reg_0_63_0_2_i_19_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.646 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.663    13.310    disp/rgb[3]_5[0]
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.329    13.639 r  disp/line_reg_0_63_0_2_i_45/O
                         net (fo=1, routed)           0.000    13.639    disp/line_reg_0_63_0_2_i_45_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.189 r  disp/line_reg_0_63_0_2_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.189    disp/line_reg_0_63_0_2_i_26_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.303 r  disp/line_reg_0_63_0_2_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.303    disp/line_reg_0_63_0_2_i_17_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.574 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.436    15.010    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.373    15.383 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=2, routed)           0.345    15.728    disp/line_reg_0_63_0_2/DIA
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.482     8.408    disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.462     8.870    
                         clock uncertainty           -0.084     8.787    
    SLICE_X46Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.460    disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                         -15.728    
  -------------------------------------------------------------------
                         slack                                 -7.269    

Slack (VIOLATED) :        -5.489ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.888ns  (logic 8.164ns (54.837%)  route 6.724ns (45.163%))
  Logic Levels:           26  (CARRY4=19 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.796    11.496    disp/rgb[3]_2[0]
    SLICE_X45Y47         LUT2 (Prop_lut2_I1_O)        0.329    11.825 r  disp/line_reg_0_63_0_2_i_49/O
                         net (fo=1, routed)           0.000    11.825    disp/line_reg_0_63_0_2_i_49_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.375 r  disp/line_reg_0_63_0_2_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.375    disp/line_reg_0_63_0_2_i_31_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  disp/line_reg_0_63_0_2_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.489    disp/line_reg_0_63_0_2_i_19_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.646 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.336    12.982    disp/rgb[3]_5[0]
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.329    13.311 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=2, routed)           0.629    13.940    disp/line_reg_0_63_0_2/DIB
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.482     8.408    disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.462     8.870    
                         clock uncertainty           -0.084     8.787    
    SLICE_X46Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.452    disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                         -13.940    
  -------------------------------------------------------------------
                         slack                                 -5.489    

Slack (VIOLATED) :        -5.362ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.886ns  (logic 8.164ns (54.842%)  route 6.722ns (45.158%))
  Logic Levels:           26  (CARRY4=19 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 8.419 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.796    11.496    disp/rgb[3]_2[0]
    SLICE_X45Y47         LUT2 (Prop_lut2_I1_O)        0.329    11.825 r  disp/line_reg_0_63_0_2_i_49/O
                         net (fo=1, routed)           0.000    11.825    disp/line_reg_0_63_0_2_i_49_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.375 r  disp/line_reg_0_63_0_2_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.375    disp/line_reg_0_63_0_2_i_31_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  disp/line_reg_0_63_0_2_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.489    disp/line_reg_0_63_0_2_i_19_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.646 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.336    12.982    disp/rgb[3]_5[0]
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.329    13.311 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=2, routed)           0.628    13.939    disp/line_reg_64_127_0_2/DIB
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.492     8.419    disp/line_reg_64_127_0_2/WCLK
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.577     8.995    
                         clock uncertainty           -0.084     8.912    
    SLICE_X46Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.577    disp/line_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                         -13.939    
  -------------------------------------------------------------------
                         slack                                 -5.362    

Slack (VIOLATED) :        -3.637ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.165ns  (logic 7.014ns (53.278%)  route 6.151ns (46.722%))
  Logic Levels:           22  (CARRY4=16 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 8.419 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.522    11.222    disp/rgb[3]_2[0]
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.329    11.551 r  disp/line_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.667    12.217    disp/line_reg_64_127_0_2/DIC
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.492     8.419    disp/line_reg_64_127_0_2/WCLK
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMC/CLK
                         clock pessimism              0.577     8.995    
                         clock uncertainty           -0.084     8.912    
    SLICE_X46Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     8.581    disp/line_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                 -3.637    

Slack (VIOLATED) :        -3.449ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.852ns  (logic 7.014ns (54.576%)  route 5.838ns (45.424%))
  Logic Levels:           22  (CARRY4=16 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.522    11.222    disp/rgb[3]_2[0]
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.329    11.551 r  disp/line_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.353    11.904    disp/line_reg_0_63_0_2/DIC
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.482     8.408    disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMC/CLK
                         clock pessimism              0.462     8.870    
                         clock uncertainty           -0.084     8.787    
    SLICE_X46Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     8.456    disp/line_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                 -3.449    

Slack (VIOLATED) :        -2.041ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 7.676ns (63.956%)  route 4.326ns (36.044%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.655    -0.957    disp/clk_100MHz
    SLICE_X34Y56         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  disp/row_count_reg[3]/Q
                         net (fo=17, routed)          0.731     0.252    disp/row_count_reg_n_0_[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.301     0.553 f  disp/laddr1_i_15/O
                         net (fo=9, routed)           0.633     1.186    disp/laddr1_i_15_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.310 f  disp/laddr1_i_16/O
                         net (fo=10, routed)          0.772     2.082    disp/laddr1_i_16_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124     2.206 r  disp/laddr1_i_8/O
                         net (fo=1, routed)           0.568     2.774    disp/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.844 r  disp/laddr1/P[0]
                         net (fo=4, routed)           1.169     9.013    disp/laddr1_n_105
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.148     9.161 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.454     9.614    disp/raddr[3]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.328     9.942 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     9.942    disp/raddr[3]_i_7_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.475 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.475    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.592 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.592    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.709 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.709    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.826 r  disp/raddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.826    disp/raddr_reg[15]_i_1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.045 r  disp/raddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.045    disp/raddr_reg[16]_i_1_n_7
    SLICE_X36Y63         FDRE                                         r  disp/raddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.477     8.403    disp/clk_100MHz
    SLICE_X36Y63         FDRE                                         r  disp/raddr_reg[16]/C
                         clock pessimism              0.576     8.979    
                         clock uncertainty           -0.084     8.896    
    SLICE_X36Y63         FDRE (Setup_fdre_C_D)        0.109     9.005    disp/raddr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                 -2.041    

Slack (VIOLATED) :        -2.027ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.989ns  (logic 7.663ns (63.917%)  route 4.326ns (36.083%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.655    -0.957    disp/clk_100MHz
    SLICE_X34Y56         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  disp/row_count_reg[3]/Q
                         net (fo=17, routed)          0.731     0.252    disp/row_count_reg_n_0_[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.301     0.553 f  disp/laddr1_i_15/O
                         net (fo=9, routed)           0.633     1.186    disp/laddr1_i_15_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.310 f  disp/laddr1_i_16/O
                         net (fo=10, routed)          0.772     2.082    disp/laddr1_i_16_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124     2.206 r  disp/laddr1_i_8/O
                         net (fo=1, routed)           0.568     2.774    disp/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.844 r  disp/laddr1/P[0]
                         net (fo=4, routed)           1.169     9.013    disp/laddr1_n_105
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.148     9.161 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.454     9.614    disp/raddr[3]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.328     9.942 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     9.942    disp/raddr[3]_i_7_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.475 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.475    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.592 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.592    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.709 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.709    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.032 r  disp/raddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.032    disp/raddr_reg[15]_i_1_n_6
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.478     8.404    disp/clk_100MHz
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[13]/C
                         clock pessimism              0.576     8.980    
                         clock uncertainty           -0.084     8.897    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.109     9.006    disp/raddr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                 -2.027    

Slack (VIOLATED) :        -2.019ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.981ns  (logic 7.655ns (63.893%)  route 4.326ns (36.107%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.655    -0.957    disp/clk_100MHz
    SLICE_X34Y56         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  disp/row_count_reg[3]/Q
                         net (fo=17, routed)          0.731     0.252    disp/row_count_reg_n_0_[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.301     0.553 f  disp/laddr1_i_15/O
                         net (fo=9, routed)           0.633     1.186    disp/laddr1_i_15_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.310 f  disp/laddr1_i_16/O
                         net (fo=10, routed)          0.772     2.082    disp/laddr1_i_16_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124     2.206 r  disp/laddr1_i_8/O
                         net (fo=1, routed)           0.568     2.774    disp/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.844 r  disp/laddr1/P[0]
                         net (fo=4, routed)           1.169     9.013    disp/laddr1_n_105
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.148     9.161 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.454     9.614    disp/raddr[3]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.328     9.942 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     9.942    disp/raddr[3]_i_7_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.475 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.475    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.592 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.592    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.709 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.709    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.024 r  disp/raddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.024    disp/raddr_reg[15]_i_1_n_4
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.478     8.404    disp/clk_100MHz
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[15]/C
                         clock pessimism              0.576     8.980    
                         clock uncertainty           -0.084     8.897    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.109     9.006    disp/raddr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                 -2.019    

Slack (VIOLATED) :        -1.943ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.905ns  (logic 7.579ns (63.662%)  route 4.326ns (36.338%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.655    -0.957    disp/clk_100MHz
    SLICE_X34Y56         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  disp/row_count_reg[3]/Q
                         net (fo=17, routed)          0.731     0.252    disp/row_count_reg_n_0_[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.301     0.553 f  disp/laddr1_i_15/O
                         net (fo=9, routed)           0.633     1.186    disp/laddr1_i_15_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.310 f  disp/laddr1_i_16/O
                         net (fo=10, routed)          0.772     2.082    disp/laddr1_i_16_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124     2.206 r  disp/laddr1_i_8/O
                         net (fo=1, routed)           0.568     2.774    disp/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.844 r  disp/laddr1/P[0]
                         net (fo=4, routed)           1.169     9.013    disp/laddr1_n_105
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.148     9.161 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.454     9.614    disp/raddr[3]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.328     9.942 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     9.942    disp/raddr[3]_i_7_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.475 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.475    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.592 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.592    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.709 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.709    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.948 r  disp/raddr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.948    disp/raddr_reg[15]_i_1_n_5
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.478     8.404    disp/clk_100MHz
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[14]/C
                         clock pessimism              0.576     8.980    
                         clock uncertainty           -0.084     8.897    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.109     9.006    disp/raddr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                 -1.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.718%)  route 0.137ns (49.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.639    -0.539    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=16, routed)          0.137    -0.261    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X48Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.912    -0.773    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.234    -0.539    
    SLICE_X48Y105        FDRE (Hold_fdre_C_D)         0.070    -0.469    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/col_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.439%)  route 0.183ns (49.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X41Y58         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/col_count_reg[5]/Q
                         net (fo=55, routed)          0.183    -0.298    disp/p_1_in[3]
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.045    -0.253 r  disp/col_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    disp/col_count[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  disp/col_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X38Y59         FDRE                                         r  disp/col_count_reg[7]/C
                         clock pessimism              0.272    -0.588    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.121    -0.467    disp/col_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 disp/result_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.467%)  route 0.312ns (65.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X38Y57         FDRE                                         r  disp/result_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  disp/result_addr_reg[1]/Q
                         net (fo=75, routed)          0.312    -0.146    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.868    -0.816    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.361    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 disp/result_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.012%)  route 0.318ns (65.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X38Y57         FDRE                                         r  disp/result_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  disp/result_addr_reg[0]/Q
                         net (fo=75, routed)          0.318    -0.139    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.868    -0.816    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.361    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs3_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs3_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs3_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs3_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMC/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs3_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.272    -0.566    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.257    disp/SAD_diffs3_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y20     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y23     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y11     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y21     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y16     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y10     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y50     disp/line_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y50     disp/line_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y50     disp/line_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y50     disp/line_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y50     disp/line_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y50     disp/line_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y50     disp/line_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y50     disp/line_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y54     disp/SAD_diffs0_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y54     disp/SAD_diffs0_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y45     disp/line_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y45     disp/line_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y45     disp/line_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y45     disp/line_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y46     disp/line_reg_0_63_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y46     disp/line_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y46     disp/line_reg_0_63_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y46     disp/line_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y49     disp/line_reg_64_127_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y49     disp/line_reg_64_127_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0
  To Clock:  clk_24MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.162ns  (required time - arrival time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.580ns (24.886%)  route 1.751ns (75.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  init_count_reg[2]/Q
                         net (fo=5, routed)           1.145     0.854    init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.124     0.978 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.606     1.584    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)       -0.067    40.746    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.746    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                 39.162    

Slack (MET) :             39.535ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.774ns (43.060%)  route 1.024ns (56.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.418     1.051    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.586    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 39.535    

Slack (MET) :             39.632ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.774ns (44.013%)  route 0.985ns (55.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.012    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 39.632    

Slack (MET) :             39.632ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.774ns (44.013%)  route 0.985ns (55.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.012    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 39.632    

Slack (MET) :             39.632ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.774ns (44.013%)  route 0.985ns (55.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.012    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 39.632    

Slack (MET) :             39.632ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.774ns (44.013%)  route 0.985ns (55.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.012    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 39.632    

Slack (MET) :             40.005ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.767ns (45.846%)  route 0.906ns (54.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.906     0.637    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.289     0.926 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.926    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 40.005    

Slack (MET) :             40.307ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.642ns (48.225%)  route 0.689ns (51.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.689     0.461    init_count_reg__0[0]
    SLICE_X112Y61        LUT4 (Prop_lut4_I1_O)        0.124     0.585 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.585    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.079    40.892    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                 40.307    

Slack (MET) :             40.447ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.765ns (62.145%)  route 0.466ns (37.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.466     0.197    init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.287     0.484 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.484    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 40.447    

Slack (MET) :             40.450ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.642ns (54.116%)  route 0.544ns (45.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.544     0.316    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.440 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.440    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.077    40.890    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.890    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                 40.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.149 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.147 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.423    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.185ns (42.685%)  route 0.248ns (57.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.248    -0.153    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I0_O)        0.044    -0.109 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.109    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.399    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.246ns (58.980%)  route 0.171ns (41.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.171    -0.223    init_count_reg__0[1]
    SLICE_X112Y61        LUT4 (Prop_lut4_I0_O)        0.098    -0.125 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.422    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.233%)  route 0.384ns (64.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.198     0.051    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.070    -0.460    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.804%)  route 0.333ns (64.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.217    -0.184    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.139 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.023    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.546    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.804%)  route 0.333ns (64.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.217    -0.184    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.139 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.023    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.546    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.804%)  route 0.333ns (64.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.217    -0.184    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.139 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.023    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.546    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.804%)  route 0.333ns (64.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.217    -0.184    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.139 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.023    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.546    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.246ns (44.882%)  route 0.302ns (55.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  init_count_reg[1]/Q
                         net (fo=5, routed)           0.155    -0.239    init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.098    -0.141 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.147     0.006    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.569    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.574    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    clkgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X113Y61    init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.656ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.861ns  (logic 6.517ns (36.487%)  route 11.344ns (63.513%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.462    15.597    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X24Y13         LUT6 (Prop_lut6_I1_O)        0.124    15.721 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           1.191    16.912    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/enb_array[58]
    RAMB36_X0Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.614    38.540    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.117    
                         clock uncertainty           -0.106    39.010    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.567    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                         -16.912    
  -------------------------------------------------------------------
                         slack                                 21.656    

Slack (MET) :             21.832ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.683ns  (logic 6.517ns (36.854%)  route 11.166ns (63.146%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.473    15.608    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.732 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           1.002    16.734    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/enb_array[56]
    RAMB36_X0Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.612    38.538    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.115    
                         clock uncertainty           -0.106    39.008    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.565    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                         -16.734    
  -------------------------------------------------------------------
                         slack                                 21.832    

Slack (MET) :             22.446ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.054ns  (logic 6.517ns (38.215%)  route 10.537ns (61.785%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.859    14.994    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y27         LUT6 (Prop_lut6_I1_O)        0.124    15.118 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           0.986    16.104    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/enb_array[57]
    RAMB36_X0Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.597    38.523    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.100    
                         clock uncertainty           -0.106    38.993    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.550    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                         -16.104    
  -------------------------------------------------------------------
                         slack                                 22.446    

Slack (MET) :             22.463ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.041ns  (logic 6.517ns (38.243%)  route 10.524ns (61.757%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 38.527 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.248    15.383    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y22         LUT6 (Prop_lut6_I2_O)        0.124    15.507 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63/O
                         net (fo=1, routed)           0.585    16.091    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/enb_array[48]
    RAMB36_X1Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.601    38.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.104    
                         clock uncertainty           -0.106    38.997    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                         -16.091    
  -------------------------------------------------------------------
                         slack                                 22.463    

Slack (MET) :             22.536ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.968ns  (logic 6.517ns (38.407%)  route 10.451ns (61.593%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 38.527 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.175    15.310    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.434 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28/O
                         net (fo=1, routed)           0.585    16.019    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/enb_array[24]
    RAMB36_X1Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.601    38.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.104    
                         clock uncertainty           -0.106    38.997    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                         -16.019    
  -------------------------------------------------------------------
                         slack                                 22.536    

Slack (MET) :             22.607ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.853ns  (logic 6.517ns (38.669%)  route 10.336ns (61.331%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     7.462 f  addrb0/P[17]
                         net (fo=54, routed)          2.324     9.786    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.910 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.286    15.197    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb_16__s_net_1
    SLICE_X106Y41        LUT6 (Prop_lut6_I0_O)        0.124    15.321 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.583    15.904    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb_array[14]
    RAMB36_X5Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.106    38.954    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.511    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                         -15.904    
  -------------------------------------------------------------------
                         slack                                 22.607    

Slack (MET) :             22.617ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.845ns  (logic 6.393ns (37.951%)  route 10.452ns (62.049%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.462 f  addrb0/P[13]
                         net (fo=61, routed)          7.869    15.331    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y7         LUT6 (Prop_lut6_I2_O)        0.124    15.455 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           0.441    15.896    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/enb_array[4]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.106    38.956    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -15.896    
  -------------------------------------------------------------------
                         slack                                 22.617    

Slack (MET) :             22.995ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.464ns  (logic 6.393ns (38.830%)  route 10.071ns (61.170%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.462 r  addrb0/P[13]
                         net (fo=61, routed)          7.239    14.701    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124    14.825 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47/O
                         net (fo=1, routed)           0.689    15.515    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/enb_array[66]
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.657    38.583    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.106    38.953    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.510    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.510    
                         arrival time                         -15.515    
  -------------------------------------------------------------------
                         slack                                 22.995    

Slack (MET) :             23.113ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.344ns  (logic 6.393ns (39.116%)  route 9.951ns (60.884%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.462 f  addrb0/P[13]
                         net (fo=61, routed)          7.367    14.829    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y17        LUT6 (Prop_lut6_I2_O)        0.124    14.953 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.441    15.394    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb_array[12]
    RAMB36_X5Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.106    38.950    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.507    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -15.394    
  -------------------------------------------------------------------
                         slack                                 23.113    

Slack (MET) :             23.170ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.290ns  (logic 6.393ns (39.245%)  route 9.897ns (60.755%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.462 f  addrb0/P[13]
                         net (fo=61, routed)          7.313    14.775    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y12        LUT6 (Prop_lut6_I2_O)        0.124    14.899 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8/O
                         net (fo=1, routed)           0.441    15.340    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[1]
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.106    38.954    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.511    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                         -15.340    
  -------------------------------------------------------------------
                         slack                                 23.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.200%)  route 0.085ns (28.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.557    -0.622    vga/CLK
    SLICE_X42Y37         FDRE                                         r  vga/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  vga/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.085    -0.373    vga/hcount[3]
    SLICE_X43Y37         LUT5 (Prop_lut5_I3_O)        0.045    -0.328 r  vga/addrb0_i_8/O
                         net (fo=2, routed)           0.000    -0.328    vga/D[4]
    SLICE_X43Y37         FDRE                                         r  vga/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X43Y37         FDRE                                         r  vga/hcounter_reg[4]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092    -0.517    vga/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.342    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X56Y43         FDRE (Hold_fdre_C_D)         0.066    -0.532    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.796%)  route 0.141ns (43.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.557    -0.622    vga/CLK
    SLICE_X41Y37         FDRE                                         r  vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.141    -0.339    vga/hcount[0]
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.045    -0.294 r  vga/addrb0_i_9/O
                         net (fo=2, routed)           0.000    -0.294    vga/D[3]
    SLICE_X42Y37         FDRE                                         r  vga/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X42Y37         FDRE                                         r  vga/hcounter_reg[3]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121    -0.486    vga/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.125    -0.332    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X56Y43         FDRE (Hold_fdre_C_D)         0.070    -0.528    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.570    -0.609    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.328    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X55Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.836    -0.849    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X55Y28         FDRE (Hold_fdre_C_D)         0.066    -0.530    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.082%)  route 0.151ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.570    -0.609    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=7, routed)           0.151    -0.294    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X55Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.836    -0.849    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X55Y28         FDRE (Hold_fdre_C_D)         0.070    -0.526    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.213ns (60.212%)  route 0.141ns (39.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.558    -0.621    vga/CLK
    SLICE_X42Y38         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  vga/vcounter_reg[6]/Q
                         net (fo=16, routed)          0.141    -0.316    vga/vcount[6]
    SLICE_X43Y38         LUT5 (Prop_lut5_I2_O)        0.049    -0.267 r  vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    vga/plusOp[9]
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.825    -0.860    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
                         clock pessimism              0.252    -0.608    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.107    -0.501    vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.356%)  route 0.122ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.573    -0.606    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=7, routed)           0.122    -0.320    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X54Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.839    -0.846    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.052    -0.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.558    -0.621    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          0.102    -0.391    vga/vcount[9]
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.098    -0.293 r  vga/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.293    vga/plusOp[10]
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.825    -0.860    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[10]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.092    -0.529    vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.251%)  route 0.151ns (44.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.558    -0.621    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          0.151    -0.329    vga/vcount[7]
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.045    -0.284 r  vga/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    vga/plusOp[7]
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.825    -0.860    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[7]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.092    -0.529    vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y11     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y1      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y10     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y2      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y9      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y37     vga/HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y33     vga/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y33     vga/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y37     vga/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y37     vga/hcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y37     vga/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y37     vga/hcounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y37     vga/hcounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y37     vga/hcounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y37     vga/hcounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y37     vga/HS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y37     vga/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y33     vga/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y33     vga/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y33     vga/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y37     vga/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y37     vga/hcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y37     vga/hcounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y37     vga/hcounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y37     vga/hcounter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      179.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             179.146ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.461ns  (logic 7.739ns (37.823%)  route 12.722ns (62.177%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.656 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.801     8.457    camctl/lwrite0_n_90
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.150     8.607 f  camctl/left_i_2/O
                         net (fo=54, routed)          9.813    18.420    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y138       LUT6 (Prop_lut6_I1_O)        0.348    18.768 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.726    19.494    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -19.494    
  -------------------------------------------------------------------
                         slack                                179.146    

Slack (MET) :             179.327ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.278ns  (logic 7.489ns (36.932%)  route 12.789ns (63.068%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  camctl/left_i_5/O
                         net (fo=54, routed)         10.166    18.745    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[12]
    SLICE_X106Y137       LUT6 (Prop_lut6_I3_O)        0.124    18.869 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.441    19.310    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -19.310    
  -------------------------------------------------------------------
                         slack                                179.327    

Slack (MET) :             180.034ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.567ns  (logic 7.489ns (38.274%)  route 12.078ns (61.726%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 f  camctl/left_i_5/O
                         net (fo=54, routed)          9.455    18.034    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y132       LUT6 (Prop_lut6_I0_O)        0.124    18.158 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    18.599    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -18.599    
  -------------------------------------------------------------------
                         slack                                180.034    

Slack (MET) :             180.243ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.354ns  (logic 7.489ns (38.695%)  route 11.865ns (61.305%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  camctl/left_i_5/O
                         net (fo=54, routed)          9.242    17.821    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y127       LUT6 (Prop_lut6_I3_O)        0.124    17.945 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.441    18.386    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -18.386    
  -------------------------------------------------------------------
                         slack                                180.243    

Slack (MET) :             180.493ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.098ns  (logic 7.489ns (39.214%)  route 11.609ns (60.786%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 f  camctl/left_i_5/O
                         net (fo=54, routed)          8.986    17.565    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.124    17.689 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.441    18.130    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.142   199.066    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.623    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                         -18.130    
  -------------------------------------------------------------------
                         slack                                180.493    

Slack (MET) :             180.739ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.858ns  (logic 7.489ns (39.713%)  route 11.369ns (60.287%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 f  camctl/left_i_5/O
                         net (fo=54, routed)          8.746    17.325    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y117       LUT6 (Prop_lut6_I0_O)        0.124    17.449 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__23/O
                         net (fo=1, routed)           0.441    17.890    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                180.739    

Slack (MET) :             181.097ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.505ns  (logic 7.489ns (40.470%)  route 11.016ns (59.530%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  camctl/left_i_5/O
                         net (fo=54, routed)          8.393    16.972    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124    17.096 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__14/O
                         net (fo=1, routed)           0.441    17.537    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.817   198.744    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.142   199.078    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.635    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.635    
                         arrival time                         -17.537    
  -------------------------------------------------------------------
                         slack                                181.097    

Slack (MET) :             181.410ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.195ns  (logic 7.489ns (41.159%)  route 10.706ns (58.841%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  camctl/left_i_5/O
                         net (fo=54, routed)          8.084    16.662    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y107       LUT6 (Prop_lut6_I3_O)        0.124    16.786 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__8/O
                         net (fo=1, routed)           0.441    17.228    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -17.228    
  -------------------------------------------------------------------
                         slack                                181.410    

Slack (MET) :             181.632ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.976ns  (logic 7.489ns (41.662%)  route 10.487ns (58.338%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 f  camctl/left_i_5/O
                         net (fo=54, routed)          7.864    16.443    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y102       LUT6 (Prop_lut6_I0_O)        0.124    16.567 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    17.008    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -17.008    
  -------------------------------------------------------------------
                         slack                                181.632    

Slack (MET) :             181.767ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.660ns  (logic 7.489ns (42.407%)  route 10.171ns (57.593%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.656 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.891     8.547    camctl/lwrite0_n_89
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.671 f  camctl/left_i_1/O
                         net (fo=54, routed)          7.446    16.117    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y83        LUT6 (Prop_lut6_I1_O)        0.124    16.241 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.451    16.692    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.142   198.902    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.459    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                         -16.692    
  -------------------------------------------------------------------
                         slack                                181.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.458 f  camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.105    -0.352    camctl/fifo_oe_reg_0[0]
    SLICE_X37Y58         LUT2 (Prop_lut2_I1_O)        0.045    -0.307 r  camctl/trigger_i_2/O
                         net (fo=1, routed)           0.000    -0.307    camctl/trigger_i_2_n_0
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.251    -0.609    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.091    -0.518    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X35Y80         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.306    camctl/num_lines_reg_n_0_[0]
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.042    -0.264 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    camctl/num_lines[0]_i_1_n_0
    SLICE_X35Y80         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    camctl/clk_5MHz
    SLICE_X35Y80         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.105    -0.522    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.177%)  route 0.199ns (48.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.546    -0.633    camctl/clk_5MHz
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.469 f  camctl/state_reg[1]/Q
                         net (fo=14, routed)          0.199    -0.269    camctl/fifo_oe_reg_0[1]
    SLICE_X36Y74         LUT6 (Prop_lut6_I3_O)        0.045    -0.224 r  camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.224    camctl/fifo_rrst_i_1_n_0
    SLICE_X36Y74         FDRE                                         r  camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X36Y74         FDRE                                         r  camctl/fifo_rrst_reg/C
                         clock pessimism              0.272    -0.603    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.121    -0.482    camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X37Y79         FDRE                                         r  camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.170    -0.319    camctl/wen_r_reg_n_0
    SLICE_X37Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.274 r  camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.274    camctl/wen_r_i_1_n_0
    SLICE_X37Y79         FDRE                                         r  camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X37Y79         FDRE                                         r  camctl/wen_r_reg/C
                         clock pessimism              0.240    -0.630    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.091    -0.539    camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.177    -0.279    camctl/buffer_ready
    SLICE_X34Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.234    camctl/buffer_ready_i_1_n_0
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.826    -0.859    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
                         clock pessimism              0.239    -0.620    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.120    -0.500    camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 camctl/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X36Y79         FDRE                                         r  camctl/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  camctl/wen_l_reg/Q
                         net (fo=28, routed)          0.177    -0.288    camctl/wen_l
    SLICE_X36Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.243 r  camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.243    camctl/wen_l_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X36Y79         FDRE                                         r  camctl/wen_l_reg/C
                         clock pessimism              0.240    -0.630    
    SLICE_X36Y79         FDRE (Hold_fdre_C_D)         0.120    -0.510    camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.192    -0.296    camctl/pixel[4]
    SLICE_X37Y80         LUT5 (Prop_lut5_I4_O)        0.042    -0.254 r  camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    camctl/pixel[4]_i_1_n_0
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[4]/C
                         clock pessimism              0.240    -0.629    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.105    -0.524    camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.181    -0.305    camctl/pixel[3]
    SLICE_X37Y82         LUT4 (Prop_lut4_I3_O)        0.045    -0.260 r  camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    camctl/pixel[3]_i_1_n_0
    SLICE_X37Y82         FDRE                                         r  camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/pixel_reg[3]/C
                         clock pessimism              0.240    -0.627    
    SLICE_X37Y82         FDRE (Hold_fdre_C_D)         0.091    -0.536    camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.901%)  route 0.194ns (51.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.194    -0.291    camctl/pixel[3]
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    camctl/pixel[5]_i_1_n_0
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[5]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.092    -0.523    camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    camctl/clk_5MHz
    SLICE_X34Y82         FDRE                                         r  camctl/num_lines_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  camctl/num_lines_reg[11]/Q
                         net (fo=5, routed)           0.138    -0.323    camctl/num_lines_reg_n_0_[11]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.213 r  camctl/num_lines0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.213    camctl/num_lines0[11]
    SLICE_X34Y82         FDRE                                         r  camctl/num_lines_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    camctl/clk_5MHz
    SLICE_X34Y82         FDRE                                         r  camctl/num_lines_reg[11]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.134    -0.491    camctl/num_lines_reg[11]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y20     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y23     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y21     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y16     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y22     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y17     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y16     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y16     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y17     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y17     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y82     camctl/num_lines_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y82     camctl/num_lines_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y82     camctl/num_lines_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y82     camctl/num_lines_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y81     camctl/pixel_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y59     camctl/buffer_ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y59     camctl/buffer_ready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y74     camctl/fifo_oe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y74     camctl/fifo_oe_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y74     camctl/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y59     camctl/buffer_ready_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y59     camctl/buffer_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y74     camctl/fifo_oe_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y74     camctl/fifo_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y74     camctl/fifo_rrst_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y74     camctl/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y76     camctl/image_sel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y76     camctl/image_sel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y80     camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X34Y82     camctl/num_lines_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.014ns (20.062%)  route 4.040ns (79.938%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.646     2.747    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT5 (Prop_lut5_I2_O)        0.124     2.871 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.225     4.096    disp/rcnt[7]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.258     8.529    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.032    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 1.262ns (25.327%)  route 3.721ns (74.673%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.766     2.868    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.992 r  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.347     3.339    disp/ccnt[2]_i_4_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.463 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.437     3.900    disp/ccnt[2]_i_3_n_0
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     4.024 r  disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.024    disp/ccnt[1]_i_1_n_0
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.258     8.425    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.029     8.454    disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.256ns (25.237%)  route 3.721ns (74.763%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.766     2.868    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.992 r  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.347     3.339    disp/ccnt[2]_i_4_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.463 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.437     3.900    disp/ccnt[2]_i_3_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I3_O)        0.118     4.018 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.018    disp/ccnt[2]_i_1_n_0
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.258     8.425    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.075     8.500    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 1.138ns (22.540%)  route 3.911ns (77.460%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.764     2.866    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.990 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.976     3.966    disp/cdcnt[2]_i_3_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.090    disp/rdcnt[1]_i_1_n_0
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.258     8.496    
    SLICE_X54Y52         FDRE (Setup_fdre_C_D)        0.081     8.577    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -4.090    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 1.138ns (22.589%)  route 3.900ns (77.411%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.764     2.866    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.990 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.965     3.955    disp/cdcnt[2]_i_3_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.079 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.079    disp/rdcnt[0]_i_1_n_0
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.258     8.496    
    SLICE_X54Y52         FDRE (Setup_fdre_C_D)        0.077     8.573    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.014ns (21.880%)  route 3.620ns (78.120%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.646     2.747    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT5 (Prop_lut5_I2_O)        0.124     2.871 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.805     3.676    disp/rcnt[7]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  disp/rcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.482     8.408    disp/clk_100MHz
    SLICE_X40Y56         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288     8.696    
                         clock uncertainty           -0.258     8.438    
    SLICE_X40Y56         FDRE (Setup_fdre_C_CE)      -0.205     8.233    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.233    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.138ns (23.151%)  route 3.778ns (76.849%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.764     2.866    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.990 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.843     3.833    disp/cdcnt[2]_i_3_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.957 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.957    disp/rdcnt[2]_i_1_n_0
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.258     8.496    
    SLICE_X54Y52         FDRE (Setup_fdre_C_D)        0.079     8.575    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -3.957    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.014ns (23.508%)  route 3.299ns (76.492%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.637     2.738    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124     2.862 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.493     3.355    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429     8.006    disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.014ns (23.508%)  route 3.299ns (76.492%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.637     2.738    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124     2.862 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.493     3.355    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429     8.006    disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.014ns (23.508%)  route 3.299ns (76.492%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.637     2.738    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124     2.862 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.493     3.355    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[5]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429     8.006    disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  4.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.299ns (25.554%)  route 0.871ns (74.446%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.230     0.506    disp/next_state[0]
    SLICE_X48Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.551 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.551    disp/current_state[0]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X48Y56         FDRE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.258    -0.045    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.091     0.046    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.344ns (23.382%)  route 1.127ns (76.618%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.256     0.532    disp/next_state[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.577 r  disp/pipe[0]_i_2/O
                         net (fo=2, routed)           0.230     0.807    disp/pipe[0]_i_2_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.852 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.852    disp/pipe[0]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X48Y56         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.258    -0.045    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.092     0.047    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.344ns (22.292%)  route 1.199ns (77.708%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.412     0.879    disp/cdcnt[2]_i_2_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I0_O)        0.045     0.924 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.924    disp/cdcnt[0]_i_1_n_0
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.092     0.068    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.344ns (21.397%)  route 1.264ns (78.603%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.477     0.943    disp/cdcnt[2]_i_2_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.988 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.988    disp/cdcnt[2]_i_1_n_0
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.107     0.083    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.344ns (21.397%)  route 1.264ns (78.603%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.477     0.943    disp/cdcnt[2]_i_2_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.045     0.988 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.988    disp/cdcnt[1]_i_1_n_0
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.092     0.068    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.389ns (24.136%)  route 1.223ns (75.864%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.256     0.532    disp/next_state[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.577 f  disp/pipe[0]_i_2/O
                         net (fo=2, routed)           0.149     0.726    disp/pipe[0]_i_2_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I5_O)        0.045     0.771 r  disp/pipe[1]_i_4/O
                         net (fo=2, routed)           0.176     0.947    disp/pipe[1]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I4_O)        0.045     0.992 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.992    disp/pipe[1]_i_1_n_0
    SLICE_X51Y56         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X51Y56         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.258    -0.049    
    SLICE_X51Y56         FDRE (Hold_fdre_C_D)         0.091     0.042    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.389ns (23.956%)  route 1.235ns (76.044%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.216     0.682    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.045     0.727 f  disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.232     0.959    disp/ccnt[2]_i_2_n_0
    SLICE_X52Y56         LUT3 (Prop_lut3_I0_O)        0.045     1.004 r  disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.004    disp/ccnt[0]_i_1_n_0
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[0]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.258    -0.049    
    SLICE_X52Y56         FDRE (Hold_fdre_C_D)         0.092     0.043    disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.388ns (23.138%)  route 1.289ns (76.862%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.216     0.682    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.045     0.727 f  disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.286     1.013    disp/ccnt[2]_i_2_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I2_O)        0.044     1.057 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.057    disp/ccnt[2]_i_1_n_0
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.258    -0.049    
    SLICE_X52Y56         FDRE (Hold_fdre_C_D)         0.107     0.058    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.344ns (22.102%)  route 1.212ns (77.898%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.264     0.730    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.045     0.775 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.162     0.937    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[3]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X48Y57         FDRE (Hold_fdre_C_R)        -0.018    -0.064    disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.344ns (22.102%)  route 1.212ns (77.898%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.264     0.730    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.045     0.775 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.162     0.937    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[4]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X48Y57         FDRE (Hold_fdre_C_R)        -0.018    -0.064    disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  1.001    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :          110  Failing Endpoints,  Worst Slack       -7.283ns,  Total Violation     -119.759ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.283ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.816ns  (logic 9.472ns (56.329%)  route 7.344ns (43.671%))
  Logic Levels:           30  (CARRY4=22 LUT2=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 8.419 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.796    11.496    disp/rgb[3]_2[0]
    SLICE_X45Y47         LUT2 (Prop_lut2_I1_O)        0.329    11.825 r  disp/line_reg_0_63_0_2_i_49/O
                         net (fo=1, routed)           0.000    11.825    disp/line_reg_0_63_0_2_i_49_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.375 r  disp/line_reg_0_63_0_2_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.375    disp/line_reg_0_63_0_2_i_31_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  disp/line_reg_0_63_0_2_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.489    disp/line_reg_0_63_0_2_i_19_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.646 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.663    13.310    disp/rgb[3]_5[0]
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.329    13.639 r  disp/line_reg_0_63_0_2_i_45/O
                         net (fo=1, routed)           0.000    13.639    disp/line_reg_0_63_0_2_i_45_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.189 r  disp/line_reg_0_63_0_2_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.189    disp/line_reg_0_63_0_2_i_26_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.303 r  disp/line_reg_0_63_0_2_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.303    disp/line_reg_0_63_0_2_i_17_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.574 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.436    15.010    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.373    15.383 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=2, routed)           0.485    15.868    disp/line_reg_64_127_0_2/DIA
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.492     8.419    disp/line_reg_64_127_0_2/WCLK
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.577     8.995    
                         clock uncertainty           -0.084     8.912    
    SLICE_X46Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.585    disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.585    
                         arrival time                         -15.868    
  -------------------------------------------------------------------
                         slack                                 -7.283    

Slack (VIOLATED) :        -7.269ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.676ns  (logic 9.472ns (56.801%)  route 7.204ns (43.199%))
  Logic Levels:           30  (CARRY4=22 LUT2=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.796    11.496    disp/rgb[3]_2[0]
    SLICE_X45Y47         LUT2 (Prop_lut2_I1_O)        0.329    11.825 r  disp/line_reg_0_63_0_2_i_49/O
                         net (fo=1, routed)           0.000    11.825    disp/line_reg_0_63_0_2_i_49_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.375 r  disp/line_reg_0_63_0_2_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.375    disp/line_reg_0_63_0_2_i_31_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  disp/line_reg_0_63_0_2_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.489    disp/line_reg_0_63_0_2_i_19_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.646 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.663    13.310    disp/rgb[3]_5[0]
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.329    13.639 r  disp/line_reg_0_63_0_2_i_45/O
                         net (fo=1, routed)           0.000    13.639    disp/line_reg_0_63_0_2_i_45_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.189 r  disp/line_reg_0_63_0_2_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.189    disp/line_reg_0_63_0_2_i_26_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.303 r  disp/line_reg_0_63_0_2_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.303    disp/line_reg_0_63_0_2_i_17_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.574 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.436    15.010    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.373    15.383 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=2, routed)           0.345    15.728    disp/line_reg_0_63_0_2/DIA
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.482     8.408    disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.462     8.870    
                         clock uncertainty           -0.084     8.787    
    SLICE_X46Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.460    disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                         -15.728    
  -------------------------------------------------------------------
                         slack                                 -7.269    

Slack (VIOLATED) :        -5.489ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.888ns  (logic 8.164ns (54.837%)  route 6.724ns (45.163%))
  Logic Levels:           26  (CARRY4=19 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.796    11.496    disp/rgb[3]_2[0]
    SLICE_X45Y47         LUT2 (Prop_lut2_I1_O)        0.329    11.825 r  disp/line_reg_0_63_0_2_i_49/O
                         net (fo=1, routed)           0.000    11.825    disp/line_reg_0_63_0_2_i_49_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.375 r  disp/line_reg_0_63_0_2_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.375    disp/line_reg_0_63_0_2_i_31_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  disp/line_reg_0_63_0_2_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.489    disp/line_reg_0_63_0_2_i_19_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.646 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.336    12.982    disp/rgb[3]_5[0]
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.329    13.311 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=2, routed)           0.629    13.940    disp/line_reg_0_63_0_2/DIB
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.482     8.408    disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.462     8.870    
                         clock uncertainty           -0.084     8.787    
    SLICE_X46Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.452    disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                         -13.940    
  -------------------------------------------------------------------
                         slack                                 -5.489    

Slack (VIOLATED) :        -5.362ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.886ns  (logic 8.164ns (54.842%)  route 6.722ns (45.158%))
  Logic Levels:           26  (CARRY4=19 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 8.419 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.796    11.496    disp/rgb[3]_2[0]
    SLICE_X45Y47         LUT2 (Prop_lut2_I1_O)        0.329    11.825 r  disp/line_reg_0_63_0_2_i_49/O
                         net (fo=1, routed)           0.000    11.825    disp/line_reg_0_63_0_2_i_49_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.375 r  disp/line_reg_0_63_0_2_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.375    disp/line_reg_0_63_0_2_i_31_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  disp/line_reg_0_63_0_2_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.489    disp/line_reg_0_63_0_2_i_19_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.646 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.336    12.982    disp/rgb[3]_5[0]
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.329    13.311 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=2, routed)           0.628    13.939    disp/line_reg_64_127_0_2/DIB
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.492     8.419    disp/line_reg_64_127_0_2/WCLK
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.577     8.995    
                         clock uncertainty           -0.084     8.912    
    SLICE_X46Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.577    disp/line_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                         -13.939    
  -------------------------------------------------------------------
                         slack                                 -5.362    

Slack (VIOLATED) :        -3.637ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.165ns  (logic 7.014ns (53.278%)  route 6.151ns (46.722%))
  Logic Levels:           22  (CARRY4=16 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 8.419 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.522    11.222    disp/rgb[3]_2[0]
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.329    11.551 r  disp/line_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.667    12.217    disp/line_reg_64_127_0_2/DIC
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.492     8.419    disp/line_reg_64_127_0_2/WCLK
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMC/CLK
                         clock pessimism              0.577     8.995    
                         clock uncertainty           -0.084     8.912    
    SLICE_X46Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     8.581    disp/line_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                 -3.637    

Slack (VIOLATED) :        -3.449ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.852ns  (logic 7.014ns (54.576%)  route 5.838ns (45.424%))
  Logic Levels:           22  (CARRY4=16 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.522    11.222    disp/rgb[3]_2[0]
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.329    11.551 r  disp/line_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.353    11.904    disp/line_reg_0_63_0_2/DIC
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.482     8.408    disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMC/CLK
                         clock pessimism              0.462     8.870    
                         clock uncertainty           -0.084     8.787    
    SLICE_X46Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     8.456    disp/line_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                 -3.449    

Slack (VIOLATED) :        -2.041ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 7.676ns (63.956%)  route 4.326ns (36.044%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.655    -0.957    disp/clk_100MHz
    SLICE_X34Y56         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  disp/row_count_reg[3]/Q
                         net (fo=17, routed)          0.731     0.252    disp/row_count_reg_n_0_[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.301     0.553 f  disp/laddr1_i_15/O
                         net (fo=9, routed)           0.633     1.186    disp/laddr1_i_15_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.310 f  disp/laddr1_i_16/O
                         net (fo=10, routed)          0.772     2.082    disp/laddr1_i_16_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124     2.206 r  disp/laddr1_i_8/O
                         net (fo=1, routed)           0.568     2.774    disp/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.844 r  disp/laddr1/P[0]
                         net (fo=4, routed)           1.169     9.013    disp/laddr1_n_105
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.148     9.161 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.454     9.614    disp/raddr[3]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.328     9.942 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     9.942    disp/raddr[3]_i_7_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.475 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.475    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.592 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.592    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.709 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.709    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.826 r  disp/raddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.826    disp/raddr_reg[15]_i_1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.045 r  disp/raddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.045    disp/raddr_reg[16]_i_1_n_7
    SLICE_X36Y63         FDRE                                         r  disp/raddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.477     8.403    disp/clk_100MHz
    SLICE_X36Y63         FDRE                                         r  disp/raddr_reg[16]/C
                         clock pessimism              0.576     8.979    
                         clock uncertainty           -0.084     8.896    
    SLICE_X36Y63         FDRE (Setup_fdre_C_D)        0.109     9.005    disp/raddr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                 -2.041    

Slack (VIOLATED) :        -2.027ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.989ns  (logic 7.663ns (63.917%)  route 4.326ns (36.083%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.655    -0.957    disp/clk_100MHz
    SLICE_X34Y56         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  disp/row_count_reg[3]/Q
                         net (fo=17, routed)          0.731     0.252    disp/row_count_reg_n_0_[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.301     0.553 f  disp/laddr1_i_15/O
                         net (fo=9, routed)           0.633     1.186    disp/laddr1_i_15_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.310 f  disp/laddr1_i_16/O
                         net (fo=10, routed)          0.772     2.082    disp/laddr1_i_16_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124     2.206 r  disp/laddr1_i_8/O
                         net (fo=1, routed)           0.568     2.774    disp/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.844 r  disp/laddr1/P[0]
                         net (fo=4, routed)           1.169     9.013    disp/laddr1_n_105
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.148     9.161 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.454     9.614    disp/raddr[3]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.328     9.942 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     9.942    disp/raddr[3]_i_7_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.475 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.475    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.592 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.592    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.709 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.709    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.032 r  disp/raddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.032    disp/raddr_reg[15]_i_1_n_6
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.478     8.404    disp/clk_100MHz
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[13]/C
                         clock pessimism              0.576     8.980    
                         clock uncertainty           -0.084     8.897    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.109     9.006    disp/raddr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                 -2.027    

Slack (VIOLATED) :        -2.019ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.981ns  (logic 7.655ns (63.893%)  route 4.326ns (36.107%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.655    -0.957    disp/clk_100MHz
    SLICE_X34Y56         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  disp/row_count_reg[3]/Q
                         net (fo=17, routed)          0.731     0.252    disp/row_count_reg_n_0_[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.301     0.553 f  disp/laddr1_i_15/O
                         net (fo=9, routed)           0.633     1.186    disp/laddr1_i_15_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.310 f  disp/laddr1_i_16/O
                         net (fo=10, routed)          0.772     2.082    disp/laddr1_i_16_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124     2.206 r  disp/laddr1_i_8/O
                         net (fo=1, routed)           0.568     2.774    disp/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.844 r  disp/laddr1/P[0]
                         net (fo=4, routed)           1.169     9.013    disp/laddr1_n_105
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.148     9.161 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.454     9.614    disp/raddr[3]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.328     9.942 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     9.942    disp/raddr[3]_i_7_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.475 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.475    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.592 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.592    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.709 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.709    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.024 r  disp/raddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.024    disp/raddr_reg[15]_i_1_n_4
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.478     8.404    disp/clk_100MHz
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[15]/C
                         clock pessimism              0.576     8.980    
                         clock uncertainty           -0.084     8.897    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.109     9.006    disp/raddr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                 -2.019    

Slack (VIOLATED) :        -1.943ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.905ns  (logic 7.579ns (63.662%)  route 4.326ns (36.338%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.655    -0.957    disp/clk_100MHz
    SLICE_X34Y56         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  disp/row_count_reg[3]/Q
                         net (fo=17, routed)          0.731     0.252    disp/row_count_reg_n_0_[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.301     0.553 f  disp/laddr1_i_15/O
                         net (fo=9, routed)           0.633     1.186    disp/laddr1_i_15_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.310 f  disp/laddr1_i_16/O
                         net (fo=10, routed)          0.772     2.082    disp/laddr1_i_16_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124     2.206 r  disp/laddr1_i_8/O
                         net (fo=1, routed)           0.568     2.774    disp/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.844 r  disp/laddr1/P[0]
                         net (fo=4, routed)           1.169     9.013    disp/laddr1_n_105
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.148     9.161 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.454     9.614    disp/raddr[3]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.328     9.942 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     9.942    disp/raddr[3]_i_7_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.475 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.475    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.592 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.592    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.709 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.709    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.948 r  disp/raddr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.948    disp/raddr_reg[15]_i_1_n_5
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.478     8.404    disp/clk_100MHz
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[14]/C
                         clock pessimism              0.576     8.980    
                         clock uncertainty           -0.084     8.897    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.109     9.006    disp/raddr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                 -1.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.718%)  route 0.137ns (49.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.639    -0.539    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=16, routed)          0.137    -0.261    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X48Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.912    -0.773    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.234    -0.539    
                         clock uncertainty            0.084    -0.456    
    SLICE_X48Y105        FDRE (Hold_fdre_C_D)         0.070    -0.386    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/col_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.439%)  route 0.183ns (49.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X41Y58         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/col_count_reg[5]/Q
                         net (fo=55, routed)          0.183    -0.298    disp/p_1_in[3]
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.045    -0.253 r  disp/col_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    disp/col_count[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  disp/col_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X38Y59         FDRE                                         r  disp/col_count_reg[7]/C
                         clock pessimism              0.272    -0.588    
                         clock uncertainty            0.084    -0.504    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.121    -0.383    disp/col_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 disp/result_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.467%)  route 0.312ns (65.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X38Y57         FDRE                                         r  disp/result_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  disp/result_addr_reg[1]/Q
                         net (fo=75, routed)          0.312    -0.146    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.868    -0.816    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
                         clock uncertainty            0.084    -0.461    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.278    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 disp/result_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.012%)  route 0.318ns (65.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X38Y57         FDRE                                         r  disp/result_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  disp/result_addr_reg[0]/Q
                         net (fo=75, routed)          0.318    -0.139    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.868    -0.816    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
                         clock uncertainty            0.084    -0.461    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.278    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs3_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs3_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs3_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs3_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMC/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs3_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs3_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.014ns (20.062%)  route 4.040ns (79.938%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.646     2.747    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT5 (Prop_lut5_I2_O)        0.124     2.871 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.225     4.096    disp/rcnt[7]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.262     8.525    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.028    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 1.262ns (25.327%)  route 3.721ns (74.673%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.766     2.868    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.992 r  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.347     3.339    disp/ccnt[2]_i_4_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.463 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.437     3.900    disp/ccnt[2]_i_3_n_0
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     4.024 r  disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.024    disp/ccnt[1]_i_1_n_0
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.262     8.421    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.029     8.450    disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.256ns (25.237%)  route 3.721ns (74.763%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.766     2.868    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.992 r  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.347     3.339    disp/ccnt[2]_i_4_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.463 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.437     3.900    disp/ccnt[2]_i_3_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I3_O)        0.118     4.018 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.018    disp/ccnt[2]_i_1_n_0
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.262     8.421    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.075     8.496    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.496    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 1.138ns (22.540%)  route 3.911ns (77.460%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.764     2.866    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.990 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.976     3.966    disp/cdcnt[2]_i_3_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.090    disp/rdcnt[1]_i_1_n_0
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.262     8.492    
    SLICE_X54Y52         FDRE (Setup_fdre_C_D)        0.081     8.573    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -4.090    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 1.138ns (22.589%)  route 3.900ns (77.411%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.764     2.866    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.990 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.965     3.955    disp/cdcnt[2]_i_3_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.079 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.079    disp/rdcnt[0]_i_1_n_0
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.262     8.492    
    SLICE_X54Y52         FDRE (Setup_fdre_C_D)        0.077     8.569    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.014ns (21.880%)  route 3.620ns (78.120%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.646     2.747    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT5 (Prop_lut5_I2_O)        0.124     2.871 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.805     3.676    disp/rcnt[7]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  disp/rcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.482     8.408    disp/clk_100MHz
    SLICE_X40Y56         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288     8.696    
                         clock uncertainty           -0.262     8.434    
    SLICE_X40Y56         FDRE (Setup_fdre_C_CE)      -0.205     8.229    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.138ns (23.151%)  route 3.778ns (76.849%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.764     2.866    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.990 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.843     3.833    disp/cdcnt[2]_i_3_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.957 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.957    disp/rdcnt[2]_i_1_n_0
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.262     8.492    
    SLICE_X54Y52         FDRE (Setup_fdre_C_D)        0.079     8.571    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -3.957    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.014ns (23.508%)  route 3.299ns (76.492%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.637     2.738    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124     2.862 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.493     3.355    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429     8.002    disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.014ns (23.508%)  route 3.299ns (76.492%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.637     2.738    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124     2.862 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.493     3.355    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429     8.002    disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.014ns (23.508%)  route 3.299ns (76.492%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.637     2.738    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124     2.862 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.493     3.355    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[5]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429     8.002    disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  4.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.299ns (25.554%)  route 0.871ns (74.446%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.230     0.506    disp/next_state[0]
    SLICE_X48Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.551 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.551    disp/current_state[0]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X48Y56         FDRE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.262    -0.041    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.091     0.050    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.344ns (23.382%)  route 1.127ns (76.618%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.256     0.532    disp/next_state[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.577 r  disp/pipe[0]_i_2/O
                         net (fo=2, routed)           0.230     0.807    disp/pipe[0]_i_2_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.852 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.852    disp/pipe[0]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X48Y56         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.262    -0.041    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.092     0.051    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.344ns (22.292%)  route 1.199ns (77.708%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.412     0.879    disp/cdcnt[2]_i_2_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I0_O)        0.045     0.924 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.924    disp/cdcnt[0]_i_1_n_0
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.092     0.072    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.344ns (21.397%)  route 1.264ns (78.603%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.477     0.943    disp/cdcnt[2]_i_2_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.988 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.988    disp/cdcnt[2]_i_1_n_0
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.107     0.087    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.344ns (21.397%)  route 1.264ns (78.603%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.477     0.943    disp/cdcnt[2]_i_2_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.045     0.988 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.988    disp/cdcnt[1]_i_1_n_0
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.092     0.072    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.389ns (24.136%)  route 1.223ns (75.864%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.256     0.532    disp/next_state[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.577 f  disp/pipe[0]_i_2/O
                         net (fo=2, routed)           0.149     0.726    disp/pipe[0]_i_2_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I5_O)        0.045     0.771 r  disp/pipe[1]_i_4/O
                         net (fo=2, routed)           0.176     0.947    disp/pipe[1]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I4_O)        0.045     0.992 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.992    disp/pipe[1]_i_1_n_0
    SLICE_X51Y56         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X51Y56         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.262    -0.045    
    SLICE_X51Y56         FDRE (Hold_fdre_C_D)         0.091     0.046    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.389ns (23.956%)  route 1.235ns (76.044%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.216     0.682    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.045     0.727 f  disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.232     0.959    disp/ccnt[2]_i_2_n_0
    SLICE_X52Y56         LUT3 (Prop_lut3_I0_O)        0.045     1.004 r  disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.004    disp/ccnt[0]_i_1_n_0
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[0]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.262    -0.045    
    SLICE_X52Y56         FDRE (Hold_fdre_C_D)         0.092     0.047    disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.388ns (23.138%)  route 1.289ns (76.862%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.216     0.682    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.045     0.727 f  disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.286     1.013    disp/ccnt[2]_i_2_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I2_O)        0.044     1.057 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.057    disp/ccnt[2]_i_1_n_0
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.262    -0.045    
    SLICE_X52Y56         FDRE (Hold_fdre_C_D)         0.107     0.062    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.344ns (22.102%)  route 1.212ns (77.898%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.264     0.730    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.045     0.775 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.162     0.937    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[3]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X48Y57         FDRE (Hold_fdre_C_R)        -0.018    -0.060    disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.344ns (22.102%)  route 1.212ns (77.898%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.264     0.730    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.045     0.775 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.162     0.937    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[4]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X48Y57         FDRE (Hold_fdre_C_R)        -0.018    -0.060    disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.997    





---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0
  To Clock:  clk_24MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.162ns  (required time - arrival time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.580ns (24.886%)  route 1.751ns (75.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  init_count_reg[2]/Q
                         net (fo=5, routed)           1.145     0.854    init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.124     0.978 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.606     1.584    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)       -0.067    40.746    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.746    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                 39.162    

Slack (MET) :             39.535ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.774ns (43.060%)  route 1.024ns (56.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.418     1.051    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.586    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 39.535    

Slack (MET) :             39.632ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.774ns (44.013%)  route 0.985ns (55.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.012    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 39.632    

Slack (MET) :             39.632ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.774ns (44.013%)  route 0.985ns (55.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.012    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 39.632    

Slack (MET) :             39.632ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.774ns (44.013%)  route 0.985ns (55.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.012    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 39.632    

Slack (MET) :             39.632ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.774ns (44.013%)  route 0.985ns (55.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.012    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 39.632    

Slack (MET) :             40.005ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.767ns (45.846%)  route 0.906ns (54.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.906     0.637    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.289     0.926 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.926    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 40.005    

Slack (MET) :             40.307ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.642ns (48.225%)  route 0.689ns (51.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.689     0.461    init_count_reg__0[0]
    SLICE_X112Y61        LUT4 (Prop_lut4_I1_O)        0.124     0.585 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.585    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.079    40.892    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                 40.307    

Slack (MET) :             40.447ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.765ns (62.145%)  route 0.466ns (37.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.466     0.197    init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.287     0.484 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.484    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 40.447    

Slack (MET) :             40.450ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.642ns (54.116%)  route 0.544ns (45.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.544     0.316    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.440 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.440    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.077    40.890    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.890    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                 40.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.149 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.147 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.315    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.185ns (42.685%)  route 0.248ns (57.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.248    -0.153    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I0_O)        0.044    -0.109 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.109    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.291    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.246ns (58.980%)  route 0.171ns (41.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.171    -0.223    init_count_reg__0[1]
    SLICE_X112Y61        LUT4 (Prop_lut4_I0_O)        0.098    -0.125 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.314    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.233%)  route 0.384ns (64.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.198     0.051    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.070    -0.352    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.804%)  route 0.333ns (64.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.217    -0.184    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.139 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.023    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.438    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.804%)  route 0.333ns (64.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.217    -0.184    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.139 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.023    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.438    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.804%)  route 0.333ns (64.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.217    -0.184    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.139 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.023    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.438    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.804%)  route 0.333ns (64.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.217    -0.184    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.139 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.023    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.438    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.246ns (44.882%)  route 0.302ns (55.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  init_count_reg[1]/Q
                         net (fo=5, routed)           0.155    -0.239    init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.098    -0.141 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.147     0.006    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.461    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.467    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.656ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.861ns  (logic 6.517ns (36.487%)  route 11.344ns (63.513%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.462    15.597    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X24Y13         LUT6 (Prop_lut6_I1_O)        0.124    15.721 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           1.191    16.912    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/enb_array[58]
    RAMB36_X0Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.614    38.540    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.117    
                         clock uncertainty           -0.106    39.010    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.567    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                         -16.912    
  -------------------------------------------------------------------
                         slack                                 21.656    

Slack (MET) :             21.832ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.683ns  (logic 6.517ns (36.854%)  route 11.166ns (63.146%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.473    15.608    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.732 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           1.002    16.734    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/enb_array[56]
    RAMB36_X0Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.612    38.538    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.115    
                         clock uncertainty           -0.106    39.008    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.565    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                         -16.734    
  -------------------------------------------------------------------
                         slack                                 21.832    

Slack (MET) :             22.446ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.054ns  (logic 6.517ns (38.215%)  route 10.537ns (61.785%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.859    14.994    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y27         LUT6 (Prop_lut6_I1_O)        0.124    15.118 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           0.986    16.104    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/enb_array[57]
    RAMB36_X0Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.597    38.523    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.100    
                         clock uncertainty           -0.106    38.993    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.550    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                         -16.104    
  -------------------------------------------------------------------
                         slack                                 22.446    

Slack (MET) :             22.463ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.041ns  (logic 6.517ns (38.243%)  route 10.524ns (61.757%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 38.527 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.248    15.383    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y22         LUT6 (Prop_lut6_I2_O)        0.124    15.507 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63/O
                         net (fo=1, routed)           0.585    16.091    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/enb_array[48]
    RAMB36_X1Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.601    38.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.104    
                         clock uncertainty           -0.106    38.997    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                         -16.091    
  -------------------------------------------------------------------
                         slack                                 22.463    

Slack (MET) :             22.536ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.968ns  (logic 6.517ns (38.407%)  route 10.451ns (61.593%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 38.527 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.175    15.310    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.434 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28/O
                         net (fo=1, routed)           0.585    16.019    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/enb_array[24]
    RAMB36_X1Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.601    38.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.104    
                         clock uncertainty           -0.106    38.997    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                         -16.019    
  -------------------------------------------------------------------
                         slack                                 22.536    

Slack (MET) :             22.607ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.853ns  (logic 6.517ns (38.669%)  route 10.336ns (61.331%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     7.462 f  addrb0/P[17]
                         net (fo=54, routed)          2.324     9.786    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.910 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.286    15.197    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb_16__s_net_1
    SLICE_X106Y41        LUT6 (Prop_lut6_I0_O)        0.124    15.321 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.583    15.904    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb_array[14]
    RAMB36_X5Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.106    38.954    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.511    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                         -15.904    
  -------------------------------------------------------------------
                         slack                                 22.607    

Slack (MET) :             22.617ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.845ns  (logic 6.393ns (37.951%)  route 10.452ns (62.049%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.462 f  addrb0/P[13]
                         net (fo=61, routed)          7.869    15.331    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y7         LUT6 (Prop_lut6_I2_O)        0.124    15.455 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           0.441    15.896    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/enb_array[4]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.106    38.956    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -15.896    
  -------------------------------------------------------------------
                         slack                                 22.617    

Slack (MET) :             22.995ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.464ns  (logic 6.393ns (38.830%)  route 10.071ns (61.170%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.462 r  addrb0/P[13]
                         net (fo=61, routed)          7.239    14.701    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124    14.825 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47/O
                         net (fo=1, routed)           0.689    15.515    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/enb_array[66]
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.657    38.583    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.106    38.953    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.510    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.510    
                         arrival time                         -15.515    
  -------------------------------------------------------------------
                         slack                                 22.995    

Slack (MET) :             23.113ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.344ns  (logic 6.393ns (39.116%)  route 9.951ns (60.884%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.462 f  addrb0/P[13]
                         net (fo=61, routed)          7.367    14.829    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y17        LUT6 (Prop_lut6_I2_O)        0.124    14.953 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.441    15.394    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb_array[12]
    RAMB36_X5Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.106    38.950    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.507    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -15.394    
  -------------------------------------------------------------------
                         slack                                 23.113    

Slack (MET) :             23.170ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.290ns  (logic 6.393ns (39.245%)  route 9.897ns (60.755%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.462 f  addrb0/P[13]
                         net (fo=61, routed)          7.313    14.775    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y12        LUT6 (Prop_lut6_I2_O)        0.124    14.899 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8/O
                         net (fo=1, routed)           0.441    15.340    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[1]
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.106    38.954    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.511    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                         -15.340    
  -------------------------------------------------------------------
                         slack                                 23.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.200%)  route 0.085ns (28.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.557    -0.622    vga/CLK
    SLICE_X42Y37         FDRE                                         r  vga/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  vga/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.085    -0.373    vga/hcount[3]
    SLICE_X43Y37         LUT5 (Prop_lut5_I3_O)        0.045    -0.328 r  vga/addrb0_i_8/O
                         net (fo=2, routed)           0.000    -0.328    vga/D[4]
    SLICE_X43Y37         FDRE                                         r  vga/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X43Y37         FDRE                                         r  vga/hcounter_reg[4]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.106    -0.502    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092    -0.410    vga/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.342    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.106    -0.491    
    SLICE_X56Y43         FDRE (Hold_fdre_C_D)         0.066    -0.425    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.796%)  route 0.141ns (43.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.557    -0.622    vga/CLK
    SLICE_X41Y37         FDRE                                         r  vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.141    -0.339    vga/hcount[0]
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.045    -0.294 r  vga/addrb0_i_9/O
                         net (fo=2, routed)           0.000    -0.294    vga/D[3]
    SLICE_X42Y37         FDRE                                         r  vga/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X42Y37         FDRE                                         r  vga/hcounter_reg[3]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.106    -0.500    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121    -0.379    vga/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.125    -0.332    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.106    -0.491    
    SLICE_X56Y43         FDRE (Hold_fdre_C_D)         0.070    -0.421    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.570    -0.609    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.328    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X55Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.836    -0.849    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.106    -0.489    
    SLICE_X55Y28         FDRE (Hold_fdre_C_D)         0.066    -0.423    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.082%)  route 0.151ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.570    -0.609    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=7, routed)           0.151    -0.294    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X55Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.836    -0.849    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.106    -0.489    
    SLICE_X55Y28         FDRE (Hold_fdre_C_D)         0.070    -0.419    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.213ns (60.212%)  route 0.141ns (39.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.558    -0.621    vga/CLK
    SLICE_X42Y38         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  vga/vcounter_reg[6]/Q
                         net (fo=16, routed)          0.141    -0.316    vga/vcount[6]
    SLICE_X43Y38         LUT5 (Prop_lut5_I2_O)        0.049    -0.267 r  vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    vga/plusOp[9]
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.825    -0.860    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.106    -0.501    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.107    -0.394    vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.356%)  route 0.122ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.573    -0.606    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=7, routed)           0.122    -0.320    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X54Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.839    -0.846    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.106    -0.499    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.052    -0.447    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.558    -0.621    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          0.102    -0.391    vga/vcount[9]
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.098    -0.293 r  vga/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.293    vga/plusOp[10]
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.825    -0.860    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[10]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.106    -0.514    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.092    -0.422    vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.251%)  route 0.151ns (44.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.558    -0.621    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          0.151    -0.329    vga/vcount[7]
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.045    -0.284 r  vga/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    vga/plusOp[7]
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.825    -0.860    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[7]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.106    -0.514    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.092    -0.422    vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        5.206ns  (logic 0.940ns (18.056%)  route 4.266ns (81.944%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 198.393 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 189.041 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.653   189.041    disp/clk_100MHz
    SLICE_X49Y56         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.456   189.497 f  disp/current_state_reg[1]/Q
                         net (fo=52, routed)          2.476   191.974    disp/LEDs_OBUF[1]
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.152   192.126 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.790   193.915    camctl/LEDs_OBUF[3]
    SLICE_X36Y76         LUT5 (Prop_lut5_I0_O)        0.332   194.247 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   194.247    camctl/next_state[1]
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.467   198.393    camctl/clk_5MHz
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.288   198.681    
                         clock uncertainty           -0.258   198.423    
    SLICE_X36Y76         FDRE (Setup_fdre_C_D)        0.081   198.504    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.504    
                         arrival time                        -194.247    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.038ns  (logic 0.608ns (20.013%)  route 2.430ns (79.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 198.407 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 189.041 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.653   189.041    disp/clk_100MHz
    SLICE_X49Y54         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456   189.497 f  disp/current_state_reg[2]/Q
                         net (fo=45, routed)          2.047   191.545    disp/LEDs_OBUF[2]
    SLICE_X37Y58         LUT5 (Prop_lut5_I0_O)        0.152   191.697 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.383   192.079    camctl/current_state_reg[2]
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.481   198.407    camctl/clk_5MHz
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.288   198.695    
                         clock uncertainty           -0.258   198.437    
    SLICE_X37Y58         FDRE (Setup_fdre_C_CE)      -0.413   198.024    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.024    
                         arrival time                        -192.079    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.427ns  (logic 0.580ns (16.925%)  route 2.847ns (83.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 198.407 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 189.041 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.653   189.041    disp/clk_100MHz
    SLICE_X48Y56         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.456   189.497 f  disp/current_state_reg[0]/Q
                         net (fo=62, routed)          2.847   192.344    camctl/LEDs_OBUF[0]
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.124   192.468 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.468    camctl/next_state[0]
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.481   198.407    camctl/clk_5MHz
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.288   198.695    
                         clock uncertainty           -0.258   198.437    
    SLICE_X36Y58         FDRE (Setup_fdre_C_D)        0.077   198.514    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.514    
                         arrival time                        -192.468    
  -------------------------------------------------------------------
                         slack                                  6.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.956%)  route 0.746ns (80.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X49Y56         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  disp/current_state_reg[1]/Q
                         net (fo=52, routed)          0.746     0.265    camctl/LEDs_OBUF[1]
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.310 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.310    camctl/next_state[0]
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X36Y58         FDRE (Hold_fdre_C_D)         0.120     0.074    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.186ns (19.303%)  route 0.778ns (80.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X49Y56         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  disp/current_state_reg[1]/Q
                         net (fo=52, routed)          0.658     0.177    disp/LEDs_OBUF[1]
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.045     0.222 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.120     0.342    camctl/current_state_reg[2]
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X37Y58         FDRE (Hold_fdre_C_CE)       -0.106    -0.152    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.302ns (20.822%)  route 1.148ns (79.178%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X48Y56         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  disp/current_state_reg[0]/Q
                         net (fo=62, routed)          0.442    -0.039    disp/LEDs_OBUF[0]
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.049     0.010 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.707     0.717    camctl/LEDs_OBUF[3]
    SLICE_X36Y76         LUT5 (Prop_lut5_I0_O)        0.112     0.829 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.829    camctl/next_state[1]
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.811    -0.874    camctl/clk_5MHz
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.318    
                         clock uncertainty            0.258    -0.060    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.121     0.061    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.768    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        5.206ns  (logic 0.940ns (18.056%)  route 4.266ns (81.944%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 198.393 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 189.041 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.653   189.041    disp/clk_100MHz
    SLICE_X49Y56         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.456   189.497 f  disp/current_state_reg[1]/Q
                         net (fo=52, routed)          2.476   191.974    disp/LEDs_OBUF[1]
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.152   192.126 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.790   193.915    camctl/LEDs_OBUF[3]
    SLICE_X36Y76         LUT5 (Prop_lut5_I0_O)        0.332   194.247 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   194.247    camctl/next_state[1]
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.467   198.393    camctl/clk_5MHz
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.288   198.681    
                         clock uncertainty           -0.258   198.423    
    SLICE_X36Y76         FDRE (Setup_fdre_C_D)        0.081   198.504    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.504    
                         arrival time                        -194.247    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.038ns  (logic 0.608ns (20.013%)  route 2.430ns (79.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 198.407 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 189.041 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.653   189.041    disp/clk_100MHz
    SLICE_X49Y54         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456   189.497 f  disp/current_state_reg[2]/Q
                         net (fo=45, routed)          2.047   191.545    disp/LEDs_OBUF[2]
    SLICE_X37Y58         LUT5 (Prop_lut5_I0_O)        0.152   191.697 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.383   192.079    camctl/current_state_reg[2]
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.481   198.407    camctl/clk_5MHz
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.288   198.695    
                         clock uncertainty           -0.258   198.437    
    SLICE_X37Y58         FDRE (Setup_fdre_C_CE)      -0.413   198.024    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.024    
                         arrival time                        -192.079    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.427ns  (logic 0.580ns (16.925%)  route 2.847ns (83.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 198.407 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 189.041 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.653   189.041    disp/clk_100MHz
    SLICE_X48Y56         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.456   189.497 f  disp/current_state_reg[0]/Q
                         net (fo=62, routed)          2.847   192.344    camctl/LEDs_OBUF[0]
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.124   192.468 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.468    camctl/next_state[0]
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.481   198.407    camctl/clk_5MHz
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.288   198.695    
                         clock uncertainty           -0.258   198.437    
    SLICE_X36Y58         FDRE (Setup_fdre_C_D)        0.077   198.514    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.514    
                         arrival time                        -192.468    
  -------------------------------------------------------------------
                         slack                                  6.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.956%)  route 0.746ns (80.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X49Y56         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  disp/current_state_reg[1]/Q
                         net (fo=52, routed)          0.746     0.265    camctl/LEDs_OBUF[1]
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.310 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.310    camctl/next_state[0]
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X36Y58         FDRE (Hold_fdre_C_D)         0.120     0.074    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.186ns (19.303%)  route 0.778ns (80.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X49Y56         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  disp/current_state_reg[1]/Q
                         net (fo=52, routed)          0.658     0.177    disp/LEDs_OBUF[1]
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.045     0.222 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.120     0.342    camctl/current_state_reg[2]
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X37Y58         FDRE (Hold_fdre_C_CE)       -0.106    -0.152    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.302ns (20.822%)  route 1.148ns (79.178%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X48Y56         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  disp/current_state_reg[0]/Q
                         net (fo=62, routed)          0.442    -0.039    disp/LEDs_OBUF[0]
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.049     0.010 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.707     0.717    camctl/LEDs_OBUF[3]
    SLICE_X36Y76         LUT5 (Prop_lut5_I0_O)        0.112     0.829 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.829    camctl/next_state[1]
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.811    -0.874    camctl/clk_5MHz
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.318    
                         clock uncertainty            0.258    -0.060    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.121     0.061    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.768    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      179.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             179.146ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.461ns  (logic 7.739ns (37.823%)  route 12.722ns (62.177%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.656 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.801     8.457    camctl/lwrite0_n_90
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.150     8.607 f  camctl/left_i_2/O
                         net (fo=54, routed)          9.813    18.420    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y138       LUT6 (Prop_lut6_I1_O)        0.348    18.768 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.726    19.494    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -19.494    
  -------------------------------------------------------------------
                         slack                                179.146    

Slack (MET) :             179.327ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.278ns  (logic 7.489ns (36.932%)  route 12.789ns (63.068%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  camctl/left_i_5/O
                         net (fo=54, routed)         10.166    18.745    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[12]
    SLICE_X106Y137       LUT6 (Prop_lut6_I3_O)        0.124    18.869 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.441    19.310    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -19.310    
  -------------------------------------------------------------------
                         slack                                179.327    

Slack (MET) :             180.034ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.567ns  (logic 7.489ns (38.274%)  route 12.078ns (61.726%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 f  camctl/left_i_5/O
                         net (fo=54, routed)          9.455    18.034    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y132       LUT6 (Prop_lut6_I0_O)        0.124    18.158 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    18.599    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -18.599    
  -------------------------------------------------------------------
                         slack                                180.034    

Slack (MET) :             180.243ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.354ns  (logic 7.489ns (38.695%)  route 11.865ns (61.305%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  camctl/left_i_5/O
                         net (fo=54, routed)          9.242    17.821    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y127       LUT6 (Prop_lut6_I3_O)        0.124    17.945 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.441    18.386    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -18.386    
  -------------------------------------------------------------------
                         slack                                180.243    

Slack (MET) :             180.493ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.098ns  (logic 7.489ns (39.214%)  route 11.609ns (60.786%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 f  camctl/left_i_5/O
                         net (fo=54, routed)          8.986    17.565    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.124    17.689 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.441    18.130    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.142   199.066    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.623    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                         -18.130    
  -------------------------------------------------------------------
                         slack                                180.493    

Slack (MET) :             180.739ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.858ns  (logic 7.489ns (39.713%)  route 11.369ns (60.287%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 f  camctl/left_i_5/O
                         net (fo=54, routed)          8.746    17.325    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y117       LUT6 (Prop_lut6_I0_O)        0.124    17.449 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__23/O
                         net (fo=1, routed)           0.441    17.890    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                180.739    

Slack (MET) :             181.097ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.505ns  (logic 7.489ns (40.470%)  route 11.016ns (59.530%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  camctl/left_i_5/O
                         net (fo=54, routed)          8.393    16.972    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124    17.096 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__14/O
                         net (fo=1, routed)           0.441    17.537    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.817   198.744    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.142   199.078    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.635    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.635    
                         arrival time                         -17.537    
  -------------------------------------------------------------------
                         slack                                181.097    

Slack (MET) :             181.410ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.195ns  (logic 7.489ns (41.159%)  route 10.706ns (58.841%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  camctl/left_i_5/O
                         net (fo=54, routed)          8.084    16.662    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y107       LUT6 (Prop_lut6_I3_O)        0.124    16.786 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__8/O
                         net (fo=1, routed)           0.441    17.228    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -17.228    
  -------------------------------------------------------------------
                         slack                                181.410    

Slack (MET) :             181.632ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.976ns  (logic 7.489ns (41.662%)  route 10.487ns (58.338%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 f  camctl/left_i_5/O
                         net (fo=54, routed)          7.864    16.443    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y102       LUT6 (Prop_lut6_I0_O)        0.124    16.567 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    17.008    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -17.008    
  -------------------------------------------------------------------
                         slack                                181.632    

Slack (MET) :             181.767ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.660ns  (logic 7.489ns (42.407%)  route 10.171ns (57.593%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.656 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.891     8.547    camctl/lwrite0_n_89
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.671 f  camctl/left_i_1/O
                         net (fo=54, routed)          7.446    16.117    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y83        LUT6 (Prop_lut6_I1_O)        0.124    16.241 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.451    16.692    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.142   198.902    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.459    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                         -16.692    
  -------------------------------------------------------------------
                         slack                                181.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.458 f  camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.105    -0.352    camctl/fifo_oe_reg_0[0]
    SLICE_X37Y58         LUT2 (Prop_lut2_I1_O)        0.045    -0.307 r  camctl/trigger_i_2/O
                         net (fo=1, routed)           0.000    -0.307    camctl/trigger_i_2_n_0
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.251    -0.609    
                         clock uncertainty            0.142    -0.466    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.091    -0.375    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X35Y80         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.306    camctl/num_lines_reg_n_0_[0]
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.042    -0.264 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    camctl/num_lines[0]_i_1_n_0
    SLICE_X35Y80         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    camctl/clk_5MHz
    SLICE_X35Y80         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.142    -0.484    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.105    -0.379    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.177%)  route 0.199ns (48.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.546    -0.633    camctl/clk_5MHz
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.469 f  camctl/state_reg[1]/Q
                         net (fo=14, routed)          0.199    -0.269    camctl/fifo_oe_reg_0[1]
    SLICE_X36Y74         LUT6 (Prop_lut6_I3_O)        0.045    -0.224 r  camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.224    camctl/fifo_rrst_i_1_n_0
    SLICE_X36Y74         FDRE                                         r  camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X36Y74         FDRE                                         r  camctl/fifo_rrst_reg/C
                         clock pessimism              0.272    -0.603    
                         clock uncertainty            0.142    -0.460    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.121    -0.339    camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X37Y79         FDRE                                         r  camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.170    -0.319    camctl/wen_r_reg_n_0
    SLICE_X37Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.274 r  camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.274    camctl/wen_r_i_1_n_0
    SLICE_X37Y79         FDRE                                         r  camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X37Y79         FDRE                                         r  camctl/wen_r_reg/C
                         clock pessimism              0.240    -0.630    
                         clock uncertainty            0.142    -0.487    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.091    -0.396    camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.177    -0.279    camctl/buffer_ready
    SLICE_X34Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.234    camctl/buffer_ready_i_1_n_0
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.826    -0.859    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.142    -0.477    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.120    -0.357    camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 camctl/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X36Y79         FDRE                                         r  camctl/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  camctl/wen_l_reg/Q
                         net (fo=28, routed)          0.177    -0.288    camctl/wen_l
    SLICE_X36Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.243 r  camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.243    camctl/wen_l_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X36Y79         FDRE                                         r  camctl/wen_l_reg/C
                         clock pessimism              0.240    -0.630    
                         clock uncertainty            0.142    -0.487    
    SLICE_X36Y79         FDRE (Hold_fdre_C_D)         0.120    -0.367    camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.192    -0.296    camctl/pixel[4]
    SLICE_X37Y80         LUT5 (Prop_lut5_I4_O)        0.042    -0.254 r  camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    camctl/pixel[4]_i_1_n_0
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[4]/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.142    -0.486    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.105    -0.381    camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.181    -0.305    camctl/pixel[3]
    SLICE_X37Y82         LUT4 (Prop_lut4_I3_O)        0.045    -0.260 r  camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    camctl/pixel[3]_i_1_n_0
    SLICE_X37Y82         FDRE                                         r  camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/pixel_reg[3]/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.142    -0.484    
    SLICE_X37Y82         FDRE (Hold_fdre_C_D)         0.091    -0.393    camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.901%)  route 0.194ns (51.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.194    -0.291    camctl/pixel[3]
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    camctl/pixel[5]_i_1_n_0
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[5]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.142    -0.472    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.092    -0.380    camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    camctl/clk_5MHz
    SLICE_X34Y82         FDRE                                         r  camctl/num_lines_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  camctl/num_lines_reg[11]/Q
                         net (fo=5, routed)           0.138    -0.323    camctl/num_lines_reg_n_0_[11]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.213 r  camctl/num_lines0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.213    camctl/num_lines0[11]
    SLICE_X34Y82         FDRE                                         r  camctl/num_lines_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    camctl/clk_5MHz
    SLICE_X34Y82         FDRE                                         r  camctl/num_lines_reg[11]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.142    -0.482    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.134    -0.348    camctl/num_lines_reg[11]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0

Setup :          110  Failing Endpoints,  Worst Slack       -7.283ns,  Total Violation     -119.759ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.283ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.816ns  (logic 9.472ns (56.329%)  route 7.344ns (43.671%))
  Logic Levels:           30  (CARRY4=22 LUT2=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 8.419 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.796    11.496    disp/rgb[3]_2[0]
    SLICE_X45Y47         LUT2 (Prop_lut2_I1_O)        0.329    11.825 r  disp/line_reg_0_63_0_2_i_49/O
                         net (fo=1, routed)           0.000    11.825    disp/line_reg_0_63_0_2_i_49_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.375 r  disp/line_reg_0_63_0_2_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.375    disp/line_reg_0_63_0_2_i_31_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  disp/line_reg_0_63_0_2_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.489    disp/line_reg_0_63_0_2_i_19_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.646 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.663    13.310    disp/rgb[3]_5[0]
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.329    13.639 r  disp/line_reg_0_63_0_2_i_45/O
                         net (fo=1, routed)           0.000    13.639    disp/line_reg_0_63_0_2_i_45_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.189 r  disp/line_reg_0_63_0_2_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.189    disp/line_reg_0_63_0_2_i_26_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.303 r  disp/line_reg_0_63_0_2_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.303    disp/line_reg_0_63_0_2_i_17_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.574 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.436    15.010    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.373    15.383 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=2, routed)           0.485    15.868    disp/line_reg_64_127_0_2/DIA
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.492     8.419    disp/line_reg_64_127_0_2/WCLK
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.577     8.995    
                         clock uncertainty           -0.084     8.912    
    SLICE_X46Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.585    disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.585    
                         arrival time                         -15.868    
  -------------------------------------------------------------------
                         slack                                 -7.283    

Slack (VIOLATED) :        -7.269ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.676ns  (logic 9.472ns (56.801%)  route 7.204ns (43.199%))
  Logic Levels:           30  (CARRY4=22 LUT2=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.796    11.496    disp/rgb[3]_2[0]
    SLICE_X45Y47         LUT2 (Prop_lut2_I1_O)        0.329    11.825 r  disp/line_reg_0_63_0_2_i_49/O
                         net (fo=1, routed)           0.000    11.825    disp/line_reg_0_63_0_2_i_49_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.375 r  disp/line_reg_0_63_0_2_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.375    disp/line_reg_0_63_0_2_i_31_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  disp/line_reg_0_63_0_2_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.489    disp/line_reg_0_63_0_2_i_19_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.646 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.663    13.310    disp/rgb[3]_5[0]
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.329    13.639 r  disp/line_reg_0_63_0_2_i_45/O
                         net (fo=1, routed)           0.000    13.639    disp/line_reg_0_63_0_2_i_45_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.189 r  disp/line_reg_0_63_0_2_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.189    disp/line_reg_0_63_0_2_i_26_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.303 r  disp/line_reg_0_63_0_2_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.303    disp/line_reg_0_63_0_2_i_17_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.574 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.436    15.010    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.373    15.383 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=2, routed)           0.345    15.728    disp/line_reg_0_63_0_2/DIA
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.482     8.408    disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.462     8.870    
                         clock uncertainty           -0.084     8.787    
    SLICE_X46Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.460    disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                         -15.728    
  -------------------------------------------------------------------
                         slack                                 -7.269    

Slack (VIOLATED) :        -5.489ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.888ns  (logic 8.164ns (54.837%)  route 6.724ns (45.163%))
  Logic Levels:           26  (CARRY4=19 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.796    11.496    disp/rgb[3]_2[0]
    SLICE_X45Y47         LUT2 (Prop_lut2_I1_O)        0.329    11.825 r  disp/line_reg_0_63_0_2_i_49/O
                         net (fo=1, routed)           0.000    11.825    disp/line_reg_0_63_0_2_i_49_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.375 r  disp/line_reg_0_63_0_2_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.375    disp/line_reg_0_63_0_2_i_31_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  disp/line_reg_0_63_0_2_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.489    disp/line_reg_0_63_0_2_i_19_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.646 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.336    12.982    disp/rgb[3]_5[0]
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.329    13.311 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=2, routed)           0.629    13.940    disp/line_reg_0_63_0_2/DIB
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.482     8.408    disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.462     8.870    
                         clock uncertainty           -0.084     8.787    
    SLICE_X46Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.452    disp/line_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                         -13.940    
  -------------------------------------------------------------------
                         slack                                 -5.489    

Slack (VIOLATED) :        -5.362ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.886ns  (logic 8.164ns (54.842%)  route 6.722ns (45.158%))
  Logic Levels:           26  (CARRY4=19 LUT2=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 8.419 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.796    11.496    disp/rgb[3]_2[0]
    SLICE_X45Y47         LUT2 (Prop_lut2_I1_O)        0.329    11.825 r  disp/line_reg_0_63_0_2_i_49/O
                         net (fo=1, routed)           0.000    11.825    disp/line_reg_0_63_0_2_i_49_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.375 r  disp/line_reg_0_63_0_2_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.375    disp/line_reg_0_63_0_2_i_31_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.489 r  disp/line_reg_0_63_0_2_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.489    disp/line_reg_0_63_0_2_i_19_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.646 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.336    12.982    disp/rgb[3]_5[0]
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.329    13.311 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=2, routed)           0.628    13.939    disp/line_reg_64_127_0_2/DIB
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.492     8.419    disp/line_reg_64_127_0_2/WCLK
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.577     8.995    
                         clock uncertainty           -0.084     8.912    
    SLICE_X46Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.577    disp/line_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                         -13.939    
  -------------------------------------------------------------------
                         slack                                 -5.362    

Slack (VIOLATED) :        -3.637ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.165ns  (logic 7.014ns (53.278%)  route 6.151ns (46.722%))
  Logic Levels:           22  (CARRY4=16 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 8.419 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.522    11.222    disp/rgb[3]_2[0]
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.329    11.551 r  disp/line_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.667    12.217    disp/line_reg_64_127_0_2/DIC
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.492     8.419    disp/line_reg_64_127_0_2/WCLK
    SLICE_X46Y49         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMC/CLK
                         clock pessimism              0.577     8.995    
                         clock uncertainty           -0.084     8.912    
    SLICE_X46Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     8.581    disp/line_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                 -3.637    

Slack (VIOLATED) :        -3.449ns  (required time - arrival time)
  Source:                 disp/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.852ns  (logic 7.014ns (54.576%)  route 5.838ns (45.424%))
  Logic Levels:           22  (CARRY4=16 LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.664    -0.948    disp/clk_100MHz
    SLICE_X48Y45         FDRE                                         r  disp/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  disp/index_reg[2]/Q
                         net (fo=22, routed)          0.882     0.390    disp/index_reg_n_0_[2]
    SLICE_X49Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.514 r  disp/line_reg_0_63_7_7_i_12/O
                         net (fo=1, routed)           0.716     1.230    disp/line_reg_0_63_7_7_i_12_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     1.863 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.863    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.977 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.946     2.923    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.124     3.047 r  disp/line_reg_0_63_6_6_i_7/O
                         net (fo=1, routed)           0.000     3.047    disp/line_reg_0_63_6_6_i_7_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.597 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.597    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.754 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.629     4.383    disp/rgb[0]_0[0]
    SLICE_X47Y43         LUT2 (Prop_lut2_I1_O)        0.329     4.712 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     4.712    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.262 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.262    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.376    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.533 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.615     6.148    disp/rgb[0]_2[0]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.329     6.477 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.477    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.141    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.298 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.541     7.839    disp/rgb[6]_2[0]
    SLICE_X46Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800     8.639 r  disp/line_reg_0_63_0_2_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.639    disp/line_reg_0_63_0_2_i_37_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.756    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.913 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.634     9.547    disp/rgb[6]_4[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  disp/line_reg_0_63_0_2_i_53/O
                         net (fo=1, routed)           0.000     9.879    disp/line_reg_0_63_0_2_i_53_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.429 r  disp/line_reg_0_63_0_2_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.429    disp/line_reg_0_63_0_2_i_32_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.543 r  disp/line_reg_0_63_0_2_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.543    disp/line_reg_0_63_0_2_i_22_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.700 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.522    11.222    disp/rgb[3]_2[0]
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.329    11.551 r  disp/line_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.353    11.904    disp/line_reg_0_63_0_2/DIC
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.482     8.408    disp/line_reg_0_63_0_2/WCLK
    SLICE_X46Y50         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMC/CLK
                         clock pessimism              0.462     8.870    
                         clock uncertainty           -0.084     8.787    
    SLICE_X46Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     8.456    disp/line_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                 -3.449    

Slack (VIOLATED) :        -2.041ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 7.676ns (63.956%)  route 4.326ns (36.044%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.655    -0.957    disp/clk_100MHz
    SLICE_X34Y56         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  disp/row_count_reg[3]/Q
                         net (fo=17, routed)          0.731     0.252    disp/row_count_reg_n_0_[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.301     0.553 f  disp/laddr1_i_15/O
                         net (fo=9, routed)           0.633     1.186    disp/laddr1_i_15_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.310 f  disp/laddr1_i_16/O
                         net (fo=10, routed)          0.772     2.082    disp/laddr1_i_16_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124     2.206 r  disp/laddr1_i_8/O
                         net (fo=1, routed)           0.568     2.774    disp/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.844 r  disp/laddr1/P[0]
                         net (fo=4, routed)           1.169     9.013    disp/laddr1_n_105
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.148     9.161 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.454     9.614    disp/raddr[3]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.328     9.942 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     9.942    disp/raddr[3]_i_7_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.475 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.475    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.592 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.592    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.709 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.709    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.826 r  disp/raddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.826    disp/raddr_reg[15]_i_1_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.045 r  disp/raddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.045    disp/raddr_reg[16]_i_1_n_7
    SLICE_X36Y63         FDRE                                         r  disp/raddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.477     8.403    disp/clk_100MHz
    SLICE_X36Y63         FDRE                                         r  disp/raddr_reg[16]/C
                         clock pessimism              0.576     8.979    
                         clock uncertainty           -0.084     8.896    
    SLICE_X36Y63         FDRE (Setup_fdre_C_D)        0.109     9.005    disp/raddr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                 -2.041    

Slack (VIOLATED) :        -2.027ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.989ns  (logic 7.663ns (63.917%)  route 4.326ns (36.083%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.655    -0.957    disp/clk_100MHz
    SLICE_X34Y56         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  disp/row_count_reg[3]/Q
                         net (fo=17, routed)          0.731     0.252    disp/row_count_reg_n_0_[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.301     0.553 f  disp/laddr1_i_15/O
                         net (fo=9, routed)           0.633     1.186    disp/laddr1_i_15_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.310 f  disp/laddr1_i_16/O
                         net (fo=10, routed)          0.772     2.082    disp/laddr1_i_16_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124     2.206 r  disp/laddr1_i_8/O
                         net (fo=1, routed)           0.568     2.774    disp/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.844 r  disp/laddr1/P[0]
                         net (fo=4, routed)           1.169     9.013    disp/laddr1_n_105
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.148     9.161 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.454     9.614    disp/raddr[3]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.328     9.942 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     9.942    disp/raddr[3]_i_7_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.475 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.475    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.592 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.592    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.709 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.709    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.032 r  disp/raddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.032    disp/raddr_reg[15]_i_1_n_6
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.478     8.404    disp/clk_100MHz
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[13]/C
                         clock pessimism              0.576     8.980    
                         clock uncertainty           -0.084     8.897    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.109     9.006    disp/raddr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                 -2.027    

Slack (VIOLATED) :        -2.019ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.981ns  (logic 7.655ns (63.893%)  route 4.326ns (36.107%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.655    -0.957    disp/clk_100MHz
    SLICE_X34Y56         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  disp/row_count_reg[3]/Q
                         net (fo=17, routed)          0.731     0.252    disp/row_count_reg_n_0_[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.301     0.553 f  disp/laddr1_i_15/O
                         net (fo=9, routed)           0.633     1.186    disp/laddr1_i_15_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.310 f  disp/laddr1_i_16/O
                         net (fo=10, routed)          0.772     2.082    disp/laddr1_i_16_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124     2.206 r  disp/laddr1_i_8/O
                         net (fo=1, routed)           0.568     2.774    disp/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.844 r  disp/laddr1/P[0]
                         net (fo=4, routed)           1.169     9.013    disp/laddr1_n_105
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.148     9.161 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.454     9.614    disp/raddr[3]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.328     9.942 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     9.942    disp/raddr[3]_i_7_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.475 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.475    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.592 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.592    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.709 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.709    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.024 r  disp/raddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.024    disp/raddr_reg[15]_i_1_n_4
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.478     8.404    disp/clk_100MHz
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[15]/C
                         clock pessimism              0.576     8.980    
                         clock uncertainty           -0.084     8.897    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.109     9.006    disp/raddr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                 -2.019    

Slack (VIOLATED) :        -1.943ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.905ns  (logic 7.579ns (63.662%)  route 4.326ns (36.338%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.655    -0.957    disp/clk_100MHz
    SLICE_X34Y56         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.479 r  disp/row_count_reg[3]/Q
                         net (fo=17, routed)          0.731     0.252    disp/row_count_reg_n_0_[3]
    SLICE_X34Y56         LUT5 (Prop_lut5_I0_O)        0.301     0.553 f  disp/laddr1_i_15/O
                         net (fo=9, routed)           0.633     1.186    disp/laddr1_i_15_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.124     1.310 f  disp/laddr1_i_16/O
                         net (fo=10, routed)          0.772     2.082    disp/laddr1_i_16_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124     2.206 r  disp/laddr1_i_8/O
                         net (fo=1, routed)           0.568     2.774    disp/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.844 r  disp/laddr1/P[0]
                         net (fo=4, routed)           1.169     9.013    disp/laddr1_n_105
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.148     9.161 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.454     9.614    disp/raddr[3]_i_4_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I4_O)        0.328     9.942 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     9.942    disp/raddr[3]_i_7_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.475 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.475    disp/raddr_reg[3]_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.592 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.592    disp/raddr_reg[7]_i_1_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.709 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.709    disp/raddr_reg[11]_i_1_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.948 r  disp/raddr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.948    disp/raddr_reg[15]_i_1_n_5
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.478     8.404    disp/clk_100MHz
    SLICE_X36Y62         FDRE                                         r  disp/raddr_reg[14]/C
                         clock pessimism              0.576     8.980    
                         clock uncertainty           -0.084     8.897    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.109     9.006    disp/raddr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                 -1.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.718%)  route 0.137ns (49.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.639    -0.539    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=16, routed)          0.137    -0.261    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X48Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.912    -0.773    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.234    -0.539    
                         clock uncertainty            0.084    -0.456    
    SLICE_X48Y105        FDRE (Hold_fdre_C_D)         0.070    -0.386    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/col_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.439%)  route 0.183ns (49.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X41Y58         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/col_count_reg[5]/Q
                         net (fo=55, routed)          0.183    -0.298    disp/p_1_in[3]
    SLICE_X38Y59         LUT6 (Prop_lut6_I1_O)        0.045    -0.253 r  disp/col_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    disp/col_count[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  disp/col_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X38Y59         FDRE                                         r  disp/col_count_reg[7]/C
                         clock pessimism              0.272    -0.588    
                         clock uncertainty            0.084    -0.504    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.121    -0.383    disp/col_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 disp/result_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.467%)  route 0.312ns (65.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X38Y57         FDRE                                         r  disp/result_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  disp/result_addr_reg[1]/Q
                         net (fo=75, routed)          0.312    -0.146    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.868    -0.816    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
                         clock uncertainty            0.084    -0.461    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.278    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 disp/result_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.012%)  route 0.318ns (65.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X38Y57         FDRE                                         r  disp/result_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  disp/result_addr_reg[0]/Q
                         net (fo=75, routed)          0.318    -0.139    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.868    -0.816    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272    -0.544    
                         clock uncertainty            0.084    -0.461    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.278    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs3_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs3_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs3_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs3_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMC/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs3_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 disp/ccnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_diffs3_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.884%)  route 0.449ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.554    -0.625    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  disp/ccnt_reg[1]/Q
                         net (fo=253, routed)         0.449    -0.034    disp/SAD_diffs3_reg_0_7_0_5/ADDRD1
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/SAD_diffs3_reg_0_7_0_5/WCLK
    SLICE_X54Y56         RAMD32                                       r  disp/SAD_diffs3_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X54Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.173    disp/SAD_diffs3_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.014ns (20.062%)  route 4.040ns (79.938%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.646     2.747    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT5 (Prop_lut5_I2_O)        0.124     2.871 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.225     4.096    disp/rcnt[7]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.258     8.529    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.032    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 1.262ns (25.327%)  route 3.721ns (74.673%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.766     2.868    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.992 r  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.347     3.339    disp/ccnt[2]_i_4_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.463 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.437     3.900    disp/ccnt[2]_i_3_n_0
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     4.024 r  disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.024    disp/ccnt[1]_i_1_n_0
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.258     8.425    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.029     8.454    disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.256ns (25.237%)  route 3.721ns (74.763%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.766     2.868    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.992 r  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.347     3.339    disp/ccnt[2]_i_4_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.463 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.437     3.900    disp/ccnt[2]_i_3_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I3_O)        0.118     4.018 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.018    disp/ccnt[2]_i_1_n_0
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.258     8.425    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.075     8.500    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 1.138ns (22.540%)  route 3.911ns (77.460%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.764     2.866    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.990 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.976     3.966    disp/cdcnt[2]_i_3_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.090    disp/rdcnt[1]_i_1_n_0
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.258     8.496    
    SLICE_X54Y52         FDRE (Setup_fdre_C_D)        0.081     8.577    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -4.090    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 1.138ns (22.589%)  route 3.900ns (77.411%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.764     2.866    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.990 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.965     3.955    disp/cdcnt[2]_i_3_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.079 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.079    disp/rdcnt[0]_i_1_n_0
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.258     8.496    
    SLICE_X54Y52         FDRE (Setup_fdre_C_D)        0.077     8.573    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.014ns (21.880%)  route 3.620ns (78.120%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.646     2.747    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT5 (Prop_lut5_I2_O)        0.124     2.871 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.805     3.676    disp/rcnt[7]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  disp/rcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.482     8.408    disp/clk_100MHz
    SLICE_X40Y56         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288     8.696    
                         clock uncertainty           -0.258     8.438    
    SLICE_X40Y56         FDRE (Setup_fdre_C_CE)      -0.205     8.233    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.233    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.138ns (23.151%)  route 3.778ns (76.849%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.764     2.866    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.990 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.843     3.833    disp/cdcnt[2]_i_3_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.957 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.957    disp/rdcnt[2]_i_1_n_0
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.258     8.496    
    SLICE_X54Y52         FDRE (Setup_fdre_C_D)        0.079     8.575    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -3.957    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.014ns (23.508%)  route 3.299ns (76.492%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.637     2.738    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124     2.862 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.493     3.355    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429     8.006    disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.014ns (23.508%)  route 3.299ns (76.492%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.637     2.738    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124     2.862 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.493     3.355    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429     8.006    disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.014ns (23.508%)  route 3.299ns (76.492%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.637     2.738    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124     2.862 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.493     3.355    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[5]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.258     8.435    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429     8.006    disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  4.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.299ns (25.554%)  route 0.871ns (74.446%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.230     0.506    disp/next_state[0]
    SLICE_X48Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.551 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.551    disp/current_state[0]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X48Y56         FDRE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.258    -0.045    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.091     0.046    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.344ns (23.382%)  route 1.127ns (76.618%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.256     0.532    disp/next_state[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.577 r  disp/pipe[0]_i_2/O
                         net (fo=2, routed)           0.230     0.807    disp/pipe[0]_i_2_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.852 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.852    disp/pipe[0]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X48Y56         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.258    -0.045    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.092     0.047    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.344ns (22.292%)  route 1.199ns (77.708%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.412     0.879    disp/cdcnt[2]_i_2_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I0_O)        0.045     0.924 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.924    disp/cdcnt[0]_i_1_n_0
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.092     0.068    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.344ns (21.397%)  route 1.264ns (78.603%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.477     0.943    disp/cdcnt[2]_i_2_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.988 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.988    disp/cdcnt[2]_i_1_n_0
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.107     0.083    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.344ns (21.397%)  route 1.264ns (78.603%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.477     0.943    disp/cdcnt[2]_i_2_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.045     0.988 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.988    disp/cdcnt[1]_i_1_n_0
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.092     0.068    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.389ns (24.136%)  route 1.223ns (75.864%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.256     0.532    disp/next_state[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.577 f  disp/pipe[0]_i_2/O
                         net (fo=2, routed)           0.149     0.726    disp/pipe[0]_i_2_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I5_O)        0.045     0.771 r  disp/pipe[1]_i_4/O
                         net (fo=2, routed)           0.176     0.947    disp/pipe[1]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I4_O)        0.045     0.992 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.992    disp/pipe[1]_i_1_n_0
    SLICE_X51Y56         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X51Y56         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.258    -0.049    
    SLICE_X51Y56         FDRE (Hold_fdre_C_D)         0.091     0.042    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.389ns (23.956%)  route 1.235ns (76.044%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.216     0.682    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.045     0.727 f  disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.232     0.959    disp/ccnt[2]_i_2_n_0
    SLICE_X52Y56         LUT3 (Prop_lut3_I0_O)        0.045     1.004 r  disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.004    disp/ccnt[0]_i_1_n_0
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[0]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.258    -0.049    
    SLICE_X52Y56         FDRE (Hold_fdre_C_D)         0.092     0.043    disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.388ns (23.138%)  route 1.289ns (76.862%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.216     0.682    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.045     0.727 f  disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.286     1.013    disp/ccnt[2]_i_2_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I2_O)        0.044     1.057 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.057    disp/ccnt[2]_i_1_n_0
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.258    -0.049    
    SLICE_X52Y56         FDRE (Hold_fdre_C_D)         0.107     0.058    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.344ns (22.102%)  route 1.212ns (77.898%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.264     0.730    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.045     0.775 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.162     0.937    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[3]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X48Y57         FDRE (Hold_fdre_C_R)        -0.018    -0.064    disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.344ns (22.102%)  route 1.212ns (77.898%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.264     0.730    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.045     0.775 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.162     0.937    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[4]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.258    -0.046    
    SLICE_X48Y57         FDRE (Hold_fdre_C_R)        -0.018    -0.064    disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  1.001    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 1.014ns (20.062%)  route 4.040ns (79.938%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.646     2.747    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT5 (Prop_lut5_I2_O)        0.124     2.871 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.225     4.096    disp/rcnt[7]_i_1_n_0
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.572     8.498    disp/clk_100MHz
    DSP48_X2Y22          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.787    
                         clock uncertainty           -0.262     8.525    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.028    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 1.262ns (25.327%)  route 3.721ns (74.673%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.766     2.868    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.992 r  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.347     3.339    disp/ccnt[2]_i_4_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.463 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.437     3.900    disp/ccnt[2]_i_3_n_0
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.124     4.024 r  disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.024    disp/ccnt[1]_i_1_n_0
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.262     8.421    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.029     8.450    disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.256ns (25.237%)  route 3.721ns (74.763%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.766     2.868    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.992 r  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.347     3.339    disp/ccnt[2]_i_4_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.124     3.463 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.437     3.900    disp/ccnt[2]_i_3_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I3_O)        0.118     4.018 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.018    disp/ccnt[2]_i_1_n_0
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.262     8.421    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.075     8.496    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.496    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 1.138ns (22.540%)  route 3.911ns (77.460%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.764     2.866    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.990 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.976     3.966    disp/cdcnt[2]_i_3_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.090 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.090    disp/rdcnt[1]_i_1_n_0
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.262     8.492    
    SLICE_X54Y52         FDRE (Setup_fdre_C_D)        0.081     8.573    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -4.090    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 1.138ns (22.589%)  route 3.900ns (77.411%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.764     2.866    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.990 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.965     3.955    disp/cdcnt[2]_i_3_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.079 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.079    disp/rdcnt[0]_i_1_n_0
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.262     8.492    
    SLICE_X54Y52         FDRE (Setup_fdre_C_D)        0.077     8.569    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.014ns (21.880%)  route 3.620ns (78.120%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.646     2.747    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT5 (Prop_lut5_I2_O)        0.124     2.871 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.805     3.676    disp/rcnt[7]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  disp/rcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.482     8.408    disp/clk_100MHz
    SLICE_X40Y56         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288     8.696    
                         clock uncertainty           -0.262     8.434    
    SLICE_X40Y56         FDRE (Setup_fdre_C_CE)      -0.205     8.229    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.229    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.138ns (23.151%)  route 3.778ns (76.849%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.764     2.866    disp/cdcnt[2]_i_2_n_0
    SLICE_X53Y56         LUT6 (Prop_lut6_I0_O)        0.124     2.990 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.843     3.833    disp/cdcnt[2]_i_3_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.124     3.957 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.957    disp/rdcnt[2]_i_1_n_0
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.540     8.466    disp/clk_100MHz
    SLICE_X54Y52         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.288     8.754    
                         clock uncertainty           -0.262     8.492    
    SLICE_X54Y52         FDRE (Setup_fdre_C_D)        0.079     8.571    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -3.957    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.014ns (23.508%)  route 3.299ns (76.492%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.637     2.738    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124     2.862 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.493     3.355    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[3]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429     8.002    disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.014ns (23.508%)  route 3.299ns (76.492%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.637     2.738    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124     2.862 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.493     3.355    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429     8.002    disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 1.014ns (23.508%)  route 3.299ns (76.492%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.653    -0.959    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.441 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.106     0.665    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.124     0.789 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.621     1.410    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124     1.534 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.444     1.977    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.124     2.101 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.637     2.738    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.124     2.862 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.493     3.355    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.479     8.405    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[5]/C
                         clock pessimism              0.288     8.693    
                         clock uncertainty           -0.262     8.431    
    SLICE_X48Y57         FDRE (Setup_fdre_C_R)       -0.429     8.002    disp/rcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  4.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.299ns (25.554%)  route 0.871ns (74.446%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.230     0.506    disp/next_state[0]
    SLICE_X48Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.551 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.551    disp/current_state[0]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X48Y56         FDRE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.262    -0.041    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.091     0.050    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.344ns (23.382%)  route 1.127ns (76.618%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.256     0.532    disp/next_state[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.577 r  disp/pipe[0]_i_2/O
                         net (fo=2, routed)           0.230     0.807    disp/pipe[0]_i_2_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.852 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.852    disp/pipe[0]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.826    -0.859    disp/clk_100MHz
    SLICE_X48Y56         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.303    
                         clock uncertainty            0.262    -0.041    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.092     0.051    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.344ns (22.292%)  route 1.199ns (77.708%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.412     0.879    disp/cdcnt[2]_i_2_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I0_O)        0.045     0.924 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.924    disp/cdcnt[0]_i_1_n_0
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.092     0.072    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.344ns (21.397%)  route 1.264ns (78.603%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.477     0.943    disp/cdcnt[2]_i_2_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.988 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.988    disp/cdcnt[2]_i_1_n_0
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.107     0.087    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.344ns (21.397%)  route 1.264ns (78.603%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.477     0.943    disp/cdcnt[2]_i_2_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.045     0.988 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.988    disp/cdcnt[1]_i_1_n_0
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.092     0.072    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.389ns (24.136%)  route 1.223ns (75.864%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.256     0.532    disp/next_state[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.577 f  disp/pipe[0]_i_2/O
                         net (fo=2, routed)           0.149     0.726    disp/pipe[0]_i_2_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I5_O)        0.045     0.771 r  disp/pipe[1]_i_4/O
                         net (fo=2, routed)           0.176     0.947    disp/pipe[1]_i_4_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I4_O)        0.045     0.992 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.992    disp/pipe[1]_i_1_n_0
    SLICE_X51Y56         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X51Y56         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.262    -0.045    
    SLICE_X51Y56         FDRE (Hold_fdre_C_D)         0.091     0.046    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.389ns (23.956%)  route 1.235ns (76.044%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.216     0.682    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.045     0.727 f  disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.232     0.959    disp/ccnt[2]_i_2_n_0
    SLICE_X52Y56         LUT3 (Prop_lut3_I0_O)        0.045     1.004 r  disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.004    disp/ccnt[0]_i_1_n_0
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[0]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.262    -0.045    
    SLICE_X52Y56         FDRE (Hold_fdre_C_D)         0.092     0.047    disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.388ns (23.138%)  route 1.289ns (76.862%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 r  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.216     0.682    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.045     0.727 f  disp/ccnt[2]_i_2/O
                         net (fo=3, routed)           0.286     1.013    disp/ccnt[2]_i_2_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I2_O)        0.044     1.057 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.057    disp/ccnt[2]_i_1_n_0
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X52Y56         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.262    -0.045    
    SLICE_X52Y56         FDRE (Hold_fdre_C_D)         0.107     0.062    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.344ns (22.102%)  route 1.212ns (77.898%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.264     0.730    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.045     0.775 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.162     0.937    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[3]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X48Y57         FDRE (Hold_fdre_C_R)        -0.018    -0.060    disp/rcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.344ns (22.102%)  route 1.212ns (77.898%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.446    -0.010    disp/buffer_ready
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.035 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.196     0.231    disp/current_state[0]_i_3_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.276 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.146     0.422    disp/next_state[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.467 f  disp/cdcnt[2]_i_2/O
                         net (fo=11, routed)          0.264     0.730    disp/cdcnt[2]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I2_O)        0.045     0.775 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.162     0.937    disp/rcnt[8]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  disp/rcnt_reg[4]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X48Y57         FDRE (Hold_fdre_C_R)        -0.018    -0.060    disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.997    





---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0_1
  To Clock:  clk_24MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.162ns  (required time - arrival time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.580ns (24.886%)  route 1.751ns (75.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  init_count_reg[2]/Q
                         net (fo=5, routed)           1.145     0.854    init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.124     0.978 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.606     1.584    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)       -0.067    40.746    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.746    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                 39.162    

Slack (MET) :             39.535ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.774ns (43.060%)  route 1.024ns (56.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.418     1.051    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.586    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 39.535    

Slack (MET) :             39.632ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.774ns (44.013%)  route 0.985ns (55.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.012    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 39.632    

Slack (MET) :             39.632ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.774ns (44.013%)  route 0.985ns (55.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.012    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 39.632    

Slack (MET) :             39.632ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.774ns (44.013%)  route 0.985ns (55.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.012    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 39.632    

Slack (MET) :             39.632ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.774ns (44.013%)  route 0.985ns (55.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.605     0.337    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.633 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.012    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 39.632    

Slack (MET) :             40.005ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.767ns (45.846%)  route 0.906ns (54.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.906     0.637    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.289     0.926 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.926    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.926    
  -------------------------------------------------------------------
                         slack                                 40.005    

Slack (MET) :             40.307ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.642ns (48.225%)  route 0.689ns (51.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.689     0.461    init_count_reg__0[0]
    SLICE_X112Y61        LUT4 (Prop_lut4_I1_O)        0.124     0.585 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.585    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.079    40.892    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                 40.307    

Slack (MET) :             40.447ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.765ns (62.145%)  route 0.466ns (37.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.466     0.197    init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.287     0.484 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.484    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 40.447    

Slack (MET) :             40.450ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.642ns (54.116%)  route 0.544ns (45.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.544     0.316    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.440 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.440    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.077    40.890    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.890    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                 40.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.149 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.147 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.315    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.185ns (42.685%)  route 0.248ns (57.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.248    -0.153    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I0_O)        0.044    -0.109 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.109    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.291    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.246ns (58.980%)  route 0.171ns (41.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.171    -0.223    init_count_reg__0[1]
    SLICE_X112Y61        LUT4 (Prop_lut4_I0_O)        0.098    -0.125 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.314    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.233%)  route 0.384ns (64.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.186    -0.192    init_count_reg__0[0]
    SLICE_X112Y61        LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.198     0.051    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.070    -0.352    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.804%)  route 0.333ns (64.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.217    -0.184    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.139 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.023    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.438    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.804%)  route 0.333ns (64.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.217    -0.184    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.139 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.023    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.438    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.804%)  route 0.333ns (64.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.217    -0.184    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.139 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.023    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.438    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.804%)  route 0.333ns (64.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 f  init_count_reg[2]/Q
                         net (fo=5, routed)           0.217    -0.184    init_count_reg__0[2]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.045    -0.139 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.023    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.438    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.246ns (44.882%)  route 0.302ns (55.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.148    -0.395 f  init_count_reg[1]/Q
                         net (fo=5, routed)           0.155    -0.239    init_count_reg__0[1]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.098    -0.141 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.147     0.006    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.461    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.467    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.656ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.861ns  (logic 6.517ns (36.487%)  route 11.344ns (63.513%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.462    15.597    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X24Y13         LUT6 (Prop_lut6_I1_O)        0.124    15.721 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           1.191    16.912    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/enb_array[58]
    RAMB36_X0Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.614    38.540    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.117    
                         clock uncertainty           -0.106    39.010    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.567    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                         -16.912    
  -------------------------------------------------------------------
                         slack                                 21.656    

Slack (MET) :             21.832ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.683ns  (logic 6.517ns (36.854%)  route 11.166ns (63.146%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.473    15.608    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.732 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           1.002    16.734    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/enb_array[56]
    RAMB36_X0Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.612    38.538    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.115    
                         clock uncertainty           -0.106    39.008    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.565    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.565    
                         arrival time                         -16.734    
  -------------------------------------------------------------------
                         slack                                 21.832    

Slack (MET) :             22.446ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.054ns  (logic 6.517ns (38.215%)  route 10.537ns (61.785%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.859    14.994    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y27         LUT6 (Prop_lut6_I1_O)        0.124    15.118 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           0.986    16.104    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/enb_array[57]
    RAMB36_X0Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.597    38.523    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.100    
                         clock uncertainty           -0.106    38.993    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.550    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                         -16.104    
  -------------------------------------------------------------------
                         slack                                 22.446    

Slack (MET) :             22.463ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.041ns  (logic 6.517ns (38.243%)  route 10.524ns (61.757%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 38.527 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.248    15.383    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y22         LUT6 (Prop_lut6_I2_O)        0.124    15.507 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63/O
                         net (fo=1, routed)           0.585    16.091    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/enb_array[48]
    RAMB36_X1Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.601    38.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.104    
                         clock uncertainty           -0.106    38.997    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                         -16.091    
  -------------------------------------------------------------------
                         slack                                 22.463    

Slack (MET) :             22.536ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.968ns  (logic 6.517ns (38.407%)  route 10.451ns (61.593%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 38.527 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.462 f  addrb0/P[14]
                         net (fo=60, routed)          3.549    11.011    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.124    11.135 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.175    15.310    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y32         LUT6 (Prop_lut6_I2_O)        0.124    15.434 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28/O
                         net (fo=1, routed)           0.585    16.019    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/enb_array[24]
    RAMB36_X1Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.601    38.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.104    
                         clock uncertainty           -0.106    38.997    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                         -16.019    
  -------------------------------------------------------------------
                         slack                                 22.536    

Slack (MET) :             22.607ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.853ns  (logic 6.517ns (38.669%)  route 10.336ns (61.331%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     7.462 f  addrb0/P[17]
                         net (fo=54, routed)          2.324     9.786    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.910 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          5.286    15.197    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb_16__s_net_1
    SLICE_X106Y41        LUT6 (Prop_lut6_I0_O)        0.124    15.321 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.583    15.904    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb_array[14]
    RAMB36_X5Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.106    38.954    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.511    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                         -15.904    
  -------------------------------------------------------------------
                         slack                                 22.607    

Slack (MET) :             22.617ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.845ns  (logic 6.393ns (37.951%)  route 10.452ns (62.049%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.462 f  addrb0/P[13]
                         net (fo=61, routed)          7.869    15.331    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y7         LUT6 (Prop_lut6_I2_O)        0.124    15.455 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           0.441    15.896    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/enb_array[4]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.106    38.956    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -15.896    
  -------------------------------------------------------------------
                         slack                                 22.617    

Slack (MET) :             22.995ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.464ns  (logic 6.393ns (38.830%)  route 10.071ns (61.170%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.462 r  addrb0/P[13]
                         net (fo=61, routed)          7.239    14.701    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X90Y7          LUT6 (Prop_lut6_I3_O)        0.124    14.825 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47/O
                         net (fo=1, routed)           0.689    15.515    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/enb_array[66]
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.657    38.583    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.106    38.953    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.510    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.510    
                         arrival time                         -15.515    
  -------------------------------------------------------------------
                         slack                                 22.995    

Slack (MET) :             23.113ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.344ns  (logic 6.393ns (39.116%)  route 9.951ns (60.884%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.462 f  addrb0/P[13]
                         net (fo=61, routed)          7.367    14.829    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y17        LUT6 (Prop_lut6_I2_O)        0.124    14.953 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.441    15.394    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb_array[12]
    RAMB36_X5Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.106    38.950    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.507    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -15.394    
  -------------------------------------------------------------------
                         slack                                 23.113    

Slack (MET) :             23.170ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.290ns  (logic 6.393ns (39.245%)  route 9.897ns (60.755%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.662    -0.950    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.531 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          1.529     0.999    vga/vcount[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.296     1.295 r  vga/addrb1_i_3/O
                         net (fo=1, routed)           0.611     1.906    vga_n_30
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036     5.942 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.944    addrb1_n_106
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.462 f  addrb0/P[13]
                         net (fo=61, routed)          7.313    14.775    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y12        LUT6 (Prop_lut6_I2_O)        0.124    14.899 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8/O
                         net (fo=1, routed)           0.441    15.340    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[1]
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.106    38.954    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.511    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                         -15.340    
  -------------------------------------------------------------------
                         slack                                 23.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.200%)  route 0.085ns (28.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.557    -0.622    vga/CLK
    SLICE_X42Y37         FDRE                                         r  vga/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  vga/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.085    -0.373    vga/hcount[3]
    SLICE_X43Y37         LUT5 (Prop_lut5_I3_O)        0.045    -0.328 r  vga/addrb0_i_8/O
                         net (fo=2, routed)           0.000    -0.328    vga/D[4]
    SLICE_X43Y37         FDRE                                         r  vga/hcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X43Y37         FDRE                                         r  vga/hcounter_reg[4]/C
                         clock pessimism              0.253    -0.609    
                         clock uncertainty            0.106    -0.502    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092    -0.410    vga/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.342    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.106    -0.491    
    SLICE_X56Y43         FDRE (Hold_fdre_C_D)         0.066    -0.425    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.796%)  route 0.141ns (43.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.557    -0.622    vga/CLK
    SLICE_X41Y37         FDRE                                         r  vga/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  vga/hcounter_reg[0]/Q
                         net (fo=9, routed)           0.141    -0.339    vga/hcount[0]
    SLICE_X42Y37         LUT4 (Prop_lut4_I1_O)        0.045    -0.294 r  vga/addrb0_i_9/O
                         net (fo=2, routed)           0.000    -0.294    vga/D[3]
    SLICE_X42Y37         FDRE                                         r  vga/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.823    -0.862    vga/CLK
    SLICE_X42Y37         FDRE                                         r  vga/hcounter_reg[3]/C
                         clock pessimism              0.255    -0.607    
                         clock uncertainty            0.106    -0.500    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.121    -0.379    vga/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.581    -0.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.125    -0.332    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.850    -0.835    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y43         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.106    -0.491    
    SLICE_X56Y43         FDRE (Hold_fdre_C_D)         0.070    -0.421    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.570    -0.609    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.328    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X55Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.836    -0.849    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.106    -0.489    
    SLICE_X55Y28         FDRE (Hold_fdre_C_D)         0.066    -0.423    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.082%)  route 0.151ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.570    -0.609    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=7, routed)           0.151    -0.294    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X55Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.836    -0.849    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X55Y28         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.106    -0.489    
    SLICE_X55Y28         FDRE (Hold_fdre_C_D)         0.070    -0.419    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.213ns (60.212%)  route 0.141ns (39.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.558    -0.621    vga/CLK
    SLICE_X42Y38         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  vga/vcounter_reg[6]/Q
                         net (fo=16, routed)          0.141    -0.316    vga/vcount[6]
    SLICE_X43Y38         LUT5 (Prop_lut5_I2_O)        0.049    -0.267 r  vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    vga/plusOp[9]
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.825    -0.860    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
                         clock pessimism              0.252    -0.608    
                         clock uncertainty            0.106    -0.501    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.107    -0.394    vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.356%)  route 0.122ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.573    -0.606    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=7, routed)           0.122    -0.320    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X54Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.839    -0.846    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.240    -0.606    
                         clock uncertainty            0.106    -0.499    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.052    -0.447    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.226ns (69.007%)  route 0.102ns (30.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.558    -0.621    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  vga/vcounter_reg[9]/Q
                         net (fo=10, routed)          0.102    -0.391    vga/vcount[9]
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.098    -0.293 r  vga/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.293    vga/plusOp[10]
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.825    -0.860    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[10]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.106    -0.514    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.092    -0.422    vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.251%)  route 0.151ns (44.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.558    -0.621    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga/vcounter_reg[7]/Q
                         net (fo=14, routed)          0.151    -0.329    vga/vcount[7]
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.045    -0.284 r  vga/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    vga/plusOp[7]
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.825    -0.860    vga/CLK
    SLICE_X43Y38         FDRE                                         r  vga/vcounter_reg[7]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.106    -0.514    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.092    -0.422    vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        5.206ns  (logic 0.940ns (18.056%)  route 4.266ns (81.944%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 198.393 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 189.041 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.653   189.041    disp/clk_100MHz
    SLICE_X49Y56         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.456   189.497 f  disp/current_state_reg[1]/Q
                         net (fo=52, routed)          2.476   191.974    disp/LEDs_OBUF[1]
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.152   192.126 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.790   193.915    camctl/LEDs_OBUF[3]
    SLICE_X36Y76         LUT5 (Prop_lut5_I0_O)        0.332   194.247 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   194.247    camctl/next_state[1]
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.467   198.393    camctl/clk_5MHz
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.288   198.681    
                         clock uncertainty           -0.262   198.419    
    SLICE_X36Y76         FDRE (Setup_fdre_C_D)        0.081   198.500    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.500    
                         arrival time                        -194.247    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.038ns  (logic 0.608ns (20.013%)  route 2.430ns (79.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 198.407 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 189.041 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.653   189.041    disp/clk_100MHz
    SLICE_X49Y54         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456   189.497 f  disp/current_state_reg[2]/Q
                         net (fo=45, routed)          2.047   191.545    disp/LEDs_OBUF[2]
    SLICE_X37Y58         LUT5 (Prop_lut5_I0_O)        0.152   191.697 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.383   192.079    camctl/current_state_reg[2]
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.481   198.407    camctl/clk_5MHz
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.288   198.695    
                         clock uncertainty           -0.262   198.433    
    SLICE_X37Y58         FDRE (Setup_fdre_C_CE)      -0.413   198.020    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.020    
                         arrival time                        -192.079    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.427ns  (logic 0.580ns (16.925%)  route 2.847ns (83.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 198.407 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 189.041 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.653   189.041    disp/clk_100MHz
    SLICE_X48Y56         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.456   189.497 f  disp/current_state_reg[0]/Q
                         net (fo=62, routed)          2.847   192.344    camctl/LEDs_OBUF[0]
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.124   192.468 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.468    camctl/next_state[0]
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.481   198.407    camctl/clk_5MHz
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.288   198.695    
                         clock uncertainty           -0.262   198.433    
    SLICE_X36Y58         FDRE (Setup_fdre_C_D)        0.077   198.510    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.510    
                         arrival time                        -192.468    
  -------------------------------------------------------------------
                         slack                                  6.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.956%)  route 0.746ns (80.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X49Y56         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  disp/current_state_reg[1]/Q
                         net (fo=52, routed)          0.746     0.265    camctl/LEDs_OBUF[1]
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.310 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.310    camctl/next_state[0]
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X36Y58         FDRE (Hold_fdre_C_D)         0.120     0.078    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.186ns (19.303%)  route 0.778ns (80.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X49Y56         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  disp/current_state_reg[1]/Q
                         net (fo=52, routed)          0.658     0.177    disp/LEDs_OBUF[1]
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.045     0.222 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.120     0.342    camctl/current_state_reg[2]
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X37Y58         FDRE (Hold_fdre_C_CE)       -0.106    -0.148    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.302ns (20.822%)  route 1.148ns (79.178%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X48Y56         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  disp/current_state_reg[0]/Q
                         net (fo=62, routed)          0.442    -0.039    disp/LEDs_OBUF[0]
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.049     0.010 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.707     0.717    camctl/LEDs_OBUF[3]
    SLICE_X36Y76         LUT5 (Prop_lut5_I0_O)        0.112     0.829 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.829    camctl/next_state[1]
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.811    -0.874    camctl/clk_5MHz
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.318    
                         clock uncertainty            0.262    -0.056    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.121     0.065    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.764    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      179.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             179.146ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.461ns  (logic 7.739ns (37.823%)  route 12.722ns (62.177%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     7.656 f  camctl/lwrite0/P[15]
                         net (fo=1, routed)           0.801     8.457    camctl/lwrite0_n_90
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.150     8.607 f  camctl/left_i_2/O
                         net (fo=54, routed)          9.813    18.420    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X106Y138       LUT6 (Prop_lut6_I1_O)        0.348    18.768 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.726    19.494    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -19.494    
  -------------------------------------------------------------------
                         slack                                179.146    

Slack (MET) :             179.327ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.278ns  (logic 7.489ns (36.932%)  route 12.789ns (63.068%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  camctl/left_i_5/O
                         net (fo=54, routed)         10.166    18.745    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[12]
    SLICE_X106Y137       LUT6 (Prop_lut6_I3_O)        0.124    18.869 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.441    19.310    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -19.310    
  -------------------------------------------------------------------
                         slack                                179.327    

Slack (MET) :             180.034ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.567ns  (logic 7.489ns (38.274%)  route 12.078ns (61.726%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 f  camctl/left_i_5/O
                         net (fo=54, routed)          9.455    18.034    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y132       LUT6 (Prop_lut6_I0_O)        0.124    18.158 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    18.599    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -18.599    
  -------------------------------------------------------------------
                         slack                                180.034    

Slack (MET) :             180.243ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.354ns  (logic 7.489ns (38.695%)  route 11.865ns (61.305%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  camctl/left_i_5/O
                         net (fo=54, routed)          9.242    17.821    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y127       LUT6 (Prop_lut6_I3_O)        0.124    17.945 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.441    18.386    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -18.386    
  -------------------------------------------------------------------
                         slack                                180.243    

Slack (MET) :             180.493ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.098ns  (logic 7.489ns (39.214%)  route 11.609ns (60.786%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 f  camctl/left_i_5/O
                         net (fo=54, routed)          8.986    17.565    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.124    17.689 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.441    18.130    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.142   199.066    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.623    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                         -18.130    
  -------------------------------------------------------------------
                         slack                                180.493    

Slack (MET) :             180.739ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.858ns  (logic 7.489ns (39.713%)  route 11.369ns (60.287%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 f  camctl/left_i_5/O
                         net (fo=54, routed)          8.746    17.325    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y117       LUT6 (Prop_lut6_I0_O)        0.124    17.449 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__23/O
                         net (fo=1, routed)           0.441    17.890    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                180.739    

Slack (MET) :             181.097ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.505ns  (logic 7.489ns (40.470%)  route 11.016ns (59.530%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  camctl/left_i_5/O
                         net (fo=54, routed)          8.393    16.972    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124    17.096 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__14/O
                         net (fo=1, routed)           0.441    17.537    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.817   198.744    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.142   199.078    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.635    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.635    
                         arrival time                         -17.537    
  -------------------------------------------------------------------
                         slack                                181.097    

Slack (MET) :             181.410ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.195ns  (logic 7.489ns (41.159%)  route 10.706ns (58.841%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 r  camctl/left_i_5/O
                         net (fo=54, routed)          8.084    16.662    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y107       LUT6 (Prop_lut6_I3_O)        0.124    16.786 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__8/O
                         net (fo=1, routed)           0.441    17.228    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -17.228    
  -------------------------------------------------------------------
                         slack                                181.410    

Slack (MET) :             181.632ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.976ns  (logic 7.489ns (41.662%)  route 10.487ns (58.338%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.656 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.799     8.455    camctl/lwrite0_n_93
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.579 f  camctl/left_i_5/O
                         net (fo=54, routed)          7.864    16.443    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y102       LUT6 (Prop_lut6_I0_O)        0.124    16.567 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    17.008    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -17.008    
  -------------------------------------------------------------------
                         slack                                181.632    

Slack (MET) :             181.767ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.660ns  (logic 7.489ns (42.407%)  route 10.171ns (57.593%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.644    -0.968    camctl/clk_5MHz
    SLICE_X34Y81         FDRE                                         r  camctl/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    -0.450 f  camctl/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.843     0.393    camctl/num_lines_reg_n_0_[8]
    SLICE_X35Y82         LUT1 (Prop_lut1_I0_O)        0.124     0.517 r  camctl/lwrite2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.517    camctl/lwrite2_carry__0_i_4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.049 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.049    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.383 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.921    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.136 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.138    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.656 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.891     8.547    camctl/lwrite0_n_89
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.671 f  camctl/left_i_1/O
                         net (fo=54, routed)          7.446    16.117    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y83        LUT6 (Prop_lut6_I1_O)        0.124    16.241 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.451    16.692    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.142   198.902    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.459    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                         -16.692    
  -------------------------------------------------------------------
                         slack                                181.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.458 f  camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.105    -0.352    camctl/fifo_oe_reg_0[0]
    SLICE_X37Y58         LUT2 (Prop_lut2_I1_O)        0.045    -0.307 r  camctl/trigger_i_2/O
                         net (fo=1, routed)           0.000    -0.307    camctl/trigger_i_2_n_0
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.251    -0.609    
                         clock uncertainty            0.142    -0.466    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.091    -0.375    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X35Y80         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.179    -0.306    camctl/num_lines_reg_n_0_[0]
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.042    -0.264 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    camctl/num_lines[0]_i_1_n_0
    SLICE_X35Y80         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    camctl/clk_5MHz
    SLICE_X35Y80         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.142    -0.484    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.105    -0.379    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.177%)  route 0.199ns (48.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.546    -0.633    camctl/clk_5MHz
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.469 f  camctl/state_reg[1]/Q
                         net (fo=14, routed)          0.199    -0.269    camctl/fifo_oe_reg_0[1]
    SLICE_X36Y74         LUT6 (Prop_lut6_I3_O)        0.045    -0.224 r  camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.224    camctl/fifo_rrst_i_1_n_0
    SLICE_X36Y74         FDRE                                         r  camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X36Y74         FDRE                                         r  camctl/fifo_rrst_reg/C
                         clock pessimism              0.272    -0.603    
                         clock uncertainty            0.142    -0.460    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.121    -0.339    camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X37Y79         FDRE                                         r  camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.170    -0.319    camctl/wen_r_reg_n_0
    SLICE_X37Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.274 r  camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.274    camctl/wen_r_i_1_n_0
    SLICE_X37Y79         FDRE                                         r  camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X37Y79         FDRE                                         r  camctl/wen_r_reg/C
                         clock pessimism              0.240    -0.630    
                         clock uncertainty            0.142    -0.487    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.091    -0.396    camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.559    -0.620    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.177    -0.279    camctl/buffer_ready
    SLICE_X34Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.234    camctl/buffer_ready_i_1_n_0
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.826    -0.859    camctl/clk_5MHz
    SLICE_X34Y59         FDRE                                         r  camctl/buffer_ready_reg/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.142    -0.477    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.120    -0.357    camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 camctl/wen_l_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_l_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X36Y79         FDRE                                         r  camctl/wen_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  camctl/wen_l_reg/Q
                         net (fo=28, routed)          0.177    -0.288    camctl/wen_l
    SLICE_X36Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.243 r  camctl/wen_l_i_1/O
                         net (fo=1, routed)           0.000    -0.243    camctl/wen_l_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  camctl/wen_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X36Y79         FDRE                                         r  camctl/wen_l_reg/C
                         clock pessimism              0.240    -0.630    
                         clock uncertainty            0.142    -0.487    
    SLICE_X36Y79         FDRE (Hold_fdre_C_D)         0.120    -0.367    camctl/wen_l_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.192    -0.296    camctl/pixel[4]
    SLICE_X37Y80         LUT5 (Prop_lut5_I4_O)        0.042    -0.254 r  camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    camctl/pixel[4]_i_1_n_0
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[4]/C
                         clock pessimism              0.240    -0.629    
                         clock uncertainty            0.142    -0.486    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.105    -0.381    camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.181    -0.305    camctl/pixel[3]
    SLICE_X37Y82         LUT4 (Prop_lut4_I3_O)        0.045    -0.260 r  camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    camctl/pixel[3]_i_1_n_0
    SLICE_X37Y82         FDRE                                         r  camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.818    -0.867    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/pixel_reg[3]/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.142    -0.484    
    SLICE_X37Y82         FDRE (Hold_fdre_C_D)         0.091    -0.393    camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.901%)  route 0.194ns (51.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.552    -0.627    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.194    -0.291    camctl/pixel[3]
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    camctl/pixel[5]_i_1_n_0
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X37Y80         FDRE                                         r  camctl/pixel_reg[5]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.142    -0.472    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.092    -0.380    camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.554    -0.625    camctl/clk_5MHz
    SLICE_X34Y82         FDRE                                         r  camctl/num_lines_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  camctl/num_lines_reg[11]/Q
                         net (fo=5, routed)           0.138    -0.323    camctl/num_lines_reg_n_0_[11]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.213 r  camctl/num_lines0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.213    camctl/num_lines0[11]
    SLICE_X34Y82         FDRE                                         r  camctl/num_lines_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.819    -0.866    camctl/clk_5MHz
    SLICE_X34Y82         FDRE                                         r  camctl/num_lines_reg[11]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.142    -0.482    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.134    -0.348    camctl/num_lines_reg[11]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        5.206ns  (logic 0.940ns (18.056%)  route 4.266ns (81.944%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 198.393 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 189.041 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.653   189.041    disp/clk_100MHz
    SLICE_X49Y56         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.456   189.497 f  disp/current_state_reg[1]/Q
                         net (fo=52, routed)          2.476   191.974    disp/LEDs_OBUF[1]
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.152   192.126 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.790   193.915    camctl/LEDs_OBUF[3]
    SLICE_X36Y76         LUT5 (Prop_lut5_I0_O)        0.332   194.247 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   194.247    camctl/next_state[1]
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.467   198.393    camctl/clk_5MHz
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.288   198.681    
                         clock uncertainty           -0.262   198.419    
    SLICE_X36Y76         FDRE (Setup_fdre_C_D)        0.081   198.500    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.500    
                         arrival time                        -194.247    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.038ns  (logic 0.608ns (20.013%)  route 2.430ns (79.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 198.407 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 189.041 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.653   189.041    disp/clk_100MHz
    SLICE_X49Y54         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.456   189.497 f  disp/current_state_reg[2]/Q
                         net (fo=45, routed)          2.047   191.545    disp/LEDs_OBUF[2]
    SLICE_X37Y58         LUT5 (Prop_lut5_I0_O)        0.152   191.697 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.383   192.079    camctl/current_state_reg[2]
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.481   198.407    camctl/clk_5MHz
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.288   198.695    
                         clock uncertainty           -0.262   198.433    
    SLICE_X37Y58         FDRE (Setup_fdre_C_CE)      -0.413   198.020    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.020    
                         arrival time                        -192.079    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.427ns  (logic 0.580ns (16.925%)  route 2.847ns (83.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 198.407 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 189.041 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         1.653   189.041    disp/clk_100MHz
    SLICE_X48Y56         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.456   189.497 f  disp/current_state_reg[0]/Q
                         net (fo=62, routed)          2.847   192.344    camctl/LEDs_OBUF[0]
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.124   192.468 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.468    camctl/next_state[0]
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.481   198.407    camctl/clk_5MHz
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.288   198.695    
                         clock uncertainty           -0.262   198.433    
    SLICE_X36Y58         FDRE (Setup_fdre_C_D)        0.077   198.510    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.510    
                         arrival time                        -192.468    
  -------------------------------------------------------------------
                         slack                                  6.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.186ns (19.956%)  route 0.746ns (80.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X49Y56         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  disp/current_state_reg[1]/Q
                         net (fo=52, routed)          0.746     0.265    camctl/LEDs_OBUF[1]
    SLICE_X36Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.310 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.310    camctl/next_state[0]
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X36Y58         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X36Y58         FDRE (Hold_fdre_C_D)         0.120     0.078    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 disp/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.186ns (19.303%)  route 0.778ns (80.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X49Y56         FDRE                                         r  disp/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  disp/current_state_reg[1]/Q
                         net (fo=52, routed)          0.658     0.177    disp/LEDs_OBUF[1]
    SLICE_X37Y58         LUT5 (Prop_lut5_I2_O)        0.045     0.222 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.120     0.342    camctl/current_state_reg[2]
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X37Y58         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.262    -0.042    
    SLICE_X37Y58         FDRE (Hold_fdre_C_CE)       -0.106    -0.148    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.302ns (20.822%)  route 1.148ns (79.178%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=891, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X48Y56         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  disp/current_state_reg[0]/Q
                         net (fo=62, routed)          0.442    -0.039    disp/LEDs_OBUF[0]
    SLICE_X43Y53         LUT3 (Prop_lut3_I1_O)        0.049     0.010 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.707     0.717    camctl/LEDs_OBUF[3]
    SLICE_X36Y76         LUT5 (Prop_lut5_I0_O)        0.112     0.829 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.829    camctl/next_state[1]
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.811    -0.874    camctl/clk_5MHz
    SLICE_X36Y76         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.318    
                         clock uncertainty            0.262    -0.056    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.121     0.065    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.764    





