C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/unisims_ver
C:/Aldec/Active-HDL-Student-Edition/bin/vlog -v2k5 -work unisims_ver -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/unisims_ver/.cxl.verilog.unisim.unisims_ver.nt64.cmf
C:/Aldec/Active-HDL-Student-Edition/bin/vlog -v2k5 -sv2k12 -work unisims_ver -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/unisims_ver/.cxl.systemverilog.unisim.unisims_ver.nt64.cmf
C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/unimacro_ver
C:/Aldec/Active-HDL-Student-Edition/bin/vlog -v2k5 -work unimacro_ver -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.nt64.cmf
C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/unifast_ver
C:/Aldec/Active-HDL-Student-Edition/bin/vlog -v2k5 -work unifast_ver -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/unifast_ver/.cxl.verilog.unifast.unifast_ver.nt64.cmf
