$date
	Tue May 31 22:38:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 32 ! valE [31:0] $end
$var reg 32 " aluA [31:0] $end
$var reg 32 # aluB [31:0] $end
$var reg 4 $ alufun [3:0] $end
$scope module alu $end
$var wire 32 % aluA [31:0] $end
$var wire 32 & aluB [31:0] $end
$var wire 4 ' alufun [3:0] $end
$var wire 32 ( valE [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100100100111010101001101010101 (
b0 '
b1011001101110110100010111101011 &
b1010111000100000110101101010 %
b0 $
b1011001101110110100010111101011 #
b1010111000100000110101101010 "
b1100100100111010101001101010101 !
$end
#30
b10110001001001101100011101111111 !
b10110001001001101100011101111111 (
b1 $
b1 '
#60
b1000101000100000010101101010 !
b1000101000100000010101101010 (
b10 $
b10 '
#90
b1010011010110010100100010000001 !
b1010011010110010100100010000001 (
b11 $
b11 '
#170
