// Seed: 3550627861
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_15;
  wire id_16;
  wire id_17, id_18, id_19, id_20, id_21;
  always id_10 = id_8 & 1 ? id_6 : id_9;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output supply1 id_2,
    output wire id_3#(
        .id_15((-1'b0)),
        .id_16(id_16),
        .id_17(-1)
    ),
    input wire id_4,
    output tri1 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input uwire id_8,
    input uwire id_9,
    output uwire id_10,
    input wor id_11,
    input wor id_12,
    output uwire id_13
);
  assign id_15 = -1;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
