

================================================================
== Vitis HLS Report for 'conv2_Pipeline_RELU4'
================================================================
* Date:           Sat Nov  4 17:40:48 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      515|      515|         8|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    158|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     65|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    506|    -|
|Register         |        -|    -|    1257|    512|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1257|   1241|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------------+---------+----+---+----+-----+
    |       Instance       |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-----------------+---------+----+---+----+-----+
    |mux_15_4_32_1_1_U271  |mux_15_4_32_1_1  |        0|   0|  0|  65|    0|
    +----------------------+-----------------+---------+----+---+----+-----+
    |Total                 |                 |        0|   0|  0|  65|    0|
    +----------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln109_1_fu_518_p2   |         +|   0|  0|  24|          17|           9|
    |add_ln109_2_fu_485_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln109_fu_454_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln112_fu_460_p2     |         +|   0|  0|  15|           8|           8|
    |and_ln114_fu_608_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_1_fu_491_p2  |      icmp|   0|  0|  15|           8|           5|
    |icmp_ln109_fu_448_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln114_1_fu_598_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln114_fu_592_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln114_fu_604_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln109_fu_497_p3  |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 158|          92|          41|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                  Name                                  | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                               |  14|          3|    1|          3|
    |ap_done_int                                                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_bw                                                     |   9|          2|    8|         16|
    |ap_sig_allocacmp_phi_urem4773_load                                      |   9|          2|    8|         16|
    |bw_2_fu_132                                                             |   9|          2|    8|         16|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0       |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0             |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0       |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0             |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_address0       |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_d0             |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_address0       |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_d0             |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_address0       |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_d0             |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_address0       |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_d0             |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_address0       |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_d0             |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_address0       |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_d0             |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_address0       |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_d0             |  14|          3|   32|         96|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0         |  14|          3|    8|         24|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0               |  14|          3|   32|         96|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_address0  |  14|          3|    8|         24|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_d0        |  14|          3|   32|         96|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_address0  |  14|          3|    8|         24|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_d0        |  14|          3|   32|         96|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_address0  |  14|          3|    8|         24|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_d0        |  14|          3|   32|         96|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_address0  |  14|          3|    8|         24|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_d0        |  14|          3|   32|         96|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_address0  |  14|          3|    8|         24|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_d0        |  14|          3|   32|         96|
    |phi_mul4771_fu_128                                                      |   9|          2|   17|         34|
    |phi_urem4773_fu_124                                                     |   9|          2|    8|         16|
    +------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                   | 506|        109|  653|       1907|
    +------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |add15_1_i_reg_743                                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                                                   |   2|   0|    2|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                            |   1|   0|    1|          0|
    |bw_2_fu_132                                                                 |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_reg_674           |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_reg_680           |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_reg_686           |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_reg_692           |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_reg_698           |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_704           |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_710           |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_716           |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_722           |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_728           |   8|   0|    8|          0|
    |icmp_ln109_reg_640                                                          |   1|   0|    1|          0|
    |icmp_ln114_1_reg_769                                                        |   1|   0|    1|          0|
    |icmp_ln114_reg_764                                                          |   1|   0|    1|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_reg_644  |   8|   0|    8|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_reg_650  |   8|   0|    8|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_reg_656  |   8|   0|    8|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_reg_662  |   8|   0|    8|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_reg_668  |   8|   0|    8|          0|
    |phi_mul4771_fu_128                                                          |  17|   0|   17|          0|
    |phi_urem4773_fu_124                                                         |   8|   0|    8|          0|
    |tmp_s_reg_738                                                               |  32|   0|   32|          0|
    |trunc_ln109_1_reg_734                                                       |   4|   0|    4|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_reg_674           |  64|  32|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_reg_680           |  64|  32|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_reg_686           |  64|  32|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_reg_692           |  64|  32|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_reg_698           |  64|  32|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_704           |  64|  32|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_710           |  64|  32|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_716           |  64|  32|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_722           |  64|  32|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_728           |  64|  32|    8|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_reg_644  |  64|  32|    8|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_reg_650  |  64|  32|    8|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_reg_656  |  64|  32|    8|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_reg_662  |  64|  32|    8|          0|
    |p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_reg_668  |  64|  32|    8|          0|
    |trunc_ln109_1_reg_734                                                       |  64|  32|    4|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       |1257| 512|  357|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|                                RTL Ports                               | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                                                                  |   in|    1|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|ap_rst                                                                  |   in|    1|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|ap_start                                                                |   in|    1|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|ap_done                                                                 |  out|    1|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|ap_idle                                                                 |  out|    1|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|ap_ready                                                                |  out|    1|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_6687_p_din0                                                      |  out|   32|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_6687_p_din1                                                      |  out|   32|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_6687_p_opcode                                                    |  out|    2|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_6687_p_dout0                                                     |   in|   32|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_6687_p_ce                                                        |  out|    1|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_15149_p_din0                                                     |  out|   32|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_15149_p_din1                                                     |  out|   32|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_15149_p_opcode                                                   |  out|    5|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_15149_p_dout0                                                    |   in|    1|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|grp_fu_15149_p_ce                                                       |  out|    1|  ap_ctrl_hs|                                           conv2_Pipeline_RELU4|  return value|
|add_ln112_4                                                             |   in|    8|     ap_none|                                                    add_ln112_4|        scalar|
|empty                                                                   |   in|   32|     ap_none|                                                          empty|        scalar|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_9|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_9|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_we0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_9|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_d0             |  out|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_9|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_address1       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_9|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_ce1            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_9|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_q1             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_9|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_5|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_5|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_we0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_5|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_d0             |  out|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_5|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_address1       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_5|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_ce1            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_5|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_q1             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_5|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_4|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_4|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_we0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_4|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_d0             |  out|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_4|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_address1       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_4|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_ce1            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_4|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_q1             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_4|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_3|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_3|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_we0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_3|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_d0             |  out|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_3|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_address1       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_3|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_ce1            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_3|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_q1             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_3|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0             |  out|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0             |  out|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0         |  out|    8|   ap_memory|         conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0              |  out|    1|   ap_memory|         conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0              |  out|    1|   ap_memory|         conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0               |  out|   32|   ap_memory|         conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1         |  out|    8|   ap_memory|         conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1              |  out|    1|   ap_memory|         conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1               |   in|   32|   ap_memory|         conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_8|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_8|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_we0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_8|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_d0             |  out|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_8|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_address1       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_8|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_ce1            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_8|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_q1             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_8|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_7|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_7|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_we0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_7|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_d0             |  out|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_7|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_address1       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_7|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_ce1            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_7|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_q1             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_7|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_address0       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_6|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_ce0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_6|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_we0            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_6|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_d0             |  out|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_6|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_address1       |  out|    8|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_6|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_ce1            |  out|    1|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_6|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_q1             |   in|   32|   ap_memory|       conv2_float_255_255_float_64_1_1_float_float_255_255_o_6|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_address0  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_d0        |  out|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_address1  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_ce1       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_q1        |   in|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_address0  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_d0        |  out|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_address1  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_ce1       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_q1        |   in|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_address0  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_d0        |  out|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_address1  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_ce1       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_q1        |   in|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_address0  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_d0        |  out|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_address1  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_ce1       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_q1        |   in|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_address0  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_ce0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_we0       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_d0        |  out|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_address1  |  out|    8|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_ce1       |  out|    1|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14|         array|
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_q1        |   in|   32|   ap_memory|  p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14|         array|
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.35>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_urem4773 = alloca i32 1"   --->   Operation 11 'alloca' 'phi_urem4773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%phi_mul4771 = alloca i32 1"   --->   Operation 12 'alloca' 'phi_mul4771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bw_2 = alloca i32 1"   --->   Operation 13 'alloca' 'bw_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_9, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_8, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 29 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add_ln112_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln112_4"   --->   Operation 30 'read' 'add_ln112_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw_2"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul4771"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_urem4773"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.1.i"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%phi_urem4773_load = load i8 %phi_urem4773" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 35 'load' 'phi_urem4773_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%bw = load i8 %bw_2" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 36 'load' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.76ns)   --->   "%icmp_ln109 = icmp_eq  i8 %bw, i8 255" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 37 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.76ns)   --->   "%add_ln109 = add i8 %bw, i8 1" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 38 'add' 'add_ln109' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.body8.1.i.split, void %for.end.1.i.exitStub" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 39 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.76ns)   --->   "%add_ln112 = add i8 %add_ln112_4_read, i8 %phi_urem4773_load" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 40 'add' 'add_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i8 %add_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 41 'zext' 'zext_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr = getelementptr i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 42 'getelementptr' 'p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr = getelementptr i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 43 'getelementptr' 'p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr = getelementptr i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 44 'getelementptr' 'p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr = getelementptr i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 45 'getelementptr' 'p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr = getelementptr i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 46 'getelementptr' 'p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_10 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_9, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 47 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_10' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_11 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_8, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 48 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_11' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_12 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_7, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 49 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_12' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_13 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_6, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 50 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_13' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_14 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_5, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 51 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_14' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_15 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_4, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 52 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_15' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_16 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_3, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 53 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_16' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_17 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 54 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_17' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_18 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 55 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_18' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_19 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 0, i64 %zext_ln112" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 56 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_19' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_20 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_10" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 57 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_20' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_21 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_14" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 58 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_21' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_22 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_15" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 59 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_22' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 60 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_23 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_16" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 60 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_23' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 61 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_24 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_17" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 61 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_24' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_25 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_18" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 62 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_25' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 63 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_26 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_19" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 63 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_26' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_27 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_11" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 64 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_27' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 65 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_28 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_12" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 65 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_28' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_29 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_13" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 66 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_29' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 67 [2/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_load = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 67 'load' 'p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_load' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 68 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 69 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_473 = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 69 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_473' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_474 = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 70 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_474' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 71 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_475 = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 71 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_475' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_1 : Operation 72 [1/1] (0.76ns)   --->   "%add_ln109_2 = add i8 %phi_urem4773_load, i8 1" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 72 'add' 'add_ln109_2' <Predicate = (!icmp_ln109)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.76ns)   --->   "%icmp_ln109_1 = icmp_ult  i8 %add_ln109_2, i8 17" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 73 'icmp' 'icmp_ln109_1' <Predicate = (!icmp_ln109)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.39ns)   --->   "%select_ln109 = select i1 %icmp_ln109_1, i8 %add_ln109_2, i8 0" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 74 'select' 'select_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln109 = store i8 %add_ln109, i8 %bw_2" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 75 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln109 = store i8 %select_ln109, i8 %phi_urem4773" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 76 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%phi_mul4771_load = load i17 %phi_mul4771" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 77 'load' 'phi_mul4771_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.86ns)   --->   "%add_ln109_1 = add i17 %phi_mul4771_load, i17 482" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 78 'add' 'add_ln109_1' <Predicate = (!icmp_ln109)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln109_1 = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %phi_mul4771_load, i32 13, i32 16" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 79 'partselect' 'trunc_ln109_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 80 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_20 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_10" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 80 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_20' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 81 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_21 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_14" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 81 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_21' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 82 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_22 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_15" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 82 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_22' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 83 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_23 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_16" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 83 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_23' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 84 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_24 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_17" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 84 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_24' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 85 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_25 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_18" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 85 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_25' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 86 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_26 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_19" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 86 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_26' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 87 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_27 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_11" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 87 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_27' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 88 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_28 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_12" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 88 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_28' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 89 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_29 = load i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_13" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 89 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_29' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 90 [1/2] (1.23ns)   --->   "%p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_load = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 90 'load' 'p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_load' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 91 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 91 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 92 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_473 = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 92 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_473' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 93 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_474 = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 93 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_474' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 94 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_475 = load i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 94 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_475' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_2 : Operation 95 [1/1] (0.54ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.15f32.i4, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_20, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_21, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_22, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_23, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_24, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_25, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_26, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_27, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_28, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_29, i32 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_load, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_473, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_474, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_475, i4 %trunc_ln109_1" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 95 'mux' 'tmp_s' <Predicate = (!icmp_ln109)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.74ns)   --->   "%switch_ln112 = switch i4 %trunc_ln109_1, void %arrayidx12412.1.i.case.14, i4 0, void %arrayidx12412.1.i.case.0, i4 1, void %arrayidx12412.1.i.case.1, i4 2, void %arrayidx12412.1.i.case.2, i4 3, void %arrayidx12412.1.i.case.3, i4 4, void %arrayidx12412.1.i.case.4, i4 5, void %arrayidx12412.1.i.case.5, i4 6, void %arrayidx12412.1.i.case.6, i4 7, void %arrayidx12412.1.i.case.7, i4 8, void %arrayidx12412.1.i.case.8, i4 9, void %arrayidx12412.1.i.case.9, i4 10, void %arrayidx12412.1.i.case.10, i4 11, void %arrayidx12412.1.i.case.11, i4 12, void %arrayidx12412.1.i.case.12, i4 13, void %arrayidx12412.1.i.case.13" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 96 'switch' 'switch_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.74>
ST_2 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln109 = store i17 %add_ln109_1, i17 %phi_mul4771" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 97 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.42>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.body8.1.i" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 98 'br' 'br_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : [1/1] (1.53ns)   --->   Input mux for Operation 99 '%add15_1_i = fadd i32 %tmp_s, i32 %tmp'
ST_3 : Operation 99 [4/4] (4.90ns)   --->   "%add15_1_i = fadd i32 %tmp_s, i32 %tmp" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 99 'fadd' 'add15_1_i' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 100 [3/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %tmp_s, i32 %tmp" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 100 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 101 [2/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %tmp_s, i32 %tmp" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 101 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln110 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_40" [src/conv2.cpp:110->src/conv2.cpp:52]   --->   Operation 102 'specpipeline' 'specpipeline_ln110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv2.cpp:109->src/conv2.cpp:52]   --->   Operation 104 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %tmp_s, i32 %tmp" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 105 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 106 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 13)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 107 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 12)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 108 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 11)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 109 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 10)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 110 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 9)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 111 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 8)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 112 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 7)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 113 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 6)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 114 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 5)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 115 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 4)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 116 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 3)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 117 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 2)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 118 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 1)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 119 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 0)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln112 = br void %arrayidx12412.1.i.exit" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 120 'br' 'br_ln112' <Predicate = (trunc_ln109_1 == 15) | (trunc_ln109_1 == 14)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 178 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 121 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 121 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 13)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 122 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 12)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 123 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 123 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 11)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 124 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 124 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 10)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_13" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 125 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 9)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 126 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_12" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 126 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 8)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 127 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_11" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 127 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_19" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 128 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 129 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_18" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 129 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 130 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_17" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 130 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 131 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_16" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 131 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 132 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_15" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 132 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 133 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_14" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 133 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 134 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_10" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 134 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 135 [1/1] (1.23ns)   --->   "%store_ln112 = store i32 %add15_1_i, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr" [src/conv2.cpp:112->src/conv2.cpp:52]   --->   Operation 135 'store' 'store_ln112' <Predicate = (trunc_ln109_1 == 15) | (trunc_ln109_1 == 14)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln114 = bitcast i32 %add15_1_i" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 136 'bitcast' 'bitcast_ln114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln114, i32 23, i32 30" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 137 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i32 %bitcast_ln114" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 138 'trunc' 'trunc_ln114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.76ns)   --->   "%icmp_ln114 = icmp_ne  i8 %tmp_118, i8 255" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 139 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.92ns)   --->   "%icmp_ln114_1 = icmp_eq  i23 %trunc_ln114, i23 0" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 140 'icmp' 'icmp_ln114_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.62ns)   --->   Input mux for Operation 141 '%tmp_119 = fcmp_olt  i32 %add15_1_i, i32 0'
ST_7 : Operation 141 [2/2] (2.15ns)   --->   "%tmp_119 = fcmp_olt  i32 %add15_1_i, i32 0" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 141 'fcmp' 'tmp_119' <Predicate = true> <Delay = 2.15> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln114)   --->   "%or_ln114 = or i1 %icmp_ln114_1, i1 %icmp_ln114" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 142 'or' 'or_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/2] (2.78ns)   --->   "%tmp_119 = fcmp_olt  i32 %add15_1_i, i32 0" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 143 'fcmp' 'tmp_119' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln114 = and i1 %or_ln114, i1 %tmp_119" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 144 'and' 'and_ln114' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %and_ln114, void %for.inc.1.i, void %if.then.1.i" [src/conv2.cpp:114->src/conv2.cpp:52]   --->   Operation 145 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.74ns)   --->   "%switch_ln115 = switch i4 %trunc_ln109_1, void %arrayidx12412.1.i.case.14815, i4 0, void %arrayidx12412.1.i.case.0801, i4 1, void %arrayidx12412.1.i.case.1802, i4 2, void %arrayidx12412.1.i.case.2803, i4 3, void %arrayidx12412.1.i.case.3804, i4 4, void %arrayidx12412.1.i.case.4805, i4 5, void %arrayidx12412.1.i.case.5806, i4 6, void %arrayidx12412.1.i.case.6807, i4 7, void %arrayidx12412.1.i.case.7808, i4 8, void %arrayidx12412.1.i.case.8809, i4 9, void %arrayidx12412.1.i.case.9810, i4 10, void %arrayidx12412.1.i.case.10811, i4 11, void %arrayidx12412.1.i.case.11812, i4 12, void %arrayidx12412.1.i.case.12813, i4 13, void %arrayidx12412.1.i.case.13814" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 146 'switch' 'switch_ln115' <Predicate = (and_ln114)> <Delay = 0.74>
ST_8 : Operation 147 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 147 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 13 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 148 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 13 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 149 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 12 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 150 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 12 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 151 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 11 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 152 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 11 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 153 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 10 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 154 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 10 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_13" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 155 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 9 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 156 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 9 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_12" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 157 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 8 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 158 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 8 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_11" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 159 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 7 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 160 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 7 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_19" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 161 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 6 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 162 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 6 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_18" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 163 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 5 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 164 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 5 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_17" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 165 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 4 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 166 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 4 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_16" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 167 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 3 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 168 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 3 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_15" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 169 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 2 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 170 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 2 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_14" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 171 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 1 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 172 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 1 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_10" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 173 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 0 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 174 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 0 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 0, i8 %p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 175 'store' 'store_ln115' <Predicate = (trunc_ln109_1 == 15 & and_ln114) | (trunc_ln109_1 == 14 & and_ln114)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 204> <RAM>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln115 = br void %arrayidx12412.1.i.exit800" [src/conv2.cpp:115->src/conv2.cpp:52]   --->   Operation 176 'br' 'br_ln115' <Predicate = (trunc_ln109_1 == 15 & and_ln114) | (trunc_ln109_1 == 14 & and_ln114)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc.1.i" [src/conv2.cpp:116->src/conv2.cpp:52]   --->   Operation 177 'br' 'br_ln116' <Predicate = (and_ln114)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln112_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem4773                                                              (alloca           ) [ 010000000]
phi_mul4771                                                               (alloca           ) [ 011000000]
bw_2                                                                      (alloca           ) [ 010000000]
specmemcore_ln0                                                           (specmemcore      ) [ 000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 000000000]
specmemcore_ln0                                                           (specmemcore      ) [ 000000000]
tmp                                                                       (read             ) [ 011111100]
add_ln112_4_read                                                          (read             ) [ 000000000]
store_ln0                                                                 (store            ) [ 000000000]
store_ln0                                                                 (store            ) [ 000000000]
store_ln0                                                                 (store            ) [ 000000000]
br_ln0                                                                    (br               ) [ 000000000]
phi_urem4773_load                                                         (load             ) [ 000000000]
bw                                                                        (load             ) [ 000000000]
icmp_ln109                                                                (icmp             ) [ 011111100]
add_ln109                                                                 (add              ) [ 000000000]
br_ln109                                                                  (br               ) [ 000000000]
add_ln112                                                                 (add              ) [ 000000000]
zext_ln112                                                                (zext             ) [ 000000000]
p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr        (getelementptr    ) [ 011111111]
p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr        (getelementptr    ) [ 011111111]
p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr        (getelementptr    ) [ 011111111]
p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr        (getelementptr    ) [ 011111111]
p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr        (getelementptr    ) [ 011111111]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_10                 (getelementptr    ) [ 011111111]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_11                 (getelementptr    ) [ 011111111]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_12                 (getelementptr    ) [ 011111111]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_13                 (getelementptr    ) [ 011111111]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_14                 (getelementptr    ) [ 011111111]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_15                 (getelementptr    ) [ 011111111]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_16                 (getelementptr    ) [ 011111111]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_17                 (getelementptr    ) [ 011111111]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_18                 (getelementptr    ) [ 011111111]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_19                 (getelementptr    ) [ 011111111]
add_ln109_2                                                               (add              ) [ 000000000]
icmp_ln109_1                                                              (icmp             ) [ 000000000]
select_ln109                                                              (select           ) [ 000000000]
store_ln109                                                               (store            ) [ 000000000]
store_ln109                                                               (store            ) [ 000000000]
phi_mul4771_load                                                          (load             ) [ 000000000]
add_ln109_1                                                               (add              ) [ 000000000]
trunc_ln109_1                                                             (partselect       ) [ 011111111]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_20                 (load             ) [ 000000000]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_21                 (load             ) [ 000000000]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_22                 (load             ) [ 000000000]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_23                 (load             ) [ 000000000]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_24                 (load             ) [ 000000000]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_25                 (load             ) [ 000000000]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_26                 (load             ) [ 000000000]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_27                 (load             ) [ 000000000]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_28                 (load             ) [ 000000000]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_29                 (load             ) [ 000000000]
p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_load        (load             ) [ 000000000]
conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer     (load             ) [ 000000000]
conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_473 (load             ) [ 000000000]
conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_474 (load             ) [ 000000000]
conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_475 (load             ) [ 000000000]
tmp_s                                                                     (mux              ) [ 011111100]
switch_ln112                                                              (switch           ) [ 000000000]
store_ln109                                                               (store            ) [ 000000000]
br_ln109                                                                  (br               ) [ 000000000]
specpipeline_ln110                                                        (specpipeline     ) [ 000000000]
speclooptripcount_ln109                                                   (speclooptripcount) [ 000000000]
specloopname_ln109                                                        (specloopname     ) [ 000000000]
add15_1_i                                                                 (fadd             ) [ 011000011]
br_ln112                                                                  (br               ) [ 000000000]
br_ln112                                                                  (br               ) [ 000000000]
br_ln112                                                                  (br               ) [ 000000000]
br_ln112                                                                  (br               ) [ 000000000]
br_ln112                                                                  (br               ) [ 000000000]
br_ln112                                                                  (br               ) [ 000000000]
br_ln112                                                                  (br               ) [ 000000000]
br_ln112                                                                  (br               ) [ 000000000]
br_ln112                                                                  (br               ) [ 000000000]
br_ln112                                                                  (br               ) [ 000000000]
br_ln112                                                                  (br               ) [ 000000000]
br_ln112                                                                  (br               ) [ 000000000]
br_ln112                                                                  (br               ) [ 000000000]
br_ln112                                                                  (br               ) [ 000000000]
br_ln112                                                                  (br               ) [ 000000000]
store_ln112                                                               (store            ) [ 000000000]
store_ln112                                                               (store            ) [ 000000000]
store_ln112                                                               (store            ) [ 000000000]
store_ln112                                                               (store            ) [ 000000000]
store_ln112                                                               (store            ) [ 000000000]
store_ln112                                                               (store            ) [ 000000000]
store_ln112                                                               (store            ) [ 000000000]
store_ln112                                                               (store            ) [ 000000000]
store_ln112                                                               (store            ) [ 000000000]
store_ln112                                                               (store            ) [ 000000000]
store_ln112                                                               (store            ) [ 000000000]
store_ln112                                                               (store            ) [ 000000000]
store_ln112                                                               (store            ) [ 000000000]
store_ln112                                                               (store            ) [ 000000000]
store_ln112                                                               (store            ) [ 000000000]
bitcast_ln114                                                             (bitcast          ) [ 000000000]
tmp_118                                                                   (partselect       ) [ 000000000]
trunc_ln114                                                               (trunc            ) [ 000000000]
icmp_ln114                                                                (icmp             ) [ 001000001]
icmp_ln114_1                                                              (icmp             ) [ 001000001]
or_ln114                                                                  (or               ) [ 000000000]
tmp_119                                                                   (fcmp             ) [ 000000000]
and_ln114                                                                 (and              ) [ 001000001]
br_ln114                                                                  (br               ) [ 000000000]
switch_ln115                                                              (switch           ) [ 000000000]
store_ln115                                                               (store            ) [ 000000000]
br_ln115                                                                  (br               ) [ 000000000]
store_ln115                                                               (store            ) [ 000000000]
br_ln115                                                                  (br               ) [ 000000000]
store_ln115                                                               (store            ) [ 000000000]
br_ln115                                                                  (br               ) [ 000000000]
store_ln115                                                               (store            ) [ 000000000]
br_ln115                                                                  (br               ) [ 000000000]
store_ln115                                                               (store            ) [ 000000000]
br_ln115                                                                  (br               ) [ 000000000]
store_ln115                                                               (store            ) [ 000000000]
br_ln115                                                                  (br               ) [ 000000000]
store_ln115                                                               (store            ) [ 000000000]
br_ln115                                                                  (br               ) [ 000000000]
store_ln115                                                               (store            ) [ 000000000]
br_ln115                                                                  (br               ) [ 000000000]
store_ln115                                                               (store            ) [ 000000000]
br_ln115                                                                  (br               ) [ 000000000]
store_ln115                                                               (store            ) [ 000000000]
br_ln115                                                                  (br               ) [ 000000000]
store_ln115                                                               (store            ) [ 000000000]
br_ln115                                                                  (br               ) [ 000000000]
store_ln115                                                               (store            ) [ 000000000]
br_ln115                                                                  (br               ) [ 000000000]
store_ln115                                                               (store            ) [ 000000000]
br_ln115                                                                  (br               ) [ 000000000]
store_ln115                                                               (store            ) [ 000000000]
br_ln115                                                                  (br               ) [ 000000000]
store_ln115                                                               (store            ) [ 000000000]
br_ln115                                                                  (br               ) [ 000000000]
br_ln116                                                                  (br               ) [ 000000000]
ret_ln0                                                                   (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln112_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln112_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_9"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.15f32.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="phi_urem4773_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem4773/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="phi_mul4771_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul4771/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="bw_2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bw_2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln112_4_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln112_4_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="8" slack="0"/>
<pin id="187" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_10/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_11/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="8" slack="0"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_12/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_13/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="8" slack="0"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_14/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="8" slack="0"/>
<pin id="222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_15/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_16/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_17/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="8" slack="0"/>
<pin id="243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_18/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_19/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="6"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="0" slack="0"/>
<pin id="258" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="259" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="261" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_20/1 store_ln112/7 store_ln115/8 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="6"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="0" slack="0"/>
<pin id="268" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="269" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="271" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_21/1 store_ln112/7 store_ln115/8 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="6"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="0" slack="0"/>
<pin id="278" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="279" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="281" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_22/1 store_ln112/7 store_ln115/8 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="6"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="0" slack="0"/>
<pin id="288" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="289" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="291" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_23/1 store_ln112/7 store_ln115/8 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="6"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="0" slack="0"/>
<pin id="298" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="299" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="301" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_24/1 store_ln112/7 store_ln115/8 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="6"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="0" slack="0"/>
<pin id="308" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="309" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="311" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_25/1 store_ln112/7 store_ln115/8 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="6"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="0" slack="0"/>
<pin id="318" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="319" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="321" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_26/1 store_ln112/7 store_ln115/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="6"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="0" slack="0"/>
<pin id="328" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="329" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="331" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_27/1 store_ln112/7 store_ln115/8 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="6"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="0" slack="0"/>
<pin id="338" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="339" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="341" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_28/1 store_ln112/7 store_ln115/8 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="6"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="0" slack="0"/>
<pin id="348" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="349" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="350" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="351" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_29/1 store_ln112/7 store_ln115/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="6"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="0" slack="0"/>
<pin id="358" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="359" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="360" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="361" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_load/1 store_ln112/7 store_ln115/8 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_access_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="6"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="0" index="2" bw="0" slack="0"/>
<pin id="368" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="369" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="370" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="371" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer/1 store_ln112/7 store_ln115/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="6"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="0" index="2" bw="0" slack="0"/>
<pin id="378" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="379" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="380" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="381" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_473/1 store_ln112/7 store_ln115/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="6"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="0" index="2" bw="0" slack="0"/>
<pin id="388" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="389" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="390" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="391" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_474/1 store_ln112/7 store_ln115/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="6"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="0" index="2" bw="0" slack="0"/>
<pin id="398" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="399" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="400" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="401" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_475/1 store_ln112/7 store_ln115/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="0" index="1" bw="32" slack="2"/>
<pin id="421" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add15_1_i/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_119/7 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln0_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="0"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln0_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="17" slack="0"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln0_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="0"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="phi_urem4773_load_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem4773_load/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="bw_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bw/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln109_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="8" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln109_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln112_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="0"/>
<pin id="463" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln112_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln109_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_2/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln109_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="8" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109_1/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln109_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="8" slack="0"/>
<pin id="500" dir="0" index="2" bw="8" slack="0"/>
<pin id="501" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln109_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="0" index="1" bw="8" slack="0"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln109_store_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="8" slack="0"/>
<pin id="513" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="phi_mul4771_load_load_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="17" slack="1"/>
<pin id="517" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul4771_load/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln109_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="17" slack="0"/>
<pin id="520" dir="0" index="1" bw="10" slack="0"/>
<pin id="521" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_1/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="trunc_ln109_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="0" index="1" bw="17" slack="0"/>
<pin id="527" dir="0" index="2" bw="5" slack="0"/>
<pin id="528" dir="0" index="3" bw="6" slack="0"/>
<pin id="529" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln109_1/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_s_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="0" index="2" bw="32" slack="0"/>
<pin id="538" dir="0" index="3" bw="32" slack="0"/>
<pin id="539" dir="0" index="4" bw="32" slack="0"/>
<pin id="540" dir="0" index="5" bw="32" slack="0"/>
<pin id="541" dir="0" index="6" bw="32" slack="0"/>
<pin id="542" dir="0" index="7" bw="32" slack="0"/>
<pin id="543" dir="0" index="8" bw="32" slack="0"/>
<pin id="544" dir="0" index="9" bw="32" slack="0"/>
<pin id="545" dir="0" index="10" bw="32" slack="0"/>
<pin id="546" dir="0" index="11" bw="32" slack="0"/>
<pin id="547" dir="0" index="12" bw="32" slack="0"/>
<pin id="548" dir="0" index="13" bw="32" slack="0"/>
<pin id="549" dir="0" index="14" bw="32" slack="0"/>
<pin id="550" dir="0" index="15" bw="32" slack="0"/>
<pin id="551" dir="0" index="16" bw="4" slack="0"/>
<pin id="552" dir="1" index="17" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln109_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="17" slack="0"/>
<pin id="572" dir="0" index="1" bw="17" slack="1"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="bitcast_ln114_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln114/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_118_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="0"/>
<pin id="581" dir="0" index="2" bw="6" slack="0"/>
<pin id="582" dir="0" index="3" bw="6" slack="0"/>
<pin id="583" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_118/7 "/>
</bind>
</comp>

<comp id="588" class="1004" name="trunc_ln114_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114/7 "/>
</bind>
</comp>

<comp id="592" class="1004" name="icmp_ln114_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="0"/>
<pin id="594" dir="0" index="1" bw="8" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="icmp_ln114_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="23" slack="0"/>
<pin id="600" dir="0" index="1" bw="23" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114_1/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="or_ln114_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="0" index="1" bw="1" slack="1"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln114/8 "/>
</bind>
</comp>

<comp id="608" class="1004" name="and_ln114_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln114/8 "/>
</bind>
</comp>

<comp id="614" class="1005" name="phi_urem4773_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem4773 "/>
</bind>
</comp>

<comp id="621" class="1005" name="phi_mul4771_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="17" slack="0"/>
<pin id="623" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul4771 "/>
</bind>
</comp>

<comp id="628" class="1005" name="bw_2_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="bw_2 "/>
</bind>
</comp>

<comp id="635" class="1005" name="tmp_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="2"/>
<pin id="637" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="640" class="1005" name="icmp_ln109_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="644" class="1005" name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="1"/>
<pin id="646" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="1"/>
<pin id="652" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr "/>
</bind>
</comp>

<comp id="656" class="1005" name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="1"/>
<pin id="658" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr "/>
</bind>
</comp>

<comp id="662" class="1005" name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="1"/>
<pin id="664" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr "/>
</bind>
</comp>

<comp id="668" class="1005" name="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="1"/>
<pin id="670" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="1"/>
<pin id="676" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_10 "/>
</bind>
</comp>

<comp id="680" class="1005" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="1"/>
<pin id="682" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_11 "/>
</bind>
</comp>

<comp id="686" class="1005" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="1"/>
<pin id="688" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_12 "/>
</bind>
</comp>

<comp id="692" class="1005" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="1"/>
<pin id="694" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_13 "/>
</bind>
</comp>

<comp id="698" class="1005" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="1"/>
<pin id="700" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_14 "/>
</bind>
</comp>

<comp id="704" class="1005" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="1"/>
<pin id="706" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_15 "/>
</bind>
</comp>

<comp id="710" class="1005" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="1"/>
<pin id="712" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_16 "/>
</bind>
</comp>

<comp id="716" class="1005" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="1"/>
<pin id="718" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_17 "/>
</bind>
</comp>

<comp id="722" class="1005" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="1"/>
<pin id="724" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_18 "/>
</bind>
</comp>

<comp id="728" class="1005" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="1"/>
<pin id="730" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_19 "/>
</bind>
</comp>

<comp id="734" class="1005" name="trunc_ln109_1_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="4" slack="4"/>
<pin id="736" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln109_1 "/>
</bind>
</comp>

<comp id="738" class="1005" name="tmp_s_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="743" class="1005" name="add15_1_i_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add15_1_i "/>
</bind>
</comp>

<comp id="764" class="1005" name="icmp_ln114_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="1"/>
<pin id="766" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln114 "/>
</bind>
</comp>

<comp id="769" class="1005" name="icmp_ln114_1_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="1"/>
<pin id="771" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln114_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="56" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="56" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="56" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="56" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="56" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="56" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="56" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="56" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="56" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="10" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="14" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="262"><net_src comp="183" pin="3"/><net_sink comp="253" pin=2"/></net>

<net id="272"><net_src comp="211" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="282"><net_src comp="218" pin="3"/><net_sink comp="273" pin=2"/></net>

<net id="292"><net_src comp="225" pin="3"/><net_sink comp="283" pin=2"/></net>

<net id="302"><net_src comp="232" pin="3"/><net_sink comp="293" pin=2"/></net>

<net id="312"><net_src comp="239" pin="3"/><net_sink comp="303" pin=2"/></net>

<net id="322"><net_src comp="246" pin="3"/><net_sink comp="313" pin=2"/></net>

<net id="332"><net_src comp="190" pin="3"/><net_sink comp="323" pin=2"/></net>

<net id="342"><net_src comp="197" pin="3"/><net_sink comp="333" pin=2"/></net>

<net id="352"><net_src comp="204" pin="3"/><net_sink comp="343" pin=2"/></net>

<net id="362"><net_src comp="148" pin="3"/><net_sink comp="353" pin=2"/></net>

<net id="372"><net_src comp="155" pin="3"/><net_sink comp="363" pin=2"/></net>

<net id="382"><net_src comp="162" pin="3"/><net_sink comp="373" pin=2"/></net>

<net id="392"><net_src comp="169" pin="3"/><net_sink comp="383" pin=2"/></net>

<net id="402"><net_src comp="176" pin="3"/><net_sink comp="393" pin=2"/></net>

<net id="403"><net_src comp="122" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="404"><net_src comp="122" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="405"><net_src comp="122" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="406"><net_src comp="122" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="407"><net_src comp="122" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="408"><net_src comp="122" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="409"><net_src comp="122" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="410"><net_src comp="122" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="411"><net_src comp="122" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="412"><net_src comp="122" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="413"><net_src comp="122" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="414"><net_src comp="122" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="415"><net_src comp="122" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="416"><net_src comp="122" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="417"><net_src comp="122" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="426"><net_src comp="122" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="48" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="50" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="48" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="452"><net_src comp="445" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="52" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="445" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="54" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="142" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="442" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="473"><net_src comp="466" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="475"><net_src comp="466" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="476"><net_src comp="466" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="477"><net_src comp="466" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="478"><net_src comp="466" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="479"><net_src comp="466" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="480"><net_src comp="466" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="481"><net_src comp="466" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="482"><net_src comp="466" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="483"><net_src comp="466" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="484"><net_src comp="466" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="489"><net_src comp="442" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="54" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="58" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="485" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="48" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="454" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="497" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="522"><net_src comp="515" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="60" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="530"><net_src comp="62" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="515" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="64" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="66" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="553"><net_src comp="68" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="554"><net_src comp="253" pin="7"/><net_sink comp="534" pin=1"/></net>

<net id="555"><net_src comp="263" pin="7"/><net_sink comp="534" pin=2"/></net>

<net id="556"><net_src comp="273" pin="7"/><net_sink comp="534" pin=3"/></net>

<net id="557"><net_src comp="283" pin="7"/><net_sink comp="534" pin=4"/></net>

<net id="558"><net_src comp="293" pin="7"/><net_sink comp="534" pin=5"/></net>

<net id="559"><net_src comp="303" pin="7"/><net_sink comp="534" pin=6"/></net>

<net id="560"><net_src comp="313" pin="7"/><net_sink comp="534" pin=7"/></net>

<net id="561"><net_src comp="323" pin="7"/><net_sink comp="534" pin=8"/></net>

<net id="562"><net_src comp="333" pin="7"/><net_sink comp="534" pin=9"/></net>

<net id="563"><net_src comp="343" pin="7"/><net_sink comp="534" pin=10"/></net>

<net id="564"><net_src comp="353" pin="7"/><net_sink comp="534" pin=11"/></net>

<net id="565"><net_src comp="363" pin="7"/><net_sink comp="534" pin=12"/></net>

<net id="566"><net_src comp="373" pin="7"/><net_sink comp="534" pin=13"/></net>

<net id="567"><net_src comp="383" pin="7"/><net_sink comp="534" pin=14"/></net>

<net id="568"><net_src comp="393" pin="7"/><net_sink comp="534" pin=15"/></net>

<net id="569"><net_src comp="524" pin="4"/><net_sink comp="534" pin=16"/></net>

<net id="574"><net_src comp="518" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="584"><net_src comp="114" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="575" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="116" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="587"><net_src comp="118" pin="0"/><net_sink comp="578" pin=3"/></net>

<net id="591"><net_src comp="575" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="578" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="52" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="588" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="120" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="612"><net_src comp="604" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="422" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="124" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="624"><net_src comp="128" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="627"><net_src comp="621" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="631"><net_src comp="132" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="634"><net_src comp="628" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="638"><net_src comp="136" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="643"><net_src comp="448" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="148" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="653"><net_src comp="155" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="659"><net_src comp="162" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="665"><net_src comp="169" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="671"><net_src comp="176" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="677"><net_src comp="183" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="683"><net_src comp="190" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="689"><net_src comp="197" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="695"><net_src comp="204" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="701"><net_src comp="211" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="707"><net_src comp="218" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="713"><net_src comp="225" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="719"><net_src comp="232" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="725"><net_src comp="239" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="731"><net_src comp="246" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="737"><net_src comp="524" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="534" pin="17"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="746"><net_src comp="418" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="749"><net_src comp="743" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="750"><net_src comp="743" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="751"><net_src comp="743" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="752"><net_src comp="743" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="753"><net_src comp="743" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="754"><net_src comp="743" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="755"><net_src comp="743" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="756"><net_src comp="743" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="757"><net_src comp="743" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="758"><net_src comp="743" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="759"><net_src comp="743" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="760"><net_src comp="743" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="761"><net_src comp="743" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="762"><net_src comp="743" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="763"><net_src comp="743" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="767"><net_src comp="592" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="772"><net_src comp="598" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="604" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_9 | {7 8 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_5 | {7 8 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_4 | {7 8 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_3 | {7 8 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_2 | {7 8 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_1 | {7 8 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o | {7 8 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_8 | {7 8 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_7 | {7 8 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_6 | {7 8 }
	Port: p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10 | {7 8 }
	Port: p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11 | {7 8 }
	Port: p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12 | {7 8 }
	Port: p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13 | {7 8 }
	Port: p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14 | {7 8 }
 - Input state : 
	Port: conv2_Pipeline_RELU4 : add_ln112_4 | {1 }
	Port: conv2_Pipeline_RELU4 : empty | {1 }
	Port: conv2_Pipeline_RELU4 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_9 | {1 2 }
	Port: conv2_Pipeline_RELU4 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_5 | {1 2 }
	Port: conv2_Pipeline_RELU4 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_4 | {1 2 }
	Port: conv2_Pipeline_RELU4 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_3 | {1 2 }
	Port: conv2_Pipeline_RELU4 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_2 | {1 2 }
	Port: conv2_Pipeline_RELU4 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_1 | {1 2 }
	Port: conv2_Pipeline_RELU4 : conv2_float_255_255_float_64_1_1_float_float_255_255_o | {1 2 }
	Port: conv2_Pipeline_RELU4 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_8 | {1 2 }
	Port: conv2_Pipeline_RELU4 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_7 | {1 2 }
	Port: conv2_Pipeline_RELU4 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_6 | {1 2 }
	Port: conv2_Pipeline_RELU4 : p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10 | {1 2 }
	Port: conv2_Pipeline_RELU4 : p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11 | {1 2 }
	Port: conv2_Pipeline_RELU4 : p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12 | {1 2 }
	Port: conv2_Pipeline_RELU4 : p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13 | {1 2 }
	Port: conv2_Pipeline_RELU4 : p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		phi_urem4773_load : 1
		bw : 1
		icmp_ln109 : 2
		add_ln109 : 2
		br_ln109 : 3
		add_ln112 : 2
		zext_ln112 : 3
		p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr : 4
		p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr : 4
		p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr : 4
		p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr : 4
		p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr : 4
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_10 : 4
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_11 : 4
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_12 : 4
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_13 : 4
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_14 : 4
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_15 : 4
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_16 : 4
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_17 : 4
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_18 : 4
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_19 : 4
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_20 : 5
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_21 : 5
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_22 : 5
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_23 : 5
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_24 : 5
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_25 : 5
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_26 : 5
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_27 : 5
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_28 : 5
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_29 : 5
		p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_load : 5
		conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer : 5
		conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_473 : 5
		conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_474 : 5
		conv2_float_255_255_float_64_1_1_float_float_255_255_output_fm_buffer_475 : 5
		add_ln109_2 : 2
		icmp_ln109_1 : 3
		select_ln109 : 4
		store_ln109 : 3
		store_ln109 : 5
	State 2
		add_ln109_1 : 1
		trunc_ln109_1 : 1
		tmp_s : 2
		switch_ln112 : 2
		store_ln109 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
		tmp_118 : 1
		trunc_ln114 : 1
		icmp_ln114 : 2
		icmp_ln114_1 : 2
	State 8
		and_ln114 : 1
		br_ln114 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_418          |    2    |   227   |   214   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln109_fu_448      |    0    |    0    |    15   |
|   icmp   |      icmp_ln109_1_fu_491     |    0    |    0    |    15   |
|          |       icmp_ln114_fu_592      |    0    |    0    |    15   |
|          |      icmp_ln114_1_fu_598     |    0    |    0    |    30   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln109_fu_454       |    0    |    0    |    15   |
|    add   |       add_ln112_fu_460       |    0    |    0    |    15   |
|          |      add_ln109_2_fu_485      |    0    |    0    |    15   |
|          |      add_ln109_1_fu_518      |    0    |    0    |    24   |
|----------|------------------------------|---------|---------|---------|
|    mux   |         tmp_s_fu_534         |    0    |    0    |    65   |
|----------|------------------------------|---------|---------|---------|
|  select  |      select_ln109_fu_497     |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|    or    |        or_ln114_fu_604       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln114_fu_608       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   read   |        tmp_read_fu_136       |    0    |    0    |    0    |
|          | add_ln112_4_read_read_fu_142 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   fcmp   |          grp_fu_422          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |       zext_ln112_fu_466      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|     trunc_ln109_1_fu_524     |    0    |    0    |    0    |
|          |        tmp_118_fu_578        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln114_fu_588      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    2    |   227   |   435   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------------------------------+--------+
|                                                                          |   FF   |
+--------------------------------------------------------------------------+--------+
|                             add15_1_i_reg_743                            |   32   |
|                               bw_2_reg_628                               |    8   |
|     conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_reg_674    |    8   |
|     conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_reg_680    |    8   |
|     conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_reg_686    |    8   |
|     conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_reg_692    |    8   |
|     conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_reg_698    |    8   |
|     conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_704    |    8   |
|     conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_710    |    8   |
|     conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_716    |    8   |
|     conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_722    |    8   |
|     conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_728    |    8   |
|                            icmp_ln109_reg_640                            |    1   |
|                           icmp_ln114_1_reg_769                           |    1   |
|                            icmp_ln114_reg_764                            |    1   |
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_reg_644|    8   |
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_reg_650|    8   |
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_reg_656|    8   |
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_reg_662|    8   |
|p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_reg_668|    8   |
|                            phi_mul4771_reg_621                           |   17   |
|                           phi_urem4773_reg_614                           |    8   |
|                                tmp_reg_635                               |   32   |
|                               tmp_s_reg_738                              |   32   |
|                           trunc_ln109_1_reg_734                          |    4   |
+--------------------------------------------------------------------------+--------+
|                                   Total                                  |   256  |
+--------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_253 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_253 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_263 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_263 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_273 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_273 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_283 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_283 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_293 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_293 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_303 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_303 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_313 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_313 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_323 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_323 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_333 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_333 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_343 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_343 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_353 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_353 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_363 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_363 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_373 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_373 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_383 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_383 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_393 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_393 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   960  ||  12.81  ||   270   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   435  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   270  |
|  Register |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   12   |   483  |   705  |
+-----------+--------+--------+--------+--------+
