Source Block: verilog-ethernet/rtl/ip_eth_rx_64.v@174:184@HdlIdDef
reg error_invalid_checksum_reg = 0, error_invalid_checksum_next;

reg [63:0] save_eth_payload_tdata_reg = 0;
reg [7:0] save_eth_payload_tkeep_reg = 0;
reg save_eth_payload_tlast_reg = 0;
reg save_eth_payload_tuser_reg = 0;

reg [63:0] shift_eth_payload_tdata;
reg [7:0] shift_eth_payload_tkeep;
reg shift_eth_payload_tvalid;
reg shift_eth_payload_tlast;

Diff Content:
- 179 reg save_eth_payload_tuser_reg = 0;
+ 179 reg [31:0] hdr_sum_reg = 32'd0, hdr_sum_next;
+ 179 reg check_hdr_reg = 1'b0, check_hdr_next;
+ 179 reg [63:0] last_word_data_reg = 64'd0;
+ 179 reg [7:0] last_word_keep_reg = 8'd0;
+ 179 reg input_eth_hdr_ready_reg = 1'b0, input_eth_hdr_ready_next;
+ 179 reg input_eth_payload_tready_reg = 1'b0, input_eth_payload_tready_next;
+ 179 reg output_ip_hdr_valid_reg = 1'b0, output_ip_hdr_valid_next;
+ 179 reg [47:0] output_eth_dest_mac_reg = 48'd0;
+ 179 reg [47:0] output_eth_src_mac_reg = 48'd0;
+ 179 reg [15:0] output_eth_type_reg = 16'd0;
+ 179 reg [3:0] output_ip_version_reg = 4'd0;
+ 179 reg [3:0] output_ip_ihl_reg = 4'd0;
+ 179 reg [5:0] output_ip_dscp_reg = 6'd0;
+ 179 reg [1:0] output_ip_ecn_reg = 2'd0;
+ 179 reg [15:0] output_ip_length_reg = 16'd0;
+ 179 reg [15:0] output_ip_identification_reg = 16'd0;
+ 179 reg [2:0] output_ip_flags_reg = 3'd0;
+ 179 reg [12:0] output_ip_fragment_offset_reg = 13'd0;
+ 179 reg [7:0] output_ip_ttl_reg = 8'd0;
+ 179 reg [7:0] output_ip_protocol_reg = 8'd0;
+ 179 reg [15:0] output_ip_header_checksum_reg = 16'd0;
+ 179 reg [31:0] output_ip_source_ip_reg = 32'd0;
+ 179 reg [31:0] output_ip_dest_ip_reg = 32'd0;
+ 179 reg busy_reg = 1'b0;
+ 179 reg error_header_early_termination_reg = 1'b0, error_header_early_termination_next;
+ 179 reg error_payload_early_termination_reg = 1'b0, error_payload_early_termination_next;
+ 179 reg error_invalid_header_reg = 1'b0, error_invalid_header_next;
+ 179 reg error_invalid_checksum_reg = 1'b0, error_invalid_checksum_next;
+ 179 reg [63:0] save_eth_payload_tdata_reg = 64'd0;
+ 179 reg [7:0] save_eth_payload_tkeep_reg = 8'd0;
+ 179 reg save_eth_payload_tlast_reg = 1'b0;
+ 179 reg save_eth_payload_tuser_reg = 1'b0;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/ip_eth_tx_64.v@162:172
reg [63:0] save_ip_payload_tdata_reg = 0;
reg [7:0] save_ip_payload_tkeep_reg = 0;
reg save_ip_payload_tlast_reg = 0;
reg save_ip_payload_tuser_reg = 0;

reg [63:0] shift_ip_payload_tdata;
reg [7:0] shift_ip_payload_tkeep;
reg shift_ip_payload_tvalid;
reg shift_ip_payload_tlast;
reg shift_ip_payload_tuser;
reg shift_ip_payload_input_tready;

Clone Blocks 2:
verilog-ethernet/rtl/eth_axis_tx_64.v@109:119
reg [7:0] save_eth_payload_tkeep_reg = 0;
reg save_eth_payload_tlast_reg = 0;
reg save_eth_payload_tuser_reg = 0;

reg [63:0] shift_eth_payload_tdata;
reg [7:0] shift_eth_payload_tkeep;
reg shift_eth_payload_tvalid;
reg shift_eth_payload_tlast;
reg shift_eth_payload_tuser;
reg shift_eth_payload_input_tready;
reg shift_eth_payload_extra_cycle;

Clone Blocks 3:
verilog-ethernet/rtl/eth_axis_tx_64.v@104:114
reg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;

reg busy_reg = 0;

reg [63:0] save_eth_payload_tdata_reg = 0;
reg [7:0] save_eth_payload_tkeep_reg = 0;
reg save_eth_payload_tlast_reg = 0;
reg save_eth_payload_tuser_reg = 0;

reg [63:0] shift_eth_payload_tdata;
reg [7:0] shift_eth_payload_tkeep;

Clone Blocks 4:
verilog-ethernet/rtl/ip_eth_rx_64.v@173:183
reg error_invalid_header_reg = 0, error_invalid_header_next;
reg error_invalid_checksum_reg = 0, error_invalid_checksum_next;

reg [63:0] save_eth_payload_tdata_reg = 0;
reg [7:0] save_eth_payload_tkeep_reg = 0;
reg save_eth_payload_tlast_reg = 0;
reg save_eth_payload_tuser_reg = 0;

reg [63:0] shift_eth_payload_tdata;
reg [7:0] shift_eth_payload_tkeep;
reg shift_eth_payload_tvalid;

Clone Blocks 5:
verilog-ethernet/rtl/ip_eth_rx_64.v@177:187
reg [7:0] save_eth_payload_tkeep_reg = 0;
reg save_eth_payload_tlast_reg = 0;
reg save_eth_payload_tuser_reg = 0;

reg [63:0] shift_eth_payload_tdata;
reg [7:0] shift_eth_payload_tkeep;
reg shift_eth_payload_tvalid;
reg shift_eth_payload_tlast;
reg shift_eth_payload_tuser;
reg shift_eth_payload_input_tready;
reg shift_eth_payload_extra_cycle;

Clone Blocks 6:
verilog-ethernet/rtl/ip_eth_rx_64.v@176:186
reg [63:0] save_eth_payload_tdata_reg = 0;
reg [7:0] save_eth_payload_tkeep_reg = 0;
reg save_eth_payload_tlast_reg = 0;
reg save_eth_payload_tuser_reg = 0;

reg [63:0] shift_eth_payload_tdata;
reg [7:0] shift_eth_payload_tkeep;
reg shift_eth_payload_tvalid;
reg shift_eth_payload_tlast;
reg shift_eth_payload_tuser;
reg shift_eth_payload_input_tready;

Clone Blocks 7:
verilog-ethernet/rtl/eth_axis_tx_64.v@108:118
reg [63:0] save_eth_payload_tdata_reg = 0;
reg [7:0] save_eth_payload_tkeep_reg = 0;
reg save_eth_payload_tlast_reg = 0;
reg save_eth_payload_tuser_reg = 0;

reg [63:0] shift_eth_payload_tdata;
reg [7:0] shift_eth_payload_tkeep;
reg shift_eth_payload_tvalid;
reg shift_eth_payload_tlast;
reg shift_eth_payload_tuser;
reg shift_eth_payload_input_tready;

Clone Blocks 8:
verilog-ethernet/rtl/eth_axis_tx_64.v@106:116
reg busy_reg = 0;

reg [63:0] save_eth_payload_tdata_reg = 0;
reg [7:0] save_eth_payload_tkeep_reg = 0;
reg save_eth_payload_tlast_reg = 0;
reg save_eth_payload_tuser_reg = 0;

reg [63:0] shift_eth_payload_tdata;
reg [7:0] shift_eth_payload_tkeep;
reg shift_eth_payload_tvalid;
reg shift_eth_payload_tlast;

Clone Blocks 9:
verilog-ethernet/rtl/ip_eth_tx_64.v@160:170
reg error_payload_early_termination_reg = 0, error_payload_early_termination_next;

reg [63:0] save_ip_payload_tdata_reg = 0;
reg [7:0] save_ip_payload_tkeep_reg = 0;
reg save_ip_payload_tlast_reg = 0;
reg save_ip_payload_tuser_reg = 0;

reg [63:0] shift_ip_payload_tdata;
reg [7:0] shift_ip_payload_tkeep;
reg shift_ip_payload_tvalid;
reg shift_ip_payload_tlast;

Clone Blocks 10:
verilog-ethernet/rtl/eth_axis_tx_64.v@105:115

reg busy_reg = 0;

reg [63:0] save_eth_payload_tdata_reg = 0;
reg [7:0] save_eth_payload_tkeep_reg = 0;
reg save_eth_payload_tlast_reg = 0;
reg save_eth_payload_tuser_reg = 0;

reg [63:0] shift_eth_payload_tdata;
reg [7:0] shift_eth_payload_tkeep;
reg shift_eth_payload_tvalid;

