Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr  4 22:21:31 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (49)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.562        0.000                      0                 1564        0.035        0.000                      0                 1564       54.305        0.000                       0                   582  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.562        0.000                      0                 1560        0.035        0.000                      0                 1560       54.305        0.000                       0                   582  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  104.880        0.000                      0                    4        1.161        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.562ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.447ns  (logic 60.958ns (58.927%)  route 42.489ns (41.073%))
  Logic Levels:           324  (CARRY4=287 LUT2=1 LUT3=28 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X13Y13         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.923     7.527    sm/D_states_q[3]
    SLICE_X34Y10         LUT3 (Prop_lut3_I2_O)        0.152     7.679 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.032     8.711    sm/ram_reg_i_92_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.348     9.059 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.736    10.796    L_reg/M_sm_ra1[1]
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.920 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.868    11.787    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.148    11.935 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.011    12.947    sm/M_alum_a[31]
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.275 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.275    alum/S[0]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.807 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.807    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.921    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.035    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.876 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.074    15.949    alum/temp_out0[31]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.373    16.322 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.322    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.872 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.872    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.986 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.986    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.100 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.100    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.214 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.214    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.328 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.442 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.442    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.556 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.556    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.670 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.670    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.827 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.986    18.813    alum/temp_out0[30]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.142 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.142    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.806    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.920    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.148 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.148    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.262 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.262    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.376 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.376    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.647 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.876    21.523    alum/temp_out0[29]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.852 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.385 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.385    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.502 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.619 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.619    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.736 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.736    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.853 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.853    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.087 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.087    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.204 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.361 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.001    24.362    alum/temp_out0[28]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    24.694 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.694    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.227    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.344    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.461    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.695    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.812    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.929    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.046    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.203 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.110    alum/temp_out0[27]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.442 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.442    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.992 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.947 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.786    29.733    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    30.062 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.062    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.612 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.612    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.726 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.726    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.954 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.954    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.068    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.182    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.296 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.296    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.410 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.410    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.567 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.023    32.590    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.375 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.375    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.489 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.489    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.603 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.059    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.173    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.330 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.034    35.364    alum/temp_out0[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.693 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.693    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.226 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.226    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.343 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.343    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.460 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.460    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.577 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.694 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.694    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.811 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.811    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.928 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.928    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.045 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.045    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.202 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.028    38.230    alum/temp_out0[23]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    38.562 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.562    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.112 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.112    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.226 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.226    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.340 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.340    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.454 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.454    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.568 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.568    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.682 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.682    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.796 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.953 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.221    41.174    alum/temp_out0[22]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.503 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.503    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.053 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.053    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.167 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.509    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.623    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.737    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.851    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.008 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    43.911    alum/temp_out0[21]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    44.240 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.240    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.790 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.790    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.904    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.018    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.745 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.892    46.638    alum/temp_out0[20]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    46.967 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.967    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.517 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.631 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.631    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.745 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.745    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.859 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.859    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.973 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.973    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.087 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.087    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.201 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.201    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.315 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.315    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.472 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.109    49.581    alum/temp_out0[19]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.910 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.910    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.443 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.443    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.560 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.560    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.677 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.677    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.794 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.794    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.911 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.911    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.028 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.145 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.145    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.262 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.262    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.419 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.935    52.354    alum/temp_out0[18]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    52.686 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.686    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.236 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.692 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.806 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.806    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.920    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.034    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.191 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.082    55.273    alum/temp_out0[17]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.602 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.602    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.135 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.135    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.252 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.252    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.369 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.369    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.486 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.486    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.603 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.603    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.720    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.837 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.954 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.111 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.058    58.169    alum/temp_out0[16]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    58.957 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.299    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.413 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.413    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.527 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.527    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.641 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.641    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.755 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.755    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.912 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.153    61.066    alum/temp_out0[15]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.395 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.395    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.945 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.743 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.743    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.900 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.951    63.851    alum/temp_out0[14]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.180 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.180    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.730 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.730    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.844 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.844    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.958 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.958    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.072 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.072    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.186 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.300 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.300    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.414 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.414    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.528 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.685 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.153    66.838    alum/temp_out0[13]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.623 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.623    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.737 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.737    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.851 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.851    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.965    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.079    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.193 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.307 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.307    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.421 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.421    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.578 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.932    69.510    alum/temp_out0[12]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.074    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.191 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.348 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.284    alum/temp_out0[11]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    72.616 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.616    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.166 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.166    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.280 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.280    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.394 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.394    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.508 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.622 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.622    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.736 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.736    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.850 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.850    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.121 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.870    74.991    alum/temp_out0[10]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.320 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.320    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.984 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.984    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.098 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.098    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.212 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.212    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.326 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.326    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.440 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.440    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.554 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.554    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.668 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.668    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.825 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.246    78.071    alum/temp_out0[9]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.400 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.400    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.933 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.050 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.167 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.167    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.284 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.284    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.401 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.401    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.518 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.518    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.635 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.635    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.752 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.909 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.898    80.808    alum/temp_out0[8]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    81.140 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.140    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.690 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.690    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.804 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.804    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.918 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.918    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.032 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.032    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.146 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.146    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.260 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.374 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.374    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.488 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.488    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.645 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.715    83.360    alum/temp_out0[7]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.689 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.689    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.239 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.239    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.353 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.467 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.467    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.581 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.581    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.695 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.695    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.809 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.809    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.923 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.923    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.037 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.037    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.194 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.137    86.331    alum/temp_out0[6]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.116 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.116    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.230 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.230    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.344 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.344    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.458 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.458    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.572 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.572    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.686 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.686    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.800 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.800    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.914 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.914    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.071 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    89.163    alum/temp_out0[5]
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.492 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.492    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.042 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.042    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.156 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.156    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.270 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.384 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.612 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.612    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.726 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.726    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.840 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.840    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.997 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.855    91.852    alum/temp_out0[4]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.637 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.637    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.751 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.751    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.865 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.865    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.979 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.979    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.093 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.093    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.207 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.207    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.321 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.435 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.435    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.592 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.110    94.702    alum/temp_out0[3]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.031 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.031    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.581 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.581    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.695 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.695    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.809 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.809    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.923 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.923    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.037 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.037    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.151 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.151    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.265 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.265    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.379 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.379    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.536 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.013    97.549    alum/temp_out0[2]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.878 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.878    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.411 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.411    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.528 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.528    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.645 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.645    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.762 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.762    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.879 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.996 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.113 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.113    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.230 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.230    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.387 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   100.324    alum/temp_out0[1]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.656 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.206 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.206    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.320 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.320    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.434 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.434    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.548 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.548    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.662 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.776 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.776    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.890 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.890    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.004 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.004    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.161 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.634   102.795    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.124 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   103.589    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   103.713 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.436   104.149    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.273 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.723   105.996    sm/M_alum_out[0]
    SLICE_X14Y11         LUT4 (Prop_lut4_I3_O)        0.152   106.148 f  sm/D_states_q[3]_i_15/O
                         net (fo=1, routed)           0.684   106.832    sm/D_states_q[3]_i_15_n_0
    SLICE_X14Y11         LUT5 (Prop_lut5_I2_O)        0.374   107.206 r  sm/D_states_q[3]_i_5/O
                         net (fo=1, routed)           0.542   107.748    sm/D_states_q[3]_i_5_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I3_O)        0.328   108.076 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.519   108.595    sm/D_states_d__0[3]
    SLICE_X13Y13         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X13Y13         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.298   116.259    
                         clock uncertainty           -0.035   116.224    
    SLICE_X13Y13         FDSE (Setup_fdse_C_D)       -0.067   116.157    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.157    
                         arrival time                        -108.595    
  -------------------------------------------------------------------
                         slack                                  7.562    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.656ns  (logic 60.476ns (58.912%)  route 42.180ns (41.088%))
  Logic Levels:           324  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X13Y13         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.923     7.527    sm/D_states_q[3]
    SLICE_X34Y10         LUT3 (Prop_lut3_I2_O)        0.152     7.679 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.032     8.711    sm/ram_reg_i_92_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.348     9.059 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.736    10.796    L_reg/M_sm_ra1[1]
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.920 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.868    11.787    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.148    11.935 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.011    12.947    sm/M_alum_a[31]
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.275 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.275    alum/S[0]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.807 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.807    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.921    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.035    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.876 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.074    15.949    alum/temp_out0[31]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.373    16.322 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.322    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.872 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.872    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.986 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.986    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.100 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.100    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.214 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.214    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.328 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.442 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.442    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.556 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.556    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.670 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.670    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.827 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.986    18.813    alum/temp_out0[30]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.142 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.142    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.806    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.920    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.148 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.148    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.262 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.262    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.376 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.376    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.647 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.876    21.523    alum/temp_out0[29]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.852 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.385 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.385    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.502 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.619 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.619    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.736 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.736    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.853 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.853    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.087 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.087    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.204 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.361 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.001    24.362    alum/temp_out0[28]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    24.694 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.694    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.227    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.344    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.461    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.695    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.812    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.929    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.046    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.203 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.110    alum/temp_out0[27]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.442 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.442    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.992 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.947 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.786    29.733    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    30.062 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.062    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.612 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.612    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.726 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.726    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.954 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.954    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.068    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.182    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.296 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.296    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.410 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.410    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.567 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.023    32.590    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.375 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.375    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.489 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.489    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.603 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.059    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.173    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.330 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.034    35.364    alum/temp_out0[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.693 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.693    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.226 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.226    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.343 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.343    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.460 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.460    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.577 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.694 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.694    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.811 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.811    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.928 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.928    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.045 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.045    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.202 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.028    38.230    alum/temp_out0[23]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    38.562 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.562    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.112 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.112    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.226 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.226    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.340 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.340    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.454 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.454    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.568 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.568    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.682 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.682    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.796 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.953 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.221    41.174    alum/temp_out0[22]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.503 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.503    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.053 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.053    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.167 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.509    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.623    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.737    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.851    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.008 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    43.911    alum/temp_out0[21]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    44.240 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.240    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.790 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.790    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.904    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.018    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.745 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.892    46.638    alum/temp_out0[20]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    46.967 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.967    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.517 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.631 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.631    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.745 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.745    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.859 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.859    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.973 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.973    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.087 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.087    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.201 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.201    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.315 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.315    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.472 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.109    49.581    alum/temp_out0[19]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.910 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.910    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.443 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.443    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.560 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.560    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.677 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.677    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.794 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.794    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.911 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.911    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.028 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.145 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.145    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.262 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.262    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.419 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.935    52.354    alum/temp_out0[18]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    52.686 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.686    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.236 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.692 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.806 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.806    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.920    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.034    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.191 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.082    55.273    alum/temp_out0[17]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.602 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.602    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.135 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.135    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.252 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.252    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.369 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.369    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.486 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.486    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.603 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.603    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.720    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.837 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.954 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.111 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.058    58.169    alum/temp_out0[16]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    58.957 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.299    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.413 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.413    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.527 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.527    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.641 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.641    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.755 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.755    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.912 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.153    61.066    alum/temp_out0[15]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.395 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.395    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.945 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.743 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.743    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.900 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.951    63.851    alum/temp_out0[14]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.180 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.180    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.730 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.730    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.844 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.844    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.958 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.958    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.072 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.072    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.186 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.300 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.300    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.414 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.414    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.528 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.685 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.153    66.838    alum/temp_out0[13]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.623 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.623    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.737 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.737    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.851 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.851    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.965    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.079    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.193 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.307 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.307    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.421 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.421    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.578 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.932    69.510    alum/temp_out0[12]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.074    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.191 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.348 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.284    alum/temp_out0[11]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    72.616 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.616    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.166 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.166    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.280 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.280    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.394 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.394    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.508 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.622 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.622    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.736 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.736    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.850 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.850    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.121 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.870    74.991    alum/temp_out0[10]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.320 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.320    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.984 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.984    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.098 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.098    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.212 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.212    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.326 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.326    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.440 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.440    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.554 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.554    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.668 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.668    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.825 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.246    78.071    alum/temp_out0[9]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.400 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.400    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.933 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.050 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.167 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.167    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.284 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.284    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.401 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.401    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.518 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.518    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.635 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.635    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.752 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.909 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.898    80.808    alum/temp_out0[8]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    81.140 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.140    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.690 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.690    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.804 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.804    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.918 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.918    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.032 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.032    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.146 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.146    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.260 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.374 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.374    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.488 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.488    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.645 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.715    83.360    alum/temp_out0[7]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.689 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.689    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.239 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.239    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.353 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.467 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.467    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.581 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.581    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.695 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.695    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.809 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.809    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.923 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.923    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.037 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.037    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.194 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.137    86.331    alum/temp_out0[6]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.116 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.116    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.230 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.230    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.344 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.344    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.458 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.458    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.572 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.572    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.686 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.686    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.800 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.800    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.914 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.914    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.071 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    89.163    alum/temp_out0[5]
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.492 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.492    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.042 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.042    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.156 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.156    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.270 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.384 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.612 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.612    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.726 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.726    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.840 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.840    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.997 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.855    91.852    alum/temp_out0[4]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.637 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.637    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.751 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.751    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.865 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.865    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.979 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.979    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.093 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.093    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.207 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.207    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.321 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.435 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.435    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.592 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.110    94.702    alum/temp_out0[3]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.031 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.031    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.581 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.581    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.695 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.695    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.809 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.809    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.923 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.923    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.037 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.037    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.151 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.151    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.265 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.265    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.379 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.379    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.536 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.013    97.549    alum/temp_out0[2]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.878 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.878    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.411 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.411    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.528 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.528    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.645 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.645    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.762 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.762    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.879 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.996 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.113 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.113    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.230 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.230    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.387 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   100.324    alum/temp_out0[1]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.656 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.206 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.206    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.320 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.320    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.434 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.434    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.548 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.548    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.662 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.776 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.776    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.890 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.890    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.004 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.004    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.161 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.634   102.795    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.124 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   103.589    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   103.713 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.436   104.149    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.273 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.597   105.870    sm/M_alum_out[0]
    SLICE_X15Y14         LUT5 (Prop_lut5_I2_O)        0.124   105.994 f  sm/D_states_q[4]_i_15/O
                         net (fo=1, routed)           0.402   106.396    sm/D_states_q[4]_i_15_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I4_O)        0.124   106.520 r  sm/D_states_q[4]_i_4/O
                         net (fo=1, routed)           0.780   107.301    sm/D_states_q[4]_i_4_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I2_O)        0.124   107.425 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.379   107.804    sm/D_states_d__0[4]
    SLICE_X15Y11         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X15Y11         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X15Y11         FDSE (Setup_fdse_C_D)       -0.067   116.134    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.134    
                         arrival time                        -107.804    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.359ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.627ns  (logic 60.672ns (59.119%)  route 41.955ns (40.881%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=28 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X13Y13         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.923     7.527    sm/D_states_q[3]
    SLICE_X34Y10         LUT3 (Prop_lut3_I2_O)        0.152     7.679 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.032     8.711    sm/ram_reg_i_92_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.348     9.059 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.736    10.796    L_reg/M_sm_ra1[1]
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.920 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.868    11.787    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.148    11.935 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.011    12.947    sm/M_alum_a[31]
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.275 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.275    alum/S[0]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.807 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.807    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.921    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.035    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.876 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.074    15.949    alum/temp_out0[31]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.373    16.322 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.322    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.872 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.872    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.986 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.986    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.100 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.100    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.214 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.214    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.328 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.442 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.442    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.556 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.556    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.670 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.670    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.827 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.986    18.813    alum/temp_out0[30]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.142 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.142    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.806    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.920    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.148 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.148    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.262 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.262    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.376 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.376    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.647 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.876    21.523    alum/temp_out0[29]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.852 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.385 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.385    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.502 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.619 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.619    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.736 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.736    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.853 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.853    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.087 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.087    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.204 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.361 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.001    24.362    alum/temp_out0[28]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    24.694 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.694    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.227    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.344    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.461    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.695    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.812    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.929    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.046    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.203 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.110    alum/temp_out0[27]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.442 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.442    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.992 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.947 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.786    29.733    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    30.062 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.062    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.612 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.612    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.726 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.726    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.954 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.954    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.068    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.182    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.296 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.296    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.410 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.410    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.567 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.023    32.590    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.375 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.375    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.489 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.489    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.603 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.059    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.173    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.330 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.034    35.364    alum/temp_out0[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.693 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.693    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.226 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.226    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.343 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.343    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.460 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.460    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.577 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.694 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.694    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.811 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.811    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.928 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.928    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.045 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.045    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.202 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.028    38.230    alum/temp_out0[23]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    38.562 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.562    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.112 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.112    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.226 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.226    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.340 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.340    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.454 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.454    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.568 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.568    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.682 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.682    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.796 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.953 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.221    41.174    alum/temp_out0[22]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.503 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.503    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.053 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.053    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.167 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.509    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.623    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.737    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.851    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.008 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    43.911    alum/temp_out0[21]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    44.240 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.240    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.790 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.790    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.904    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.018    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.745 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.892    46.638    alum/temp_out0[20]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    46.967 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.967    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.517 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.631 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.631    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.745 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.745    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.859 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.859    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.973 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.973    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.087 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.087    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.201 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.201    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.315 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.315    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.472 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.109    49.581    alum/temp_out0[19]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.910 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.910    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.443 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.443    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.560 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.560    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.677 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.677    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.794 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.794    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.911 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.911    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.028 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.145 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.145    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.262 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.262    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.419 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.935    52.354    alum/temp_out0[18]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    52.686 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.686    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.236 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.692 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.806 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.806    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.920    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.034    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.191 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.082    55.273    alum/temp_out0[17]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.602 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.602    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.135 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.135    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.252 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.252    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.369 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.369    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.486 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.486    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.603 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.603    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.720    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.837 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.954 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.111 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.058    58.169    alum/temp_out0[16]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    58.957 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.299    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.413 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.413    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.527 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.527    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.641 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.641    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.755 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.755    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.912 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.153    61.066    alum/temp_out0[15]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.395 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.395    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.945 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.743 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.743    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.900 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.951    63.851    alum/temp_out0[14]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.180 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.180    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.730 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.730    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.844 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.844    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.958 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.958    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.072 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.072    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.186 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.300 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.300    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.414 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.414    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.528 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.685 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.153    66.838    alum/temp_out0[13]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.623 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.623    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.737 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.737    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.851 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.851    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.965    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.079    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.193 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.307 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.307    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.421 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.421    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.578 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.932    69.510    alum/temp_out0[12]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.074    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.191 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.348 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.284    alum/temp_out0[11]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    72.616 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.616    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.166 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.166    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.280 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.280    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.394 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.394    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.508 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.622 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.622    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.736 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.736    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.850 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.850    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.121 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.870    74.991    alum/temp_out0[10]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.320 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.320    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.984 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.984    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.098 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.098    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.212 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.212    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.326 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.326    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.440 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.440    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.554 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.554    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.668 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.668    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.825 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.246    78.071    alum/temp_out0[9]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.400 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.400    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.933 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.050 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.167 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.167    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.284 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.284    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.401 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.401    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.518 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.518    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.635 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.635    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.752 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.909 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.898    80.808    alum/temp_out0[8]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    81.140 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.140    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.690 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.690    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.804 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.804    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.918 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.918    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.032 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.032    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.146 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.146    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.260 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.374 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.374    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.488 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.488    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.645 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.715    83.360    alum/temp_out0[7]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.689 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.689    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.239 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.239    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.353 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.467 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.467    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.581 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.581    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.695 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.695    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.809 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.809    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.923 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.923    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.037 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.037    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.194 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.137    86.331    alum/temp_out0[6]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.116 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.116    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.230 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.230    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.344 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.344    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.458 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.458    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.572 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.572    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.686 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.686    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.800 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.800    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.914 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.914    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.071 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    89.163    alum/temp_out0[5]
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.492 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.492    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.042 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.042    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.156 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.156    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.270 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.384 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.612 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.612    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.726 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.726    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.840 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.840    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.997 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.855    91.852    alum/temp_out0[4]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.637 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.637    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.751 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.751    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.865 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.865    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.979 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.979    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.093 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.093    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.207 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.207    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.321 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.435 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.435    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.592 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.110    94.702    alum/temp_out0[3]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.031 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.031    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.581 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.581    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.695 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.695    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.809 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.809    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.923 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.923    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.037 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.037    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.151 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.151    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.265 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.265    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.379 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.379    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.536 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.013    97.549    alum/temp_out0[2]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.878 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.878    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.411 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.411    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.528 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.528    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.645 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.645    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.762 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.762    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.879 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.996 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.113 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.113    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.230 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.230    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.387 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   100.324    alum/temp_out0[1]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.656 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.206 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.206    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.320 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.320    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.434 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.434    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.548 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.548    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.662 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.776 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.776    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.890 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.890    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.004 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.004    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.161 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.634   102.795    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.124 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   103.589    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   103.713 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.436   104.149    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.273 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.472   105.745    sm/M_alum_out[0]
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.118   105.863 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.510   106.373    sm/D_states_q[4]_i_18_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I2_O)        0.326   106.699 r  sm/D_states_q[2]_i_5/O
                         net (fo=1, routed)           0.573   107.272    sm/D_states_q[2]_i_5_n_0
    SLICE_X13Y11         LUT6 (Prop_lut6_I4_O)        0.124   107.396 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.379   107.775    sm/D_states_d__0[2]
    SLICE_X13Y11         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.273   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X13Y11         FDRE (Setup_fdre_C_D)       -0.067   116.134    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.134    
                         arrival time                        -107.775    
  -------------------------------------------------------------------
                         slack                                  8.359    

Slack (MET) :             8.443ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.004ns  (logic 60.582ns (59.392%)  route 41.422ns (40.608%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=28 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X13Y13         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.923     7.527    sm/D_states_q[3]
    SLICE_X34Y10         LUT3 (Prop_lut3_I2_O)        0.152     7.679 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.032     8.711    sm/ram_reg_i_92_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.348     9.059 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.736    10.796    L_reg/M_sm_ra1[1]
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.920 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.868    11.787    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.148    11.935 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.011    12.947    sm/M_alum_a[31]
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.275 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.275    alum/S[0]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.807 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.807    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.921    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.035    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.876 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.074    15.949    alum/temp_out0[31]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.373    16.322 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.322    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.872 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.872    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.986 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.986    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.100 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.100    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.214 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.214    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.328 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.442 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.442    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.556 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.556    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.670 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.670    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.827 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.986    18.813    alum/temp_out0[30]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.142 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.142    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.806    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.920    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.148 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.148    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.262 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.262    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.376 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.376    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.647 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.876    21.523    alum/temp_out0[29]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.852 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.385 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.385    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.502 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.619 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.619    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.736 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.736    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.853 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.853    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.087 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.087    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.204 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.361 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.001    24.362    alum/temp_out0[28]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    24.694 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.694    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.227    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.344    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.461    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.695    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.812    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.929    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.046    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.203 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.110    alum/temp_out0[27]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.442 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.442    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.992 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.947 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.786    29.733    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    30.062 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.062    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.612 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.612    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.726 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.726    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.954 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.954    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.068    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.182    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.296 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.296    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.410 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.410    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.567 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.023    32.590    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.375 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.375    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.489 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.489    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.603 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.059    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.173    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.330 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.034    35.364    alum/temp_out0[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.693 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.693    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.226 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.226    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.343 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.343    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.460 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.460    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.577 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.694 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.694    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.811 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.811    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.928 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.928    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.045 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.045    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.202 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.028    38.230    alum/temp_out0[23]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    38.562 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.562    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.112 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.112    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.226 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.226    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.340 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.340    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.454 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.454    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.568 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.568    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.682 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.682    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.796 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.953 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.221    41.174    alum/temp_out0[22]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.503 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.503    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.053 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.053    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.167 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.509    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.623    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.737    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.851    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.008 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    43.911    alum/temp_out0[21]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    44.240 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.240    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.790 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.790    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.904    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.018    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.745 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.892    46.638    alum/temp_out0[20]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    46.967 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.967    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.517 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.631 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.631    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.745 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.745    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.859 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.859    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.973 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.973    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.087 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.087    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.201 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.201    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.315 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.315    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.472 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.109    49.581    alum/temp_out0[19]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.910 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.910    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.443 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.443    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.560 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.560    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.677 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.677    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.794 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.794    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.911 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.911    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.028 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.145 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.145    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.262 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.262    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.419 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.935    52.354    alum/temp_out0[18]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    52.686 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.686    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.236 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.692 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.806 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.806    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.920    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.034    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.191 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.082    55.273    alum/temp_out0[17]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.602 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.602    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.135 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.135    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.252 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.252    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.369 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.369    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.486 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.486    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.603 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.603    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.720    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.837 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.954 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.111 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.058    58.169    alum/temp_out0[16]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    58.957 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.299    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.413 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.413    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.527 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.527    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.641 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.641    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.755 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.755    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.912 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.153    61.066    alum/temp_out0[15]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.395 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.395    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.945 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.743 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.743    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.900 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.951    63.851    alum/temp_out0[14]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.180 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.180    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.730 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.730    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.844 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.844    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.958 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.958    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.072 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.072    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.186 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.300 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.300    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.414 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.414    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.528 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.685 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.153    66.838    alum/temp_out0[13]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.623 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.623    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.737 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.737    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.851 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.851    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.965    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.079    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.193 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.307 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.307    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.421 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.421    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.578 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.932    69.510    alum/temp_out0[12]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.074    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.191 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.348 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.284    alum/temp_out0[11]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    72.616 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.616    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.166 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.166    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.280 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.280    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.394 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.394    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.508 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.622 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.622    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.736 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.736    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.850 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.850    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.121 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.870    74.991    alum/temp_out0[10]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.320 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.320    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.984 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.984    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.098 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.098    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.212 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.212    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.326 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.326    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.440 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.440    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.554 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.554    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.668 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.668    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.825 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.246    78.071    alum/temp_out0[9]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.400 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.400    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.933 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.050 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.167 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.167    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.284 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.284    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.401 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.401    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.518 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.518    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.635 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.635    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.752 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.909 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.898    80.808    alum/temp_out0[8]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    81.140 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.140    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.690 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.690    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.804 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.804    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.918 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.918    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.032 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.032    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.146 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.146    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.260 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.374 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.374    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.488 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.488    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.645 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.715    83.360    alum/temp_out0[7]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.689 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.689    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.239 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.239    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.353 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.467 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.467    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.581 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.581    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.695 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.695    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.809 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.809    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.923 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.923    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.037 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.037    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.194 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.137    86.331    alum/temp_out0[6]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.116 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.116    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.230 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.230    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.344 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.344    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.458 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.458    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.572 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.572    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.686 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.686    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.800 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.800    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.914 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.914    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.071 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    89.163    alum/temp_out0[5]
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.492 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.492    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.042 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.042    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.156 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.156    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.270 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.384 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.612 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.612    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.726 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.726    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.840 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.840    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.997 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.855    91.852    alum/temp_out0[4]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.637 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.637    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.751 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.751    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.865 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.865    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.979 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.979    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.093 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.093    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.207 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.207    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.321 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.435 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.435    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.592 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.110    94.702    alum/temp_out0[3]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.031 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.031    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.581 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.581    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.695 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.695    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.809 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.809    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.923 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.923    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.037 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.037    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.151 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.151    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.265 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.265    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.379 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.379    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.536 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.013    97.549    alum/temp_out0[2]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.878 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.878    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.411 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.411    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.528 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.528    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.645 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.645    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.762 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.762    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.879 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.996 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.113 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.113    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.230 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.230    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.387 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   100.324    alum/temp_out0[1]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.656 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.206 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.206    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.320 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.320    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.434 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.434    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.548 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.548    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.662 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.776 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.776    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.890 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.890    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.004 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.004    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.161 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.634   102.795    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.124 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   103.589    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   103.713 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.436   104.149    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.273 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.036   105.309    sm/M_alum_out[0]
    SLICE_X47Y6          LUT5 (Prop_lut5_I4_O)        0.152   105.461 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.498   105.959    gamecounter/override_address[0]
    SLICE_X47Y4          LUT4 (Prop_lut4_I0_O)        0.326   106.285 r  gamecounter/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.867   107.152    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -107.152    
  -------------------------------------------------------------------
                         slack                                  8.443    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.394ns  (logic 60.352ns (58.941%)  route 42.042ns (41.059%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X13Y13         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.923     7.527    sm/D_states_q[3]
    SLICE_X34Y10         LUT3 (Prop_lut3_I2_O)        0.152     7.679 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.032     8.711    sm/ram_reg_i_92_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.348     9.059 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.736    10.796    L_reg/M_sm_ra1[1]
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.920 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.868    11.787    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.148    11.935 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.011    12.947    sm/M_alum_a[31]
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.275 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.275    alum/S[0]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.807 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.807    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.921    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.035    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.876 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.074    15.949    alum/temp_out0[31]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.373    16.322 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.322    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.872 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.872    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.986 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.986    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.100 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.100    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.214 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.214    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.328 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.442 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.442    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.556 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.556    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.670 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.670    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.827 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.986    18.813    alum/temp_out0[30]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.142 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.142    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.806    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.920    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.148 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.148    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.262 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.262    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.376 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.376    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.647 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.876    21.523    alum/temp_out0[29]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.852 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.385 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.385    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.502 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.619 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.619    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.736 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.736    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.853 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.853    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.087 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.087    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.204 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.361 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.001    24.362    alum/temp_out0[28]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    24.694 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.694    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.227    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.344    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.461    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.695    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.812    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.929    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.046    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.203 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.110    alum/temp_out0[27]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.442 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.442    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.992 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.947 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.786    29.733    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    30.062 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.062    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.612 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.612    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.726 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.726    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.954 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.954    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.068    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.182    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.296 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.296    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.410 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.410    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.567 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.023    32.590    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.375 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.375    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.489 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.489    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.603 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.059    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.173    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.330 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.034    35.364    alum/temp_out0[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.693 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.693    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.226 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.226    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.343 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.343    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.460 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.460    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.577 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.694 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.694    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.811 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.811    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.928 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.928    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.045 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.045    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.202 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.028    38.230    alum/temp_out0[23]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    38.562 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.562    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.112 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.112    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.226 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.226    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.340 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.340    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.454 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.454    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.568 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.568    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.682 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.682    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.796 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.953 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.221    41.174    alum/temp_out0[22]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.503 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.503    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.053 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.053    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.167 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.509    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.623    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.737    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.851    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.008 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    43.911    alum/temp_out0[21]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    44.240 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.240    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.790 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.790    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.904    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.018    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.745 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.892    46.638    alum/temp_out0[20]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    46.967 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.967    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.517 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.631 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.631    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.745 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.745    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.859 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.859    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.973 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.973    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.087 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.087    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.201 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.201    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.315 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.315    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.472 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.109    49.581    alum/temp_out0[19]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.910 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.910    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.443 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.443    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.560 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.560    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.677 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.677    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.794 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.794    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.911 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.911    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.028 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.145 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.145    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.262 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.262    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.419 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.935    52.354    alum/temp_out0[18]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    52.686 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.686    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.236 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.692 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.806 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.806    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.920    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.034    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.191 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.082    55.273    alum/temp_out0[17]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.602 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.602    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.135 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.135    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.252 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.252    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.369 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.369    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.486 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.486    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.603 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.603    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.720    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.837 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.954 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.111 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.058    58.169    alum/temp_out0[16]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    58.957 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.299    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.413 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.413    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.527 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.527    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.641 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.641    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.755 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.755    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.912 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.153    61.066    alum/temp_out0[15]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.395 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.395    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.945 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.743 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.743    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.900 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.951    63.851    alum/temp_out0[14]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.180 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.180    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.730 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.730    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.844 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.844    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.958 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.958    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.072 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.072    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.186 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.300 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.300    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.414 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.414    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.528 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.685 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.153    66.838    alum/temp_out0[13]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.623 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.623    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.737 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.737    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.851 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.851    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.965    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.079    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.193 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.307 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.307    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.421 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.421    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.578 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.932    69.510    alum/temp_out0[12]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.074    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.191 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.348 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.284    alum/temp_out0[11]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    72.616 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.616    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.166 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.166    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.280 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.280    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.394 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.394    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.508 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.622 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.622    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.736 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.736    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.850 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.850    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.121 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.870    74.991    alum/temp_out0[10]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.320 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.320    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.984 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.984    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.098 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.098    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.212 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.212    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.326 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.326    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.440 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.440    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.554 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.554    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.668 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.668    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.825 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.246    78.071    alum/temp_out0[9]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.400 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.400    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.933 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.050 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.167 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.167    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.284 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.284    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.401 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.401    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.518 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.518    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.635 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.635    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.752 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.909 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.898    80.808    alum/temp_out0[8]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    81.140 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.140    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.690 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.690    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.804 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.804    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.918 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.918    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.032 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.032    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.146 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.146    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.260 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.374 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.374    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.488 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.488    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.645 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.715    83.360    alum/temp_out0[7]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.689 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.689    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.239 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.239    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.353 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.467 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.467    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.581 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.581    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.695 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.695    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.809 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.809    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.923 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.923    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.037 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.037    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.194 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.137    86.331    alum/temp_out0[6]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.116 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.116    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.230 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.230    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.344 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.344    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.458 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.458    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.572 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.572    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.686 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.686    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.800 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.800    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.914 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.914    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.071 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    89.163    alum/temp_out0[5]
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.492 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.492    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.042 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.042    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.156 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.156    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.270 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.384 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.612 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.612    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.726 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.726    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.840 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.840    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.997 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.855    91.852    alum/temp_out0[4]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.637 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.637    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.751 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.751    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.865 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.865    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.979 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.979    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.093 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.093    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.207 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.207    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.321 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.435 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.435    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.592 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.110    94.702    alum/temp_out0[3]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.031 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.031    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.581 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.581    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.695 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.695    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.809 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.809    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.923 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.923    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.037 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.037    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.151 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.151    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.265 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.265    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.379 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.379    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.536 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.013    97.549    alum/temp_out0[2]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.878 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.878    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.411 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.411    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.528 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.528    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.645 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.645    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.762 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.762    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.879 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.996 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.113 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.113    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.230 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.230    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.387 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   100.324    alum/temp_out0[1]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.656 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.206 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.206    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.320 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.320    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.434 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.434    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.548 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.548    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.662 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.776 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.776    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.890 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.890    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.004 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.004    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.161 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.634   102.795    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.124 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   103.589    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   103.713 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.436   104.149    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.273 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.339   105.612    sm/M_alum_out[0]
    SLICE_X15Y14         LUT6 (Prop_lut6_I3_O)        0.124   105.736 f  sm/D_states_q[1]_i_5/O
                         net (fo=2, routed)           1.211   106.947    sm/D_states_q[1]_i_5_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124   107.071 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.471   107.542    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X29Y12         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X29Y12         FDRE (Setup_fdre_C_D)       -0.067   116.116    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.116    
                         arrival time                        -107.542    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.823ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.624ns  (logic 60.582ns (59.614%)  route 41.042ns (40.386%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X13Y13         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.923     7.527    sm/D_states_q[3]
    SLICE_X34Y10         LUT3 (Prop_lut3_I2_O)        0.152     7.679 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.032     8.711    sm/ram_reg_i_92_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.348     9.059 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.736    10.796    L_reg/M_sm_ra1[1]
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.920 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.868    11.787    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.148    11.935 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.011    12.947    sm/M_alum_a[31]
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.275 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.275    alum/S[0]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.807 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.807    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.921    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.035    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.876 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.074    15.949    alum/temp_out0[31]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.373    16.322 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.322    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.872 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.872    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.986 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.986    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.100 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.100    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.214 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.214    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.328 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.442 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.442    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.556 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.556    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.670 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.670    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.827 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.986    18.813    alum/temp_out0[30]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.142 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.142    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.806    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.920    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.148 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.148    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.262 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.262    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.376 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.376    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.647 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.876    21.523    alum/temp_out0[29]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.852 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.385 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.385    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.502 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.619 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.619    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.736 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.736    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.853 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.853    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.087 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.087    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.204 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.361 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.001    24.362    alum/temp_out0[28]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    24.694 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.694    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.227    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.344    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.461    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.695    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.812    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.929    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.046    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.203 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.110    alum/temp_out0[27]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.442 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.442    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.992 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.947 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.786    29.733    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    30.062 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.062    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.612 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.612    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.726 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.726    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.954 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.954    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.068    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.182    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.296 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.296    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.410 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.410    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.567 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.023    32.590    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.375 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.375    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.489 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.489    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.603 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.059    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.173    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.330 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.034    35.364    alum/temp_out0[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.693 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.693    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.226 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.226    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.343 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.343    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.460 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.460    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.577 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.694 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.694    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.811 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.811    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.928 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.928    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.045 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.045    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.202 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.028    38.230    alum/temp_out0[23]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    38.562 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.562    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.112 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.112    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.226 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.226    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.340 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.340    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.454 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.454    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.568 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.568    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.682 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.682    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.796 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.953 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.221    41.174    alum/temp_out0[22]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.503 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.503    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.053 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.053    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.167 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.509    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.623    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.737    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.851    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.008 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    43.911    alum/temp_out0[21]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    44.240 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.240    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.790 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.790    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.904    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.018    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.745 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.892    46.638    alum/temp_out0[20]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    46.967 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.967    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.517 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.631 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.631    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.745 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.745    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.859 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.859    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.973 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.973    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.087 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.087    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.201 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.201    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.315 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.315    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.472 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.109    49.581    alum/temp_out0[19]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.910 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.910    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.443 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.443    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.560 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.560    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.677 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.677    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.794 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.794    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.911 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.911    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.028 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.145 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.145    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.262 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.262    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.419 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.935    52.354    alum/temp_out0[18]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    52.686 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.686    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.236 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.692 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.806 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.806    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.920    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.034    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.191 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.082    55.273    alum/temp_out0[17]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.602 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.602    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.135 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.135    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.252 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.252    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.369 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.369    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.486 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.486    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.603 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.603    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.720    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.837 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.954 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.111 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.058    58.169    alum/temp_out0[16]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    58.957 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.299    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.413 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.413    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.527 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.527    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.641 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.641    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.755 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.755    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.912 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.153    61.066    alum/temp_out0[15]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.395 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.395    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.945 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.743 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.743    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.900 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.951    63.851    alum/temp_out0[14]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.180 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.180    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.730 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.730    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.844 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.844    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.958 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.958    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.072 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.072    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.186 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.300 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.300    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.414 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.414    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.528 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.685 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.153    66.838    alum/temp_out0[13]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.623 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.623    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.737 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.737    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.851 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.851    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.965    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.079    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.193 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.307 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.307    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.421 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.421    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.578 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.932    69.510    alum/temp_out0[12]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.074    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.191 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.348 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.284    alum/temp_out0[11]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    72.616 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.616    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.166 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.166    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.280 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.280    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.394 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.394    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.508 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.622 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.622    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.736 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.736    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.850 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.850    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.121 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.870    74.991    alum/temp_out0[10]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.320 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.320    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.984 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.984    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.098 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.098    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.212 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.212    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.326 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.326    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.440 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.440    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.554 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.554    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.668 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.668    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.825 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.246    78.071    alum/temp_out0[9]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.400 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.400    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.933 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.050 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.167 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.167    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.284 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.284    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.401 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.401    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.518 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.518    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.635 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.635    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.752 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.909 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.898    80.808    alum/temp_out0[8]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    81.140 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.140    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.690 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.690    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.804 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.804    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.918 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.918    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.032 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.032    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.146 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.146    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.260 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.374 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.374    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.488 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.488    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.645 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.715    83.360    alum/temp_out0[7]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.689 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.689    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.239 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.239    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.353 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.467 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.467    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.581 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.581    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.695 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.695    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.809 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.809    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.923 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.923    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.037 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.037    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.194 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.137    86.331    alum/temp_out0[6]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.116 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.116    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.230 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.230    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.344 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.344    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.458 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.458    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.572 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.572    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.686 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.686    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.800 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.800    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.914 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.914    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.071 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    89.163    alum/temp_out0[5]
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.492 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.492    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.042 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.042    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.156 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.156    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.270 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.384 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.612 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.612    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.726 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.726    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.840 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.840    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.997 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.855    91.852    alum/temp_out0[4]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.637 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.637    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.751 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.751    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.865 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.865    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.979 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.979    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.093 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.093    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.207 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.207    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.321 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.435 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.435    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.592 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.110    94.702    alum/temp_out0[3]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.031 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.031    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.581 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.581    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.695 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.695    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.809 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.809    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.923 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.923    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.037 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.037    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.151 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.151    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.265 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.265    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.379 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.379    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.536 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.013    97.549    alum/temp_out0[2]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.878 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.878    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.411 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.411    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.528 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.528    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.645 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.645    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.762 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.762    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.879 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.996 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.113 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.113    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.230 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.230    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.387 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   100.324    alum/temp_out0[1]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.656 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.206 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.206    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.320 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.320    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.434 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.434    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.548 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.548    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.662 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.776 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.776    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.890 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.890    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.004 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.004    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.161 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.634   102.795    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.124 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   103.589    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   103.713 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.436   104.149    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.273 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.036   105.309    sm/M_alum_out[0]
    SLICE_X47Y6          LUT5 (Prop_lut5_I4_O)        0.152   105.461 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.305   105.766    sm/D_bram_addr_q_reg[4][0]
    SLICE_X47Y4          LUT6 (Prop_lut6_I3_O)        0.326   106.092 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.679   106.772    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.595    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.595    
                         arrival time                        -106.772    
  -------------------------------------------------------------------
                         slack                                  8.823    

Slack (MET) :             8.928ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.041ns  (logic 60.548ns (59.337%)  route 41.493ns (40.663%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X13Y13         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.923     7.527    sm/D_states_q[3]
    SLICE_X34Y10         LUT3 (Prop_lut3_I2_O)        0.152     7.679 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.032     8.711    sm/ram_reg_i_92_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.348     9.059 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.736    10.796    L_reg/M_sm_ra1[1]
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.920 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.868    11.787    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.148    11.935 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.011    12.947    sm/M_alum_a[31]
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.275 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.275    alum/S[0]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.807 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.807    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.921    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.035    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.876 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.074    15.949    alum/temp_out0[31]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.373    16.322 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.322    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.872 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.872    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.986 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.986    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.100 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.100    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.214 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.214    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.328 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.442 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.442    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.556 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.556    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.670 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.670    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.827 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.986    18.813    alum/temp_out0[30]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.142 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.142    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.806    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.920    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.148 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.148    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.262 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.262    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.376 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.376    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.647 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.876    21.523    alum/temp_out0[29]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.852 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.385 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.385    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.502 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.619 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.619    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.736 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.736    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.853 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.853    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.087 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.087    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.204 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.361 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.001    24.362    alum/temp_out0[28]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    24.694 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.694    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.227    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.344    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.461    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.695    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.812    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.929    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.046    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.203 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.110    alum/temp_out0[27]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.442 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.442    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.992 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.947 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.786    29.733    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    30.062 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.062    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.612 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.612    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.726 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.726    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.954 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.954    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.068    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.182    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.296 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.296    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.410 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.410    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.567 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.023    32.590    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.375 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.375    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.489 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.489    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.603 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.059    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.173    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.330 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.034    35.364    alum/temp_out0[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.693 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.693    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.226 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.226    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.343 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.343    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.460 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.460    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.577 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.694 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.694    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.811 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.811    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.928 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.928    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.045 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.045    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.202 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.028    38.230    alum/temp_out0[23]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    38.562 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.562    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.112 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.112    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.226 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.226    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.340 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.340    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.454 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.454    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.568 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.568    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.682 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.682    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.796 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.953 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.221    41.174    alum/temp_out0[22]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.503 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.503    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.053 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.053    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.167 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.509    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.623    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.737    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.851    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.008 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    43.911    alum/temp_out0[21]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    44.240 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.240    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.790 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.790    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.904    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.018    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.745 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.892    46.638    alum/temp_out0[20]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    46.967 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.967    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.517 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.631 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.631    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.745 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.745    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.859 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.859    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.973 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.973    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.087 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.087    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.201 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.201    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.315 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.315    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.472 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.109    49.581    alum/temp_out0[19]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.910 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.910    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.443 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.443    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.560 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.560    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.677 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.677    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.794 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.794    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.911 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.911    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.028 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.145 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.145    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.262 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.262    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.419 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.935    52.354    alum/temp_out0[18]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    52.686 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.686    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.236 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.692 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.806 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.806    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.920    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.034    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.191 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.082    55.273    alum/temp_out0[17]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.602 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.602    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.135 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.135    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.252 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.252    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.369 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.369    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.486 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.486    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.603 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.603    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.720    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.837 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.954 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.111 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.058    58.169    alum/temp_out0[16]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    58.957 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.299    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.413 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.413    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.527 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.527    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.641 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.641    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.755 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.755    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.912 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.153    61.066    alum/temp_out0[15]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.395 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.395    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.945 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.743 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.743    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.900 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.951    63.851    alum/temp_out0[14]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.180 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.180    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.730 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.730    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.844 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.844    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.958 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.958    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.072 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.072    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.186 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.300 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.300    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.414 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.414    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.528 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.685 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.153    66.838    alum/temp_out0[13]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.623 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.623    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.737 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.737    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.851 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.851    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.965    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.079    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.193 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.307 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.307    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.421 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.421    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.578 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.932    69.510    alum/temp_out0[12]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.074    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.191 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.348 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.284    alum/temp_out0[11]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    72.616 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.616    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.166 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.166    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.280 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.280    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.394 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.394    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.508 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.622 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.622    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.736 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.736    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.850 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.850    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.121 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.870    74.991    alum/temp_out0[10]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.320 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.320    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.984 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.984    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.098 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.098    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.212 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.212    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.326 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.326    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.440 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.440    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.554 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.554    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.668 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.668    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.825 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.246    78.071    alum/temp_out0[9]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.400 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.400    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.933 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.050 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.167 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.167    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.284 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.284    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.401 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.401    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.518 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.518    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.635 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.635    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.752 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.909 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.898    80.808    alum/temp_out0[8]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    81.140 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.140    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.690 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.690    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.804 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.804    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.918 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.918    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.032 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.032    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.146 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.146    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.260 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.374 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.374    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.488 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.488    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.645 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.715    83.360    alum/temp_out0[7]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.689 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.689    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.239 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.239    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.353 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.467 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.467    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.581 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.581    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.695 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.695    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.809 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.809    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.923 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.923    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.037 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.037    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.194 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.137    86.331    alum/temp_out0[6]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.116 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.116    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.230 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.230    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.344 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.344    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.458 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.458    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.572 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.572    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.686 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.686    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.800 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.800    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.914 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.914    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.071 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    89.163    alum/temp_out0[5]
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.492 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.492    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.042 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.042    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.156 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.156    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.270 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.384 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.612 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.612    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.726 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.726    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.840 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.840    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.997 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.855    91.852    alum/temp_out0[4]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.637 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.637    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.751 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.751    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.865 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.865    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.979 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.979    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.093 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.093    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.207 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.207    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.321 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.435 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.435    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.592 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.110    94.702    alum/temp_out0[3]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.031 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.031    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.581 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.581    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.695 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.695    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.809 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.809    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.923 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.923    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.037 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.037    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.151 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.151    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.265 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.265    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.379 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.379    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.536 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.013    97.549    alum/temp_out0[2]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.878 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.878    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.411 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.411    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.528 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.528    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.645 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.645    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.762 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.762    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.879 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.996 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.113 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.113    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.230 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.230    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.387 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   100.324    alum/temp_out0[1]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.656 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.206 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.206    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.320 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.320    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.434 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.434    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.548 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.548    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.662 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.776 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.776    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.890 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.890    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.004 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.004    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.161 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.634   102.795    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.124 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   103.589    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   103.713 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.436   104.149    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.273 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.597   105.870    sm/M_alum_out[0]
    SLICE_X15Y14         LUT5 (Prop_lut5_I4_O)        0.118   105.988 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.307   106.295    sm/D_states_q[7]_i_11_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I2_O)        0.326   106.621 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.568   107.189    sm/D_states_d__0[7]
    SLICE_X15Y15         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X15Y15         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.273   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X15Y15         FDSE (Setup_fdse_C_D)       -0.081   116.117    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.117    
                         arrival time                        -107.189    
  -------------------------------------------------------------------
                         slack                                  8.928    

Slack (MET) :             8.969ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.955ns  (logic 60.352ns (59.195%)  route 41.603ns (40.805%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X13Y13         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.923     7.527    sm/D_states_q[3]
    SLICE_X34Y10         LUT3 (Prop_lut3_I2_O)        0.152     7.679 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.032     8.711    sm/ram_reg_i_92_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.348     9.059 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.736    10.796    L_reg/M_sm_ra1[1]
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.920 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.868    11.787    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.148    11.935 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.011    12.947    sm/M_alum_a[31]
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.275 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.275    alum/S[0]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.807 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.807    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.921    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.035    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.876 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.074    15.949    alum/temp_out0[31]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.373    16.322 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.322    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.872 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.872    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.986 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.986    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.100 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.100    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.214 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.214    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.328 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.442 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.442    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.556 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.556    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.670 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.670    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.827 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.986    18.813    alum/temp_out0[30]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.142 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.142    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.806    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.920    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.148 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.148    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.262 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.262    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.376 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.376    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.647 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.876    21.523    alum/temp_out0[29]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.852 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.385 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.385    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.502 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.619 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.619    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.736 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.736    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.853 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.853    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.087 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.087    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.204 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.361 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.001    24.362    alum/temp_out0[28]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    24.694 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.694    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.227    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.344    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.461    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.695    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.812    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.929    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.046    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.203 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.110    alum/temp_out0[27]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.442 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.442    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.992 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.947 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.786    29.733    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    30.062 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.062    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.612 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.612    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.726 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.726    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.954 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.954    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.068    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.182    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.296 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.296    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.410 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.410    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.567 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.023    32.590    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.375 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.375    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.489 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.489    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.603 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.059    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.173    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.330 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.034    35.364    alum/temp_out0[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.693 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.693    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.226 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.226    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.343 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.343    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.460 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.460    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.577 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.694 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.694    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.811 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.811    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.928 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.928    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.045 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.045    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.202 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.028    38.230    alum/temp_out0[23]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    38.562 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.562    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.112 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.112    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.226 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.226    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.340 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.340    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.454 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.454    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.568 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.568    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.682 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.682    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.796 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.953 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.221    41.174    alum/temp_out0[22]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.503 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.503    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.053 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.053    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.167 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.509    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.623    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.737    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.851    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.008 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    43.911    alum/temp_out0[21]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    44.240 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.240    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.790 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.790    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.904    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.018    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.745 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.892    46.638    alum/temp_out0[20]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    46.967 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.967    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.517 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.631 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.631    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.745 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.745    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.859 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.859    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.973 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.973    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.087 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.087    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.201 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.201    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.315 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.315    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.472 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.109    49.581    alum/temp_out0[19]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.910 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.910    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.443 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.443    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.560 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.560    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.677 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.677    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.794 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.794    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.911 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.911    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.028 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.145 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.145    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.262 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.262    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.419 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.935    52.354    alum/temp_out0[18]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    52.686 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.686    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.236 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.692 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.806 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.806    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.920    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.034    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.191 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.082    55.273    alum/temp_out0[17]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.602 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.602    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.135 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.135    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.252 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.252    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.369 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.369    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.486 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.486    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.603 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.603    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.720    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.837 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.954 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.111 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.058    58.169    alum/temp_out0[16]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    58.957 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.299    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.413 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.413    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.527 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.527    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.641 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.641    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.755 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.755    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.912 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.153    61.066    alum/temp_out0[15]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.395 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.395    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.945 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.743 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.743    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.900 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.951    63.851    alum/temp_out0[14]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.180 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.180    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.730 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.730    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.844 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.844    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.958 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.958    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.072 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.072    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.186 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.300 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.300    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.414 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.414    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.528 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.685 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.153    66.838    alum/temp_out0[13]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.623 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.623    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.737 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.737    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.851 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.851    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.965    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.079    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.193 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.307 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.307    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.421 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.421    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.578 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.932    69.510    alum/temp_out0[12]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.074    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.191 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.348 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.284    alum/temp_out0[11]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    72.616 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.616    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.166 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.166    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.280 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.280    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.394 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.394    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.508 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.622 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.622    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.736 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.736    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.850 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.850    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.121 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.870    74.991    alum/temp_out0[10]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.320 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.320    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.984 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.984    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.098 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.098    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.212 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.212    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.326 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.326    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.440 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.440    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.554 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.554    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.668 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.668    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.825 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.246    78.071    alum/temp_out0[9]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.400 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.400    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.933 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.050 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.167 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.167    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.284 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.284    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.401 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.401    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.518 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.518    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.635 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.635    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.752 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.909 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.898    80.808    alum/temp_out0[8]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    81.140 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.140    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.690 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.690    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.804 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.804    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.918 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.918    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.032 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.032    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.146 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.146    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.260 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.374 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.374    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.488 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.488    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.645 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.715    83.360    alum/temp_out0[7]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.689 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.689    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.239 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.239    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.353 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.467 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.467    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.581 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.581    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.695 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.695    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.809 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.809    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.923 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.923    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.037 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.037    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.194 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.137    86.331    alum/temp_out0[6]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.116 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.116    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.230 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.230    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.344 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.344    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.458 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.458    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.572 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.572    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.686 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.686    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.800 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.800    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.914 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.914    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.071 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    89.163    alum/temp_out0[5]
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.492 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.492    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.042 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.042    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.156 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.156    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.270 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.384 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.612 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.612    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.726 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.726    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.840 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.840    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.997 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.855    91.852    alum/temp_out0[4]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.637 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.637    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.751 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.751    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.865 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.865    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.979 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.979    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.093 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.093    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.207 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.207    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.321 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.435 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.435    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.592 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.110    94.702    alum/temp_out0[3]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.031 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.031    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.581 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.581    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.695 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.695    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.809 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.809    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.923 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.923    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.037 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.037    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.151 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.151    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.265 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.265    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.379 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.379    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.536 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.013    97.549    alum/temp_out0[2]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.878 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.878    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.411 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.411    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.528 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.528    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.645 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.645    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.762 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.762    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.879 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.996 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.113 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.113    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.230 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.230    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.387 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   100.324    alum/temp_out0[1]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.656 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.206 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.206    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.320 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.320    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.434 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.434    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.548 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.548    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.662 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.776 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.776    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.890 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.890    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.004 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.004    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.161 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.634   102.795    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.124 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   103.589    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   103.713 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.436   104.149    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.273 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.771   105.044    sm/M_alum_out[0]
    SLICE_X36Y7          LUT6 (Prop_lut6_I3_O)        0.124   105.168 f  sm/D_states_q[0]_i_4/O
                         net (fo=1, routed)           0.870   106.038    sm/D_states_q[0]_i_4_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I2_O)        0.124   106.162 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.941   107.103    sm/D_states_d__0[0]
    SLICE_X35Y16         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.437   115.953    sm/clk_IBUF_BUFG
    SLICE_X35Y16         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259   116.212    
                         clock uncertainty           -0.035   116.177    
    SLICE_X35Y16         FDSE (Setup_fdse_C_D)       -0.105   116.072    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.072    
                         arrival time                        -107.103    
  -------------------------------------------------------------------
                         slack                                  8.969    

Slack (MET) :             9.108ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.957ns  (logic 60.352ns (59.193%)  route 41.605ns (40.807%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X13Y13         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.923     7.527    sm/D_states_q[3]
    SLICE_X34Y10         LUT3 (Prop_lut3_I2_O)        0.152     7.679 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.032     8.711    sm/ram_reg_i_92_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.348     9.059 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.736    10.796    L_reg/M_sm_ra1[1]
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.920 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.868    11.787    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.148    11.935 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.011    12.947    sm/M_alum_a[31]
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.275 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.275    alum/S[0]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.807 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.807    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.921    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.035    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.876 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.074    15.949    alum/temp_out0[31]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.373    16.322 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.322    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.872 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.872    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.986 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.986    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.100 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.100    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.214 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.214    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.328 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.442 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.442    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.556 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.556    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.670 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.670    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.827 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.986    18.813    alum/temp_out0[30]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.142 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.142    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.806    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.920    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.148 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.148    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.262 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.262    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.376 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.376    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.647 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.876    21.523    alum/temp_out0[29]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.852 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.385 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.385    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.502 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.619 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.619    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.736 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.736    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.853 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.853    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.087 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.087    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.204 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.361 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.001    24.362    alum/temp_out0[28]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    24.694 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.694    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.227    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.344    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.461    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.695    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.812    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.929    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.046    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.203 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.110    alum/temp_out0[27]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.442 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.442    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.992 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.947 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.786    29.733    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    30.062 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.062    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.612 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.612    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.726 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.726    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.954 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.954    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.068    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.182    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.296 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.296    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.410 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.410    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.567 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.023    32.590    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.375 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.375    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.489 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.489    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.603 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.059    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.173    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.330 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.034    35.364    alum/temp_out0[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.693 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.693    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.226 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.226    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.343 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.343    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.460 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.460    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.577 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.694 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.694    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.811 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.811    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.928 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.928    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.045 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.045    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.202 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.028    38.230    alum/temp_out0[23]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    38.562 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.562    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.112 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.112    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.226 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.226    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.340 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.340    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.454 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.454    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.568 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.568    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.682 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.682    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.796 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.953 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.221    41.174    alum/temp_out0[22]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.503 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.503    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.053 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.053    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.167 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.509    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.623    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.737    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.851    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.008 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    43.911    alum/temp_out0[21]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    44.240 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.240    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.790 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.790    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.904    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.018    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.745 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.892    46.638    alum/temp_out0[20]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    46.967 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.967    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.517 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.631 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.631    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.745 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.745    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.859 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.859    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.973 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.973    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.087 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.087    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.201 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.201    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.315 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.315    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.472 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.109    49.581    alum/temp_out0[19]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.910 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.910    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.443 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.443    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.560 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.560    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.677 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.677    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.794 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.794    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.911 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.911    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.028 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.145 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.145    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.262 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.262    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.419 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.935    52.354    alum/temp_out0[18]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    52.686 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.686    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.236 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.692 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.806 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.806    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.920    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.034    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.191 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.082    55.273    alum/temp_out0[17]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.602 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.602    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.135 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.135    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.252 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.252    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.369 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.369    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.486 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.486    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.603 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.603    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.720    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.837 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.954 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.111 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.058    58.169    alum/temp_out0[16]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    58.957 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.299    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.413 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.413    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.527 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.527    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.641 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.641    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.755 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.755    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.912 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.153    61.066    alum/temp_out0[15]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.395 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.395    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.945 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.743 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.743    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.900 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.951    63.851    alum/temp_out0[14]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.180 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.180    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.730 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.730    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.844 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.844    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.958 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.958    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.072 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.072    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.186 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.300 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.300    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.414 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.414    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.528 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.685 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.153    66.838    alum/temp_out0[13]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.623 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.623    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.737 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.737    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.851 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.851    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.965    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.079    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.193 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.307 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.307    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.421 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.421    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.578 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.932    69.510    alum/temp_out0[12]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.074    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.191 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.348 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.284    alum/temp_out0[11]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    72.616 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.616    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.166 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.166    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.280 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.280    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.394 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.394    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.508 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.622 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.622    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.736 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.736    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.850 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.850    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.121 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.870    74.991    alum/temp_out0[10]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.320 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.320    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.984 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.984    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.098 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.098    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.212 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.212    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.326 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.326    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.440 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.440    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.554 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.554    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.668 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.668    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.825 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.246    78.071    alum/temp_out0[9]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.400 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.400    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.933 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.050 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.167 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.167    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.284 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.284    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.401 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.401    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.518 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.518    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.635 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.635    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.752 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.909 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.898    80.808    alum/temp_out0[8]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    81.140 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.140    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.690 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.690    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.804 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.804    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.918 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.918    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.032 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.032    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.146 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.146    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.260 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.374 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.374    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.488 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.488    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.645 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.715    83.360    alum/temp_out0[7]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.689 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.689    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.239 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.239    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.353 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.467 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.467    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.581 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.581    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.695 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.695    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.809 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.809    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.923 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.923    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.037 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.037    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.194 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.137    86.331    alum/temp_out0[6]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.116 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.116    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.230 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.230    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.344 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.344    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.458 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.458    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.572 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.572    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.686 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.686    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.800 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.800    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.914 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.914    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.071 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    89.163    alum/temp_out0[5]
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.492 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.492    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.042 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.042    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.156 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.156    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.270 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.384 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.612 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.612    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.726 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.726    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.840 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.840    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.997 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.855    91.852    alum/temp_out0[4]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.637 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.637    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.751 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.751    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.865 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.865    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.979 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.979    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.093 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.093    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.207 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.207    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.321 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.435 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.435    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.592 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.110    94.702    alum/temp_out0[3]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.031 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.031    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.581 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.581    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.695 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.695    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.809 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.809    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.923 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.923    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.037 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.037    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.151 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.151    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.265 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.265    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.379 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.379    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.536 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.013    97.549    alum/temp_out0[2]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.878 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.878    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.411 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.411    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.528 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.528    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.645 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.645    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.762 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.762    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.879 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.996 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.113 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.113    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.230 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.230    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.387 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   100.324    alum/temp_out0[1]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.656 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.206 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.206    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.320 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.320    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.434 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.434    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.548 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.548    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.662 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.776 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.776    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.890 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.890    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.004 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.004    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.161 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.634   102.795    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.124 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   103.589    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   103.713 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.436   104.149    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.273 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.339   105.612    sm/M_alum_out[0]
    SLICE_X15Y14         LUT6 (Prop_lut6_I3_O)        0.124   105.736 f  sm/D_states_q[1]_i_5/O
                         net (fo=2, routed)           1.245   106.981    sm/D_states_q[1]_i_5_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124   107.105 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.105    sm/D_states_d__0[1]
    SLICE_X29Y12         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X29Y12         FDRE (Setup_fdre_C_D)        0.031   116.214    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.214    
                         arrival time                        -107.106    
  -------------------------------------------------------------------
                         slack                                  9.108    

Slack (MET) :             9.175ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.808ns  (logic 60.548ns (59.473%)  route 41.260ns (40.527%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X13Y13         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDSE (Prop_fdse_C_Q)         0.456     5.604 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         1.923     7.527    sm/D_states_q[3]
    SLICE_X34Y10         LUT3 (Prop_lut3_I2_O)        0.152     7.679 r  sm/ram_reg_i_92/O
                         net (fo=2, routed)           1.032     8.711    sm/ram_reg_i_92_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.348     9.059 r  sm/ram_reg_i_50/O
                         net (fo=64, routed)          1.736    10.796    L_reg/M_sm_ra1[1]
    SLICE_X54Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.920 r  L_reg/D_registers_q[7][31]_i_117/O
                         net (fo=2, routed)           0.868    11.787    L_reg/D_registers_q[7][31]_i_117_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.148    11.935 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          1.011    12.947    sm/M_alum_a[31]
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.328    13.275 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.275    alum/S[0]
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.807 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.807    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.921 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.921    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.035 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.035    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.149 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.149    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.263 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.263    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.377 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.377    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.491 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.491    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.605 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.605    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.876 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.074    15.949    alum/temp_out0[31]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.373    16.322 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.322    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.872 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.872    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.986 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.986    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.100 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.100    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.214 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.214    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.328 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.328    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.442 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.442    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.556 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.556    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.670 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.670    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.827 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.986    18.813    alum/temp_out0[30]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    19.142 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.142    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.692 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.806    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.920    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.148 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.148    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.262 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.262    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.376 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.376    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.490 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.490    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.647 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.876    21.523    alum/temp_out0[29]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    21.852 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.385 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.385    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.502 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.619 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.619    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.736 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.736    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.853 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.853    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.970 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.970    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.087 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.087    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.204 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.204    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.361 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.001    24.362    alum/temp_out0[28]
    SLICE_X50Y14         LUT3 (Prop_lut3_I0_O)        0.332    24.694 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.694    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.227 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.227    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.344 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.344    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.461 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.461    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.578 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.578    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.695 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.695    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.812 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.812    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.929 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.929    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.046 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.046    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.203 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.907    27.110    alum/temp_out0[27]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    27.442 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.442    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.992 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.992    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.106    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.220 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.220    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.334 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.334    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.448 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.448    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.562 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.562    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.790 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.790    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.947 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.786    29.733    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    30.062 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.062    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.612 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.612    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.726 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.726    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.840 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.840    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.954 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.954    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.068 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.068    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.182 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.182    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.296 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.296    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.410 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.410    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.567 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.023    32.590    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.375 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.375    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.489 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.489    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.603 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.603    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.717 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.717    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.831 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.831    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.945 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.059    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.173    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.330 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.034    35.364    alum/temp_out0[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.693 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.693    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.226 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.226    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.343 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.343    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.460 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.460    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.577 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.577    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.694 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.694    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.811 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.811    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.928 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.928    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.045 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.045    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.202 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.028    38.230    alum/temp_out0[23]
    SLICE_X43Y16         LUT3 (Prop_lut3_I0_O)        0.332    38.562 r  alum/D_registers_q[7][22]_i_51/O
                         net (fo=1, routed)           0.000    38.562    alum/D_registers_q[7][22]_i_51_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.112 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.112    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.226 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.226    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.340 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.340    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.454 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.454    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.568 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.568    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.682 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.682    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.796 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.796    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.953 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.221    41.174    alum/temp_out0[22]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.503 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.503    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.053 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.053    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.167 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.167    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.281 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.281    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.395 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.395    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.509 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.509    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.623 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.623    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.737 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.737    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.851 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.851    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.008 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.903    43.911    alum/temp_out0[21]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    44.240 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.240    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.790 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.790    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.904    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.018    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.588    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.745 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.892    46.638    alum/temp_out0[20]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    46.967 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.967    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.517 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.517    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.631 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.631    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.745 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.745    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.859 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.859    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.973 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.973    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.087 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.087    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.201 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.201    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.315 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.315    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.472 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.109    49.581    alum/temp_out0[19]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.329    49.910 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.910    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.443 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.443    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.560 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.560    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.677 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.677    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.794 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.794    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.911 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.911    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.028 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.145 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.145    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.262 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.262    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.419 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.935    52.354    alum/temp_out0[18]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    52.686 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.686    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.236 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.236    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.350 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.350    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.464 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.464    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.578 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.578    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.692 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.806 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.806    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.920 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.920    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.034 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.034    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.191 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.082    55.273    alum/temp_out0[17]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.602 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.602    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.135 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.135    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.252 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.252    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.369 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.369    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.486 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.486    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.603 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.603    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.720    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.837 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.837    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.954 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.954    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.111 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.058    58.169    alum/temp_out0[16]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    58.957 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.957    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.071 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.071    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.185 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.185    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.299 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.299    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.413 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.413    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.527 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.527    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.641 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.641    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.755 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.755    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.912 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.153    61.066    alum/temp_out0[15]
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.329    61.395 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.395    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.945 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.945    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.059 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.059    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.173 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.173    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.287 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.287    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.401 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.401    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.515 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.515    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.629    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.743 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.743    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.900 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.951    63.851    alum/temp_out0[14]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    64.180 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.180    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.730 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.730    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.844 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.844    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.958 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.958    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.072 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.072    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.186 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.186    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.300 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.300    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.414 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.414    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.528 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.528    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.685 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.153    66.838    alum/temp_out0[13]
    SLICE_X31Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.623 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.623    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.737 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.737    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.851 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.851    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.965 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.965    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.079 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.079    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.193 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.193    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.307 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.307    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.421 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.421    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.578 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.932    69.510    alum/temp_out0[12]
    SLICE_X34Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.074    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.191 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.348 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.937    72.284    alum/temp_out0[11]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    72.616 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.616    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.166 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.166    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.280 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.280    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.394 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.394    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.508 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.508    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.622 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.622    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.736 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.736    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.850 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.850    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.964 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.964    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.121 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.870    74.991    alum/temp_out0[10]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.320 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.320    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.870 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.870    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.984 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.984    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.098 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.098    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.212 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.212    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.326 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.326    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.440 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.440    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.554 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.554    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.668 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.668    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.825 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.246    78.071    alum/temp_out0[9]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    78.400 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.400    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.933 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.050 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.050    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.167 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.167    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.284 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.284    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.401 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.401    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.518 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.518    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.635 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.635    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.752 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.752    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.909 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.898    80.808    alum/temp_out0[8]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    81.140 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.140    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.690 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.690    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.804 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.804    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.918 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.918    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.032 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.032    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.146 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.146    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.260 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.260    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.374 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.374    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.488 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.488    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.645 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.715    83.360    alum/temp_out0[7]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.689 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.689    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.239 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.239    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.353 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.353    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.467 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.467    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.581 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.581    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.695 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.695    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.809 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.809    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.923 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.923    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.037 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.037    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.194 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.137    86.331    alum/temp_out0[6]
    SLICE_X39Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    87.116 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.116    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.230 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.230    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.344 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.344    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.458 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.458    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.572 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.572    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.686 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.686    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.800 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.800    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.914 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.914    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.071 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.092    89.163    alum/temp_out0[5]
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.329    89.492 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.492    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.042 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.042    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.156 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.156    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.270 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.270    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.384 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.384    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.612 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.612    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.726 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.726    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.840 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.840    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.997 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.855    91.852    alum/temp_out0[4]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    92.637 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.637    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.751 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.751    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.865 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.865    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.979 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.979    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.093 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.093    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.207 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.207    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.321 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.321    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.435 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.435    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.592 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.110    94.702    alum/temp_out0[3]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.031 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.031    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.581 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.581    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.695 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.695    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.809 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.809    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.923 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.923    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.037 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.037    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.151 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.151    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.265 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.265    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.379 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.379    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.536 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.013    97.549    alum/temp_out0[2]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.878 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.878    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.411 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.411    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.528 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.528    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.645 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.645    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.762 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.762    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.879 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.996 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.113 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.113    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.230 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.230    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.387 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.936   100.324    alum/temp_out0[1]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.656 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.656    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.206 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.206    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.320 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.320    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.434 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.434    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.548 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.548    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.662 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.662    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.776 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.776    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.890 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.890    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.004 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.004    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.161 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.634   102.795    sm/temp_out0[0]
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.329   103.124 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   103.589    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y13         LUT4 (Prop_lut4_I1_O)        0.124   103.713 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.436   104.149    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X46Y14         LUT6 (Prop_lut6_I0_O)        0.124   104.273 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.597   105.870    sm/M_alum_out[0]
    SLICE_X15Y14         LUT5 (Prop_lut5_I4_O)        0.118   105.988 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.302   106.290    sm/D_states_q[7]_i_11_n_0
    SLICE_X15Y15         LUT6 (Prop_lut6_I0_O)        0.326   106.616 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.340   106.956    sm/D_states_d__0[6]
    SLICE_X15Y15         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.273   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X15Y15         FDRE (Setup_fdre_C_D)       -0.067   116.131    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.131    
                         arrival time                        -106.956    
  -------------------------------------------------------------------
                         slack                                  9.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.559     1.503    sr3/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.861    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X10Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X10Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X10Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.559     1.503    sr3/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.861    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X10Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X10Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X10Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.559     1.503    sr3/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.861    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X10Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X10Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X10Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.559     1.503    sr3/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.861    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X10Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X10Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X10Y18         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.559     1.503    sr3/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.840    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X10Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X10Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X10Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.771    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.559     1.503    sr3/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.840    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X10Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X10Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X10Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.771    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.559     1.503    sr3/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.840    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X10Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X10Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X10Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.771    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.559     1.503    sr3/clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.840    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X10Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.827     2.017    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X10Y18         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X10Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.771    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_decrease_timer_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (43.988%)  route 0.266ns (56.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.563     1.507    gamecounter/clk_IBUF_BUFG
    SLICE_X38Y6          FDRE                                         r  gamecounter/D_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.164     1.671 f  gamecounter/D_ctr_q_reg[23]/Q
                         net (fo=4, routed)           0.266     1.937    sm/M_gamecounter_value[1]
    SLICE_X32Y9          LUT4 (Prop_lut4_I3_O)        0.045     1.982 r  sm/D_decrease_timer_q_i_1/O
                         net (fo=1, routed)           0.000     1.982    sm/D_decrease_timer_q_i_1_n_0
    SLICE_X32Y9          FDRE                                         r  sm/D_decrease_timer_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.831     2.021    sm/clk_IBUF_BUFG
    SLICE_X32Y9          FDRE                                         r  sm/D_decrease_timer_q_reg/C
                         clock pessimism             -0.251     1.770    
    SLICE_X32Y9          FDRE (Hold_fdre_C_D)         0.091     1.861    sm/D_decrease_timer_q_reg
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.820%)  route 0.281ns (63.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.281     1.949    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X14Y17         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y17         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.518    
    SLICE_X14Y17         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.827    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X40Y4    D_bramtest_8points_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X40Y4    D_bramtest_8points_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y4    D_bramtest_8points_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y7    D_buff1_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X41Y4    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y7    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y9    L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y20   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y20   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y20   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y20   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y20   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y20   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y20   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y20   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y17   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y17   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y20   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y20   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y20   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y20   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y20   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y20   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y20   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y20   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y17   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y17   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      104.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104.880ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 0.704ns (12.163%)  route 5.084ns (87.837%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         2.751     8.353    sm/D_states_q_reg[1]_rep_0
    SLICE_X13Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.477 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.426     9.903    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I3_O)        0.124    10.027 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.907    10.934    fifo_reset_cond/AS[0]
    SLICE_X31Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.208    
                         clock uncertainty           -0.035   116.173    
    SLICE_X31Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   115.814    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.814    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                104.880    

Slack (MET) :             104.880ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 0.704ns (12.163%)  route 5.084ns (87.837%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         2.751     8.353    sm/D_states_q_reg[1]_rep_0
    SLICE_X13Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.477 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.426     9.903    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I3_O)        0.124    10.027 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.907    10.934    fifo_reset_cond/AS[0]
    SLICE_X31Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.208    
                         clock uncertainty           -0.035   116.173    
    SLICE_X31Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   115.814    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.814    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                104.880    

Slack (MET) :             104.880ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 0.704ns (12.163%)  route 5.084ns (87.837%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         2.751     8.353    sm/D_states_q_reg[1]_rep_0
    SLICE_X13Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.477 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.426     9.903    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I3_O)        0.124    10.027 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.907    10.934    fifo_reset_cond/AS[0]
    SLICE_X31Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.208    
                         clock uncertainty           -0.035   116.173    
    SLICE_X31Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   115.814    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.814    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                104.880    

Slack (MET) :             104.880ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 0.704ns (12.163%)  route 5.084ns (87.837%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.562     5.146    sm/clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         2.751     8.353    sm/D_states_q_reg[1]_rep_0
    SLICE_X13Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.477 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.426     9.903    sm/D_stage_q[3]_i_3_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I3_O)        0.124    10.027 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.907    10.934    fifo_reset_cond/AS[0]
    SLICE_X31Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.208    
                         clock uncertainty           -0.035   116.173    
    SLICE_X31Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   115.814    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.814    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                104.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.186ns (16.989%)  route 0.909ns (83.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.557     1.501    sm/clk_IBUF_BUFG
    SLICE_X35Y16         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDSE (Prop_fdse_C_Q)         0.141     1.642 r  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         0.578     2.219    sm/D_states_q_reg[2]_0[0]
    SLICE_X32Y19         LUT6 (Prop_lut6_I2_O)        0.045     2.264 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.331     2.596    fifo_reset_cond/AS[0]
    SLICE_X31Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X31Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.435    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.186ns (16.989%)  route 0.909ns (83.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.557     1.501    sm/clk_IBUF_BUFG
    SLICE_X35Y16         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDSE (Prop_fdse_C_Q)         0.141     1.642 r  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         0.578     2.219    sm/D_states_q_reg[2]_0[0]
    SLICE_X32Y19         LUT6 (Prop_lut6_I2_O)        0.045     2.264 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.331     2.596    fifo_reset_cond/AS[0]
    SLICE_X31Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X31Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.435    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.186ns (16.989%)  route 0.909ns (83.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.557     1.501    sm/clk_IBUF_BUFG
    SLICE_X35Y16         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDSE (Prop_fdse_C_Q)         0.141     1.642 r  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         0.578     2.219    sm/D_states_q_reg[2]_0[0]
    SLICE_X32Y19         LUT6 (Prop_lut6_I2_O)        0.045     2.264 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.331     2.596    fifo_reset_cond/AS[0]
    SLICE_X31Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X31Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.435    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.186ns (16.989%)  route 0.909ns (83.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.557     1.501    sm/clk_IBUF_BUFG
    SLICE_X35Y16         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDSE (Prop_fdse_C_Q)         0.141     1.642 r  sm/D_states_q_reg[0]/Q
                         net (fo=196, routed)         0.578     2.219    sm/D_states_q_reg[2]_0[0]
    SLICE_X32Y19         LUT6 (Prop_lut6_I2_O)        0.045     2.264 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.331     2.596    fifo_reset_cond/AS[0]
    SLICE_X31Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X31Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X31Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.435    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  1.161    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.595ns  (logic 11.959ns (31.809%)  route 25.636ns (68.191%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.192     6.865    L_reg/M_sm_timer[5]
    SLICE_X51Y3          LUT5 (Prop_lut5_I4_O)        0.154     7.019 r  L_reg/L_089dfa70_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.548     7.567    L_reg/L_089dfa70_remainder0_carry_i_27__1_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I5_O)        0.327     7.894 f  L_reg/L_089dfa70_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.402     9.296    L_reg/L_089dfa70_remainder0_carry_i_13__1_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I1_O)        0.152     9.448 f  L_reg/L_089dfa70_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.920    10.368    L_reg/L_089dfa70_remainder0_carry_i_19__1_n_0
    SLICE_X51Y2          LUT5 (Prop_lut5_I3_O)        0.352    10.720 r  L_reg/L_089dfa70_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.594    L_reg/L_089dfa70_remainder0_carry_i_10__1_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.920 r  L_reg/L_089dfa70_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.920    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.453 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.453    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.672 f  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.912    13.584    L_reg/L_089dfa70_remainder0_3[4]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.288    13.872 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.211    15.084    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I2_O)        0.348    15.432 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.363    15.795    L_reg/i__carry_i_25__4_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.919 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           1.180    17.099    L_reg/i__carry_i_22__1_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I3_O)        0.152    17.251 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.840    18.091    L_reg/i__carry_i_19__3_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I0_O)        0.352    18.443 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.157    19.600    L_reg/i__carry_i_11__3_n_0
    SLICE_X45Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.926 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.393    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.900 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.900    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.014 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.014    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.327 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.878    22.205    L_reg/L_089dfa70_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X46Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.511 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.590    23.101    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X46Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.225 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.343    24.568    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.692 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.045    25.737    L_reg/i__carry_i_13__3_0
    SLICE_X42Y2          LUT5 (Prop_lut5_I1_O)        0.124    25.861 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.439    26.300    L_reg/i__carry_i_18__3_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.424 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.834    27.259    L_reg/i__carry_i_13__3_n_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.411 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.224    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.556 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.106 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.106    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.220 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.220    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.533 f  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.690    30.223    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.529 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.403    30.932    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.056 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    31.886    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.010 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.787    32.797    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.921 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.968    33.889    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X47Y5          LUT4 (Prop_lut4_I3_O)        0.152    34.041 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.948    38.989    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    42.750 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.750    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.593ns  (logic 11.271ns (29.981%)  route 26.322ns (70.019%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=2 LUT4=3 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X49Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.456     5.609 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.902     7.511    L_reg/M_sm_pac[9]
    SLICE_X59Y5          LUT2 (Prop_lut2_I1_O)        0.152     7.663 r  L_reg/L_089dfa70_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.667     8.330    L_reg/L_089dfa70_remainder0_carry_i_26_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I4_O)        0.326     8.656 f  L_reg/L_089dfa70_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.492    10.147    L_reg/L_089dfa70_remainder0_carry_i_13_n_0
    SLICE_X57Y3          LUT2 (Prop_lut2_I0_O)        0.154    10.301 f  L_reg/L_089dfa70_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.976    L_reg/L_089dfa70_remainder0_carry_i_15_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I3_O)        0.327    11.303 r  L_reg/L_089dfa70_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.817    12.120    L_reg/L_089dfa70_remainder0_carry_i_8_n_0
    SLICE_X57Y4          LUT2 (Prop_lut2_I0_O)        0.124    12.244 r  L_reg/L_089dfa70_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.433    aseg_driver/decimal_renderer/DI[2]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.829 r  aseg_driver/decimal_renderer/L_089dfa70_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.829    aseg_driver/decimal_renderer/L_089dfa70_remainder0_carry_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.152 r  aseg_driver/decimal_renderer/L_089dfa70_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.415    14.567    L_reg/L_089dfa70_remainder0[5]
    SLICE_X58Y2          LUT3 (Prop_lut3_I2_O)        0.306    14.873 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.163    16.036    L_reg/i__carry__0_i_18_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I5_O)        0.124    16.160 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.512    16.672    L_reg/i__carry__1_i_15_n_0
    SLICE_X58Y2          LUT5 (Prop_lut5_I3_O)        0.119    16.791 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.020    17.811    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y2          LUT5 (Prop_lut5_I4_O)        0.358    18.169 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.478    18.648    L_reg/i__carry_i_19_n_0
    SLICE_X60Y2          LUT4 (Prop_lut4_I1_O)        0.328    18.976 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.946    19.922    L_reg/i__carry__0_i_11_n_0
    SLICE_X59Y4          LUT4 (Prop_lut4_I3_O)        0.124    20.046 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           1.226    21.272    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X59Y2          LUT6 (Prop_lut6_I2_O)        0.124    21.396 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    21.396    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.794 r  aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.794    aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.033 r  aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.972    23.005    L_reg/L_089dfa70_remainder0_inferred__1/i__carry__2[2]
    SLICE_X60Y3          LUT5 (Prop_lut5_I1_O)        0.302    23.307 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.676    23.983    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.107 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.831    24.938    aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I0_O)        0.124    25.062 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.986    26.048    L_reg/i__carry_i_13_0
    SLICE_X64Y1          LUT5 (Prop_lut5_I0_O)        0.146    26.194 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.792    26.985    L_reg/i__carry_i_23_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I0_O)        0.328    27.313 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.809    28.122    L_reg/i__carry_i_13_n_0
    SLICE_X62Y0          LUT3 (Prop_lut3_I1_O)        0.152    28.274 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.829    29.103    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y0          LUT5 (Prop_lut5_I0_O)        0.326    29.429 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.429    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.979 r  aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.979    aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.218 f  aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.958    31.176    aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y2          LUT6 (Prop_lut6_I4_O)        0.302    31.478 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.299    31.777    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.901 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.651    32.552    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I2_O)        0.124    32.676 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.829    33.505    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.629 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.329    34.958    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y7          LUT4 (Prop_lut4_I0_O)        0.150    35.108 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.860    38.968    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    42.746 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.746    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.529ns  (logic 11.726ns (31.244%)  route 25.803ns (68.756%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.192     6.865    L_reg/M_sm_timer[5]
    SLICE_X51Y3          LUT5 (Prop_lut5_I4_O)        0.154     7.019 r  L_reg/L_089dfa70_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.548     7.567    L_reg/L_089dfa70_remainder0_carry_i_27__1_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I5_O)        0.327     7.894 f  L_reg/L_089dfa70_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.402     9.296    L_reg/L_089dfa70_remainder0_carry_i_13__1_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I1_O)        0.152     9.448 f  L_reg/L_089dfa70_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.920    10.368    L_reg/L_089dfa70_remainder0_carry_i_19__1_n_0
    SLICE_X51Y2          LUT5 (Prop_lut5_I3_O)        0.352    10.720 r  L_reg/L_089dfa70_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.594    L_reg/L_089dfa70_remainder0_carry_i_10__1_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.920 r  L_reg/L_089dfa70_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.920    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.453 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.453    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.672 f  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.912    13.584    L_reg/L_089dfa70_remainder0_3[4]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.288    13.872 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.211    15.084    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I2_O)        0.348    15.432 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.363    15.795    L_reg/i__carry_i_25__4_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.919 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           1.180    17.099    L_reg/i__carry_i_22__1_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I3_O)        0.152    17.251 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.840    18.091    L_reg/i__carry_i_19__3_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I0_O)        0.352    18.443 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.157    19.600    L_reg/i__carry_i_11__3_n_0
    SLICE_X45Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.926 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.393    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.900 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.900    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.014 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.014    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.327 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.878    22.205    L_reg/L_089dfa70_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X46Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.511 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.590    23.101    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X46Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.225 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.343    24.568    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.692 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.045    25.737    L_reg/i__carry_i_13__3_0
    SLICE_X42Y2          LUT5 (Prop_lut5_I1_O)        0.124    25.861 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.439    26.300    L_reg/i__carry_i_18__3_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.424 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.834    27.259    L_reg/i__carry_i_13__3_n_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.411 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.224    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.556 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.106 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.106    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.220 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.220    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.533 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.690    30.223    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.529 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.403    30.932    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.056 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    31.886    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.010 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.787    32.797    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.921 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.978    33.899    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X47Y5          LUT4 (Prop_lut4_I3_O)        0.124    34.023 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.106    39.129    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.684 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.684    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.238ns  (logic 11.955ns (32.104%)  route 25.283ns (67.896%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.192     6.865    L_reg/M_sm_timer[5]
    SLICE_X51Y3          LUT5 (Prop_lut5_I4_O)        0.154     7.019 r  L_reg/L_089dfa70_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.548     7.567    L_reg/L_089dfa70_remainder0_carry_i_27__1_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I5_O)        0.327     7.894 f  L_reg/L_089dfa70_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.402     9.296    L_reg/L_089dfa70_remainder0_carry_i_13__1_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I1_O)        0.152     9.448 f  L_reg/L_089dfa70_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.920    10.368    L_reg/L_089dfa70_remainder0_carry_i_19__1_n_0
    SLICE_X51Y2          LUT5 (Prop_lut5_I3_O)        0.352    10.720 r  L_reg/L_089dfa70_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.594    L_reg/L_089dfa70_remainder0_carry_i_10__1_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.920 r  L_reg/L_089dfa70_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.920    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.453 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.453    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.672 f  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.912    13.584    L_reg/L_089dfa70_remainder0_3[4]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.288    13.872 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.211    15.084    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I2_O)        0.348    15.432 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.363    15.795    L_reg/i__carry_i_25__4_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.919 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           1.180    17.099    L_reg/i__carry_i_22__1_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I3_O)        0.152    17.251 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.840    18.091    L_reg/i__carry_i_19__3_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I0_O)        0.352    18.443 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.157    19.600    L_reg/i__carry_i_11__3_n_0
    SLICE_X45Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.926 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.393    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.900 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.900    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.014 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.014    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.327 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.878    22.205    L_reg/L_089dfa70_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X46Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.511 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.590    23.101    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X46Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.225 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.343    24.568    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.692 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.045    25.737    L_reg/i__carry_i_13__3_0
    SLICE_X42Y2          LUT5 (Prop_lut5_I1_O)        0.124    25.861 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.439    26.300    L_reg/i__carry_i_18__3_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.424 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.834    27.259    L_reg/i__carry_i_13__3_n_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.411 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.224    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.556 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.106 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.106    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.220 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.220    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.533 f  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.690    30.223    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.529 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.403    30.932    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.056 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.468    31.524    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y2          LUT3 (Prop_lut3_I1_O)        0.124    31.648 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.822    32.470    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I3_O)        0.124    32.594 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.223    33.817    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y5          LUT4 (Prop_lut4_I2_O)        0.152    33.969 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.667    38.636    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    42.393 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.393    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.053ns  (logic 11.714ns (31.614%)  route 25.339ns (68.386%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.192     6.865    L_reg/M_sm_timer[5]
    SLICE_X51Y3          LUT5 (Prop_lut5_I4_O)        0.154     7.019 r  L_reg/L_089dfa70_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.548     7.567    L_reg/L_089dfa70_remainder0_carry_i_27__1_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I5_O)        0.327     7.894 f  L_reg/L_089dfa70_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.402     9.296    L_reg/L_089dfa70_remainder0_carry_i_13__1_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I1_O)        0.152     9.448 f  L_reg/L_089dfa70_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.920    10.368    L_reg/L_089dfa70_remainder0_carry_i_19__1_n_0
    SLICE_X51Y2          LUT5 (Prop_lut5_I3_O)        0.352    10.720 r  L_reg/L_089dfa70_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.594    L_reg/L_089dfa70_remainder0_carry_i_10__1_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.920 r  L_reg/L_089dfa70_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.920    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.453 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.453    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.672 f  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.912    13.584    L_reg/L_089dfa70_remainder0_3[4]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.288    13.872 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.211    15.084    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I2_O)        0.348    15.432 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.363    15.795    L_reg/i__carry_i_25__4_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.919 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           1.180    17.099    L_reg/i__carry_i_22__1_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I3_O)        0.152    17.251 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.840    18.091    L_reg/i__carry_i_19__3_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I0_O)        0.352    18.443 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.157    19.600    L_reg/i__carry_i_11__3_n_0
    SLICE_X45Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.926 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.393    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.900 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.900    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.014 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.014    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.327 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.878    22.205    L_reg/L_089dfa70_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X46Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.511 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.590    23.101    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X46Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.225 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.343    24.568    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.692 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.045    25.737    L_reg/i__carry_i_13__3_0
    SLICE_X42Y2          LUT5 (Prop_lut5_I1_O)        0.124    25.861 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.439    26.300    L_reg/i__carry_i_18__3_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.424 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.834    27.259    L_reg/i__carry_i_13__3_n_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.411 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.224    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.556 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.106 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.106    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.220 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.220    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.533 f  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.690    30.223    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.529 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.403    30.932    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.056 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.468    31.524    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y2          LUT3 (Prop_lut3_I1_O)        0.124    31.648 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.822    32.470    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I3_O)        0.124    32.594 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.223    33.817    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y5          LUT4 (Prop_lut4_I0_O)        0.124    33.941 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.723    38.664    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.208 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.208    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.948ns  (logic 11.040ns (29.880%)  route 25.908ns (70.120%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=3 LUT4=2 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X49Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.456     5.609 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.902     7.511    L_reg/M_sm_pac[9]
    SLICE_X59Y5          LUT2 (Prop_lut2_I1_O)        0.152     7.663 r  L_reg/L_089dfa70_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.667     8.330    L_reg/L_089dfa70_remainder0_carry_i_26_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I4_O)        0.326     8.656 f  L_reg/L_089dfa70_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.492    10.147    L_reg/L_089dfa70_remainder0_carry_i_13_n_0
    SLICE_X57Y3          LUT2 (Prop_lut2_I0_O)        0.154    10.301 f  L_reg/L_089dfa70_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.976    L_reg/L_089dfa70_remainder0_carry_i_15_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I3_O)        0.327    11.303 r  L_reg/L_089dfa70_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.817    12.120    L_reg/L_089dfa70_remainder0_carry_i_8_n_0
    SLICE_X57Y4          LUT2 (Prop_lut2_I0_O)        0.124    12.244 r  L_reg/L_089dfa70_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.433    aseg_driver/decimal_renderer/DI[2]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.829 r  aseg_driver/decimal_renderer/L_089dfa70_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.829    aseg_driver/decimal_renderer/L_089dfa70_remainder0_carry_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.152 r  aseg_driver/decimal_renderer/L_089dfa70_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.415    14.567    L_reg/L_089dfa70_remainder0[5]
    SLICE_X58Y2          LUT3 (Prop_lut3_I2_O)        0.306    14.873 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.163    16.036    L_reg/i__carry__0_i_18_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I5_O)        0.124    16.160 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.512    16.672    L_reg/i__carry__1_i_15_n_0
    SLICE_X58Y2          LUT5 (Prop_lut5_I3_O)        0.119    16.791 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.020    17.811    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y2          LUT5 (Prop_lut5_I4_O)        0.358    18.169 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.478    18.648    L_reg/i__carry_i_19_n_0
    SLICE_X60Y2          LUT4 (Prop_lut4_I1_O)        0.328    18.976 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.946    19.922    L_reg/i__carry__0_i_11_n_0
    SLICE_X59Y4          LUT4 (Prop_lut4_I3_O)        0.124    20.046 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           1.226    21.272    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X59Y2          LUT6 (Prop_lut6_I2_O)        0.124    21.396 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    21.396    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.794 r  aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.794    aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.033 r  aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.972    23.005    L_reg/L_089dfa70_remainder0_inferred__1/i__carry__2[2]
    SLICE_X60Y3          LUT5 (Prop_lut5_I1_O)        0.302    23.307 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.676    23.983    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.107 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.831    24.938    aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I0_O)        0.124    25.062 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.986    26.048    L_reg/i__carry_i_13_0
    SLICE_X64Y1          LUT5 (Prop_lut5_I0_O)        0.146    26.194 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.792    26.985    L_reg/i__carry_i_23_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I0_O)        0.328    27.313 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.809    28.122    L_reg/i__carry_i_13_n_0
    SLICE_X62Y0          LUT3 (Prop_lut3_I1_O)        0.152    28.274 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.829    29.103    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y0          LUT5 (Prop_lut5_I0_O)        0.326    29.429 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.429    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.979 r  aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.979    aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.218 r  aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.958    31.176    aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y2          LUT6 (Prop_lut6_I4_O)        0.302    31.478 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.299    31.777    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.901 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.651    32.552    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I2_O)        0.124    32.676 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.829    33.505    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.629 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.327    34.956    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.124    35.080 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.448    38.528    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    42.102 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.102    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.930ns  (logic 11.035ns (29.881%)  route 25.895ns (70.119%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=2 LUT4=3 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X49Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.456     5.609 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.902     7.511    L_reg/M_sm_pac[9]
    SLICE_X59Y5          LUT2 (Prop_lut2_I1_O)        0.152     7.663 r  L_reg/L_089dfa70_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.667     8.330    L_reg/L_089dfa70_remainder0_carry_i_26_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I4_O)        0.326     8.656 f  L_reg/L_089dfa70_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.492    10.147    L_reg/L_089dfa70_remainder0_carry_i_13_n_0
    SLICE_X57Y3          LUT2 (Prop_lut2_I0_O)        0.154    10.301 f  L_reg/L_089dfa70_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.976    L_reg/L_089dfa70_remainder0_carry_i_15_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I3_O)        0.327    11.303 r  L_reg/L_089dfa70_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.817    12.120    L_reg/L_089dfa70_remainder0_carry_i_8_n_0
    SLICE_X57Y4          LUT2 (Prop_lut2_I0_O)        0.124    12.244 r  L_reg/L_089dfa70_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.433    aseg_driver/decimal_renderer/DI[2]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.829 r  aseg_driver/decimal_renderer/L_089dfa70_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.829    aseg_driver/decimal_renderer/L_089dfa70_remainder0_carry_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.152 r  aseg_driver/decimal_renderer/L_089dfa70_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.415    14.567    L_reg/L_089dfa70_remainder0[5]
    SLICE_X58Y2          LUT3 (Prop_lut3_I2_O)        0.306    14.873 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.163    16.036    L_reg/i__carry__0_i_18_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I5_O)        0.124    16.160 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.512    16.672    L_reg/i__carry__1_i_15_n_0
    SLICE_X58Y2          LUT5 (Prop_lut5_I3_O)        0.119    16.791 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.020    17.811    L_reg/i__carry__1_i_9_n_0
    SLICE_X60Y2          LUT5 (Prop_lut5_I4_O)        0.358    18.169 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.478    18.648    L_reg/i__carry_i_19_n_0
    SLICE_X60Y2          LUT4 (Prop_lut4_I1_O)        0.328    18.976 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.946    19.922    L_reg/i__carry__0_i_11_n_0
    SLICE_X59Y4          LUT4 (Prop_lut4_I3_O)        0.124    20.046 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           1.226    21.272    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X59Y2          LUT6 (Prop_lut6_I2_O)        0.124    21.396 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    21.396    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X59Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.794 r  aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.794    aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.033 r  aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.972    23.005    L_reg/L_089dfa70_remainder0_inferred__1/i__carry__2[2]
    SLICE_X60Y3          LUT5 (Prop_lut5_I1_O)        0.302    23.307 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.676    23.983    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.107 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.831    24.938    aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I0_O)        0.124    25.062 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.986    26.048    L_reg/i__carry_i_13_0
    SLICE_X64Y1          LUT5 (Prop_lut5_I0_O)        0.146    26.194 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.792    26.985    L_reg/i__carry_i_23_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I0_O)        0.328    27.313 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.809    28.122    L_reg/i__carry_i_13_n_0
    SLICE_X62Y0          LUT3 (Prop_lut3_I1_O)        0.152    28.274 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.829    29.103    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y0          LUT5 (Prop_lut5_I0_O)        0.326    29.429 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.429    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.979 r  aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.979    aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.218 r  aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.958    31.176    aseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y2          LUT6 (Prop_lut6_I4_O)        0.302    31.478 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.299    31.777    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.901 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.651    32.552    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I2_O)        0.124    32.676 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.829    33.505    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.629 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.329    34.958    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y7          LUT4 (Prop_lut4_I1_O)        0.124    35.082 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.433    38.515    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    42.083 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.083    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.855ns  (logic 11.950ns (32.425%)  route 24.905ns (67.575%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.192     6.865    L_reg/M_sm_timer[5]
    SLICE_X51Y3          LUT5 (Prop_lut5_I4_O)        0.154     7.019 r  L_reg/L_089dfa70_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.548     7.567    L_reg/L_089dfa70_remainder0_carry_i_27__1_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I5_O)        0.327     7.894 f  L_reg/L_089dfa70_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.402     9.296    L_reg/L_089dfa70_remainder0_carry_i_13__1_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I1_O)        0.152     9.448 f  L_reg/L_089dfa70_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.920    10.368    L_reg/L_089dfa70_remainder0_carry_i_19__1_n_0
    SLICE_X51Y2          LUT5 (Prop_lut5_I3_O)        0.352    10.720 r  L_reg/L_089dfa70_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.594    L_reg/L_089dfa70_remainder0_carry_i_10__1_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.920 r  L_reg/L_089dfa70_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.920    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.453 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.453    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.672 f  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.912    13.584    L_reg/L_089dfa70_remainder0_3[4]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.288    13.872 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.211    15.084    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I2_O)        0.348    15.432 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.363    15.795    L_reg/i__carry_i_25__4_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.919 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           1.180    17.099    L_reg/i__carry_i_22__1_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I3_O)        0.152    17.251 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.840    18.091    L_reg/i__carry_i_19__3_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I0_O)        0.352    18.443 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.157    19.600    L_reg/i__carry_i_11__3_n_0
    SLICE_X45Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.926 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.393    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.900 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.900    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.014 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.014    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.327 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.878    22.205    L_reg/L_089dfa70_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X46Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.511 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.590    23.101    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X46Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.225 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.343    24.568    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.692 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.045    25.737    L_reg/i__carry_i_13__3_0
    SLICE_X42Y2          LUT5 (Prop_lut5_I1_O)        0.124    25.861 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.439    26.300    L_reg/i__carry_i_18__3_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.424 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.834    27.259    L_reg/i__carry_i_13__3_n_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.411 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.224    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.556 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.106 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.106    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.220 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.220    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.533 f  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.690    30.223    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.529 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.403    30.932    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.056 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    31.886    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.010 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.787    32.797    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.921 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.978    33.899    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X47Y5          LUT4 (Prop_lut4_I3_O)        0.154    34.053 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.208    38.260    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    42.011 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.011    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.751ns  (logic 11.721ns (31.892%)  route 25.030ns (68.108%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.192     6.865    L_reg/M_sm_timer[5]
    SLICE_X51Y3          LUT5 (Prop_lut5_I4_O)        0.154     7.019 r  L_reg/L_089dfa70_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.548     7.567    L_reg/L_089dfa70_remainder0_carry_i_27__1_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I5_O)        0.327     7.894 f  L_reg/L_089dfa70_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.402     9.296    L_reg/L_089dfa70_remainder0_carry_i_13__1_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I1_O)        0.152     9.448 f  L_reg/L_089dfa70_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.920    10.368    L_reg/L_089dfa70_remainder0_carry_i_19__1_n_0
    SLICE_X51Y2          LUT5 (Prop_lut5_I3_O)        0.352    10.720 r  L_reg/L_089dfa70_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.594    L_reg/L_089dfa70_remainder0_carry_i_10__1_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.920 r  L_reg/L_089dfa70_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.920    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.453 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.453    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.672 f  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.912    13.584    L_reg/L_089dfa70_remainder0_3[4]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.288    13.872 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.211    15.084    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I2_O)        0.348    15.432 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.363    15.795    L_reg/i__carry_i_25__4_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.919 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           1.180    17.099    L_reg/i__carry_i_22__1_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I3_O)        0.152    17.251 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.840    18.091    L_reg/i__carry_i_19__3_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I0_O)        0.352    18.443 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.157    19.600    L_reg/i__carry_i_11__3_n_0
    SLICE_X45Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.926 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.393    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.900 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.900    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.014 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.014    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.327 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.878    22.205    L_reg/L_089dfa70_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X46Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.511 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.590    23.101    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X46Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.225 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.343    24.568    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.692 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.045    25.737    L_reg/i__carry_i_13__3_0
    SLICE_X42Y2          LUT5 (Prop_lut5_I1_O)        0.124    25.861 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.439    26.300    L_reg/i__carry_i_18__3_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.424 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.834    27.259    L_reg/i__carry_i_13__3_n_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.411 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.224    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.556 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.106 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.106    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.220 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.220    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.533 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.690    30.223    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.529 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.403    30.932    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.056 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    31.886    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.010 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.787    32.797    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.921 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.968    33.889    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X47Y5          LUT4 (Prop_lut4_I2_O)        0.124    34.013 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.343    38.356    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.906 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.906    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.467ns  (logic 11.723ns (32.148%)  route 24.743ns (67.852%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[6][5]/Q
                         net (fo=13, routed)          1.192     6.865    L_reg/M_sm_timer[5]
    SLICE_X51Y3          LUT5 (Prop_lut5_I4_O)        0.154     7.019 r  L_reg/L_089dfa70_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           0.548     7.567    L_reg/L_089dfa70_remainder0_carry_i_27__1_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I5_O)        0.327     7.894 f  L_reg/L_089dfa70_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.402     9.296    L_reg/L_089dfa70_remainder0_carry_i_13__1_n_0
    SLICE_X51Y1          LUT3 (Prop_lut3_I1_O)        0.152     9.448 f  L_reg/L_089dfa70_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.920    10.368    L_reg/L_089dfa70_remainder0_carry_i_19__1_n_0
    SLICE_X51Y2          LUT5 (Prop_lut5_I3_O)        0.352    10.720 r  L_reg/L_089dfa70_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.594    L_reg/L_089dfa70_remainder0_carry_i_10__1_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.920 r  L_reg/L_089dfa70_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.920    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X50Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.453 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.453    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.672 f  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.912    13.584    L_reg/L_089dfa70_remainder0_3[4]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.288    13.872 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.211    15.084    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X49Y1          LUT5 (Prop_lut5_I2_O)        0.348    15.432 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.363    15.795    L_reg/i__carry_i_25__4_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.919 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           1.180    17.099    L_reg/i__carry_i_22__1_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I3_O)        0.152    17.251 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.840    18.091    L_reg/i__carry_i_19__3_n_0
    SLICE_X48Y1          LUT3 (Prop_lut3_I0_O)        0.352    18.443 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.157    19.600    L_reg/i__carry_i_11__3_n_0
    SLICE_X45Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.926 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.393    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.900 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.900    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.014 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.014    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.327 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.878    22.205    L_reg/L_089dfa70_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X46Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.511 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.590    23.101    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X46Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.225 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.343    24.568    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.692 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           1.045    25.737    L_reg/i__carry_i_13__3_0
    SLICE_X42Y2          LUT5 (Prop_lut5_I1_O)        0.124    25.861 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.439    26.300    L_reg/i__carry_i_18__3_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.424 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.834    27.259    L_reg/i__carry_i_13__3_n_0
    SLICE_X45Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.411 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.813    28.224    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y1          LUT5 (Prop_lut5_I0_O)        0.332    28.556 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.556    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.106 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.106    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.220 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.220    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.533 r  timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.690    30.223    timerseg_driver/decimal_renderer/L_089dfa70_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X45Y3          LUT6 (Prop_lut6_I0_O)        0.306    30.529 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.403    30.932    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.056 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.468    31.524    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y2          LUT3 (Prop_lut3_I1_O)        0.124    31.648 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.692    32.340    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I4_O)        0.124    32.464 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.823    33.287    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X47Y3          LUT3 (Prop_lut3_I1_O)        0.124    33.411 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.657    38.069    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.622 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.622    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.430ns (65.979%)  route 0.738ns (34.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X30Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.738     2.404    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.671 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.671    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.430ns (65.541%)  route 0.752ns (34.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X30Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.752     2.419    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.685 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.685    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.431ns (63.712%)  route 0.815ns (36.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X30Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.815     2.485    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.752 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.752    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.432ns (63.198%)  route 0.834ns (36.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X30Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.834     2.504    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.772 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.772    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.443ns (62.560%)  route 0.864ns (37.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X30Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.864     2.533    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.812 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.812    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.456ns (63.244%)  route 0.846ns (36.756%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X60Y10         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.164     1.700 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.225     1.925    bseg_driver/ctr/S[1]
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.045     1.970 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.621     2.591    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.838 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.838    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.454ns (62.630%)  route 0.868ns (37.370%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X60Y10         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.277     1.977    bseg_driver/ctr/S[1]
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.045     2.022 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.590     2.612    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.857 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.857    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.498ns (64.080%)  route 0.840ns (35.920%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X60Y10         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.225     1.925    bseg_driver/ctr/S[1]
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.049     1.974 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.614     2.588    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     3.873 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.873    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.383ns (57.537%)  route 1.021ns (42.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           1.021     2.667    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.909 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.909    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.479ns (61.781%)  route 0.915ns (38.219%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.592     1.536    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X60Y10         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.164     1.700 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.277     1.977    bseg_driver/ctr/S[1]
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.046     2.023 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.637     2.660    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.929 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.929    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.805ns  (logic 1.643ns (34.192%)  route 3.162ns (65.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.380     3.899    reset_cond/butt_reset_IBUF
    SLICE_X39Y6          LUT1 (Prop_lut1_I0_O)        0.124     4.023 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.782     4.805    reset_cond/M_reset_cond_in
    SLICE_X41Y10         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X41Y10         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 1.643ns (35.131%)  route 3.034ns (64.869%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.380     3.899    reset_cond/butt_reset_IBUF
    SLICE_X39Y6          LUT1 (Prop_lut1_I0_O)        0.124     4.023 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.654     4.676    reset_cond/M_reset_cond_in
    SLICE_X43Y6          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X43Y6          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 1.643ns (35.131%)  route 3.034ns (64.869%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.380     3.899    reset_cond/butt_reset_IBUF
    SLICE_X39Y6          LUT1 (Prop_lut1_I0_O)        0.124     4.023 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.654     4.676    reset_cond/M_reset_cond_in
    SLICE_X42Y6          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y6          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 1.643ns (35.131%)  route 3.034ns (64.869%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.380     3.899    reset_cond/butt_reset_IBUF
    SLICE_X39Y6          LUT1 (Prop_lut1_I0_O)        0.124     4.023 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.654     4.676    reset_cond/M_reset_cond_in
    SLICE_X42Y6          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y6          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.656ns  (logic 1.474ns (31.656%)  route 3.182ns (68.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           3.182     4.656    butt_cond/sync/D[0]
    SLICE_X40Y28         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.435     4.840    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_122140509[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.142ns  (logic 1.630ns (39.359%)  route 2.512ns (60.641%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.512     4.018    forLoop_idx_0_122140509[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.142 r  forLoop_idx_0_122140509[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.142    forLoop_idx_0_122140509[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X34Y30         FDRE                                         r  forLoop_idx_0_122140509[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.433     4.838    forLoop_idx_0_122140509[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  forLoop_idx_0_122140509[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_122140509[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 1.653ns (40.924%)  route 2.386ns (59.076%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.386     3.915    forLoop_idx_0_122140509[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.039 r  forLoop_idx_0_122140509[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.039    forLoop_idx_0_122140509[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X32Y30         FDRE                                         r  forLoop_idx_0_122140509[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.434     4.839    forLoop_idx_0_122140509[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  forLoop_idx_0_122140509[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1299440273[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.979ns  (logic 1.640ns (41.214%)  route 2.339ns (58.786%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.339     3.855    forLoop_idx_0_1299440273[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.979 r  forLoop_idx_0_1299440273[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.979    forLoop_idx_0_1299440273[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y27         FDRE                                         r  forLoop_idx_0_1299440273[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.431     4.836    forLoop_idx_0_1299440273[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  forLoop_idx_0_1299440273[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1299440273[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.916ns  (logic 1.639ns (41.841%)  route 2.278ns (58.159%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.278     3.792    forLoop_idx_0_1299440273[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.916 r  forLoop_idx_0_1299440273[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.916    forLoop_idx_0_1299440273[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X36Y24         FDRE                                         r  forLoop_idx_0_1299440273[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.428     4.833    forLoop_idx_0_1299440273[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  forLoop_idx_0_1299440273[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_122140509[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.774ns  (logic 1.658ns (43.943%)  route 2.116ns (56.057%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.116     3.650    forLoop_idx_0_122140509[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.774 r  forLoop_idx_0_122140509[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.774    forLoop_idx_0_122140509[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X36Y24         FDRE                                         r  forLoop_idx_0_122140509[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         1.428     4.833    forLoop_idx_0_122140509[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  forLoop_idx_0_122140509[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_122140509[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.313ns (26.156%)  route 0.883ns (73.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.883     1.151    forLoop_idx_0_122140509[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.196 r  forLoop_idx_0_122140509[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.196    forLoop_idx_0_122140509[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X28Y24         FDRE                                         r  forLoop_idx_0_122140509[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.817     2.007    forLoop_idx_0_122140509[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y24         FDRE                                         r  forLoop_idx_0_122140509[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.208ns  (logic 0.330ns (27.306%)  route 0.878ns (72.694%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.878     1.163    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X10Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.208 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.208    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X10Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.836     2.026    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_122140509[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.347ns (26.974%)  route 0.939ns (73.026%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.939     1.240    forLoop_idx_0_122140509[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  forLoop_idx_0_122140509[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.285    forLoop_idx_0_122140509[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X36Y24         FDRE                                         r  forLoop_idx_0_122140509[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.816     2.006    forLoop_idx_0_122140509[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  forLoop_idx_0_122140509[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1299440273[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.327ns (24.671%)  route 0.999ns (75.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.999     1.281    forLoop_idx_0_1299440273[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.326 r  forLoop_idx_0_1299440273[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.326    forLoop_idx_0_1299440273[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X36Y24         FDRE                                         r  forLoop_idx_0_1299440273[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.816     2.006    forLoop_idx_0_1299440273[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  forLoop_idx_0_1299440273[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1299440273[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.329ns (23.916%)  route 1.045ns (76.084%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.045     1.329    forLoop_idx_0_1299440273[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.374 r  forLoop_idx_0_1299440273[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.374    forLoop_idx_0_1299440273[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y27         FDRE                                         r  forLoop_idx_0_1299440273[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.819     2.009    forLoop_idx_0_1299440273[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  forLoop_idx_0_1299440273[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_122140509[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.408ns  (logic 0.341ns (24.253%)  route 1.066ns (75.747%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.363    forLoop_idx_0_122140509[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.408 r  forLoop_idx_0_122140509[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.408    forLoop_idx_0_122140509[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X32Y30         FDRE                                         r  forLoop_idx_0_122140509[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.822     2.012    forLoop_idx_0_122140509[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  forLoop_idx_0_122140509[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_122140509[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.450ns  (logic 0.319ns (21.997%)  route 1.131ns (78.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.131     1.405    forLoop_idx_0_122140509[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.450 r  forLoop_idx_0_122140509[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.450    forLoop_idx_0_122140509[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X34Y30         FDRE                                         r  forLoop_idx_0_122140509[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.821     2.011    forLoop_idx_0_122140509[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  forLoop_idx_0_122140509[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.606ns  (logic 0.242ns (15.044%)  route 1.365ns (84.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.365     1.606    butt_cond/sync/D[0]
    SLICE_X40Y28         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.821     2.011    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.331ns (19.877%)  route 1.336ns (80.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.098     1.384    reset_cond/butt_reset_IBUF
    SLICE_X39Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.429 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.238     1.667    reset_cond/M_reset_cond_in
    SLICE_X43Y6          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X43Y6          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.331ns (19.877%)  route 1.336ns (80.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.098     1.384    reset_cond/butt_reset_IBUF
    SLICE_X39Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.429 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.238     1.667    reset_cond/M_reset_cond_in
    SLICE_X42Y6          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=581, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y6          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





