--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
implementado_w.twr -v 30 -l 30 implementado_w_routed.ncd implementado_w.pcf

Design file:              implementado_w_routed.ncd
Physical constraint file: implementado_w.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1083 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------
Slack:                  2.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.906ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (1.037 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y124.SR     net (fanout=7)        1.593   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y124.CLK    Tsrck                 0.513   U_0/i_FSM_dinamico_w/csm_timer[3]
                                                       U_0/i_FSM_dinamico_w/csm_timer_3
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (0.918ns logic, 1.988ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  2.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.906ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (1.037 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y124.SR     net (fanout=7)        1.593   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y124.CLK    Tsrck                 0.513   U_0/i_FSM_dinamico_w/csm_timer[3]
                                                       U_0/i_FSM_dinamico_w/csm_timer_2
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (0.918ns logic, 1.988ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  2.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.906ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (1.037 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y124.SR     net (fanout=7)        1.593   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y124.CLK    Tsrck                 0.513   U_0/i_FSM_dinamico_w/csm_timer[3]
                                                       U_0/i_FSM_dinamico_w/csm_timer_1
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (0.918ns logic, 1.988ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  2.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.906ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (1.037 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y124.SR     net (fanout=7)        1.593   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y124.CLK    Tsrck                 0.513   U_0/i_FSM_dinamico_w/csm_timer[3]
                                                       U_0/i_FSM_dinamico_w/csm_timer_0
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (0.918ns logic, 1.988ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  2.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.848ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (1.037 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X84Y124.SR     net (fanout=7)        1.593   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X84Y124.CLK    Tsrck                 0.455   U_0/i_FSM_dinamico_w/csm_timer[13]
                                                       U_0/i_FSM_dinamico_w/csm_timer_10
    -------------------------------------------------  ---------------------------
    Total                                      2.848ns (0.860ns logic, 1.988ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  2.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.848ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (1.037 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X84Y124.SR     net (fanout=7)        1.593   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X84Y124.CLK    Tsrck                 0.455   U_0/i_FSM_dinamico_w/csm_timer[13]
                                                       U_0/i_FSM_dinamico_w/csm_timer_9
    -------------------------------------------------  ---------------------------
    Total                                      2.848ns (0.860ns logic, 1.988ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  2.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.848ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (1.037 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X84Y124.SR     net (fanout=7)        1.593   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X84Y124.CLK    Tsrck                 0.455   U_0/i_FSM_dinamico_w/csm_timer[13]
                                                       U_0/i_FSM_dinamico_w/csm_timer_13
    -------------------------------------------------  ---------------------------
    Total                                      2.848ns (0.860ns logic, 1.988ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  2.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.848ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (1.037 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X84Y124.SR     net (fanout=7)        1.593   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X84Y124.CLK    Tsrck                 0.455   U_0/i_FSM_dinamico_w/csm_timer[13]
                                                       U_0/i_FSM_dinamico_w/csm_timer_8
    -------------------------------------------------  ---------------------------
    Total                                      2.848ns (0.860ns logic, 1.988ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  2.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (1.036 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y126.SR     net (fanout=7)        1.464   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y126.CLK    Tsrck                 0.513   U_0/i_FSM_dinamico_w/csm_timer[7]
                                                       U_0/i_FSM_dinamico_w/csm_timer_7
    -------------------------------------------------  ---------------------------
    Total                                      2.777ns (0.918ns logic, 1.859ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  2.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (1.036 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y126.SR     net (fanout=7)        1.464   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y126.CLK    Tsrck                 0.513   U_0/i_FSM_dinamico_w/csm_timer[7]
                                                       U_0/i_FSM_dinamico_w/csm_timer_6
    -------------------------------------------------  ---------------------------
    Total                                      2.777ns (0.918ns logic, 1.859ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  2.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (1.036 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y126.SR     net (fanout=7)        1.464   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y126.CLK    Tsrck                 0.513   U_0/i_FSM_dinamico_w/csm_timer[7]
                                                       U_0/i_FSM_dinamico_w/csm_timer_5
    -------------------------------------------------  ---------------------------
    Total                                      2.777ns (0.918ns logic, 1.859ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  2.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (1.036 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y126.SR     net (fanout=7)        1.464   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y126.CLK    Tsrck                 0.513   U_0/i_FSM_dinamico_w/csm_timer[7]
                                                       U_0/i_FSM_dinamico_w/csm_timer_4
    -------------------------------------------------  ---------------------------
    Total                                      2.777ns (0.918ns logic, 1.859ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  2.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/current_state_FSM_FFd2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.762ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (1.036 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/current_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y127.SR     net (fanout=7)        1.449   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y127.CLK    Tsrck                 0.513   U_0/i_FSM_dinamico_w/current_state_FSM_FFd2
                                                       U_0/i_FSM_dinamico_w/current_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.762ns (0.918ns logic, 1.844ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  2.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/current_state_FSM_FFd1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.762ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (1.036 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/current_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y127.SR     net (fanout=7)        1.449   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y127.CLK    Tsrck                 0.513   U_0/i_FSM_dinamico_w/current_state_FSM_FFd2
                                                       U_0/i_FSM_dinamico_w/current_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.762ns (0.918ns logic, 1.844ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  2.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.757ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (1.036 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y127.SR     net (fanout=7)        1.449   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y127.CLK    Tsrck                 0.508   U_0/i_FSM_dinamico_w/current_state_FSM_FFd2
                                                       U_0/i_FSM_dinamico_w/csm_timer_11
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (0.913ns logic, 1.844ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  2.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.757ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (1.036 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y127.SR     net (fanout=7)        1.449   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y127.CLK    Tsrck                 0.508   U_0/i_FSM_dinamico_w/current_state_FSM_FFd2
                                                       U_0/i_FSM_dinamico_w/csm_timer_12
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (0.913ns logic, 1.844ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  2.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.648ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (1.035 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y128.SR     net (fanout=7)        1.335   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y128.CLK    Tsrck                 0.513   U_0/i_FSM_dinamico_w/csm_timer[17]
                                                       U_0/i_FSM_dinamico_w/csm_timer_15
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (0.918ns logic, 1.730ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  2.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.648ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (1.035 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y128.SR     net (fanout=7)        1.335   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y128.CLK    Tsrck                 0.513   U_0/i_FSM_dinamico_w/csm_timer[17]
                                                       U_0/i_FSM_dinamico_w/csm_timer_16
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (0.918ns logic, 1.730ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  2.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.648ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (1.035 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y128.SR     net (fanout=7)        1.335   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y128.CLK    Tsrck                 0.513   U_0/i_FSM_dinamico_w/csm_timer[17]
                                                       U_0/i_FSM_dinamico_w/csm_timer_14
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (0.918ns logic, 1.730ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  2.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_17 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.648ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (1.035 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y128.SR     net (fanout=7)        1.335   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y128.CLK    Tsrck                 0.513   U_0/i_FSM_dinamico_w/csm_timer[17]
                                                       U_0/i_FSM_dinamico_w/csm_timer_17
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (0.918ns logic, 1.730ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  2.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_FSM_dinamico_w/csm_timer_4 (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.616ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_FSM_dinamico_w/csm_timer_4 to U_0/i_FSM_dinamico_w/csm_timer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y126.AQ     Tcko                  0.337   U_0/i_FSM_dinamico_w/csm_timer[7]
                                                       U_0/i_FSM_dinamico_w/csm_timer_4
    SLICE_X85Y125.A2     net (fanout=2)        0.715   U_0/i_FSM_dinamico_w/csm_timer[4]
    SLICE_X85Y125.A      Tilo                  0.068   U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout<24>1
                                                       U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout<24>1
    SLICE_X85Y127.B1     net (fanout=1)        0.589   U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout[24]
    SLICE_X85Y127.B      Tilo                  0.068   U_0/i_FSM_dinamico_w/current_state_FSM_FFd2
                                                       U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout<24>5
    SLICE_X85Y124.D2     net (fanout=25)       0.769   U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X85Y124.CLK    Tas                   0.070   U_0/i_FSM_dinamico_w/csm_timer[3]
                                                       U_0/i_FSM_dinamico_w/Mmux_csm_next_timer191
                                                       U_0/i_FSM_dinamico_w/csm_timer_3
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (0.543ns logic, 2.073ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  2.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_FSM_dinamico_w/csm_timer_4 (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.604ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_FSM_dinamico_w/csm_timer_4 to U_0/i_FSM_dinamico_w/csm_timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y126.AQ     Tcko                  0.337   U_0/i_FSM_dinamico_w/csm_timer[7]
                                                       U_0/i_FSM_dinamico_w/csm_timer_4
    SLICE_X85Y125.A2     net (fanout=2)        0.715   U_0/i_FSM_dinamico_w/csm_timer[4]
    SLICE_X85Y125.A      Tilo                  0.068   U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout<24>1
                                                       U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout<24>1
    SLICE_X85Y127.B1     net (fanout=1)        0.589   U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout[24]
    SLICE_X85Y127.B      Tilo                  0.068   U_0/i_FSM_dinamico_w/current_state_FSM_FFd2
                                                       U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout<24>5
    SLICE_X85Y124.A1     net (fanout=25)       0.754   U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X85Y124.CLK    Tas                   0.073   U_0/i_FSM_dinamico_w/csm_timer[3]
                                                       U_0/i_FSM_dinamico_w/Mmux_csm_next_timer16
                                                       U_0/i_FSM_dinamico_w/csm_timer_0
    -------------------------------------------------  ---------------------------
    Total                                      2.604ns (0.546ns logic, 2.058ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  2.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_FSM_dinamico_w/csm_timer_4 (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.598ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.090 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_FSM_dinamico_w/csm_timer_4 to U_0/i_FSM_dinamico_w/csm_timer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y126.AQ     Tcko                  0.337   U_0/i_FSM_dinamico_w/csm_timer[7]
                                                       U_0/i_FSM_dinamico_w/csm_timer_4
    SLICE_X85Y125.A2     net (fanout=2)        0.715   U_0/i_FSM_dinamico_w/csm_timer[4]
    SLICE_X85Y125.A      Tilo                  0.068   U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout<24>1
                                                       U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout<24>1
    SLICE_X85Y127.B1     net (fanout=1)        0.589   U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout[24]
    SLICE_X85Y127.B      Tilo                  0.068   U_0/i_FSM_dinamico_w/current_state_FSM_FFd2
                                                       U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout<24>5
    SLICE_X85Y130.D2     net (fanout=25)       0.751   U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X85Y130.CLK    Tas                   0.070   U_0/i_FSM_dinamico_w/csm_timer[21]
                                                       U_0/i_FSM_dinamico_w/Mmux_csm_next_timer141
                                                       U_0/i_FSM_dinamico_w/csm_timer_21
    -------------------------------------------------  ---------------------------
    Total                                      2.598ns (0.543ns logic, 2.055ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  2.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_FSM_dinamico_w/csm_timer_0 (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.590ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.088 - 0.115)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_FSM_dinamico_w/csm_timer_0 to U_0/i_FSM_dinamico_w/csm_timer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y124.AQ     Tcko                  0.337   U_0/i_FSM_dinamico_w/csm_timer[3]
                                                       U_0/i_FSM_dinamico_w/csm_timer_0
    SLICE_X84Y125.A3     net (fanout=2)        0.579   U_0/i_FSM_dinamico_w/csm_timer[0]
    SLICE_X84Y125.COUT   Topcya                0.410   U_0/i_FSM_dinamico_w/Msub_GND_6_o_GND_6_o_sub_13_OUT<24:0>_cy[3]
                                                       U_0/i_FSM_dinamico_w/csm_timer[0]_rt
                                                       U_0/i_FSM_dinamico_w/Msub_GND_6_o_GND_6_o_sub_13_OUT<24:0>_cy<3>
    SLICE_X84Y126.CIN    net (fanout=1)        0.000   U_0/i_FSM_dinamico_w/Msub_GND_6_o_GND_6_o_sub_13_OUT<24:0>_cy[3]
    SLICE_X84Y126.COUT   Tbyp                  0.078   U_0/i_FSM_dinamico_w/Msub_GND_6_o_GND_6_o_sub_13_OUT<24:0>_cy[7]
                                                       U_0/i_FSM_dinamico_w/Msub_GND_6_o_GND_6_o_sub_13_OUT<24:0>_cy<7>
    SLICE_X84Y127.CIN    net (fanout=1)        0.000   U_0/i_FSM_dinamico_w/Msub_GND_6_o_GND_6_o_sub_13_OUT<24:0>_cy[7]
    SLICE_X84Y127.COUT   Tbyp                  0.078   U_0/i_FSM_dinamico_w/Msub_GND_6_o_GND_6_o_sub_13_OUT<24:0>_cy[11]
                                                       U_0/i_FSM_dinamico_w/Msub_GND_6_o_GND_6_o_sub_13_OUT<24:0>_cy<11>
    SLICE_X84Y128.CIN    net (fanout=1)        0.000   U_0/i_FSM_dinamico_w/Msub_GND_6_o_GND_6_o_sub_13_OUT<24:0>_cy[11]
    SLICE_X84Y128.COUT   Tbyp                  0.078   U_0/i_FSM_dinamico_w/Msub_GND_6_o_GND_6_o_sub_13_OUT<24:0>_cy[15]
                                                       U_0/i_FSM_dinamico_w/Msub_GND_6_o_GND_6_o_sub_13_OUT<24:0>_cy<15>
    SLICE_X84Y129.CIN    net (fanout=1)        0.000   U_0/i_FSM_dinamico_w/Msub_GND_6_o_GND_6_o_sub_13_OUT<24:0>_cy[15]
    SLICE_X84Y129.COUT   Tbyp                  0.078   U_0/i_FSM_dinamico_w/Msub_GND_6_o_GND_6_o_sub_13_OUT<24:0>_cy[19]
                                                       U_0/i_FSM_dinamico_w/Msub_GND_6_o_GND_6_o_sub_13_OUT<24:0>_cy<19>
    SLICE_X84Y130.CIN    net (fanout=1)        0.000   U_0/i_FSM_dinamico_w/Msub_GND_6_o_GND_6_o_sub_13_OUT<24:0>_cy[19]
    SLICE_X84Y130.DMUX   Tcind                 0.316   U_0/i_FSM_dinamico_w/Msub_GND_6_o_GND_6_o_sub_13_OUT<24:0>_cy[23]
                                                       U_0/i_FSM_dinamico_w/Msub_GND_6_o_GND_6_o_sub_13_OUT<24:0>_cy<23>
    SLICE_X84Y132.B1     net (fanout=1)        0.608   U_0/i_FSM_dinamico_w/GND_6_o_GND_6_o_sub_13_OUT[23]
    SLICE_X84Y132.CLK    Tas                   0.028   U_0/i_FSM_dinamico_w/csm_timer[24]
                                                       U_0/i_FSM_dinamico_w/Mmux_csm_next_timer161
                                                       U_0/i_FSM_dinamico_w/csm_timer_23
    -------------------------------------------------  ---------------------------
    Total                                      2.590ns (1.403ns logic, 1.187ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  2.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_FSM_dinamico_w/csm_timer_4 (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.596ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_FSM_dinamico_w/csm_timer_4 to U_0/i_FSM_dinamico_w/csm_timer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y126.AQ     Tcko                  0.337   U_0/i_FSM_dinamico_w/csm_timer[7]
                                                       U_0/i_FSM_dinamico_w/csm_timer_4
    SLICE_X85Y125.A2     net (fanout=2)        0.715   U_0/i_FSM_dinamico_w/csm_timer[4]
    SLICE_X85Y125.A      Tilo                  0.068   U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout<24>1
                                                       U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout<24>1
    SLICE_X85Y127.B1     net (fanout=1)        0.589   U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout[24]
    SLICE_X85Y127.B      Tilo                  0.068   U_0/i_FSM_dinamico_w/current_state_FSM_FFd2
                                                       U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout<24>5
    SLICE_X84Y124.D2     net (fanout=25)       0.778   U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X84Y124.CLK    Tas                   0.041   U_0/i_FSM_dinamico_w/csm_timer[13]
                                                       U_0/i_FSM_dinamico_w/Mmux_csm_next_timer51
                                                       U_0/i_FSM_dinamico_w/csm_timer_13
    -------------------------------------------------  ---------------------------
    Total                                      2.596ns (0.514ns logic, 2.082ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  2.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_FSM_dinamico_w/csm_timer_4 (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.582ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.092 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_FSM_dinamico_w/csm_timer_4 to U_0/i_FSM_dinamico_w/csm_timer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y126.AQ     Tcko                  0.337   U_0/i_FSM_dinamico_w/csm_timer[7]
                                                       U_0/i_FSM_dinamico_w/csm_timer_4
    SLICE_X85Y125.A2     net (fanout=2)        0.715   U_0/i_FSM_dinamico_w/csm_timer[4]
    SLICE_X85Y125.A      Tilo                  0.068   U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout<24>1
                                                       U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout<24>1
    SLICE_X85Y127.B1     net (fanout=1)        0.589   U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout[24]
    SLICE_X85Y127.B      Tilo                  0.068   U_0/i_FSM_dinamico_w/current_state_FSM_FFd2
                                                       U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout<24>5
    SLICE_X85Y128.B1     net (fanout=25)       0.735   U_0/i_FSM_dinamico_w/csm_wait_combo_proc.csm_temp_timeout
    SLICE_X85Y128.CLK    Tas                   0.070   U_0/i_FSM_dinamico_w/csm_timer[17]
                                                       U_0/i_FSM_dinamico_w/Mmux_csm_next_timer71
                                                       U_0/i_FSM_dinamico_w/csm_timer_15
    -------------------------------------------------  ---------------------------
    Total                                      2.582ns (0.543ns logic, 2.039ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  2.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.516ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (1.033 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y130.SR     net (fanout=7)        1.203   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y130.CLK    Tsrck                 0.513   U_0/i_FSM_dinamico_w/csm_timer[21]
                                                       U_0/i_FSM_dinamico_w/csm_timer_19
    -------------------------------------------------  ---------------------------
    Total                                      2.516ns (0.918ns logic, 1.598ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  2.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.516ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (1.033 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y130.SR     net (fanout=7)        1.203   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y130.CLK    Tsrck                 0.513   U_0/i_FSM_dinamico_w/csm_timer[21]
                                                       U_0/i_FSM_dinamico_w/csm_timer_18
    -------------------------------------------------  ---------------------------
    Total                                      2.516ns (0.918ns logic, 1.598ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  2.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.516ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (1.033 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y130.SR     net (fanout=7)        1.203   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y130.CLK    Tsrck                 0.513   U_0/i_FSM_dinamico_w/csm_timer[21]
                                                       U_0/i_FSM_dinamico_w/csm_timer_20
    -------------------------------------------------  ---------------------------
    Total                                      2.516ns (0.918ns logic, 1.598ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  2.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_0/i_reg_rst_din/q_aux (FF)
  Destination:          U_0/i_FSM_dinamico_w/csm_timer_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.516ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (1.033 - 1.096)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_0/i_reg_rst_din/q_aux to U_0/i_FSM_dinamico_w/csm_timer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y149.AQ     Tcko                  0.337   U_0/reset_dinamico_reg
                                                       U_0/i_reg_rst_din/q_aux
    SLICE_X84Y149.D4     net (fanout=1)        0.395   U_0/reset_dinamico_reg
    SLICE_X84Y149.D      Tilo                  0.068   U_0/i_FSM_dinamico_w/reset_dinamico_0
                                                       U_0/i_FSM_dinamico_w/reset_dinamico_01
    SLICE_X85Y130.SR     net (fanout=7)        1.203   U_0/i_FSM_dinamico_w/reset_dinamico_0
    SLICE_X85Y130.CLK    Tsrck                 0.513   U_0/i_FSM_dinamico_w/csm_timer[21]
                                                       U_0/i_FSM_dinamico_w/csm_timer_21
    -------------------------------------------------  ---------------------------
    Total                                      2.516ns (0.918ns logic, 1.598ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: U_0/i_FSM_dinamico_w/current_state_FSM_FFd2/SR
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_12/SR
  Location pin: SLICE_X85Y127.SR
  Clock network: U_0/i_FSM_dinamico_w/reset_dinamico_0
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: U_0/i_FSM_dinamico_w/current_state_FSM_FFd2/SR
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_11/SR
  Location pin: SLICE_X85Y127.SR
  Clock network: U_0/i_FSM_dinamico_w/reset_dinamico_0
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[13]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_8/CK
  Location pin: SLICE_X84Y124.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[13]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_8/CK
  Location pin: SLICE_X84Y124.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[13]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_8/CK
  Location pin: SLICE_X84Y124.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[13]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_9/CK
  Location pin: SLICE_X84Y124.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[13]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_9/CK
  Location pin: SLICE_X84Y124.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[13]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_9/CK
  Location pin: SLICE_X84Y124.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[13]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_10/CK
  Location pin: SLICE_X84Y124.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[13]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_10/CK
  Location pin: SLICE_X84Y124.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[13]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_10/CK
  Location pin: SLICE_X84Y124.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[13]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_13/CK
  Location pin: SLICE_X84Y124.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[13]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_13/CK
  Location pin: SLICE_X84Y124.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[13]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_13/CK
  Location pin: SLICE_X84Y124.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[24]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_22/CK
  Location pin: SLICE_X84Y132.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[24]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_22/CK
  Location pin: SLICE_X84Y132.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[24]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_22/CK
  Location pin: SLICE_X84Y132.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[24]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_23/CK
  Location pin: SLICE_X84Y132.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[24]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_23/CK
  Location pin: SLICE_X84Y132.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[24]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_23/CK
  Location pin: SLICE_X84Y132.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[24]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_24/CK
  Location pin: SLICE_X84Y132.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[24]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_24/CK
  Location pin: SLICE_X84Y132.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[24]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_24/CK
  Location pin: SLICE_X84Y132.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[3]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_0/CK
  Location pin: SLICE_X85Y124.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[3]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_0/CK
  Location pin: SLICE_X85Y124.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[3]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_0/CK
  Location pin: SLICE_X85Y124.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[3]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_1/CK
  Location pin: SLICE_X85Y124.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[3]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_1/CK
  Location pin: SLICE_X85Y124.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: U_0/i_FSM_dinamico_w/csm_timer[3]/CLK
  Logical resource: U_0/i_FSM_dinamico_w/csm_timer_1/CK
  Location pin: SLICE_X85Y124.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.000|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1083 paths, 0 nets, and 205 connections

Design statistics:
   Minimum period:   3.000ns{1}   (Maximum frequency: 333.333MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 24 19:31:29 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 665 MB



