# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 12.1 Build 177 11/07/2012 SJ Full Version
# Date created = 11:02:10  January 30, 2013
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22C8
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 12.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:02:10  JANUARY 30, 2013"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_126 -to osc_out
set_location_assignment PIN_124 -to select1
set_location_assignment PIN_120 -to select0
set_location_assignment PIN_24 -to clk
set_location_assignment PIN_121 -to up_out
set_location_assignment PIN_125 -to inputRef
set_location_assignment PIN_113 -to dOne
set_location_assignment PIN_115 -to dTwo
set_location_assignment PIN_111 -to dThree
set_location_assignment PIN_104 -to dFour
set_location_assignment PIN_114 -to down_out
set_location_assignment PIN_100 -to upDownSampler
set_global_assignment -name VERILOG_FILE up_down_counter.v
set_global_assignment -name BDF_FILE phase_1_top.bdf
set_global_assignment -name VERILOG_FILE phase_1.v
set_global_assignment -name BDF_FILE top.bdf
set_global_assignment -name SYSTEMVERILOG_FILE src/ring_osc.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/test.sv
set_global_assignment -name SDC_FILE test.sdc
set_global_assignment -name QIP_FILE ioBufIN.qip
set_global_assignment -name VERILOG_FILE src/fineControlModule.v
set_global_assignment -name VERILOG_FILE stateRetainer.v
set_global_assignment -name VERILOG_FILE delayModule.v
set_global_assignment -name VERILOG_FILE controlModule.v
set_global_assignment -name VERILOG_FILE clkDivider.v
set_global_assignment -name QIP_FILE MHZSIG.qip
set_global_assignment -name QIP_FILE FASTERCLK.qip
set_global_assignment -name VERILOG_FILE src/fineDelay.v
set_location_assignment PIN_1 -to LED4
set_location_assignment PIN_2 -to LED3
set_location_assignment PIN_3 -to LED2
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top