

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Tue Oct 28 17:21:10 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   106348|   106348|  1.063 ms|  1.063 ms|  106348|  106348|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                                |                                                                     |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                    Instance                                    |                                Module                               |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_753     |conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2     |    18498|    18498|   0.185 ms|   0.185 ms|  18498|  18498|       no|
        |grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827  |conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4  |     9250|     9250|  92.500 us|  92.500 us|   9250|   9250|       no|
        |grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8_fu_880      |conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8      |     9250|     9250|  92.500 us|  92.500 us|   9250|   9250|       no|
        |grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6_fu_903                            |conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6                            |      292|      292|   2.920 us|   2.920 us|    292|    292|       no|
        |grp_conv2_Pipeline_tile_height_loop_fu_925                                      |conv2_Pipeline_tile_height_loop                                      |       27|       27|   0.270 us|   0.270 us|     27|     27|       no|
        |grp_conv2_Pipeline_tile_height_loop9_fu_966                                     |conv2_Pipeline_tile_height_loop9                                     |       27|       27|   0.270 us|   0.270 us|     27|     27|       no|
        |grp_conv2_Pipeline_tile_height_loop10_fu_1007                                   |conv2_Pipeline_tile_height_loop10                                    |       27|       27|   0.270 us|   0.270 us|     27|     27|       no|
        |grp_conv2_Pipeline_tile_height_loop11_fu_1048                                   |conv2_Pipeline_tile_height_loop11                                    |       27|       27|   0.270 us|   0.270 us|     27|     27|       no|
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- out_feature_loop_CONV2  |    69344|    69344|      2167|          -|          -|    32|        no|
        | + in_feature_loop_conv2  |     1872|     1872|       117|          -|          -|    16|        no|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 17 7 
7 --> 8 16 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 7 
16 --> 6 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%feat = alloca i32 1"   --->   Operation 18 'alloca' 'feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv2_biases_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_125"   --->   Operation 19 'read' 'conv2_biases_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv2_biases_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_124"   --->   Operation 20 'read' 'conv2_biases_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv2_biases_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_123"   --->   Operation 21 'read' 'conv2_biases_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv2_biases_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_122"   --->   Operation 22 'read' 'conv2_biases_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv2_biases_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_121"   --->   Operation 23 'read' 'conv2_biases_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv2_biases_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_120"   --->   Operation 24 'read' 'conv2_biases_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv2_biases_read_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_119"   --->   Operation 25 'read' 'conv2_biases_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv2_biases_read_8 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_118"   --->   Operation 26 'read' 'conv2_biases_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv2_biases_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_117"   --->   Operation 27 'read' 'conv2_biases_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv2_biases_read_10 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_116"   --->   Operation 28 'read' 'conv2_biases_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv2_biases_read_11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_115"   --->   Operation 29 'read' 'conv2_biases_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv2_biases_read_12 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_114"   --->   Operation 30 'read' 'conv2_biases_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv2_biases_read_13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_113"   --->   Operation 31 'read' 'conv2_biases_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv2_biases_read_14 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_112"   --->   Operation 32 'read' 'conv2_biases_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv2_biases_read_15 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_111"   --->   Operation 33 'read' 'conv2_biases_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv2_biases_read_16 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_110"   --->   Operation 34 'read' 'conv2_biases_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv2_biases_read_17 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_109"   --->   Operation 35 'read' 'conv2_biases_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv2_biases_read_18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_108"   --->   Operation 36 'read' 'conv2_biases_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv2_biases_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_107"   --->   Operation 37 'read' 'conv2_biases_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv2_biases_read_20 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_106"   --->   Operation 38 'read' 'conv2_biases_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv2_biases_read_21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_105"   --->   Operation 39 'read' 'conv2_biases_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv2_biases_read_22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_104"   --->   Operation 40 'read' 'conv2_biases_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv2_biases_read_23 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_103"   --->   Operation 41 'read' 'conv2_biases_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv2_biases_read_24 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_102"   --->   Operation 42 'read' 'conv2_biases_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv2_biases_read_25 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_101"   --->   Operation 43 'read' 'conv2_biases_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv2_biases_read_26 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_100"   --->   Operation 44 'read' 'conv2_biases_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv2_biases_read_27 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_99"   --->   Operation 45 'read' 'conv2_biases_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv2_biases_read_28 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_98"   --->   Operation 46 'read' 'conv2_biases_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv2_biases_read_29 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_97"   --->   Operation 47 'read' 'conv2_biases_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv2_biases_read_30 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_96"   --->   Operation 48 'read' 'conv2_biases_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv2_biases_read_31 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read_95"   --->   Operation 49 'read' 'conv2_biases_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv2_biases_read_63 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv2_biases_read"   --->   Operation 50 'read' 'conv2_biases_read_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.23ns)   --->   "%input_tile = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 51 'alloca' 'input_tile' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 52 [1/1] (1.23ns)   --->   "%input_tile_1 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 52 'alloca' 'input_tile_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 53 [1/1] (1.23ns)   --->   "%input_tile_2 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 53 'alloca' 'input_tile_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 54 [1/1] (1.23ns)   --->   "%input_tile_3 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 54 'alloca' 'input_tile_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 55 [1/1] (1.23ns)   --->   "%input_tile_4 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 55 'alloca' 'input_tile_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 56 [1/1] (1.23ns)   --->   "%input_tile_5 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 56 'alloca' 'input_tile_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 57 [1/1] (1.23ns)   --->   "%input_tile_6 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 57 'alloca' 'input_tile_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 58 [1/1] (1.23ns)   --->   "%input_tile_7 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 58 'alloca' 'input_tile_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 59 [1/1] (1.23ns)   --->   "%input_tile_8 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 59 'alloca' 'input_tile_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 60 [1/1] (1.23ns)   --->   "%input_tile_9 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 60 'alloca' 'input_tile_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 61 [1/1] (1.23ns)   --->   "%input_tile_10 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 61 'alloca' 'input_tile_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 62 [1/1] (1.23ns)   --->   "%input_tile_11 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 62 'alloca' 'input_tile_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 63 [1/1] (1.23ns)   --->   "%input_tile_12 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 63 'alloca' 'input_tile_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 64 [1/1] (1.23ns)   --->   "%input_tile_13 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 64 'alloca' 'input_tile_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 65 [1/1] (1.23ns)   --->   "%input_tile_14 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 65 'alloca' 'input_tile_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 66 [1/1] (1.23ns)   --->   "%input_tile_15 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 66 'alloca' 'input_tile_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 67 [1/1] (1.23ns)   --->   "%input_tile_16 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 67 'alloca' 'input_tile_16' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 68 [1/1] (1.23ns)   --->   "%input_tile_17 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 68 'alloca' 'input_tile_17' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 69 [1/1] (1.23ns)   --->   "%input_tile_18 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 69 'alloca' 'input_tile_18' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 70 [1/1] (1.23ns)   --->   "%input_tile_19 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 70 'alloca' 'input_tile_19' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 71 [1/1] (1.23ns)   --->   "%input_tile_20 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 71 'alloca' 'input_tile_20' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 72 [1/1] (1.23ns)   --->   "%input_tile_21 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 72 'alloca' 'input_tile_21' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 73 [1/1] (1.23ns)   --->   "%input_tile_22 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 73 'alloca' 'input_tile_22' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 74 [1/1] (1.23ns)   --->   "%input_tile_23 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 74 'alloca' 'input_tile_23' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 75 [1/1] (1.23ns)   --->   "%input_tile_24 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 75 'alloca' 'input_tile_24' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 76 [1/1] (1.23ns)   --->   "%input_tile_25 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 76 'alloca' 'input_tile_25' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 77 [1/1] (1.23ns)   --->   "%input_tile_26 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 77 'alloca' 'input_tile_26' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 78 [1/1] (1.23ns)   --->   "%input_tile_27 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 78 'alloca' 'input_tile_27' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 79 [1/1] (1.23ns)   --->   "%input_tile_28 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 79 'alloca' 'input_tile_28' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 80 [1/1] (1.23ns)   --->   "%input_tile_29 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 80 'alloca' 'input_tile_29' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 81 [1/1] (1.23ns)   --->   "%input_tile_30 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 81 'alloca' 'input_tile_30' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 82 [1/1] (1.23ns)   --->   "%input_tile_31 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 82 'alloca' 'input_tile_31' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 83 [1/1] (1.23ns)   --->   "%input_tile_32 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 83 'alloca' 'input_tile_32' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 84 [1/1] (1.23ns)   --->   "%input_tile_33 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 84 'alloca' 'input_tile_33' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 85 [1/1] (1.23ns)   --->   "%input_tile_34 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 85 'alloca' 'input_tile_34' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 86 [1/1] (1.23ns)   --->   "%input_tile_35 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 86 'alloca' 'input_tile_35' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 87 [1/1] (1.23ns)   --->   "%input_tile_36 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 87 'alloca' 'input_tile_36' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 88 [1/1] (1.23ns)   --->   "%input_tile_37 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 88 'alloca' 'input_tile_37' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 89 [1/1] (1.23ns)   --->   "%input_tile_38 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 89 'alloca' 'input_tile_38' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 90 [1/1] (1.23ns)   --->   "%input_tile_39 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 90 'alloca' 'input_tile_39' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 91 [1/1] (1.23ns)   --->   "%input_tile_40 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 91 'alloca' 'input_tile_40' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 92 [1/1] (1.23ns)   --->   "%input_tile_41 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 92 'alloca' 'input_tile_41' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 93 [1/1] (1.23ns)   --->   "%input_tile_42 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 93 'alloca' 'input_tile_42' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 94 [1/1] (1.23ns)   --->   "%input_tile_43 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 94 'alloca' 'input_tile_43' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 95 [1/1] (1.23ns)   --->   "%input_tile_44 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 95 'alloca' 'input_tile_44' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 96 [1/1] (1.23ns)   --->   "%input_tile_45 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 96 'alloca' 'input_tile_45' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 97 [1/1] (1.23ns)   --->   "%input_tile_46 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 97 'alloca' 'input_tile_46' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 98 [1/1] (1.23ns)   --->   "%input_tile_47 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 98 'alloca' 'input_tile_47' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 99 [1/1] (1.23ns)   --->   "%input_tile_48 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 99 'alloca' 'input_tile_48' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 100 [1/1] (1.23ns)   --->   "%input_tile_49 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 100 'alloca' 'input_tile_49' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 101 [1/1] (1.23ns)   --->   "%input_tile_50 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 101 'alloca' 'input_tile_50' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 102 [1/1] (1.23ns)   --->   "%input_tile_51 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 102 'alloca' 'input_tile_51' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 103 [1/1] (1.23ns)   --->   "%input_tile_52 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 103 'alloca' 'input_tile_52' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 104 [1/1] (1.23ns)   --->   "%input_tile_53 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 104 'alloca' 'input_tile_53' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 105 [1/1] (1.23ns)   --->   "%input_tile_54 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 105 'alloca' 'input_tile_54' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 106 [1/1] (1.23ns)   --->   "%input_tile_55 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 106 'alloca' 'input_tile_55' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 107 [1/1] (1.23ns)   --->   "%input_tile_56 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 107 'alloca' 'input_tile_56' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 108 [1/1] (1.23ns)   --->   "%input_tile_57 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 108 'alloca' 'input_tile_57' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 109 [1/1] (1.23ns)   --->   "%input_tile_58 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 109 'alloca' 'input_tile_58' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 110 [1/1] (1.23ns)   --->   "%input_tile_59 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 110 'alloca' 'input_tile_59' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 111 [1/1] (1.23ns)   --->   "%input_tile_60 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 111 'alloca' 'input_tile_60' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 112 [1/1] (1.23ns)   --->   "%input_tile_61 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 112 'alloca' 'input_tile_61' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 113 [1/1] (1.23ns)   --->   "%input_tile_62 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 113 'alloca' 'input_tile_62' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 114 [1/1] (1.23ns)   --->   "%input_tile_63 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 114 'alloca' 'input_tile_63' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 115 [1/1] (1.23ns)   --->   "%input_tile_64 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 115 'alloca' 'input_tile_64' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 116 [1/1] (1.23ns)   --->   "%input_tile_65 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 116 'alloca' 'input_tile_65' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 117 [1/1] (1.23ns)   --->   "%input_tile_66 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 117 'alloca' 'input_tile_66' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 118 [1/1] (1.23ns)   --->   "%input_tile_67 = alloca i64 1" [src/conv2.cpp:21]   --->   Operation 118 'alloca' 'input_tile_67' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 119 [1/1] (1.23ns)   --->   "%layer2_output_tile = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 119 'alloca' 'layer2_output_tile' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 120 [1/1] (1.23ns)   --->   "%layer2_output_tile_1 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 120 'alloca' 'layer2_output_tile_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 121 [1/1] (1.23ns)   --->   "%layer2_output_tile_2 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 121 'alloca' 'layer2_output_tile_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 122 [1/1] (1.23ns)   --->   "%layer2_output_tile_3 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 122 'alloca' 'layer2_output_tile_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 123 [1/1] (1.23ns)   --->   "%layer2_output_tile_4 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 123 'alloca' 'layer2_output_tile_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 124 [1/1] (1.23ns)   --->   "%layer2_output_tile_5 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 124 'alloca' 'layer2_output_tile_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 125 [1/1] (1.23ns)   --->   "%layer2_output_tile_6 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 125 'alloca' 'layer2_output_tile_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 126 [1/1] (1.23ns)   --->   "%layer2_output_tile_7 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 126 'alloca' 'layer2_output_tile_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 127 [1/1] (1.23ns)   --->   "%layer2_output_tile_8 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 127 'alloca' 'layer2_output_tile_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 128 [1/1] (1.23ns)   --->   "%layer2_output_tile_9 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 128 'alloca' 'layer2_output_tile_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 129 [1/1] (1.23ns)   --->   "%layer2_output_tile_10 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 129 'alloca' 'layer2_output_tile_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 130 [1/1] (1.23ns)   --->   "%layer2_output_tile_11 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 130 'alloca' 'layer2_output_tile_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 131 [1/1] (1.23ns)   --->   "%layer2_output_tile_12 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 131 'alloca' 'layer2_output_tile_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 132 [1/1] (1.23ns)   --->   "%layer2_output_tile_13 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 132 'alloca' 'layer2_output_tile_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 133 [1/1] (1.23ns)   --->   "%layer2_output_tile_14 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 133 'alloca' 'layer2_output_tile_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 134 [1/1] (1.23ns)   --->   "%layer2_output_tile_15 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 134 'alloca' 'layer2_output_tile_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 135 [1/1] (1.23ns)   --->   "%layer2_output_tile_16 = alloca i64 1" [src/conv2.cpp:22]   --->   Operation 135 'alloca' 'layer2_output_tile_16' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln53 = store i6 0, i6 %feat" [src/conv2.cpp:53]   --->   Operation 136 'store' 'store_ln53' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 137 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i32 %input_tile_17, i32 %input_tile_18, i32 %input_tile_19, i32 %input_tile_20, i32 %input_tile_21, i32 %input_tile_22, i32 %input_tile_23, i32 %input_tile_24, i32 %input_tile_25, i32 %input_tile_26, i32 %input_tile_27, i32 %input_tile_28, i32 %input_tile_29, i32 %input_tile_30, i32 %input_tile_31, i32 %input_tile_32, i32 %input_tile_33, i32 %input_tile_34, i32 %input_tile_35, i32 %input_tile_36, i32 %input_tile_37, i32 %input_tile_38, i32 %input_tile_39, i32 %input_tile_40, i32 %input_tile_41, i32 %input_tile_42, i32 %input_tile_43, i32 %input_tile_44, i32 %input_tile_45, i32 %input_tile_46, i32 %input_tile_47, i32 %input_tile_48, i32 %input_tile_49, i32 %input_tile_50, i32 %input_tile_51, i32 %input_tile_52, i32 %input_tile_53, i32 %input_tile_54, i32 %input_tile_55, i32 %input_tile_56, i32 %input_tile_57, i32 %input_tile_58, i32 %input_tile_59, i32 %input_tile_60, i32 %input_tile_61, i32 %input_tile_62, i32 %input_tile_63, i32 %input_tile_64, i32 %input_tile_65, i32 %input_tile_66, i32 %input_tile_67, i32 %conv1_to_conv2"   --->   Operation 138 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 139 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i32 %input_tile_17, i32 %input_tile_18, i32 %input_tile_19, i32 %input_tile_20, i32 %input_tile_21, i32 %input_tile_22, i32 %input_tile_23, i32 %input_tile_24, i32 %input_tile_25, i32 %input_tile_26, i32 %input_tile_27, i32 %input_tile_28, i32 %input_tile_29, i32 %input_tile_30, i32 %input_tile_31, i32 %input_tile_32, i32 %input_tile_33, i32 %input_tile_34, i32 %input_tile_35, i32 %input_tile_36, i32 %input_tile_37, i32 %input_tile_38, i32 %input_tile_39, i32 %input_tile_40, i32 %input_tile_41, i32 %input_tile_42, i32 %input_tile_43, i32 %input_tile_44, i32 %input_tile_45, i32 %input_tile_46, i32 %input_tile_47, i32 %input_tile_48, i32 %input_tile_49, i32 %input_tile_50, i32 %input_tile_51, i32 %input_tile_52, i32 %input_tile_53, i32 %input_tile_54, i32 %input_tile_55, i32 %input_tile_56, i32 %input_tile_57, i32 %input_tile_58, i32 %input_tile_59, i32 %input_tile_60, i32 %input_tile_61, i32 %input_tile_62, i32 %input_tile_63, i32 %input_tile_64, i32 %input_tile_65, i32 %input_tile_66, i32 %input_tile_67, i32 %conv1_to_conv2"   --->   Operation 139 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%empty_133 = wait i32 @_ssdm_op_Wait"   --->   Operation 140 'wait' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%empty_134 = bitcast i32 %conv2_biases_read_63"   --->   Operation 141 'bitcast' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%empty_135 = bitcast i32 %conv2_biases_read_31"   --->   Operation 142 'bitcast' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%empty_136 = bitcast i32 %conv2_biases_read_30"   --->   Operation 143 'bitcast' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%empty_137 = bitcast i32 %conv2_biases_read_29"   --->   Operation 144 'bitcast' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%empty_138 = bitcast i32 %conv2_biases_read_28"   --->   Operation 145 'bitcast' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%empty_139 = bitcast i32 %conv2_biases_read_27"   --->   Operation 146 'bitcast' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%empty_140 = bitcast i32 %conv2_biases_read_26"   --->   Operation 147 'bitcast' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%empty_141 = bitcast i32 %conv2_biases_read_25"   --->   Operation 148 'bitcast' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%empty_142 = bitcast i32 %conv2_biases_read_24"   --->   Operation 149 'bitcast' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%empty_143 = bitcast i32 %conv2_biases_read_23"   --->   Operation 150 'bitcast' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%empty_144 = bitcast i32 %conv2_biases_read_22"   --->   Operation 151 'bitcast' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%empty_145 = bitcast i32 %conv2_biases_read_21"   --->   Operation 152 'bitcast' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%empty_146 = bitcast i32 %conv2_biases_read_20"   --->   Operation 153 'bitcast' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%empty_147 = bitcast i32 %conv2_biases_read_19"   --->   Operation 154 'bitcast' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%empty_148 = bitcast i32 %conv2_biases_read_18"   --->   Operation 155 'bitcast' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%empty_149 = bitcast i32 %conv2_biases_read_17"   --->   Operation 156 'bitcast' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%empty_150 = bitcast i32 %conv2_biases_read_16"   --->   Operation 157 'bitcast' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%empty_151 = bitcast i32 %conv2_biases_read_15"   --->   Operation 158 'bitcast' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%empty_152 = bitcast i32 %conv2_biases_read_14"   --->   Operation 159 'bitcast' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%empty_153 = bitcast i32 %conv2_biases_read_13"   --->   Operation 160 'bitcast' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%empty_154 = bitcast i32 %conv2_biases_read_12"   --->   Operation 161 'bitcast' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%empty_155 = bitcast i32 %conv2_biases_read_11"   --->   Operation 162 'bitcast' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%empty_156 = bitcast i32 %conv2_biases_read_10"   --->   Operation 163 'bitcast' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%empty_157 = bitcast i32 %conv2_biases_read_9"   --->   Operation 164 'bitcast' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%empty_158 = bitcast i32 %conv2_biases_read_8"   --->   Operation 165 'bitcast' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%empty_159 = bitcast i32 %conv2_biases_read_7"   --->   Operation 166 'bitcast' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%empty_160 = bitcast i32 %conv2_biases_read_6"   --->   Operation 167 'bitcast' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%empty_161 = bitcast i32 %conv2_biases_read_5"   --->   Operation 168 'bitcast' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%empty_162 = bitcast i32 %conv2_biases_read_4"   --->   Operation 169 'bitcast' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%empty_163 = bitcast i32 %conv2_biases_read_3"   --->   Operation 170 'bitcast' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%empty_164 = bitcast i32 %conv2_biases_read_2"   --->   Operation 171 'bitcast' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%empty_165 = bitcast i32 %conv2_biases_read_1"   --->   Operation 172 'bitcast' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4, i32 %empty_134, i32 %empty_135, i32 %empty_136, i32 %empty_137, i32 %empty_138, i32 %empty_139, i32 %empty_140, i32 %empty_141, i32 %empty_142, i32 %empty_143, i32 %empty_144, i32 %empty_145, i32 %empty_146, i32 %empty_147, i32 %empty_148, i32 %empty_149, i32 %empty_150, i32 %empty_151, i32 %empty_152, i32 %empty_153, i32 %empty_154, i32 %empty_155, i32 %empty_156, i32 %empty_157, i32 %empty_158, i32 %empty_159, i32 %empty_160, i32 %empty_161, i32 %empty_162, i32 %empty_163, i32 %empty_164, i32 %empty_165, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16"   --->   Operation 173 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_to_conv3, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_to_conv2, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights_3, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights_2, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights_1, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights_0, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4, i32 %empty_134, i32 %empty_135, i32 %empty_136, i32 %empty_137, i32 %empty_138, i32 %empty_139, i32 %empty_140, i32 %empty_141, i32 %empty_142, i32 %empty_143, i32 %empty_144, i32 %empty_145, i32 %empty_146, i32 %empty_147, i32 %empty_148, i32 %empty_149, i32 %empty_150, i32 %empty_151, i32 %empty_152, i32 %empty_153, i32 %empty_154, i32 %empty_155, i32 %empty_156, i32 %empty_157, i32 %empty_158, i32 %empty_159, i32 %empty_160, i32 %empty_161, i32 %empty_162, i32 %empty_163, i32 %empty_164, i32 %empty_165, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16"   --->   Operation 180 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln53 = br void %in_feature_loop_conv2" [src/conv2.cpp:53]   --->   Operation 181 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.78>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%feat_1 = load i6 %feat"   --->   Operation 182 'load' 'feat_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.78ns)   --->   "%icmp_ln53 = icmp_eq  i6 %feat_1, i6 32" [src/conv2.cpp:53]   --->   Operation 183 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.78ns)   --->   "%add_ln53 = add i6 %feat_1, i6 1" [src/conv2.cpp:53]   --->   Operation 184 'add' 'add_ln53' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %in_feature_loop_conv2.split, void %for.inc149.preheader" [src/conv2.cpp:53]   --->   Operation 185 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%feat_1_cast1589 = zext i6 %feat_1"   --->   Operation 186 'zext' 'feat_1_cast1589' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %feat_1, i4 0" [src/conv2.cpp:63]   --->   Operation 187 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.78ns)   --->   "%add_ln63 = add i10 %tmp_s, i10 %feat_1_cast1589" [src/conv2.cpp:63]   --->   Operation 188 'add' 'add_ln63' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:53]   --->   Operation 189 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv2.cpp:53]   --->   Operation 190 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.42ns)   --->   "%br_ln55 = br void %tile_height_loop" [src/conv2.cpp:55]   --->   Operation 191 'br' 'br_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.42>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%empty_166 = wait i32 @_ssdm_op_Wait"   --->   Operation 192 'wait' 'empty_166' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 193 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %conv2_to_conv3"   --->   Operation 193 'call' 'call_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.02>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%in_feat = phi i7 %add_ln55, void %tile_height_loop.split, i7 0, void %in_feature_loop_conv2.split" [src/conv2.cpp:55]   --->   Operation 194 'phi' 'in_feat' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %in_feat, i32 6" [src/conv2.cpp:55]   --->   Operation 195 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %tmp, void %tile_height_loop.split, void %for.body105.preheader" [src/conv2.cpp:55]   --->   Operation 196 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %in_feat, i32 2, i32 5" [src/conv2.cpp:55]   --->   Operation 197 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%empty_167 = trunc i6 %feat_1"   --->   Operation 198 'trunc' 'empty_167' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty_167, i4 %lshr_ln" [src/conv2.cpp:55]   --->   Operation 199 'bitconcatenate' 'tmp_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i9 %tmp_35" [src/conv2.cpp:55]   --->   Operation 200 'zext' 'tmp_40_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%conv2_weights_0_addr = getelementptr i32 %conv2_weights_0, i64 0, i64 %tmp_40_cast" [src/conv2.cpp:55]   --->   Operation 201 'getelementptr' 'conv2_weights_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 202 [2/2] (1.23ns)   --->   "%conv2_weights_0_load = load i9 %conv2_weights_0_addr" [src/conv2.cpp:55]   --->   Operation 202 'load' 'conv2_weights_0_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 203 [1/1] (0.77ns)   --->   "%add_ln55 = add i7 %in_feat, i7 4" [src/conv2.cpp:55]   --->   Operation 203 'add' 'add_ln55' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [2/2] (2.02ns)   --->   "%call_ln63 = call void @conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16" [src/conv2.cpp:63]   --->   Operation 204 'call' 'call_ln63' <Predicate = (tmp)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 205 [1/1] (0.42ns)   --->   "%store_ln53 = store i6 %add_ln53, i6 %feat" [src/conv2.cpp:53]   --->   Operation 205 'store' 'store_ln53' <Predicate = (tmp)> <Delay = 0.42>

State 8 <SV = 7> <Delay = 3.23>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %lshr_ln, i4 %lshr_ln" [src/conv2.cpp:65]   --->   Operation 206 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 207 [1/2] (1.23ns)   --->   "%conv2_weights_0_load = load i9 %conv2_weights_0_addr" [src/conv2.cpp:55]   --->   Operation 207 'load' 'conv2_weights_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%empty_168 = bitcast i32 %conv2_weights_0_load" [src/conv2.cpp:55]   --->   Operation 208 'bitcast' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 209 [2/2] (2.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_tile_height_loop, i8 %or_ln, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %empty_168" [src/conv2.cpp:65]   --->   Operation 209 'call' 'call_ln65' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%conv2_weights_1_addr = getelementptr i32 %conv2_weights_1, i64 0, i64 %tmp_40_cast" [src/conv2.cpp:55]   --->   Operation 210 'getelementptr' 'conv2_weights_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_tile_height_loop, i8 %or_ln, i32 %input_tile, i32 %input_tile_1, i32 %input_tile_2, i32 %input_tile_3, i32 %input_tile_4, i32 %input_tile_5, i32 %input_tile_6, i32 %input_tile_7, i32 %input_tile_8, i32 %input_tile_9, i32 %input_tile_10, i32 %input_tile_11, i32 %input_tile_12, i32 %input_tile_13, i32 %input_tile_14, i32 %input_tile_15, i32 %input_tile_16, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %empty_168" [src/conv2.cpp:65]   --->   Operation 211 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 212 [2/2] (1.23ns)   --->   "%conv2_weights_1_load = load i9 %conv2_weights_1_addr" [src/conv2.cpp:55]   --->   Operation 212 'load' 'conv2_weights_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 10 <SV = 9> <Delay = 3.23>
ST_10 : Operation 213 [1/2] (1.23ns)   --->   "%conv2_weights_1_load = load i9 %conv2_weights_1_addr" [src/conv2.cpp:55]   --->   Operation 213 'load' 'conv2_weights_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%empty_169 = bitcast i32 %conv2_weights_1_load" [src/conv2.cpp:55]   --->   Operation 214 'bitcast' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [2/2] (2.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_tile_height_loop9, i8 %or_ln, i32 %input_tile_17, i32 %input_tile_18, i32 %input_tile_19, i32 %input_tile_20, i32 %input_tile_21, i32 %input_tile_22, i32 %input_tile_23, i32 %input_tile_24, i32 %input_tile_25, i32 %input_tile_26, i32 %input_tile_27, i32 %input_tile_28, i32 %input_tile_29, i32 %input_tile_30, i32 %input_tile_31, i32 %input_tile_32, i32 %input_tile_33, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %empty_169" [src/conv2.cpp:65]   --->   Operation 215 'call' 'call_ln65' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%conv2_weights_2_addr = getelementptr i32 %conv2_weights_2, i64 0, i64 %tmp_40_cast" [src/conv2.cpp:55]   --->   Operation 216 'getelementptr' 'conv2_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%conv2_weights_3_addr = getelementptr i32 %conv2_weights_3, i64 0, i64 %tmp_40_cast" [src/conv2.cpp:55]   --->   Operation 217 'getelementptr' 'conv2_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [1/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_tile_height_loop9, i8 %or_ln, i32 %input_tile_17, i32 %input_tile_18, i32 %input_tile_19, i32 %input_tile_20, i32 %input_tile_21, i32 %input_tile_22, i32 %input_tile_23, i32 %input_tile_24, i32 %input_tile_25, i32 %input_tile_26, i32 %input_tile_27, i32 %input_tile_28, i32 %input_tile_29, i32 %input_tile_30, i32 %input_tile_31, i32 %input_tile_32, i32 %input_tile_33, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %empty_169" [src/conv2.cpp:65]   --->   Operation 218 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 219 [2/2] (1.23ns)   --->   "%conv2_weights_2_load = load i9 %conv2_weights_2_addr" [src/conv2.cpp:55]   --->   Operation 219 'load' 'conv2_weights_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 220 [2/2] (1.23ns)   --->   "%conv2_weights_3_load = load i9 %conv2_weights_3_addr" [src/conv2.cpp:55]   --->   Operation 220 'load' 'conv2_weights_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 12 <SV = 11> <Delay = 3.23>
ST_12 : Operation 221 [1/2] (1.23ns)   --->   "%conv2_weights_2_load = load i9 %conv2_weights_2_addr" [src/conv2.cpp:55]   --->   Operation 221 'load' 'conv2_weights_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%empty_170 = bitcast i32 %conv2_weights_2_load" [src/conv2.cpp:55]   --->   Operation 222 'bitcast' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [2/2] (2.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_tile_height_loop10, i8 %or_ln, i32 %input_tile_34, i32 %input_tile_35, i32 %input_tile_36, i32 %input_tile_37, i32 %input_tile_38, i32 %input_tile_39, i32 %input_tile_40, i32 %input_tile_41, i32 %input_tile_42, i32 %input_tile_43, i32 %input_tile_44, i32 %input_tile_45, i32 %input_tile_46, i32 %input_tile_47, i32 %input_tile_48, i32 %input_tile_49, i32 %input_tile_50, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %empty_170" [src/conv2.cpp:65]   --->   Operation 223 'call' 'call_ln65' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 224 [1/2] (1.23ns)   --->   "%conv2_weights_3_load = load i9 %conv2_weights_3_addr" [src/conv2.cpp:55]   --->   Operation 224 'load' 'conv2_weights_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 225 [1/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_tile_height_loop10, i8 %or_ln, i32 %input_tile_34, i32 %input_tile_35, i32 %input_tile_36, i32 %input_tile_37, i32 %input_tile_38, i32 %input_tile_39, i32 %input_tile_40, i32 %input_tile_41, i32 %input_tile_42, i32 %input_tile_43, i32 %input_tile_44, i32 %input_tile_45, i32 %input_tile_46, i32 %input_tile_47, i32 %input_tile_48, i32 %input_tile_49, i32 %input_tile_50, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %empty_170" [src/conv2.cpp:65]   --->   Operation 225 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%empty_171 = bitcast i32 %conv2_weights_3_load" [src/conv2.cpp:55]   --->   Operation 226 'bitcast' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [2/2] (2.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_tile_height_loop11, i8 %or_ln, i32 %input_tile_51, i32 %input_tile_52, i32 %input_tile_53, i32 %input_tile_54, i32 %input_tile_55, i32 %input_tile_56, i32 %input_tile_57, i32 %input_tile_58, i32 %input_tile_59, i32 %input_tile_60, i32 %input_tile_61, i32 %input_tile_62, i32 %input_tile_63, i32 %input_tile_64, i32 %input_tile_65, i32 %input_tile_66, i32 %input_tile_67, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %empty_171" [src/conv2.cpp:65]   --->   Operation 227 'call' 'call_ln65' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/conv2.cpp:55]   --->   Operation 228 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv2.cpp:55]   --->   Operation 229 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 230 [1/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_tile_height_loop11, i8 %or_ln, i32 %input_tile_51, i32 %input_tile_52, i32 %input_tile_53, i32 %input_tile_54, i32 %input_tile_55, i32 %input_tile_56, i32 %input_tile_57, i32 %input_tile_58, i32 %input_tile_59, i32 %input_tile_60, i32 %input_tile_61, i32 %input_tile_62, i32 %input_tile_63, i32 %input_tile_64, i32 %input_tile_65, i32 %input_tile_66, i32 %input_tile_67, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %empty_171" [src/conv2.cpp:65]   --->   Operation 230 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln55 = br void %tile_height_loop" [src/conv2.cpp:55]   --->   Operation 231 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>

State 16 <SV = 7> <Delay = 0.00>
ST_16 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln63 = call void @conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6, i10 %add_ln63, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16" [src/conv2.cpp:63]   --->   Operation 232 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln53 = br void %in_feature_loop_conv2" [src/conv2.cpp:53]   --->   Operation 233 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 0.00>
ST_17 : Operation 234 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8, i32 %layer2_output_tile, i32 %layer2_output_tile_1, i32 %layer2_output_tile_2, i32 %layer2_output_tile_3, i32 %layer2_output_tile_4, i32 %layer2_output_tile_5, i32 %layer2_output_tile_6, i32 %layer2_output_tile_7, i32 %layer2_output_tile_8, i32 %layer2_output_tile_9, i32 %layer2_output_tile_10, i32 %layer2_output_tile_11, i32 %layer2_output_tile_12, i32 %layer2_output_tile_13, i32 %layer2_output_tile_14, i32 %layer2_output_tile_15, i32 %layer2_output_tile_16, i32 %conv2_to_conv3"   --->   Operation 234 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%ret_ln91 = ret" [src/conv2.cpp:91]   --->   Operation 235 'ret' 'ret_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1_to_conv2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv2_weights_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_weights_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_weights_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_weights_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_biases_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_95]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_96]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_97]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_98]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_99]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_100]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_101]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_102]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_103]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_104]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_105]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_106]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_107]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_108]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_109]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_110]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_111]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_112]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_113]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_114]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_115]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_116]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_117]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_118]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_119]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_120]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_121]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_122]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_123]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_124]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases_read_125]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_to_conv3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
feat                   (alloca           ) [ 011111111111111110]
conv2_biases_read_1    (read             ) [ 001110000000000000]
conv2_biases_read_2    (read             ) [ 001110000000000000]
conv2_biases_read_3    (read             ) [ 001110000000000000]
conv2_biases_read_4    (read             ) [ 001110000000000000]
conv2_biases_read_5    (read             ) [ 001110000000000000]
conv2_biases_read_6    (read             ) [ 001110000000000000]
conv2_biases_read_7    (read             ) [ 001110000000000000]
conv2_biases_read_8    (read             ) [ 001110000000000000]
conv2_biases_read_9    (read             ) [ 001110000000000000]
conv2_biases_read_10   (read             ) [ 001110000000000000]
conv2_biases_read_11   (read             ) [ 001110000000000000]
conv2_biases_read_12   (read             ) [ 001110000000000000]
conv2_biases_read_13   (read             ) [ 001110000000000000]
conv2_biases_read_14   (read             ) [ 001110000000000000]
conv2_biases_read_15   (read             ) [ 001110000000000000]
conv2_biases_read_16   (read             ) [ 001110000000000000]
conv2_biases_read_17   (read             ) [ 001110000000000000]
conv2_biases_read_18   (read             ) [ 001110000000000000]
conv2_biases_read_19   (read             ) [ 001110000000000000]
conv2_biases_read_20   (read             ) [ 001110000000000000]
conv2_biases_read_21   (read             ) [ 001110000000000000]
conv2_biases_read_22   (read             ) [ 001110000000000000]
conv2_biases_read_23   (read             ) [ 001110000000000000]
conv2_biases_read_24   (read             ) [ 001110000000000000]
conv2_biases_read_25   (read             ) [ 001110000000000000]
conv2_biases_read_26   (read             ) [ 001110000000000000]
conv2_biases_read_27   (read             ) [ 001110000000000000]
conv2_biases_read_28   (read             ) [ 001110000000000000]
conv2_biases_read_29   (read             ) [ 001110000000000000]
conv2_biases_read_30   (read             ) [ 001110000000000000]
conv2_biases_read_31   (read             ) [ 001110000000000000]
conv2_biases_read_63   (read             ) [ 001110000000000000]
input_tile             (alloca           ) [ 001111111111111110]
input_tile_1           (alloca           ) [ 001111111111111110]
input_tile_2           (alloca           ) [ 001111111111111110]
input_tile_3           (alloca           ) [ 001111111111111110]
input_tile_4           (alloca           ) [ 001111111111111110]
input_tile_5           (alloca           ) [ 001111111111111110]
input_tile_6           (alloca           ) [ 001111111111111110]
input_tile_7           (alloca           ) [ 001111111111111110]
input_tile_8           (alloca           ) [ 001111111111111110]
input_tile_9           (alloca           ) [ 001111111111111110]
input_tile_10          (alloca           ) [ 001111111111111110]
input_tile_11          (alloca           ) [ 001111111111111110]
input_tile_12          (alloca           ) [ 001111111111111110]
input_tile_13          (alloca           ) [ 001111111111111110]
input_tile_14          (alloca           ) [ 001111111111111110]
input_tile_15          (alloca           ) [ 001111111111111110]
input_tile_16          (alloca           ) [ 001111111111111110]
input_tile_17          (alloca           ) [ 001111111111111110]
input_tile_18          (alloca           ) [ 001111111111111110]
input_tile_19          (alloca           ) [ 001111111111111110]
input_tile_20          (alloca           ) [ 001111111111111110]
input_tile_21          (alloca           ) [ 001111111111111110]
input_tile_22          (alloca           ) [ 001111111111111110]
input_tile_23          (alloca           ) [ 001111111111111110]
input_tile_24          (alloca           ) [ 001111111111111110]
input_tile_25          (alloca           ) [ 001111111111111110]
input_tile_26          (alloca           ) [ 001111111111111110]
input_tile_27          (alloca           ) [ 001111111111111110]
input_tile_28          (alloca           ) [ 001111111111111110]
input_tile_29          (alloca           ) [ 001111111111111110]
input_tile_30          (alloca           ) [ 001111111111111110]
input_tile_31          (alloca           ) [ 001111111111111110]
input_tile_32          (alloca           ) [ 001111111111111110]
input_tile_33          (alloca           ) [ 001111111111111110]
input_tile_34          (alloca           ) [ 001111111111111110]
input_tile_35          (alloca           ) [ 001111111111111110]
input_tile_36          (alloca           ) [ 001111111111111110]
input_tile_37          (alloca           ) [ 001111111111111110]
input_tile_38          (alloca           ) [ 001111111111111110]
input_tile_39          (alloca           ) [ 001111111111111110]
input_tile_40          (alloca           ) [ 001111111111111110]
input_tile_41          (alloca           ) [ 001111111111111110]
input_tile_42          (alloca           ) [ 001111111111111110]
input_tile_43          (alloca           ) [ 001111111111111110]
input_tile_44          (alloca           ) [ 001111111111111110]
input_tile_45          (alloca           ) [ 001111111111111110]
input_tile_46          (alloca           ) [ 001111111111111110]
input_tile_47          (alloca           ) [ 001111111111111110]
input_tile_48          (alloca           ) [ 001111111111111110]
input_tile_49          (alloca           ) [ 001111111111111110]
input_tile_50          (alloca           ) [ 001111111111111110]
input_tile_51          (alloca           ) [ 001111111111111110]
input_tile_52          (alloca           ) [ 001111111111111110]
input_tile_53          (alloca           ) [ 001111111111111110]
input_tile_54          (alloca           ) [ 001111111111111110]
input_tile_55          (alloca           ) [ 001111111111111110]
input_tile_56          (alloca           ) [ 001111111111111110]
input_tile_57          (alloca           ) [ 001111111111111110]
input_tile_58          (alloca           ) [ 001111111111111110]
input_tile_59          (alloca           ) [ 001111111111111110]
input_tile_60          (alloca           ) [ 001111111111111110]
input_tile_61          (alloca           ) [ 001111111111111110]
input_tile_62          (alloca           ) [ 001111111111111110]
input_tile_63          (alloca           ) [ 001111111111111110]
input_tile_64          (alloca           ) [ 001111111111111110]
input_tile_65          (alloca           ) [ 001111111111111110]
input_tile_66          (alloca           ) [ 001111111111111110]
input_tile_67          (alloca           ) [ 001111111111111110]
layer2_output_tile     (alloca           ) [ 001111111111111111]
layer2_output_tile_1   (alloca           ) [ 001111111111111111]
layer2_output_tile_2   (alloca           ) [ 001111111111111111]
layer2_output_tile_3   (alloca           ) [ 001111111111111111]
layer2_output_tile_4   (alloca           ) [ 001111111111111111]
layer2_output_tile_5   (alloca           ) [ 001111111111111111]
layer2_output_tile_6   (alloca           ) [ 001111111111111111]
layer2_output_tile_7   (alloca           ) [ 001111111111111111]
layer2_output_tile_8   (alloca           ) [ 001111111111111111]
layer2_output_tile_9   (alloca           ) [ 001111111111111111]
layer2_output_tile_10  (alloca           ) [ 001111111111111111]
layer2_output_tile_11  (alloca           ) [ 001111111111111111]
layer2_output_tile_12  (alloca           ) [ 001111111111111111]
layer2_output_tile_13  (alloca           ) [ 001111111111111111]
layer2_output_tile_14  (alloca           ) [ 001111111111111111]
layer2_output_tile_15  (alloca           ) [ 001111111111111111]
layer2_output_tile_16  (alloca           ) [ 001111111111111111]
store_ln53             (store            ) [ 000000000000000000]
empty                  (wait             ) [ 000000000000000000]
call_ln0               (call             ) [ 000000000000000000]
empty_133              (wait             ) [ 000000000000000000]
empty_134              (bitcast          ) [ 000001000000000000]
empty_135              (bitcast          ) [ 000001000000000000]
empty_136              (bitcast          ) [ 000001000000000000]
empty_137              (bitcast          ) [ 000001000000000000]
empty_138              (bitcast          ) [ 000001000000000000]
empty_139              (bitcast          ) [ 000001000000000000]
empty_140              (bitcast          ) [ 000001000000000000]
empty_141              (bitcast          ) [ 000001000000000000]
empty_142              (bitcast          ) [ 000001000000000000]
empty_143              (bitcast          ) [ 000001000000000000]
empty_144              (bitcast          ) [ 000001000000000000]
empty_145              (bitcast          ) [ 000001000000000000]
empty_146              (bitcast          ) [ 000001000000000000]
empty_147              (bitcast          ) [ 000001000000000000]
empty_148              (bitcast          ) [ 000001000000000000]
empty_149              (bitcast          ) [ 000001000000000000]
empty_150              (bitcast          ) [ 000001000000000000]
empty_151              (bitcast          ) [ 000001000000000000]
empty_152              (bitcast          ) [ 000001000000000000]
empty_153              (bitcast          ) [ 000001000000000000]
empty_154              (bitcast          ) [ 000001000000000000]
empty_155              (bitcast          ) [ 000001000000000000]
empty_156              (bitcast          ) [ 000001000000000000]
empty_157              (bitcast          ) [ 000001000000000000]
empty_158              (bitcast          ) [ 000001000000000000]
empty_159              (bitcast          ) [ 000001000000000000]
empty_160              (bitcast          ) [ 000001000000000000]
empty_161              (bitcast          ) [ 000001000000000000]
empty_162              (bitcast          ) [ 000001000000000000]
empty_163              (bitcast          ) [ 000001000000000000]
empty_164              (bitcast          ) [ 000001000000000000]
empty_165              (bitcast          ) [ 000001000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000]
call_ln0               (call             ) [ 000000000000000000]
br_ln53                (br               ) [ 000000000000000000]
feat_1                 (load             ) [ 000000011111111100]
icmp_ln53              (icmp             ) [ 000000111111111110]
add_ln53               (add              ) [ 000000011111111100]
br_ln53                (br               ) [ 000000000000000000]
feat_1_cast1589        (zext             ) [ 000000000000000000]
tmp_s                  (bitconcatenate   ) [ 000000000000000000]
add_ln63               (add              ) [ 000000011111111110]
speclooptripcount_ln53 (speclooptripcount) [ 000000000000000000]
specloopname_ln53      (specloopname     ) [ 000000000000000000]
br_ln55                (br               ) [ 000000111111111110]
empty_166              (wait             ) [ 000000000000000000]
in_feat                (phi              ) [ 000000010000000000]
tmp                    (bitselect        ) [ 000000111111111110]
br_ln55                (br               ) [ 000000000000000000]
lshr_ln                (partselect       ) [ 000000001000000000]
empty_167              (trunc            ) [ 000000000000000000]
tmp_35                 (bitconcatenate   ) [ 000000000000000000]
tmp_40_cast            (zext             ) [ 000000001111000000]
conv2_weights_0_addr   (getelementptr    ) [ 000000001000000000]
add_ln55               (add              ) [ 000000111111111110]
store_ln53             (store            ) [ 000000000000000000]
or_ln                  (bitconcatenate   ) [ 000000000111111100]
conv2_weights_0_load   (load             ) [ 000000000000000000]
empty_168              (bitcast          ) [ 000000000100000000]
conv2_weights_1_addr   (getelementptr    ) [ 000000000010000000]
call_ln65              (call             ) [ 000000000000000000]
conv2_weights_1_load   (load             ) [ 000000000000000000]
empty_169              (bitcast          ) [ 000000000001000000]
conv2_weights_2_addr   (getelementptr    ) [ 000000000000100000]
conv2_weights_3_addr   (getelementptr    ) [ 000000000000100000]
call_ln65              (call             ) [ 000000000000000000]
conv2_weights_2_load   (load             ) [ 000000000000000000]
empty_170              (bitcast          ) [ 000000000000010000]
conv2_weights_3_load   (load             ) [ 000000000000011000]
call_ln65              (call             ) [ 000000000000000000]
empty_171              (bitcast          ) [ 000000000000000100]
speclooptripcount_ln55 (speclooptripcount) [ 000000000000000000]
specloopname_ln55      (specloopname     ) [ 000000000000000000]
call_ln65              (call             ) [ 000000000000000000]
br_ln55                (br               ) [ 000000111111111110]
call_ln63              (call             ) [ 000000000000000000]
br_ln53                (br               ) [ 000000000000000000]
call_ln0               (call             ) [ 000000000000000000]
ret_ln91               (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1_to_conv2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_to_conv2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv2_weights_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2_weights_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_weights_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2_biases_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv2_biases_read_95">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_95"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv2_biases_read_96">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_96"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv2_biases_read_97">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_97"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv2_biases_read_98">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_98"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv2_biases_read_99">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_99"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv2_biases_read_100">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_100"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv2_biases_read_101">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_101"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv2_biases_read_102">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_102"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv2_biases_read_103">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_103"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv2_biases_read_104">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_104"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv2_biases_read_105">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_105"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv2_biases_read_106">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_106"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv2_biases_read_107">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_107"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv2_biases_read_108">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_108"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv2_biases_read_109">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_109"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv2_biases_read_110">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_110"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv2_biases_read_111">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_111"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv2_biases_read_112">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_112"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv2_biases_read_113">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_113"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv2_biases_read_114">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_114"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv2_biases_read_115">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_115"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv2_biases_read_116">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_116"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv2_biases_read_117">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_117"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv2_biases_read_118">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_118"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv2_biases_read_119">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_119"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv2_biases_read_120">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_120"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv2_biases_read_121">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_121"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv2_biases_read_122">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_122"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv2_biases_read_123">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_123"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="conv2_biases_read_124">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_124"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="conv2_biases_read_125">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases_read_125"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="conv2_to_conv3">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_to_conv3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_tile_height_loop"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_tile_height_loop9"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_tile_height_loop10"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_tile_height_loop11"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="feat_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="feat/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="input_tile_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="input_tile_1_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="input_tile_2_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="input_tile_3_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_3/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="input_tile_4_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_4/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="input_tile_5_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_5/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="input_tile_6_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_6/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="input_tile_7_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_7/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="input_tile_8_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_8/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="input_tile_9_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_9/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="input_tile_10_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_10/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="input_tile_11_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_11/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="input_tile_12_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_12/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="input_tile_13_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_13/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="input_tile_14_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_14/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="input_tile_15_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_15/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="input_tile_16_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_16/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="input_tile_17_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_17/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="input_tile_18_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_18/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="input_tile_19_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_19/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="input_tile_20_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_20/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="input_tile_21_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_21/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="input_tile_22_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_22/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="input_tile_23_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_23/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="input_tile_24_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_24/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="input_tile_25_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_25/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="input_tile_26_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_26/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="input_tile_27_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_27/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="input_tile_28_alloca_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_28/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="input_tile_29_alloca_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_29/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="input_tile_30_alloca_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_30/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="input_tile_31_alloca_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_31/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="input_tile_32_alloca_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_32/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="input_tile_33_alloca_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_33/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="input_tile_34_alloca_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_34/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="input_tile_35_alloca_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_35/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="input_tile_36_alloca_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_36/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="input_tile_37_alloca_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_37/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="input_tile_38_alloca_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_38/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="input_tile_39_alloca_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_39/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="input_tile_40_alloca_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_40/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="input_tile_41_alloca_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_41/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="input_tile_42_alloca_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_42/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="input_tile_43_alloca_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_43/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="input_tile_44_alloca_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_44/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="input_tile_45_alloca_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_45/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="input_tile_46_alloca_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_46/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="input_tile_47_alloca_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_47/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="input_tile_48_alloca_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_48/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="input_tile_49_alloca_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_49/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="input_tile_50_alloca_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_50/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="input_tile_51_alloca_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_51/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="input_tile_52_alloca_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_52/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="input_tile_53_alloca_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_53/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="input_tile_54_alloca_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_54/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="input_tile_55_alloca_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_55/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="input_tile_56_alloca_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_56/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="input_tile_57_alloca_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_57/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="input_tile_58_alloca_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_58/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="input_tile_59_alloca_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_59/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="input_tile_60_alloca_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_60/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="input_tile_61_alloca_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_61/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="input_tile_62_alloca_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_62/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="input_tile_63_alloca_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_63/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="input_tile_64_alloca_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_64/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="input_tile_65_alloca_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_65/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="input_tile_66_alloca_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_66/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="input_tile_67_alloca_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_tile_67/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="layer2_output_tile_alloca_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="layer2_output_tile_1_alloca_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_1/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="layer2_output_tile_2_alloca_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_2/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="layer2_output_tile_3_alloca_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_3/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="layer2_output_tile_4_alloca_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_4/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="layer2_output_tile_5_alloca_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_5/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="layer2_output_tile_6_alloca_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_6/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="layer2_output_tile_7_alloca_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_7/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="layer2_output_tile_8_alloca_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_8/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="layer2_output_tile_9_alloca_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_9/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="layer2_output_tile_10_alloca_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_10/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="layer2_output_tile_11_alloca_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_11/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="layer2_output_tile_12_alloca_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_12/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="layer2_output_tile_13_alloca_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_13/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="layer2_output_tile_14_alloca_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_14/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="layer2_output_tile_15_alloca_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_15/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="layer2_output_tile_16_alloca_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_output_tile_16/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="conv2_biases_read_1_read_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_1/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="conv2_biases_read_2_read_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_2/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="conv2_biases_read_3_read_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_3/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="conv2_biases_read_4_read_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_4/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="conv2_biases_read_5_read_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_5/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="conv2_biases_read_6_read_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_6/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="conv2_biases_read_7_read_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_7/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="conv2_biases_read_8_read_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_8/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="conv2_biases_read_9_read_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_9/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="conv2_biases_read_10_read_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_10/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="conv2_biases_read_11_read_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_11/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="conv2_biases_read_12_read_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_12/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="conv2_biases_read_13_read_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_13/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="conv2_biases_read_14_read_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_14/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="conv2_biases_read_15_read_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_15/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="conv2_biases_read_16_read_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_16/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="conv2_biases_read_17_read_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_17/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="conv2_biases_read_18_read_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_18/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="conv2_biases_read_19_read_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_19/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="conv2_biases_read_20_read_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_20/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="conv2_biases_read_21_read_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_21/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="conv2_biases_read_22_read_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_22/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="conv2_biases_read_23_read_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_23/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="conv2_biases_read_24_read_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_24/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="conv2_biases_read_25_read_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_25/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="conv2_biases_read_26_read_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_26/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="conv2_biases_read_27_read_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_27/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="conv2_biases_read_28_read_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="0" index="1" bw="32" slack="0"/>
<pin id="663" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_28/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="conv2_biases_read_29_read_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_29/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="conv2_biases_read_30_read_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_30/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="conv2_biases_read_31_read_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_31/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="conv2_biases_read_63_read_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="0"/>
<pin id="687" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read_63/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="conv2_weights_0_addr_gep_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="0" index="2" bw="9" slack="0"/>
<pin id="694" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_weights_0_addr/7 "/>
</bind>
</comp>

<comp id="697" class="1004" name="grp_access_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="9" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="700" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="701" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_weights_0_load/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="conv2_weights_1_addr_gep_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="0" index="2" bw="9" slack="2"/>
<pin id="707" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_weights_1_addr/9 "/>
</bind>
</comp>

<comp id="710" class="1004" name="grp_access_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="9" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="713" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="714" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_weights_1_load/9 "/>
</bind>
</comp>

<comp id="716" class="1004" name="conv2_weights_2_addr_gep_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="0" index="2" bw="9" slack="4"/>
<pin id="720" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_weights_2_addr/11 "/>
</bind>
</comp>

<comp id="723" class="1004" name="conv2_weights_3_addr_gep_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="0" index="2" bw="9" slack="4"/>
<pin id="727" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_weights_3_addr/11 "/>
</bind>
</comp>

<comp id="730" class="1004" name="grp_access_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="9" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="733" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="734" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_weights_2_load/11 "/>
</bind>
</comp>

<comp id="736" class="1004" name="grp_access_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="9" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="739" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="740" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_weights_3_load/11 "/>
</bind>
</comp>

<comp id="742" class="1005" name="in_feat_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="7" slack="1"/>
<pin id="744" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_feat (phireg) "/>
</bind>
</comp>

<comp id="746" class="1004" name="in_feat_phi_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="7" slack="0"/>
<pin id="748" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="749" dir="0" index="2" bw="1" slack="1"/>
<pin id="750" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="751" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_feat/7 "/>
</bind>
</comp>

<comp id="753" class="1004" name="grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="0" slack="0"/>
<pin id="755" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="756" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="757" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="758" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="759" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="760" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="761" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="762" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="763" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="764" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="765" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="766" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="767" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="768" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="769" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="770" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="771" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="772" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="773" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="774" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="775" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="776" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="777" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="778" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="779" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="780" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="781" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="782" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="783" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="784" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="785" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="786" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="787" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="788" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="789" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="790" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="791" dir="0" index="37" bw="32" slack="2147483647"/>
<pin id="792" dir="0" index="38" bw="32" slack="2147483647"/>
<pin id="793" dir="0" index="39" bw="32" slack="2147483647"/>
<pin id="794" dir="0" index="40" bw="32" slack="2147483647"/>
<pin id="795" dir="0" index="41" bw="32" slack="2147483647"/>
<pin id="796" dir="0" index="42" bw="32" slack="2147483647"/>
<pin id="797" dir="0" index="43" bw="32" slack="2147483647"/>
<pin id="798" dir="0" index="44" bw="32" slack="2147483647"/>
<pin id="799" dir="0" index="45" bw="32" slack="2147483647"/>
<pin id="800" dir="0" index="46" bw="32" slack="2147483647"/>
<pin id="801" dir="0" index="47" bw="32" slack="2147483647"/>
<pin id="802" dir="0" index="48" bw="32" slack="2147483647"/>
<pin id="803" dir="0" index="49" bw="32" slack="2147483647"/>
<pin id="804" dir="0" index="50" bw="32" slack="2147483647"/>
<pin id="805" dir="0" index="51" bw="32" slack="2147483647"/>
<pin id="806" dir="0" index="52" bw="32" slack="2147483647"/>
<pin id="807" dir="0" index="53" bw="32" slack="2147483647"/>
<pin id="808" dir="0" index="54" bw="32" slack="2147483647"/>
<pin id="809" dir="0" index="55" bw="32" slack="2147483647"/>
<pin id="810" dir="0" index="56" bw="32" slack="2147483647"/>
<pin id="811" dir="0" index="57" bw="32" slack="2147483647"/>
<pin id="812" dir="0" index="58" bw="32" slack="2147483647"/>
<pin id="813" dir="0" index="59" bw="32" slack="2147483647"/>
<pin id="814" dir="0" index="60" bw="32" slack="2147483647"/>
<pin id="815" dir="0" index="61" bw="32" slack="2147483647"/>
<pin id="816" dir="0" index="62" bw="32" slack="2147483647"/>
<pin id="817" dir="0" index="63" bw="32" slack="2147483647"/>
<pin id="818" dir="0" index="64" bw="32" slack="2147483647"/>
<pin id="819" dir="0" index="65" bw="32" slack="2147483647"/>
<pin id="820" dir="0" index="66" bw="32" slack="2147483647"/>
<pin id="821" dir="0" index="67" bw="32" slack="2147483647"/>
<pin id="822" dir="0" index="68" bw="32" slack="2147483647"/>
<pin id="823" dir="0" index="69" bw="32" slack="0"/>
<pin id="824" dir="1" index="70" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="827" class="1004" name="grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="0" slack="0"/>
<pin id="829" dir="0" index="1" bw="32" slack="0"/>
<pin id="830" dir="0" index="2" bw="32" slack="0"/>
<pin id="831" dir="0" index="3" bw="32" slack="0"/>
<pin id="832" dir="0" index="4" bw="32" slack="0"/>
<pin id="833" dir="0" index="5" bw="32" slack="0"/>
<pin id="834" dir="0" index="6" bw="32" slack="0"/>
<pin id="835" dir="0" index="7" bw="32" slack="0"/>
<pin id="836" dir="0" index="8" bw="32" slack="0"/>
<pin id="837" dir="0" index="9" bw="32" slack="0"/>
<pin id="838" dir="0" index="10" bw="32" slack="0"/>
<pin id="839" dir="0" index="11" bw="32" slack="0"/>
<pin id="840" dir="0" index="12" bw="32" slack="0"/>
<pin id="841" dir="0" index="13" bw="32" slack="0"/>
<pin id="842" dir="0" index="14" bw="32" slack="0"/>
<pin id="843" dir="0" index="15" bw="32" slack="0"/>
<pin id="844" dir="0" index="16" bw="32" slack="0"/>
<pin id="845" dir="0" index="17" bw="32" slack="0"/>
<pin id="846" dir="0" index="18" bw="32" slack="0"/>
<pin id="847" dir="0" index="19" bw="32" slack="0"/>
<pin id="848" dir="0" index="20" bw="32" slack="0"/>
<pin id="849" dir="0" index="21" bw="32" slack="0"/>
<pin id="850" dir="0" index="22" bw="32" slack="0"/>
<pin id="851" dir="0" index="23" bw="32" slack="0"/>
<pin id="852" dir="0" index="24" bw="32" slack="0"/>
<pin id="853" dir="0" index="25" bw="32" slack="0"/>
<pin id="854" dir="0" index="26" bw="32" slack="0"/>
<pin id="855" dir="0" index="27" bw="32" slack="0"/>
<pin id="856" dir="0" index="28" bw="32" slack="0"/>
<pin id="857" dir="0" index="29" bw="32" slack="0"/>
<pin id="858" dir="0" index="30" bw="32" slack="0"/>
<pin id="859" dir="0" index="31" bw="32" slack="0"/>
<pin id="860" dir="0" index="32" bw="32" slack="0"/>
<pin id="861" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="862" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="863" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="864" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="865" dir="0" index="37" bw="32" slack="2147483647"/>
<pin id="866" dir="0" index="38" bw="32" slack="2147483647"/>
<pin id="867" dir="0" index="39" bw="32" slack="2147483647"/>
<pin id="868" dir="0" index="40" bw="32" slack="2147483647"/>
<pin id="869" dir="0" index="41" bw="32" slack="2147483647"/>
<pin id="870" dir="0" index="42" bw="32" slack="2147483647"/>
<pin id="871" dir="0" index="43" bw="32" slack="2147483647"/>
<pin id="872" dir="0" index="44" bw="32" slack="2147483647"/>
<pin id="873" dir="0" index="45" bw="32" slack="2147483647"/>
<pin id="874" dir="0" index="46" bw="32" slack="2147483647"/>
<pin id="875" dir="0" index="47" bw="32" slack="2147483647"/>
<pin id="876" dir="0" index="48" bw="32" slack="2147483647"/>
<pin id="877" dir="0" index="49" bw="32" slack="2147483647"/>
<pin id="878" dir="1" index="50" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="880" class="1004" name="grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="0" slack="0"/>
<pin id="882" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="883" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="884" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="885" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="886" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="887" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="888" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="889" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="890" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="891" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="892" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="893" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="894" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="895" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="896" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="897" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="898" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="899" dir="0" index="18" bw="32" slack="0"/>
<pin id="900" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="903" class="1004" name="grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="0" slack="0"/>
<pin id="905" dir="0" index="1" bw="10" slack="1"/>
<pin id="906" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="907" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="908" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="909" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="910" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="911" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="912" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="913" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="914" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="915" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="916" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="917" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="918" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="919" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="920" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="921" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="922" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="923" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/7 "/>
</bind>
</comp>

<comp id="925" class="1004" name="grp_conv2_Pipeline_tile_height_loop_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="0" slack="0"/>
<pin id="927" dir="0" index="1" bw="8" slack="0"/>
<pin id="928" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="929" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="930" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="931" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="932" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="933" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="934" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="935" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="936" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="937" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="938" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="939" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="940" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="941" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="942" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="943" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="944" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="945" dir="0" index="19" bw="10" slack="2"/>
<pin id="946" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="947" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="948" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="949" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="950" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="951" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="952" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="953" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="954" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="955" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="956" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="957" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="958" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="959" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="960" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="961" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="962" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="963" dir="0" index="37" bw="32" slack="0"/>
<pin id="964" dir="1" index="38" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln65/8 "/>
</bind>
</comp>

<comp id="966" class="1004" name="grp_conv2_Pipeline_tile_height_loop9_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="0" slack="0"/>
<pin id="968" dir="0" index="1" bw="8" slack="2"/>
<pin id="969" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="970" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="971" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="972" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="973" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="974" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="975" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="976" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="977" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="978" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="979" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="980" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="981" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="982" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="983" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="984" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="985" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="986" dir="0" index="19" bw="10" slack="4"/>
<pin id="987" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="988" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="989" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="990" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="991" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="992" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="993" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="994" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="995" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="996" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="997" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="998" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="999" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="1000" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="1001" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="1002" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="1003" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="1004" dir="0" index="37" bw="32" slack="0"/>
<pin id="1005" dir="1" index="38" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln65/10 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="grp_conv2_Pipeline_tile_height_loop10_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="0" slack="0"/>
<pin id="1009" dir="0" index="1" bw="8" slack="4"/>
<pin id="1010" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1011" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1012" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1013" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1014" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="1015" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="1016" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="1017" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="1018" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="1019" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="1020" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="1021" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="1022" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="1023" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="1024" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="1025" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="1026" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="1027" dir="0" index="19" bw="10" slack="6"/>
<pin id="1028" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="1029" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="1030" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="1031" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="1032" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="1033" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="1034" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="1035" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="1036" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="1037" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="1038" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="1039" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="1040" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="1041" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="1042" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="1043" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="1044" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="1045" dir="0" index="37" bw="32" slack="0"/>
<pin id="1046" dir="1" index="38" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln65/12 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="grp_conv2_Pipeline_tile_height_loop11_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="0" slack="0"/>
<pin id="1050" dir="0" index="1" bw="8" slack="6"/>
<pin id="1051" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="1052" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="1053" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="1054" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="1055" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="1056" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="1057" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="1058" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="1059" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="1060" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="1061" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="1062" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="1063" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="1064" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="1065" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="1066" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="1067" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="1068" dir="0" index="19" bw="10" slack="8"/>
<pin id="1069" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="1070" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="1071" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="1072" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="1073" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="1074" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="1075" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="1076" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="1077" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="1078" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="1079" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="1080" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="1081" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="1082" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="1083" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="1084" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="1085" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="1086" dir="0" index="37" bw="32" slack="0"/>
<pin id="1087" dir="1" index="38" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln65/14 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="store_ln53_store_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="0"/>
<pin id="1091" dir="0" index="1" bw="6" slack="0"/>
<pin id="1092" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="empty_134_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="3"/>
<pin id="1096" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_134/4 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="empty_135_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="32" slack="3"/>
<pin id="1100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_135/4 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="empty_136_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="3"/>
<pin id="1104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_136/4 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="empty_137_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="3"/>
<pin id="1108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_137/4 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="empty_138_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="3"/>
<pin id="1112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_138/4 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="empty_139_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="3"/>
<pin id="1116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_139/4 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="empty_140_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="3"/>
<pin id="1120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_140/4 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="empty_141_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="3"/>
<pin id="1124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_141/4 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="empty_142_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="3"/>
<pin id="1128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_142/4 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="empty_143_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="3"/>
<pin id="1132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_143/4 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="empty_144_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="3"/>
<pin id="1136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_144/4 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="empty_145_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="3"/>
<pin id="1140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_145/4 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="empty_146_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="3"/>
<pin id="1144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_146/4 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="empty_147_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="3"/>
<pin id="1148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_147/4 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="empty_148_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="3"/>
<pin id="1152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_148/4 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="empty_149_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="3"/>
<pin id="1156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_149/4 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="empty_150_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="3"/>
<pin id="1160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_150/4 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="empty_151_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="3"/>
<pin id="1164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_151/4 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="empty_152_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="3"/>
<pin id="1168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_152/4 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="empty_153_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="3"/>
<pin id="1172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_153/4 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="empty_154_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="3"/>
<pin id="1176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_154/4 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="empty_155_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="3"/>
<pin id="1180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_155/4 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="empty_156_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="3"/>
<pin id="1184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_156/4 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="empty_157_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="3"/>
<pin id="1188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_157/4 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="empty_158_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="3"/>
<pin id="1192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_158/4 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="empty_159_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="3"/>
<pin id="1196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_159/4 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="empty_160_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="3"/>
<pin id="1200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_160/4 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="empty_161_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="3"/>
<pin id="1204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_161/4 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="empty_162_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="3"/>
<pin id="1208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_162/4 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="empty_163_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="3"/>
<pin id="1212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_163/4 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="empty_164_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="3"/>
<pin id="1216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_164/4 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="empty_165_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="32" slack="3"/>
<pin id="1220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_165/4 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="feat_1_load_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="6" slack="5"/>
<pin id="1224" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feat_1/6 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="icmp_ln53_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="6" slack="0"/>
<pin id="1227" dir="0" index="1" bw="6" slack="0"/>
<pin id="1228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/6 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="add_ln53_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="6" slack="0"/>
<pin id="1233" dir="0" index="1" bw="1" slack="0"/>
<pin id="1234" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/6 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="feat_1_cast1589_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="6" slack="0"/>
<pin id="1239" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="feat_1_cast1589/6 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="tmp_s_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="10" slack="0"/>
<pin id="1243" dir="0" index="1" bw="6" slack="0"/>
<pin id="1244" dir="0" index="2" bw="1" slack="0"/>
<pin id="1245" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="add_ln63_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="10" slack="0"/>
<pin id="1251" dir="0" index="1" bw="6" slack="0"/>
<pin id="1252" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/6 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="tmp_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="0"/>
<pin id="1257" dir="0" index="1" bw="7" slack="0"/>
<pin id="1258" dir="0" index="2" bw="4" slack="0"/>
<pin id="1259" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="lshr_ln_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="4" slack="0"/>
<pin id="1265" dir="0" index="1" bw="7" slack="0"/>
<pin id="1266" dir="0" index="2" bw="3" slack="0"/>
<pin id="1267" dir="0" index="3" bw="4" slack="0"/>
<pin id="1268" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/7 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="empty_167_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="1275" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_167/7 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="tmp_35_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="9" slack="0"/>
<pin id="1278" dir="0" index="1" bw="5" slack="0"/>
<pin id="1279" dir="0" index="2" bw="4" slack="0"/>
<pin id="1280" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/7 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="tmp_40_cast_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="9" slack="0"/>
<pin id="1286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/7 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="add_ln55_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="7" slack="0"/>
<pin id="1291" dir="0" index="1" bw="4" slack="0"/>
<pin id="1292" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/7 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="store_ln53_store_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="6" slack="1"/>
<pin id="1297" dir="0" index="1" bw="6" slack="6"/>
<pin id="1298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/7 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="or_ln_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="8" slack="0"/>
<pin id="1301" dir="0" index="1" bw="4" slack="1"/>
<pin id="1302" dir="0" index="2" bw="4" slack="1"/>
<pin id="1303" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="empty_168_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="0"/>
<pin id="1308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_168/8 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="empty_169_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="0"/>
<pin id="1313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_169/10 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="empty_170_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="32" slack="0"/>
<pin id="1318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_170/12 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="empty_171_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="32" slack="2"/>
<pin id="1323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_171/14 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="feat_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="6" slack="0"/>
<pin id="1327" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="feat "/>
</bind>
</comp>

<comp id="1332" class="1005" name="conv2_biases_read_1_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="3"/>
<pin id="1334" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_1 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="conv2_biases_read_2_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="32" slack="3"/>
<pin id="1339" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_2 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="conv2_biases_read_3_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="32" slack="3"/>
<pin id="1344" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_3 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="conv2_biases_read_4_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="3"/>
<pin id="1349" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_4 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="conv2_biases_read_5_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="32" slack="3"/>
<pin id="1354" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_5 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="conv2_biases_read_6_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="32" slack="3"/>
<pin id="1359" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_6 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="conv2_biases_read_7_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="32" slack="3"/>
<pin id="1364" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_7 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="conv2_biases_read_8_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="32" slack="3"/>
<pin id="1369" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_8 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="conv2_biases_read_9_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="32" slack="3"/>
<pin id="1374" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_9 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="conv2_biases_read_10_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="32" slack="3"/>
<pin id="1379" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_10 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="conv2_biases_read_11_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="32" slack="3"/>
<pin id="1384" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_11 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="conv2_biases_read_12_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="32" slack="3"/>
<pin id="1389" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_12 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="conv2_biases_read_13_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="32" slack="3"/>
<pin id="1394" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_13 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="conv2_biases_read_14_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="32" slack="3"/>
<pin id="1399" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_14 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="conv2_biases_read_15_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="32" slack="3"/>
<pin id="1404" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_15 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="conv2_biases_read_16_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="32" slack="3"/>
<pin id="1409" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_16 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="conv2_biases_read_17_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="32" slack="3"/>
<pin id="1414" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_17 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="conv2_biases_read_18_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="32" slack="3"/>
<pin id="1419" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_18 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="conv2_biases_read_19_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="32" slack="3"/>
<pin id="1424" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_19 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="conv2_biases_read_20_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="32" slack="3"/>
<pin id="1429" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_20 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="conv2_biases_read_21_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="32" slack="3"/>
<pin id="1434" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_21 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="conv2_biases_read_22_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="32" slack="3"/>
<pin id="1439" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_22 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="conv2_biases_read_23_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="32" slack="3"/>
<pin id="1444" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_23 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="conv2_biases_read_24_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="32" slack="3"/>
<pin id="1449" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_24 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="conv2_biases_read_25_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="32" slack="3"/>
<pin id="1454" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_25 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="conv2_biases_read_26_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="32" slack="3"/>
<pin id="1459" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_26 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="conv2_biases_read_27_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="32" slack="3"/>
<pin id="1464" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_27 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="conv2_biases_read_28_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="32" slack="3"/>
<pin id="1469" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_28 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="conv2_biases_read_29_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="32" slack="3"/>
<pin id="1474" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_29 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="conv2_biases_read_30_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="32" slack="3"/>
<pin id="1479" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_30 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="conv2_biases_read_31_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="32" slack="3"/>
<pin id="1484" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_31 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="conv2_biases_read_63_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="32" slack="3"/>
<pin id="1489" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_biases_read_63 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="empty_134_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="32" slack="1"/>
<pin id="1494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_134 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="empty_135_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="32" slack="1"/>
<pin id="1499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_135 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="empty_136_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="32" slack="1"/>
<pin id="1504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_136 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="empty_137_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="32" slack="1"/>
<pin id="1509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_137 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="empty_138_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="32" slack="1"/>
<pin id="1514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_138 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="empty_139_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="32" slack="1"/>
<pin id="1519" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_139 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="empty_140_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="32" slack="1"/>
<pin id="1524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_140 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="empty_141_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="32" slack="1"/>
<pin id="1529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_141 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="empty_142_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="32" slack="1"/>
<pin id="1534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_142 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="empty_143_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="32" slack="1"/>
<pin id="1539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_143 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="empty_144_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="32" slack="1"/>
<pin id="1544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_144 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="empty_145_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="32" slack="1"/>
<pin id="1549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_145 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="empty_146_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="32" slack="1"/>
<pin id="1554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_146 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="empty_147_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="32" slack="1"/>
<pin id="1559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_147 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="empty_148_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="32" slack="1"/>
<pin id="1564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_148 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="empty_149_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="32" slack="1"/>
<pin id="1569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_149 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="empty_150_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="32" slack="1"/>
<pin id="1574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_150 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="empty_151_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="32" slack="1"/>
<pin id="1579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_151 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="empty_152_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="32" slack="1"/>
<pin id="1584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_152 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="empty_153_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="32" slack="1"/>
<pin id="1589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_153 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="empty_154_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="32" slack="1"/>
<pin id="1594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_154 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="empty_155_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="32" slack="1"/>
<pin id="1599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_155 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="empty_156_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="32" slack="1"/>
<pin id="1604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_156 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="empty_157_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="32" slack="1"/>
<pin id="1609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_157 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="empty_158_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="32" slack="1"/>
<pin id="1614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_158 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="empty_159_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="32" slack="1"/>
<pin id="1619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_159 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="empty_160_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="32" slack="1"/>
<pin id="1624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_160 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="empty_161_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="32" slack="1"/>
<pin id="1629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_161 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="empty_162_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="32" slack="1"/>
<pin id="1634" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_162 "/>
</bind>
</comp>

<comp id="1637" class="1005" name="empty_163_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="32" slack="1"/>
<pin id="1639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_163 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="empty_164_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="32" slack="1"/>
<pin id="1644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_164 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="empty_165_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="32" slack="1"/>
<pin id="1649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_165 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="add_ln53_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="6" slack="1"/>
<pin id="1660" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="add_ln63_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="10" slack="1"/>
<pin id="1665" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="lshr_ln_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="4" slack="1"/>
<pin id="1677" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1681" class="1005" name="tmp_40_cast_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="64" slack="2"/>
<pin id="1683" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_40_cast "/>
</bind>
</comp>

<comp id="1688" class="1005" name="conv2_weights_0_addr_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="9" slack="1"/>
<pin id="1690" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_0_addr "/>
</bind>
</comp>

<comp id="1693" class="1005" name="add_ln55_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="7" slack="0"/>
<pin id="1695" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln55 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="or_ln_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="8" slack="1"/>
<pin id="1700" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1706" class="1005" name="empty_168_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="32" slack="1"/>
<pin id="1708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_168 "/>
</bind>
</comp>

<comp id="1711" class="1005" name="conv2_weights_1_addr_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="9" slack="1"/>
<pin id="1713" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_1_addr "/>
</bind>
</comp>

<comp id="1716" class="1005" name="empty_169_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="32" slack="1"/>
<pin id="1718" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_169 "/>
</bind>
</comp>

<comp id="1721" class="1005" name="conv2_weights_2_addr_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="9" slack="1"/>
<pin id="1723" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_2_addr "/>
</bind>
</comp>

<comp id="1726" class="1005" name="conv2_weights_3_addr_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="9" slack="1"/>
<pin id="1728" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_3_addr "/>
</bind>
</comp>

<comp id="1731" class="1005" name="empty_170_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="32" slack="1"/>
<pin id="1733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_170 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="conv2_weights_3_load_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="32" slack="2"/>
<pin id="1738" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv2_weights_3_load "/>
</bind>
</comp>

<comp id="1741" class="1005" name="empty_171_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="32" slack="1"/>
<pin id="1743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_171 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="76" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="80" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="80" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="80" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="80" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="80" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="80" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="80" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="80" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="80" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="80" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="80" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="80" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="80" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="80" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="80" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="80" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="80" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="80" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="80" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="80" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="80" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="80" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="80" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="80" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="80" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="80" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="80" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="80" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="80" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="80" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="80" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="80" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="80" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="80" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="80" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="80" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="80" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="80" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="80" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="80" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="80" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="80" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="80" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="80" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="80" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="80" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="80" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="80" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="80" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="80" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="80" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="80" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="80" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="80" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="80" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="80" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="80" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="80" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="80" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="80" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="80" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="80" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="80" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="80" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="80" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="80" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="80" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="80" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="80" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="80" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="80" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="80" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="80" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="80" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="80" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="80" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="80" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="80" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="80" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="80" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="80" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="80" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="80" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="80" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="80" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="78" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="72" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="78" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="70" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="78" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="68" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="78" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="66" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="78" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="64" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="78" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="62" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="78" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="60" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="78" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="58" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="78" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="56" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="78" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="54" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="78" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="52" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="78" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="50" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="78" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="48" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="78" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="46" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="78" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="44" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="78" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="42" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="78" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="40" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="78" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="38" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="78" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="36" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="78" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="34" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="78" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="32" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="78" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="30" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="78" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="28" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="78" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="26" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="78" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="24" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="78" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="22" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="78" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="20" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="78" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="18" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="78" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="16" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="78" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="14" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="78" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="12" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="78" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="10" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="695"><net_src comp="2" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="134" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="702"><net_src comp="690" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="708"><net_src comp="4" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="134" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="715"><net_src comp="703" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="721"><net_src comp="6" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="134" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="728"><net_src comp="8" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="134" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="735"><net_src comp="716" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="741"><net_src comp="723" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="745"><net_src comp="120" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="752"><net_src comp="742" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="825"><net_src comp="86" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="826"><net_src comp="0" pin="0"/><net_sink comp="753" pin=69"/></net>

<net id="879"><net_src comp="88" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="901"><net_src comp="118" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="902"><net_src comp="74" pin="0"/><net_sink comp="880" pin=18"/></net>

<net id="924"><net_src comp="138" pin="0"/><net_sink comp="903" pin=0"/></net>

<net id="965"><net_src comp="142" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="1006"><net_src comp="144" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="1047"><net_src comp="146" pin="0"/><net_sink comp="1007" pin=0"/></net>

<net id="1088"><net_src comp="148" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1093"><net_src comp="82" pin="0"/><net_sink comp="1089" pin=0"/></net>

<net id="1097"><net_src comp="1094" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1101"><net_src comp="1098" pin="1"/><net_sink comp="827" pin=2"/></net>

<net id="1105"><net_src comp="1102" pin="1"/><net_sink comp="827" pin=3"/></net>

<net id="1109"><net_src comp="1106" pin="1"/><net_sink comp="827" pin=4"/></net>

<net id="1113"><net_src comp="1110" pin="1"/><net_sink comp="827" pin=5"/></net>

<net id="1117"><net_src comp="1114" pin="1"/><net_sink comp="827" pin=6"/></net>

<net id="1121"><net_src comp="1118" pin="1"/><net_sink comp="827" pin=7"/></net>

<net id="1125"><net_src comp="1122" pin="1"/><net_sink comp="827" pin=8"/></net>

<net id="1129"><net_src comp="1126" pin="1"/><net_sink comp="827" pin=9"/></net>

<net id="1133"><net_src comp="1130" pin="1"/><net_sink comp="827" pin=10"/></net>

<net id="1137"><net_src comp="1134" pin="1"/><net_sink comp="827" pin=11"/></net>

<net id="1141"><net_src comp="1138" pin="1"/><net_sink comp="827" pin=12"/></net>

<net id="1145"><net_src comp="1142" pin="1"/><net_sink comp="827" pin=13"/></net>

<net id="1149"><net_src comp="1146" pin="1"/><net_sink comp="827" pin=14"/></net>

<net id="1153"><net_src comp="1150" pin="1"/><net_sink comp="827" pin=15"/></net>

<net id="1157"><net_src comp="1154" pin="1"/><net_sink comp="827" pin=16"/></net>

<net id="1161"><net_src comp="1158" pin="1"/><net_sink comp="827" pin=17"/></net>

<net id="1165"><net_src comp="1162" pin="1"/><net_sink comp="827" pin=18"/></net>

<net id="1169"><net_src comp="1166" pin="1"/><net_sink comp="827" pin=19"/></net>

<net id="1173"><net_src comp="1170" pin="1"/><net_sink comp="827" pin=20"/></net>

<net id="1177"><net_src comp="1174" pin="1"/><net_sink comp="827" pin=21"/></net>

<net id="1181"><net_src comp="1178" pin="1"/><net_sink comp="827" pin=22"/></net>

<net id="1185"><net_src comp="1182" pin="1"/><net_sink comp="827" pin=23"/></net>

<net id="1189"><net_src comp="1186" pin="1"/><net_sink comp="827" pin=24"/></net>

<net id="1193"><net_src comp="1190" pin="1"/><net_sink comp="827" pin=25"/></net>

<net id="1197"><net_src comp="1194" pin="1"/><net_sink comp="827" pin=26"/></net>

<net id="1201"><net_src comp="1198" pin="1"/><net_sink comp="827" pin=27"/></net>

<net id="1205"><net_src comp="1202" pin="1"/><net_sink comp="827" pin=28"/></net>

<net id="1209"><net_src comp="1206" pin="1"/><net_sink comp="827" pin=29"/></net>

<net id="1213"><net_src comp="1210" pin="1"/><net_sink comp="827" pin=30"/></net>

<net id="1217"><net_src comp="1214" pin="1"/><net_sink comp="827" pin=31"/></net>

<net id="1221"><net_src comp="1218" pin="1"/><net_sink comp="827" pin=32"/></net>

<net id="1229"><net_src comp="1222" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="102" pin="0"/><net_sink comp="1225" pin=1"/></net>

<net id="1235"><net_src comp="1222" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="104" pin="0"/><net_sink comp="1231" pin=1"/></net>

<net id="1240"><net_src comp="1222" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1246"><net_src comp="106" pin="0"/><net_sink comp="1241" pin=0"/></net>

<net id="1247"><net_src comp="1222" pin="1"/><net_sink comp="1241" pin=1"/></net>

<net id="1248"><net_src comp="108" pin="0"/><net_sink comp="1241" pin=2"/></net>

<net id="1253"><net_src comp="1241" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="1237" pin="1"/><net_sink comp="1249" pin=1"/></net>

<net id="1260"><net_src comp="122" pin="0"/><net_sink comp="1255" pin=0"/></net>

<net id="1261"><net_src comp="746" pin="4"/><net_sink comp="1255" pin=1"/></net>

<net id="1262"><net_src comp="124" pin="0"/><net_sink comp="1255" pin=2"/></net>

<net id="1269"><net_src comp="126" pin="0"/><net_sink comp="1263" pin=0"/></net>

<net id="1270"><net_src comp="746" pin="4"/><net_sink comp="1263" pin=1"/></net>

<net id="1271"><net_src comp="128" pin="0"/><net_sink comp="1263" pin=2"/></net>

<net id="1272"><net_src comp="130" pin="0"/><net_sink comp="1263" pin=3"/></net>

<net id="1281"><net_src comp="132" pin="0"/><net_sink comp="1276" pin=0"/></net>

<net id="1282"><net_src comp="1273" pin="1"/><net_sink comp="1276" pin=1"/></net>

<net id="1283"><net_src comp="1263" pin="4"/><net_sink comp="1276" pin=2"/></net>

<net id="1287"><net_src comp="1276" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="690" pin=2"/></net>

<net id="1293"><net_src comp="746" pin="4"/><net_sink comp="1289" pin=0"/></net>

<net id="1294"><net_src comp="136" pin="0"/><net_sink comp="1289" pin=1"/></net>

<net id="1304"><net_src comp="140" pin="0"/><net_sink comp="1299" pin=0"/></net>

<net id="1305"><net_src comp="1299" pin="3"/><net_sink comp="925" pin=1"/></net>

<net id="1309"><net_src comp="697" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="925" pin=37"/></net>

<net id="1314"><net_src comp="710" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="966" pin=37"/></net>

<net id="1319"><net_src comp="730" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="1007" pin=37"/></net>

<net id="1324"><net_src comp="1321" pin="1"/><net_sink comp="1048" pin=37"/></net>

<net id="1328"><net_src comp="154" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1330"><net_src comp="1325" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1331"><net_src comp="1325" pin="1"/><net_sink comp="1295" pin=1"/></net>

<net id="1335"><net_src comp="498" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1340"><net_src comp="504" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1345"><net_src comp="510" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1350"><net_src comp="516" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1355"><net_src comp="522" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1360"><net_src comp="528" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1365"><net_src comp="534" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1370"><net_src comp="540" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1375"><net_src comp="546" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1380"><net_src comp="552" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1385"><net_src comp="558" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1390"><net_src comp="564" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1395"><net_src comp="570" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1400"><net_src comp="576" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1405"><net_src comp="582" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1410"><net_src comp="588" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1415"><net_src comp="594" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1420"><net_src comp="600" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1425"><net_src comp="606" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1430"><net_src comp="612" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1435"><net_src comp="618" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1440"><net_src comp="624" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1445"><net_src comp="630" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1450"><net_src comp="636" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1455"><net_src comp="642" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1460"><net_src comp="648" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1465"><net_src comp="654" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1470"><net_src comp="660" pin="2"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1475"><net_src comp="666" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1480"><net_src comp="672" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1485"><net_src comp="678" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1490"><net_src comp="684" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1495"><net_src comp="1094" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1500"><net_src comp="1098" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="827" pin=2"/></net>

<net id="1505"><net_src comp="1102" pin="1"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="827" pin=3"/></net>

<net id="1510"><net_src comp="1106" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="827" pin=4"/></net>

<net id="1515"><net_src comp="1110" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="827" pin=5"/></net>

<net id="1520"><net_src comp="1114" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="827" pin=6"/></net>

<net id="1525"><net_src comp="1118" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="827" pin=7"/></net>

<net id="1530"><net_src comp="1122" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="827" pin=8"/></net>

<net id="1535"><net_src comp="1126" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="827" pin=9"/></net>

<net id="1540"><net_src comp="1130" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="827" pin=10"/></net>

<net id="1545"><net_src comp="1134" pin="1"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="827" pin=11"/></net>

<net id="1550"><net_src comp="1138" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="827" pin=12"/></net>

<net id="1555"><net_src comp="1142" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="827" pin=13"/></net>

<net id="1560"><net_src comp="1146" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="827" pin=14"/></net>

<net id="1565"><net_src comp="1150" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="827" pin=15"/></net>

<net id="1570"><net_src comp="1154" pin="1"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="827" pin=16"/></net>

<net id="1575"><net_src comp="1158" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="827" pin=17"/></net>

<net id="1580"><net_src comp="1162" pin="1"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="827" pin=18"/></net>

<net id="1585"><net_src comp="1166" pin="1"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="827" pin=19"/></net>

<net id="1590"><net_src comp="1170" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="827" pin=20"/></net>

<net id="1595"><net_src comp="1174" pin="1"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="827" pin=21"/></net>

<net id="1600"><net_src comp="1178" pin="1"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="827" pin=22"/></net>

<net id="1605"><net_src comp="1182" pin="1"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="827" pin=23"/></net>

<net id="1610"><net_src comp="1186" pin="1"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="827" pin=24"/></net>

<net id="1615"><net_src comp="1190" pin="1"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="827" pin=25"/></net>

<net id="1620"><net_src comp="1194" pin="1"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="827" pin=26"/></net>

<net id="1625"><net_src comp="1198" pin="1"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="827" pin=27"/></net>

<net id="1630"><net_src comp="1202" pin="1"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="827" pin=28"/></net>

<net id="1635"><net_src comp="1206" pin="1"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="827" pin=29"/></net>

<net id="1640"><net_src comp="1210" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="827" pin=30"/></net>

<net id="1645"><net_src comp="1214" pin="1"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="827" pin=31"/></net>

<net id="1650"><net_src comp="1218" pin="1"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="827" pin=32"/></net>

<net id="1661"><net_src comp="1231" pin="2"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1666"><net_src comp="1249" pin="2"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1668"><net_src comp="1663" pin="1"/><net_sink comp="925" pin=19"/></net>

<net id="1669"><net_src comp="1663" pin="1"/><net_sink comp="966" pin=19"/></net>

<net id="1670"><net_src comp="1663" pin="1"/><net_sink comp="1007" pin=19"/></net>

<net id="1671"><net_src comp="1663" pin="1"/><net_sink comp="1048" pin=19"/></net>

<net id="1678"><net_src comp="1263" pin="4"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="1299" pin=1"/></net>

<net id="1680"><net_src comp="1675" pin="1"/><net_sink comp="1299" pin=2"/></net>

<net id="1684"><net_src comp="1284" pin="1"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="1686"><net_src comp="1681" pin="1"/><net_sink comp="716" pin=2"/></net>

<net id="1687"><net_src comp="1681" pin="1"/><net_sink comp="723" pin=2"/></net>

<net id="1691"><net_src comp="690" pin="3"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1696"><net_src comp="1289" pin="2"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1701"><net_src comp="1299" pin="3"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1703"><net_src comp="1698" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1704"><net_src comp="1698" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1705"><net_src comp="1698" pin="1"/><net_sink comp="1048" pin=1"/></net>

<net id="1709"><net_src comp="1306" pin="1"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="925" pin=37"/></net>

<net id="1714"><net_src comp="703" pin="3"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1719"><net_src comp="1311" pin="1"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="966" pin=37"/></net>

<net id="1724"><net_src comp="716" pin="3"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1729"><net_src comp="723" pin="3"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1734"><net_src comp="1316" pin="1"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="1007" pin=37"/></net>

<net id="1739"><net_src comp="736" pin="3"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1744"><net_src comp="1321" pin="1"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="1048" pin=37"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2_to_conv3 | {6 17 }
 - Input state : 
	Port: conv2 : conv1_to_conv2 | {2 3 }
	Port: conv2 : conv2_weights_0 | {7 8 }
	Port: conv2 : conv2_weights_1 | {9 10 }
	Port: conv2 : conv2_weights_2 | {11 12 }
	Port: conv2 : conv2_weights_3 | {11 12 }
	Port: conv2 : conv2_biases_read | {1 }
	Port: conv2 : conv2_biases_read_95 | {1 }
	Port: conv2 : conv2_biases_read_96 | {1 }
	Port: conv2 : conv2_biases_read_97 | {1 }
	Port: conv2 : conv2_biases_read_98 | {1 }
	Port: conv2 : conv2_biases_read_99 | {1 }
	Port: conv2 : conv2_biases_read_100 | {1 }
	Port: conv2 : conv2_biases_read_101 | {1 }
	Port: conv2 : conv2_biases_read_102 | {1 }
	Port: conv2 : conv2_biases_read_103 | {1 }
	Port: conv2 : conv2_biases_read_104 | {1 }
	Port: conv2 : conv2_biases_read_105 | {1 }
	Port: conv2 : conv2_biases_read_106 | {1 }
	Port: conv2 : conv2_biases_read_107 | {1 }
	Port: conv2 : conv2_biases_read_108 | {1 }
	Port: conv2 : conv2_biases_read_109 | {1 }
	Port: conv2 : conv2_biases_read_110 | {1 }
	Port: conv2 : conv2_biases_read_111 | {1 }
	Port: conv2 : conv2_biases_read_112 | {1 }
	Port: conv2 : conv2_biases_read_113 | {1 }
	Port: conv2 : conv2_biases_read_114 | {1 }
	Port: conv2 : conv2_biases_read_115 | {1 }
	Port: conv2 : conv2_biases_read_116 | {1 }
	Port: conv2 : conv2_biases_read_117 | {1 }
	Port: conv2 : conv2_biases_read_118 | {1 }
	Port: conv2 : conv2_biases_read_119 | {1 }
	Port: conv2 : conv2_biases_read_120 | {1 }
	Port: conv2 : conv2_biases_read_121 | {1 }
	Port: conv2 : conv2_biases_read_122 | {1 }
	Port: conv2 : conv2_biases_read_123 | {1 }
	Port: conv2 : conv2_biases_read_124 | {1 }
	Port: conv2 : conv2_biases_read_125 | {1 }
  - Chain level:
	State 1
		store_ln53 : 1
	State 2
	State 3
	State 4
		call_ln0 : 1
	State 5
	State 6
		icmp_ln53 : 1
		add_ln53 : 1
		br_ln53 : 2
		feat_1_cast1589 : 1
		tmp_s : 1
		add_ln63 : 2
	State 7
		tmp : 1
		br_ln55 : 2
		lshr_ln : 1
		tmp_35 : 2
		tmp_40_cast : 3
		conv2_weights_0_addr : 4
		conv2_weights_0_load : 5
		add_ln55 : 1
	State 8
		empty_168 : 1
		call_ln65 : 2
	State 9
		conv2_weights_1_load : 1
	State 10
		empty_169 : 1
		call_ln65 : 2
	State 11
		conv2_weights_2_load : 1
		conv2_weights_3_load : 1
	State 12
		empty_170 : 1
		call_ln65 : 2
	State 13
	State 14
		call_ln65 : 1
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |   grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2_fu_753  |    0    |    0    |    55   |   181   |
|          | grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |    0    |    0    |   1064  |   526   |
|          |   grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_85_7_VITIS_LOOP_86_8_fu_880   |    0    |  7.259  |   215   |   432   |
|   call   |              grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6_fu_903              |    0    |  7.686  |   229   |   387   |
|          |                   grp_conv2_Pipeline_tile_height_loop_fu_925                   |    85   |  14.518 |   8587  |   6295  |
|          |                   grp_conv2_Pipeline_tile_height_loop9_fu_966                  |    85   |  14.518 |   8587  |   6295  |
|          |                  grp_conv2_Pipeline_tile_height_loop10_fu_1007                 |    85   |  14.518 |   8587  |   6295  |
|          |                  grp_conv2_Pipeline_tile_height_loop11_fu_1048                 |    85   |  14.518 |   8587  |   6295  |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                add_ln53_fu_1231                                |    0    |    0    |    0    |    13   |
|    add   |                                add_ln63_fu_1249                                |    0    |    0    |    0    |    17   |
|          |                                add_ln55_fu_1289                                |    0    |    0    |    0    |    14   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                icmp_ln53_fu_1225                               |    0    |    0    |    0    |    13   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         conv2_biases_read_1_read_fu_498                        |    0    |    0    |    0    |    0    |
|          |                         conv2_biases_read_2_read_fu_504                        |    0    |    0    |    0    |    0    |
|          |                         conv2_biases_read_3_read_fu_510                        |    0    |    0    |    0    |    0    |
|          |                         conv2_biases_read_4_read_fu_516                        |    0    |    0    |    0    |    0    |
|          |                         conv2_biases_read_5_read_fu_522                        |    0    |    0    |    0    |    0    |
|          |                         conv2_biases_read_6_read_fu_528                        |    0    |    0    |    0    |    0    |
|          |                         conv2_biases_read_7_read_fu_534                        |    0    |    0    |    0    |    0    |
|          |                         conv2_biases_read_8_read_fu_540                        |    0    |    0    |    0    |    0    |
|          |                         conv2_biases_read_9_read_fu_546                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_10_read_fu_552                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_11_read_fu_558                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_12_read_fu_564                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_13_read_fu_570                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_14_read_fu_576                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_15_read_fu_582                        |    0    |    0    |    0    |    0    |
|   read   |                        conv2_biases_read_16_read_fu_588                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_17_read_fu_594                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_18_read_fu_600                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_19_read_fu_606                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_20_read_fu_612                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_21_read_fu_618                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_22_read_fu_624                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_23_read_fu_630                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_24_read_fu_636                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_25_read_fu_642                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_26_read_fu_648                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_27_read_fu_654                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_28_read_fu_660                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_29_read_fu_666                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_30_read_fu_672                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_31_read_fu_678                        |    0    |    0    |    0    |    0    |
|          |                        conv2_biases_read_63_read_fu_684                        |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                             feat_1_cast1589_fu_1237                            |    0    |    0    |    0    |    0    |
|          |                               tmp_40_cast_fu_1284                              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  tmp_s_fu_1241                                 |    0    |    0    |    0    |    0    |
|bitconcatenate|                                 tmp_35_fu_1276                                 |    0    |    0    |    0    |    0    |
|          |                                  or_ln_fu_1299                                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                                   tmp_fu_1255                                  |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                 lshr_ln_fu_1263                                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                                empty_167_fu_1273                               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                |   340   |  73.017 |  35911  |  26763  |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|      input_tile     |    1   |    0   |    0   |    0   |
|     input_tile_1    |    1   |    0   |    0   |    0   |
|    input_tile_10    |    1   |    0   |    0   |    0   |
|    input_tile_11    |    1   |    0   |    0   |    0   |
|    input_tile_12    |    1   |    0   |    0   |    0   |
|    input_tile_13    |    1   |    0   |    0   |    0   |
|    input_tile_14    |    1   |    0   |    0   |    0   |
|    input_tile_15    |    1   |    0   |    0   |    0   |
|    input_tile_16    |    1   |    0   |    0   |    0   |
|    input_tile_17    |    1   |    0   |    0   |    0   |
|    input_tile_18    |    1   |    0   |    0   |    0   |
|    input_tile_19    |    1   |    0   |    0   |    0   |
|     input_tile_2    |    1   |    0   |    0   |    0   |
|    input_tile_20    |    1   |    0   |    0   |    0   |
|    input_tile_21    |    1   |    0   |    0   |    0   |
|    input_tile_22    |    1   |    0   |    0   |    0   |
|    input_tile_23    |    1   |    0   |    0   |    0   |
|    input_tile_24    |    1   |    0   |    0   |    0   |
|    input_tile_25    |    1   |    0   |    0   |    0   |
|    input_tile_26    |    1   |    0   |    0   |    0   |
|    input_tile_27    |    1   |    0   |    0   |    0   |
|    input_tile_28    |    1   |    0   |    0   |    0   |
|    input_tile_29    |    1   |    0   |    0   |    0   |
|     input_tile_3    |    1   |    0   |    0   |    0   |
|    input_tile_30    |    1   |    0   |    0   |    0   |
|    input_tile_31    |    1   |    0   |    0   |    0   |
|    input_tile_32    |    1   |    0   |    0   |    0   |
|    input_tile_33    |    1   |    0   |    0   |    0   |
|    input_tile_34    |    1   |    0   |    0   |    0   |
|    input_tile_35    |    1   |    0   |    0   |    0   |
|    input_tile_36    |    1   |    0   |    0   |    0   |
|    input_tile_37    |    1   |    0   |    0   |    0   |
|    input_tile_38    |    1   |    0   |    0   |    0   |
|    input_tile_39    |    1   |    0   |    0   |    0   |
|     input_tile_4    |    1   |    0   |    0   |    0   |
|    input_tile_40    |    1   |    0   |    0   |    0   |
|    input_tile_41    |    1   |    0   |    0   |    0   |
|    input_tile_42    |    1   |    0   |    0   |    0   |
|    input_tile_43    |    1   |    0   |    0   |    0   |
|    input_tile_44    |    1   |    0   |    0   |    0   |
|    input_tile_45    |    1   |    0   |    0   |    0   |
|    input_tile_46    |    1   |    0   |    0   |    0   |
|    input_tile_47    |    1   |    0   |    0   |    0   |
|    input_tile_48    |    1   |    0   |    0   |    0   |
|    input_tile_49    |    1   |    0   |    0   |    0   |
|     input_tile_5    |    1   |    0   |    0   |    0   |
|    input_tile_50    |    1   |    0   |    0   |    0   |
|    input_tile_51    |    1   |    0   |    0   |    0   |
|    input_tile_52    |    1   |    0   |    0   |    0   |
|    input_tile_53    |    1   |    0   |    0   |    0   |
|    input_tile_54    |    1   |    0   |    0   |    0   |
|    input_tile_55    |    1   |    0   |    0   |    0   |
|    input_tile_56    |    1   |    0   |    0   |    0   |
|    input_tile_57    |    1   |    0   |    0   |    0   |
|    input_tile_58    |    1   |    0   |    0   |    0   |
|    input_tile_59    |    1   |    0   |    0   |    0   |
|     input_tile_6    |    1   |    0   |    0   |    0   |
|    input_tile_60    |    1   |    0   |    0   |    0   |
|    input_tile_61    |    1   |    0   |    0   |    0   |
|    input_tile_62    |    1   |    0   |    0   |    0   |
|    input_tile_63    |    1   |    0   |    0   |    0   |
|    input_tile_64    |    1   |    0   |    0   |    0   |
|    input_tile_65    |    1   |    0   |    0   |    0   |
|    input_tile_66    |    1   |    0   |    0   |    0   |
|    input_tile_67    |    1   |    0   |    0   |    0   |
|     input_tile_7    |    1   |    0   |    0   |    0   |
|     input_tile_8    |    1   |    0   |    0   |    0   |
|     input_tile_9    |    1   |    0   |    0   |    0   |
|  layer2_output_tile |    2   |    0   |    0   |    0   |
| layer2_output_tile_1|    2   |    0   |    0   |    0   |
|layer2_output_tile_10|    2   |    0   |    0   |    0   |
|layer2_output_tile_11|    2   |    0   |    0   |    0   |
|layer2_output_tile_12|    2   |    0   |    0   |    0   |
|layer2_output_tile_13|    2   |    0   |    0   |    0   |
|layer2_output_tile_14|    2   |    0   |    0   |    0   |
|layer2_output_tile_15|    2   |    0   |    0   |    0   |
|layer2_output_tile_16|    2   |    0   |    0   |    0   |
| layer2_output_tile_2|    2   |    0   |    0   |    0   |
| layer2_output_tile_3|    2   |    0   |    0   |    0   |
| layer2_output_tile_4|    2   |    0   |    0   |    0   |
| layer2_output_tile_5|    2   |    0   |    0   |    0   |
| layer2_output_tile_6|    2   |    0   |    0   |    0   |
| layer2_output_tile_7|    2   |    0   |    0   |    0   |
| layer2_output_tile_8|    2   |    0   |    0   |    0   |
| layer2_output_tile_9|    2   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+
|        Total        |   102  |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln53_reg_1658      |    6   |
|      add_ln55_reg_1693      |    7   |
|      add_ln63_reg_1663      |   10   |
|conv2_biases_read_10_reg_1377|   32   |
|conv2_biases_read_11_reg_1382|   32   |
|conv2_biases_read_12_reg_1387|   32   |
|conv2_biases_read_13_reg_1392|   32   |
|conv2_biases_read_14_reg_1397|   32   |
|conv2_biases_read_15_reg_1402|   32   |
|conv2_biases_read_16_reg_1407|   32   |
|conv2_biases_read_17_reg_1412|   32   |
|conv2_biases_read_18_reg_1417|   32   |
|conv2_biases_read_19_reg_1422|   32   |
| conv2_biases_read_1_reg_1332|   32   |
|conv2_biases_read_20_reg_1427|   32   |
|conv2_biases_read_21_reg_1432|   32   |
|conv2_biases_read_22_reg_1437|   32   |
|conv2_biases_read_23_reg_1442|   32   |
|conv2_biases_read_24_reg_1447|   32   |
|conv2_biases_read_25_reg_1452|   32   |
|conv2_biases_read_26_reg_1457|   32   |
|conv2_biases_read_27_reg_1462|   32   |
|conv2_biases_read_28_reg_1467|   32   |
|conv2_biases_read_29_reg_1472|   32   |
| conv2_biases_read_2_reg_1337|   32   |
|conv2_biases_read_30_reg_1477|   32   |
|conv2_biases_read_31_reg_1482|   32   |
| conv2_biases_read_3_reg_1342|   32   |
| conv2_biases_read_4_reg_1347|   32   |
| conv2_biases_read_5_reg_1352|   32   |
|conv2_biases_read_63_reg_1487|   32   |
| conv2_biases_read_6_reg_1357|   32   |
| conv2_biases_read_7_reg_1362|   32   |
| conv2_biases_read_8_reg_1367|   32   |
| conv2_biases_read_9_reg_1372|   32   |
|conv2_weights_0_addr_reg_1688|    9   |
|conv2_weights_1_addr_reg_1711|    9   |
|conv2_weights_2_addr_reg_1721|    9   |
|conv2_weights_3_addr_reg_1726|    9   |
|conv2_weights_3_load_reg_1736|   32   |
|      empty_134_reg_1492     |   32   |
|      empty_135_reg_1497     |   32   |
|      empty_136_reg_1502     |   32   |
|      empty_137_reg_1507     |   32   |
|      empty_138_reg_1512     |   32   |
|      empty_139_reg_1517     |   32   |
|      empty_140_reg_1522     |   32   |
|      empty_141_reg_1527     |   32   |
|      empty_142_reg_1532     |   32   |
|      empty_143_reg_1537     |   32   |
|      empty_144_reg_1542     |   32   |
|      empty_145_reg_1547     |   32   |
|      empty_146_reg_1552     |   32   |
|      empty_147_reg_1557     |   32   |
|      empty_148_reg_1562     |   32   |
|      empty_149_reg_1567     |   32   |
|      empty_150_reg_1572     |   32   |
|      empty_151_reg_1577     |   32   |
|      empty_152_reg_1582     |   32   |
|      empty_153_reg_1587     |   32   |
|      empty_154_reg_1592     |   32   |
|      empty_155_reg_1597     |   32   |
|      empty_156_reg_1602     |   32   |
|      empty_157_reg_1607     |   32   |
|      empty_158_reg_1612     |   32   |
|      empty_159_reg_1617     |   32   |
|      empty_160_reg_1622     |   32   |
|      empty_161_reg_1627     |   32   |
|      empty_162_reg_1632     |   32   |
|      empty_163_reg_1637     |   32   |
|      empty_164_reg_1642     |   32   |
|      empty_165_reg_1647     |   32   |
|      empty_168_reg_1706     |   32   |
|      empty_169_reg_1716     |   32   |
|      empty_170_reg_1731     |   32   |
|      empty_171_reg_1741     |   32   |
|        feat_reg_1325        |    6   |
|       in_feat_reg_742       |    7   |
|       lshr_ln_reg_1675      |    4   |
|        or_ln_reg_1698       |    8   |
|     tmp_40_cast_reg_1681    |   64   |
+-----------------------------+--------+
|            Total            |  2356  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                      Comp                                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                grp_access_fu_697                               |  p0  |   2  |   9  |   18   ||    9    |
|                                grp_access_fu_710                               |  p0  |   2  |   9  |   18   ||    9    |
|                                grp_access_fu_730                               |  p0  |   2  |   9  |   18   ||    9    |
|                                grp_access_fu_736                               |  p0  |   2  |   9  |   18   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p1  |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p2  |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p3  |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p4  |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p5  |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p6  |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p7  |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p8  |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p9  |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p10 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p11 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p12 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p13 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p14 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p15 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p16 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p17 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p18 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p19 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p20 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p21 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p22 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p23 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p24 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p25 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p26 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p27 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p28 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p29 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p30 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p31 |   2  |  32  |   64   ||    9    |
| grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_827 |  p32 |   2  |  32  |   64   ||    9    |
|                   grp_conv2_Pipeline_tile_height_loop_fu_925                   |  p1  |   2  |   8  |   16   ||    9    |
|                   grp_conv2_Pipeline_tile_height_loop_fu_925                   |  p37 |   2  |  32  |   64   ||    9    |
|                   grp_conv2_Pipeline_tile_height_loop9_fu_966                  |  p37 |   2  |  32  |   64   ||    9    |
|                  grp_conv2_Pipeline_tile_height_loop10_fu_1007                 |  p37 |   2  |  32  |   64   ||    9    |
|                  grp_conv2_Pipeline_tile_height_loop11_fu_1048                 |  p37 |   2  |  32  |   64   ||    9    |
|--------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                      Total                                     |      |      |      |  2392  ||  17.507 ||   369   |
|--------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   340  |   73   |  35911 |  26763 |    -   |
|   Memory  |   102  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   369  |    -   |
|  Register |    -   |    -   |    -   |  2356  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   102  |   340  |   90   |  38267 |  27132 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
