Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Apr 18 17:54:58 2024
| Host         : DESKTOP-NNNNE7H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file test_env_timing_summary_routed.rpt -rpx test_env_timing_summary_routed.rpx
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.395     -406.640                    512                 1444        0.157        0.000                      0                 1444        3.750        0.000                       0                   647  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.395     -406.640                    512                 1413        0.157        0.000                      0                 1413        3.750        0.000                       0                   647  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.998        0.000                      0                   31        0.525        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          512  Failing Endpoints,  Worst Slack       -1.395ns,  Total Violation     -406.640ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.395ns  (required time - arrival time)
  Source:                 test_env_IFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_ID/reg_file_reg[5][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.243ns  (logic 2.843ns (25.288%)  route 8.400ns (74.712%))
  Logic Levels:           14  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.812     5.415    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  test_env_IFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  test_env_IFetch/pc_reg_reg[3]/Q
                         net (fo=23, routed)          1.029     6.900    test_env_IFetch/pc_reg[3]
    SLICE_X30Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.024 r  test_env_IFetch/g0_b16/O
                         net (fo=144, routed)         1.015     8.039    test_env_ID/out[8]
    SLICE_X31Y38         LUT6 (Prop_lut6_I4_O)        0.124     8.163 f  test_env_ID/ram_reg_0_63_8_8_i_6/O
                         net (fo=1, routed)           0.000     8.163    test_env_ID/ram_reg_0_63_8_8_i_6_n_0
    SLICE_X31Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     8.375 f  test_env_ID/ram_reg_0_63_8_8_i_3/O
                         net (fo=1, routed)           0.581     8.956    test_env_IFetch/pc_reg_reg[2]_37
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.299     9.255 f  test_env_IFetch/ram_reg_0_63_8_8_i_2/O
                         net (fo=4, routed)           0.448     9.704    test_env_IFetch/RD2[8]
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.828 r  test_env_IFetch/gtOp_carry__0_i_22/O
                         net (fo=6, routed)           0.678    10.506    test_env_ID/pc_reg_reg[2]_4
    SLICE_X32Y41         LUT4 (Prop_lut4_I3_O)        0.124    10.630 r  test_env_ID/gtOp_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.630    test_env_EX/pc_reg_reg[2]_8[0]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.162 r  test_env_EX/gtOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.162    test_env_EX/gtOp_carry__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  test_env_EX/gtOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.276    test_env_EX/gtOp_carry__1_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 f  test_env_EX/gtOp_carry__2/CO[3]
                         net (fo=32, routed)          1.141    12.531    test_env_IFetch/CO[0]
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.655 r  test_env_IFetch/ram_reg_0_63_0_0_i_13/O
                         net (fo=1, routed)           0.264    12.919    test_env_IFetch/ram_reg_0_63_0_0_i_13_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.124    13.043 r  test_env_IFetch/ram_reg_0_63_0_0_i_4/O
                         net (fo=32, routed)          1.205    14.248    test_env_RAM/ram_reg_0_63_28_28/A1
    SLICE_X30Y44         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.372 r  test_env_RAM/ram_reg_0_63_28_28/SP/O
                         net (fo=1, routed)           0.593    14.965    test_env_IFetch/MemData[28]
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124    15.089 r  test_env_IFetch/reg_file[3][28]_i_2/O
                         net (fo=1, routed)           0.633    15.722    test_env_IFetch/reg_file[3][28]_i_2_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124    15.846 r  test_env_IFetch/reg_file[3][28]_i_1/O
                         net (fo=16, routed)          0.811    16.657    test_env_ID/pc_reg_reg[2]_32[28]
    SLICE_X26Y48         FDRE                                         r  test_env_ID/reg_file_reg[5][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.689    15.111    test_env_ID/clk_IBUF_BUFG
    SLICE_X26Y48         FDRE                                         r  test_env_ID/reg_file_reg[5][28]/C
                         clock pessimism              0.267    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X26Y48         FDRE (Setup_fdre_C_D)       -0.081    15.262    test_env_ID/reg_file_reg[5][28]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -16.657    
  -------------------------------------------------------------------
                         slack                                 -1.395    

Slack (VIOLATED) :        -1.394ns  (required time - arrival time)
  Source:                 test_env_IFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_ID/reg_file_reg[8][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.262ns  (logic 2.843ns (25.243%)  route 8.419ns (74.757%))
  Logic Levels:           14  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.812     5.415    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  test_env_IFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  test_env_IFetch/pc_reg_reg[3]/Q
                         net (fo=23, routed)          1.029     6.900    test_env_IFetch/pc_reg[3]
    SLICE_X30Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.024 r  test_env_IFetch/g0_b16/O
                         net (fo=144, routed)         1.015     8.039    test_env_ID/out[8]
    SLICE_X31Y38         LUT6 (Prop_lut6_I4_O)        0.124     8.163 f  test_env_ID/ram_reg_0_63_8_8_i_6/O
                         net (fo=1, routed)           0.000     8.163    test_env_ID/ram_reg_0_63_8_8_i_6_n_0
    SLICE_X31Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     8.375 f  test_env_ID/ram_reg_0_63_8_8_i_3/O
                         net (fo=1, routed)           0.581     8.956    test_env_IFetch/pc_reg_reg[2]_37
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.299     9.255 f  test_env_IFetch/ram_reg_0_63_8_8_i_2/O
                         net (fo=4, routed)           0.448     9.704    test_env_IFetch/RD2[8]
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.828 r  test_env_IFetch/gtOp_carry__0_i_22/O
                         net (fo=6, routed)           0.678    10.506    test_env_ID/pc_reg_reg[2]_4
    SLICE_X32Y41         LUT4 (Prop_lut4_I3_O)        0.124    10.630 r  test_env_ID/gtOp_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.630    test_env_EX/pc_reg_reg[2]_8[0]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.162 r  test_env_EX/gtOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.162    test_env_EX/gtOp_carry__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  test_env_EX/gtOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.276    test_env_EX/gtOp_carry__1_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 f  test_env_EX/gtOp_carry__2/CO[3]
                         net (fo=32, routed)          1.141    12.531    test_env_IFetch/CO[0]
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.655 r  test_env_IFetch/ram_reg_0_63_0_0_i_13/O
                         net (fo=1, routed)           0.264    12.919    test_env_IFetch/ram_reg_0_63_0_0_i_13_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.124    13.043 r  test_env_IFetch/ram_reg_0_63_0_0_i_4/O
                         net (fo=32, routed)          1.205    14.248    test_env_RAM/ram_reg_0_63_28_28/A1
    SLICE_X30Y44         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.372 r  test_env_RAM/ram_reg_0_63_28_28/SP/O
                         net (fo=1, routed)           0.593    14.965    test_env_IFetch/MemData[28]
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124    15.089 r  test_env_IFetch/reg_file[3][28]_i_2/O
                         net (fo=1, routed)           0.633    15.722    test_env_IFetch/reg_file[3][28]_i_2_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124    15.846 r  test_env_IFetch/reg_file[3][28]_i_1/O
                         net (fo=16, routed)          0.831    16.677    test_env_ID/pc_reg_reg[2]_32[28]
    SLICE_X26Y42         FDRE                                         r  test_env_ID/reg_file_reg[8][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.687    15.109    test_env_ID/clk_IBUF_BUFG
    SLICE_X26Y42         FDRE                                         r  test_env_ID/reg_file_reg[8][28]/C
                         clock pessimism              0.267    15.377    
                         clock uncertainty           -0.035    15.341    
    SLICE_X26Y42         FDRE (Setup_fdre_C_D)       -0.058    15.283    test_env_ID/reg_file_reg[8][28]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -16.677    
  -------------------------------------------------------------------
                         slack                                 -1.394    

Slack (VIOLATED) :        -1.358ns  (required time - arrival time)
  Source:                 test_env_IFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_ID/reg_file_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.222ns  (logic 2.824ns (25.164%)  route 8.398ns (74.836%))
  Logic Levels:           14  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.812     5.415    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  test_env_IFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  test_env_IFetch/pc_reg_reg[3]/Q
                         net (fo=23, routed)          1.029     6.900    test_env_IFetch/pc_reg[3]
    SLICE_X30Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.024 r  test_env_IFetch/g0_b16/O
                         net (fo=144, routed)         1.015     8.039    test_env_ID/out[8]
    SLICE_X31Y38         LUT6 (Prop_lut6_I4_O)        0.124     8.163 f  test_env_ID/ram_reg_0_63_8_8_i_6/O
                         net (fo=1, routed)           0.000     8.163    test_env_ID/ram_reg_0_63_8_8_i_6_n_0
    SLICE_X31Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     8.375 f  test_env_ID/ram_reg_0_63_8_8_i_3/O
                         net (fo=1, routed)           0.581     8.956    test_env_IFetch/pc_reg_reg[2]_37
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.299     9.255 f  test_env_IFetch/ram_reg_0_63_8_8_i_2/O
                         net (fo=4, routed)           0.448     9.704    test_env_IFetch/RD2[8]
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.828 r  test_env_IFetch/gtOp_carry__0_i_22/O
                         net (fo=6, routed)           0.678    10.506    test_env_ID/pc_reg_reg[2]_4
    SLICE_X32Y41         LUT4 (Prop_lut4_I3_O)        0.124    10.630 r  test_env_ID/gtOp_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.630    test_env_EX/pc_reg_reg[2]_8[0]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.162 r  test_env_EX/gtOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.162    test_env_EX/gtOp_carry__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  test_env_EX/gtOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.276    test_env_EX/gtOp_carry__1_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 f  test_env_EX/gtOp_carry__2/CO[3]
                         net (fo=32, routed)          1.051    12.441    test_env_IFetch/CO[0]
    SLICE_X33Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.565 r  test_env_IFetch/ram_reg_0_63_0_0_i_11/O
                         net (fo=1, routed)           0.541    13.106    test_env_IFetch/ram_reg_0_63_0_0_i_11_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.230 r  test_env_IFetch/ram_reg_0_63_0_0_i_3/O
                         net (fo=32, routed)          1.247    14.476    test_env_RAM/ram_reg_0_63_1_1/A0
    SLICE_X34Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    14.581 r  test_env_RAM/ram_reg_0_63_1_1/SP/O
                         net (fo=1, routed)           0.501    15.082    test_env_IFetch/MemData[1]
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.206 r  test_env_IFetch/reg_file[3][1]_i_2/O
                         net (fo=1, routed)           0.563    15.769    test_env_IFetch/reg_file[3][1]_i_2_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.893 r  test_env_IFetch/reg_file[3][1]_i_1/O
                         net (fo=16, routed)          0.744    16.637    test_env_ID/pc_reg_reg[2]_32[1]
    SLICE_X39Y43         FDRE                                         r  test_env_ID/reg_file_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.683    15.105    test_env_ID/clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  test_env_ID/reg_file_reg[3][1]/C
                         clock pessimism              0.267    15.373    
                         clock uncertainty           -0.035    15.337    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)       -0.058    15.279    test_env_ID/reg_file_reg[3][1]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -16.637    
  -------------------------------------------------------------------
                         slack                                 -1.358    

Slack (VIOLATED) :        -1.347ns  (required time - arrival time)
  Source:                 test_env_IFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_ID/reg_file_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.189ns  (logic 2.824ns (25.238%)  route 8.365ns (74.762%))
  Logic Levels:           14  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.812     5.415    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  test_env_IFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  test_env_IFetch/pc_reg_reg[3]/Q
                         net (fo=23, routed)          1.029     6.900    test_env_IFetch/pc_reg[3]
    SLICE_X30Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.024 r  test_env_IFetch/g0_b16/O
                         net (fo=144, routed)         1.015     8.039    test_env_ID/out[8]
    SLICE_X31Y38         LUT6 (Prop_lut6_I4_O)        0.124     8.163 f  test_env_ID/ram_reg_0_63_8_8_i_6/O
                         net (fo=1, routed)           0.000     8.163    test_env_ID/ram_reg_0_63_8_8_i_6_n_0
    SLICE_X31Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     8.375 f  test_env_ID/ram_reg_0_63_8_8_i_3/O
                         net (fo=1, routed)           0.581     8.956    test_env_IFetch/pc_reg_reg[2]_37
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.299     9.255 f  test_env_IFetch/ram_reg_0_63_8_8_i_2/O
                         net (fo=4, routed)           0.448     9.704    test_env_IFetch/RD2[8]
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.828 r  test_env_IFetch/gtOp_carry__0_i_22/O
                         net (fo=6, routed)           0.678    10.506    test_env_ID/pc_reg_reg[2]_4
    SLICE_X32Y41         LUT4 (Prop_lut4_I3_O)        0.124    10.630 r  test_env_ID/gtOp_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.630    test_env_EX/pc_reg_reg[2]_8[0]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.162 r  test_env_EX/gtOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.162    test_env_EX/gtOp_carry__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  test_env_EX/gtOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.276    test_env_EX/gtOp_carry__1_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 f  test_env_EX/gtOp_carry__2/CO[3]
                         net (fo=32, routed)          1.051    12.441    test_env_IFetch/CO[0]
    SLICE_X33Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.565 r  test_env_IFetch/ram_reg_0_63_0_0_i_11/O
                         net (fo=1, routed)           0.541    13.106    test_env_IFetch/ram_reg_0_63_0_0_i_11_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.230 r  test_env_IFetch/ram_reg_0_63_0_0_i_3/O
                         net (fo=32, routed)          1.247    14.476    test_env_RAM/ram_reg_0_63_1_1/A0
    SLICE_X34Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    14.581 r  test_env_RAM/ram_reg_0_63_1_1/SP/O
                         net (fo=1, routed)           0.501    15.082    test_env_IFetch/MemData[1]
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.206 r  test_env_IFetch/reg_file[3][1]_i_2/O
                         net (fo=1, routed)           0.563    15.769    test_env_IFetch/reg_file[3][1]_i_2_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.893 r  test_env_IFetch/reg_file[3][1]_i_1/O
                         net (fo=16, routed)          0.711    16.604    test_env_ID/pc_reg_reg[2]_32[1]
    SLICE_X35Y41         FDRE                                         r  test_env_ID/reg_file_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.684    15.106    test_env_ID/clk_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  test_env_ID/reg_file_reg[5][1]/C
                         clock pessimism              0.267    15.374    
                         clock uncertainty           -0.035    15.338    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)       -0.081    15.257    test_env_ID/reg_file_reg[5][1]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -16.604    
  -------------------------------------------------------------------
                         slack                                 -1.347    

Slack (VIOLATED) :        -1.342ns  (required time - arrival time)
  Source:                 test_env_IFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_ID/reg_file_reg[7][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.210ns  (logic 2.824ns (25.193%)  route 8.386ns (74.807%))
  Logic Levels:           14  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 15.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.812     5.415    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  test_env_IFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  test_env_IFetch/pc_reg_reg[3]/Q
                         net (fo=23, routed)          1.029     6.900    test_env_IFetch/pc_reg[3]
    SLICE_X30Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.024 r  test_env_IFetch/g0_b16/O
                         net (fo=144, routed)         1.015     8.039    test_env_ID/out[8]
    SLICE_X31Y38         LUT6 (Prop_lut6_I4_O)        0.124     8.163 f  test_env_ID/ram_reg_0_63_8_8_i_6/O
                         net (fo=1, routed)           0.000     8.163    test_env_ID/ram_reg_0_63_8_8_i_6_n_0
    SLICE_X31Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     8.375 f  test_env_ID/ram_reg_0_63_8_8_i_3/O
                         net (fo=1, routed)           0.581     8.956    test_env_IFetch/pc_reg_reg[2]_37
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.299     9.255 f  test_env_IFetch/ram_reg_0_63_8_8_i_2/O
                         net (fo=4, routed)           0.448     9.704    test_env_IFetch/RD2[8]
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.828 r  test_env_IFetch/gtOp_carry__0_i_22/O
                         net (fo=6, routed)           0.678    10.506    test_env_ID/pc_reg_reg[2]_4
    SLICE_X32Y41         LUT4 (Prop_lut4_I3_O)        0.124    10.630 r  test_env_ID/gtOp_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.630    test_env_EX/pc_reg_reg[2]_8[0]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.162 r  test_env_EX/gtOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.162    test_env_EX/gtOp_carry__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  test_env_EX/gtOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.276    test_env_EX/gtOp_carry__1_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 f  test_env_EX/gtOp_carry__2/CO[3]
                         net (fo=32, routed)          1.051    12.441    test_env_IFetch/CO[0]
    SLICE_X33Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.565 r  test_env_IFetch/ram_reg_0_63_0_0_i_11/O
                         net (fo=1, routed)           0.541    13.106    test_env_IFetch/ram_reg_0_63_0_0_i_11_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.230 r  test_env_IFetch/ram_reg_0_63_0_0_i_3/O
                         net (fo=32, routed)          1.247    14.476    test_env_RAM/ram_reg_0_63_1_1/A0
    SLICE_X34Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    14.581 r  test_env_RAM/ram_reg_0_63_1_1/SP/O
                         net (fo=1, routed)           0.501    15.082    test_env_IFetch/MemData[1]
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.206 r  test_env_IFetch/reg_file[3][1]_i_2/O
                         net (fo=1, routed)           0.563    15.769    test_env_IFetch/reg_file[3][1]_i_2_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.893 r  test_env_IFetch/reg_file[3][1]_i_1/O
                         net (fo=16, routed)          0.731    16.624    test_env_ID/pc_reg_reg[2]_32[1]
    SLICE_X32Y44         FDRE                                         r  test_env_ID/reg_file_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.686    15.108    test_env_ID/clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  test_env_ID/reg_file_reg[7][1]/C
                         clock pessimism              0.267    15.376    
                         clock uncertainty           -0.035    15.340    
    SLICE_X32Y44         FDRE (Setup_fdre_C_D)       -0.058    15.282    test_env_ID/reg_file_reg[7][1]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -16.624    
  -------------------------------------------------------------------
                         slack                                 -1.342    

Slack (VIOLATED) :        -1.315ns  (required time - arrival time)
  Source:                 test_env_IFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_ID/reg_file_reg[3][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.145ns  (logic 2.804ns (25.162%)  route 8.341ns (74.838%))
  Logic Levels:           14  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.812     5.415    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  test_env_IFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  test_env_IFetch/pc_reg_reg[3]/Q
                         net (fo=23, routed)          1.029     6.900    test_env_IFetch/pc_reg[3]
    SLICE_X30Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.024 r  test_env_IFetch/g0_b16/O
                         net (fo=144, routed)         1.015     8.039    test_env_ID/out[8]
    SLICE_X31Y38         LUT6 (Prop_lut6_I4_O)        0.124     8.163 f  test_env_ID/ram_reg_0_63_8_8_i_6/O
                         net (fo=1, routed)           0.000     8.163    test_env_ID/ram_reg_0_63_8_8_i_6_n_0
    SLICE_X31Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     8.375 f  test_env_ID/ram_reg_0_63_8_8_i_3/O
                         net (fo=1, routed)           0.581     8.956    test_env_IFetch/pc_reg_reg[2]_37
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.299     9.255 f  test_env_IFetch/ram_reg_0_63_8_8_i_2/O
                         net (fo=4, routed)           0.448     9.704    test_env_IFetch/RD2[8]
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.828 r  test_env_IFetch/gtOp_carry__0_i_22/O
                         net (fo=6, routed)           0.678    10.506    test_env_ID/pc_reg_reg[2]_4
    SLICE_X32Y41         LUT4 (Prop_lut4_I3_O)        0.124    10.630 r  test_env_ID/gtOp_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.630    test_env_EX/pc_reg_reg[2]_8[0]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.162 r  test_env_EX/gtOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.162    test_env_EX/gtOp_carry__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  test_env_EX/gtOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.276    test_env_EX/gtOp_carry__1_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 f  test_env_EX/gtOp_carry__2/CO[3]
                         net (fo=32, routed)          1.051    12.441    test_env_IFetch/CO[0]
    SLICE_X33Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.565 r  test_env_IFetch/ram_reg_0_63_0_0_i_11/O
                         net (fo=1, routed)           0.541    13.106    test_env_IFetch/ram_reg_0_63_0_0_i_11_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.230 r  test_env_IFetch/ram_reg_0_63_0_0_i_3/O
                         net (fo=32, routed)          1.247    14.476    test_env_RAM/ram_reg_0_63_19_19/A0
    SLICE_X34Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.085    14.562 r  test_env_RAM/ram_reg_0_63_19_19/SP/O
                         net (fo=1, routed)           0.489    15.050    test_env_IFetch/MemData[19]
    SLICE_X40Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.174 r  test_env_IFetch/reg_file[3][19]_i_2/O
                         net (fo=1, routed)           0.561    15.735    test_env_IFetch/reg_file[3][19]_i_2_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.859 r  test_env_IFetch/reg_file[3][19]_i_1/O
                         net (fo=16, routed)          0.700    16.559    test_env_ID/pc_reg_reg[2]_32[19]
    SLICE_X39Y43         FDRE                                         r  test_env_ID/reg_file_reg[3][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.683    15.105    test_env_ID/clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  test_env_ID/reg_file_reg[3][19]/C
                         clock pessimism              0.267    15.373    
                         clock uncertainty           -0.035    15.337    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)       -0.093    15.244    test_env_ID/reg_file_reg[3][19]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -16.559    
  -------------------------------------------------------------------
                         slack                                 -1.315    

Slack (VIOLATED) :        -1.311ns  (required time - arrival time)
  Source:                 test_env_IFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_ID/reg_file_reg[13][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.204ns  (logic 2.824ns (25.206%)  route 8.380ns (74.794%))
  Logic Levels:           14  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.812     5.415    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  test_env_IFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  test_env_IFetch/pc_reg_reg[3]/Q
                         net (fo=23, routed)          1.029     6.900    test_env_IFetch/pc_reg[3]
    SLICE_X30Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.024 r  test_env_IFetch/g0_b16/O
                         net (fo=144, routed)         1.015     8.039    test_env_ID/out[8]
    SLICE_X31Y38         LUT6 (Prop_lut6_I4_O)        0.124     8.163 f  test_env_ID/ram_reg_0_63_8_8_i_6/O
                         net (fo=1, routed)           0.000     8.163    test_env_ID/ram_reg_0_63_8_8_i_6_n_0
    SLICE_X31Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     8.375 f  test_env_ID/ram_reg_0_63_8_8_i_3/O
                         net (fo=1, routed)           0.581     8.956    test_env_IFetch/pc_reg_reg[2]_37
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.299     9.255 f  test_env_IFetch/ram_reg_0_63_8_8_i_2/O
                         net (fo=4, routed)           0.448     9.704    test_env_IFetch/RD2[8]
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.828 r  test_env_IFetch/gtOp_carry__0_i_22/O
                         net (fo=6, routed)           0.678    10.506    test_env_ID/pc_reg_reg[2]_4
    SLICE_X32Y41         LUT4 (Prop_lut4_I3_O)        0.124    10.630 r  test_env_ID/gtOp_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.630    test_env_EX/pc_reg_reg[2]_8[0]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.162 r  test_env_EX/gtOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.162    test_env_EX/gtOp_carry__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  test_env_EX/gtOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.276    test_env_EX/gtOp_carry__1_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 f  test_env_EX/gtOp_carry__2/CO[3]
                         net (fo=32, routed)          1.051    12.441    test_env_IFetch/CO[0]
    SLICE_X33Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.565 r  test_env_IFetch/ram_reg_0_63_0_0_i_11/O
                         net (fo=1, routed)           0.541    13.106    test_env_IFetch/ram_reg_0_63_0_0_i_11_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.230 r  test_env_IFetch/ram_reg_0_63_0_0_i_3/O
                         net (fo=32, routed)          1.247    14.476    test_env_RAM/ram_reg_0_63_1_1/A0
    SLICE_X34Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    14.581 r  test_env_RAM/ram_reg_0_63_1_1/SP/O
                         net (fo=1, routed)           0.501    15.082    test_env_IFetch/MemData[1]
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.206 r  test_env_IFetch/reg_file[3][1]_i_2/O
                         net (fo=1, routed)           0.563    15.769    test_env_IFetch/reg_file[3][1]_i_2_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.893 r  test_env_IFetch/reg_file[3][1]_i_1/O
                         net (fo=16, routed)          0.725    16.618    test_env_ID/pc_reg_reg[2]_32[1]
    SLICE_X38Y43         FDRE                                         r  test_env_ID/reg_file_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.683    15.105    test_env_ID/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  test_env_ID/reg_file_reg[13][1]/C
                         clock pessimism              0.267    15.373    
                         clock uncertainty           -0.035    15.337    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)       -0.030    15.307    test_env_ID/reg_file_reg[13][1]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -16.618    
  -------------------------------------------------------------------
                         slack                                 -1.311    

Slack (VIOLATED) :        -1.286ns  (required time - arrival time)
  Source:                 test_env_IFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_ID/reg_file_reg[15][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.165ns  (logic 2.804ns (25.117%)  route 8.360ns (74.883%))
  Logic Levels:           14  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.812     5.415    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  test_env_IFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  test_env_IFetch/pc_reg_reg[3]/Q
                         net (fo=23, routed)          1.029     6.900    test_env_IFetch/pc_reg[3]
    SLICE_X30Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.024 r  test_env_IFetch/g0_b16/O
                         net (fo=144, routed)         1.015     8.039    test_env_ID/out[8]
    SLICE_X31Y38         LUT6 (Prop_lut6_I4_O)        0.124     8.163 f  test_env_ID/ram_reg_0_63_8_8_i_6/O
                         net (fo=1, routed)           0.000     8.163    test_env_ID/ram_reg_0_63_8_8_i_6_n_0
    SLICE_X31Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     8.375 f  test_env_ID/ram_reg_0_63_8_8_i_3/O
                         net (fo=1, routed)           0.581     8.956    test_env_IFetch/pc_reg_reg[2]_37
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.299     9.255 f  test_env_IFetch/ram_reg_0_63_8_8_i_2/O
                         net (fo=4, routed)           0.448     9.704    test_env_IFetch/RD2[8]
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.828 r  test_env_IFetch/gtOp_carry__0_i_22/O
                         net (fo=6, routed)           0.678    10.506    test_env_ID/pc_reg_reg[2]_4
    SLICE_X32Y41         LUT4 (Prop_lut4_I3_O)        0.124    10.630 r  test_env_ID/gtOp_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.630    test_env_EX/pc_reg_reg[2]_8[0]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.162 r  test_env_EX/gtOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.162    test_env_EX/gtOp_carry__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  test_env_EX/gtOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.276    test_env_EX/gtOp_carry__1_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 f  test_env_EX/gtOp_carry__2/CO[3]
                         net (fo=32, routed)          1.051    12.441    test_env_IFetch/CO[0]
    SLICE_X33Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.565 r  test_env_IFetch/ram_reg_0_63_0_0_i_11/O
                         net (fo=1, routed)           0.541    13.106    test_env_IFetch/ram_reg_0_63_0_0_i_11_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.230 r  test_env_IFetch/ram_reg_0_63_0_0_i_3/O
                         net (fo=32, routed)          1.247    14.476    test_env_RAM/ram_reg_0_63_19_19/A0
    SLICE_X34Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.085    14.562 r  test_env_RAM/ram_reg_0_63_19_19/SP/O
                         net (fo=1, routed)           0.489    15.050    test_env_IFetch/MemData[19]
    SLICE_X40Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.174 r  test_env_IFetch/reg_file[3][19]_i_2/O
                         net (fo=1, routed)           0.561    15.735    test_env_IFetch/reg_file[3][19]_i_2_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.859 r  test_env_IFetch/reg_file[3][19]_i_1/O
                         net (fo=16, routed)          0.720    16.579    test_env_ID/pc_reg_reg[2]_32[19]
    SLICE_X43Y41         FDRE                                         r  test_env_ID/reg_file_reg[15][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.679    15.101    test_env_ID/clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  test_env_ID/reg_file_reg[15][19]/C
                         clock pessimism              0.267    15.369    
                         clock uncertainty           -0.035    15.333    
    SLICE_X43Y41         FDRE (Setup_fdre_C_D)       -0.040    15.293    test_env_ID/reg_file_reg[15][19]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -16.579    
  -------------------------------------------------------------------
                         slack                                 -1.286    

Slack (VIOLATED) :        -1.275ns  (required time - arrival time)
  Source:                 test_env_IFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_ID/reg_file_reg[11][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.153ns  (logic 2.843ns (25.490%)  route 8.310ns (74.510%))
  Logic Levels:           14  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 15.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.812     5.415    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  test_env_IFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  test_env_IFetch/pc_reg_reg[3]/Q
                         net (fo=23, routed)          1.029     6.900    test_env_IFetch/pc_reg[3]
    SLICE_X30Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.024 r  test_env_IFetch/g0_b16/O
                         net (fo=144, routed)         1.015     8.039    test_env_ID/out[8]
    SLICE_X31Y38         LUT6 (Prop_lut6_I4_O)        0.124     8.163 f  test_env_ID/ram_reg_0_63_8_8_i_6/O
                         net (fo=1, routed)           0.000     8.163    test_env_ID/ram_reg_0_63_8_8_i_6_n_0
    SLICE_X31Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     8.375 f  test_env_ID/ram_reg_0_63_8_8_i_3/O
                         net (fo=1, routed)           0.581     8.956    test_env_IFetch/pc_reg_reg[2]_37
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.299     9.255 f  test_env_IFetch/ram_reg_0_63_8_8_i_2/O
                         net (fo=4, routed)           0.448     9.704    test_env_IFetch/RD2[8]
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.828 r  test_env_IFetch/gtOp_carry__0_i_22/O
                         net (fo=6, routed)           0.678    10.506    test_env_ID/pc_reg_reg[2]_4
    SLICE_X32Y41         LUT4 (Prop_lut4_I3_O)        0.124    10.630 r  test_env_ID/gtOp_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.630    test_env_EX/pc_reg_reg[2]_8[0]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.162 r  test_env_EX/gtOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.162    test_env_EX/gtOp_carry__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  test_env_EX/gtOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.276    test_env_EX/gtOp_carry__1_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 f  test_env_EX/gtOp_carry__2/CO[3]
                         net (fo=32, routed)          1.141    12.531    test_env_IFetch/CO[0]
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.655 r  test_env_IFetch/ram_reg_0_63_0_0_i_13/O
                         net (fo=1, routed)           0.264    12.919    test_env_IFetch/ram_reg_0_63_0_0_i_13_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.124    13.043 r  test_env_IFetch/ram_reg_0_63_0_0_i_4/O
                         net (fo=32, routed)          1.205    14.248    test_env_RAM/ram_reg_0_63_28_28/A1
    SLICE_X30Y44         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.372 r  test_env_RAM/ram_reg_0_63_28_28/SP/O
                         net (fo=1, routed)           0.593    14.965    test_env_IFetch/MemData[28]
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124    15.089 r  test_env_IFetch/reg_file[3][28]_i_2/O
                         net (fo=1, routed)           0.633    15.722    test_env_IFetch/reg_file[3][28]_i_2_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124    15.846 r  test_env_IFetch/reg_file[3][28]_i_1/O
                         net (fo=16, routed)          0.722    16.568    test_env_ID/pc_reg_reg[2]_32[28]
    SLICE_X31Y45         FDRE                                         r  test_env_ID/reg_file_reg[11][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.686    15.108    test_env_ID/clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  test_env_ID/reg_file_reg[11][28]/C
                         clock pessimism              0.267    15.376    
                         clock uncertainty           -0.035    15.340    
    SLICE_X31Y45         FDRE (Setup_fdre_C_D)       -0.047    15.293    test_env_ID/reg_file_reg[11][28]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -16.568    
  -------------------------------------------------------------------
                         slack                                 -1.275    

Slack (VIOLATED) :        -1.272ns  (required time - arrival time)
  Source:                 test_env_IFetch/pc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_ID/reg_file_reg[12][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.137ns  (logic 2.804ns (25.180%)  route 8.333ns (74.820%))
  Logic Levels:           14  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.812     5.415    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  test_env_IFetch/pc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  test_env_IFetch/pc_reg_reg[3]/Q
                         net (fo=23, routed)          1.029     6.900    test_env_IFetch/pc_reg[3]
    SLICE_X30Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.024 r  test_env_IFetch/g0_b16/O
                         net (fo=144, routed)         1.015     8.039    test_env_ID/out[8]
    SLICE_X31Y38         LUT6 (Prop_lut6_I4_O)        0.124     8.163 f  test_env_ID/ram_reg_0_63_8_8_i_6/O
                         net (fo=1, routed)           0.000     8.163    test_env_ID/ram_reg_0_63_8_8_i_6_n_0
    SLICE_X31Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     8.375 f  test_env_ID/ram_reg_0_63_8_8_i_3/O
                         net (fo=1, routed)           0.581     8.956    test_env_IFetch/pc_reg_reg[2]_37
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.299     9.255 f  test_env_IFetch/ram_reg_0_63_8_8_i_2/O
                         net (fo=4, routed)           0.448     9.704    test_env_IFetch/RD2[8]
    SLICE_X35Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.828 r  test_env_IFetch/gtOp_carry__0_i_22/O
                         net (fo=6, routed)           0.678    10.506    test_env_ID/pc_reg_reg[2]_4
    SLICE_X32Y41         LUT4 (Prop_lut4_I3_O)        0.124    10.630 r  test_env_ID/gtOp_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.630    test_env_EX/pc_reg_reg[2]_8[0]
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.162 r  test_env_EX/gtOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.162    test_env_EX/gtOp_carry__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.276 r  test_env_EX/gtOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.276    test_env_EX/gtOp_carry__1_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.390 f  test_env_EX/gtOp_carry__2/CO[3]
                         net (fo=32, routed)          1.051    12.441    test_env_IFetch/CO[0]
    SLICE_X33Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.565 r  test_env_IFetch/ram_reg_0_63_0_0_i_11/O
                         net (fo=1, routed)           0.541    13.106    test_env_IFetch/ram_reg_0_63_0_0_i_11_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I3_O)        0.124    13.230 r  test_env_IFetch/ram_reg_0_63_0_0_i_3/O
                         net (fo=32, routed)          1.247    14.476    test_env_RAM/ram_reg_0_63_19_19/A0
    SLICE_X34Y43         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.085    14.562 r  test_env_RAM/ram_reg_0_63_19_19/SP/O
                         net (fo=1, routed)           0.489    15.050    test_env_IFetch/MemData[19]
    SLICE_X40Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.174 r  test_env_IFetch/reg_file[3][19]_i_2/O
                         net (fo=1, routed)           0.561    15.735    test_env_IFetch/reg_file[3][19]_i_2_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.859 r  test_env_IFetch/reg_file[3][19]_i_1/O
                         net (fo=16, routed)          0.692    16.551    test_env_ID/pc_reg_reg[2]_32[19]
    SLICE_X40Y43         FDRE                                         r  test_env_ID/reg_file_reg[12][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.683    15.105    test_env_ID/clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  test_env_ID/reg_file_reg[12][19]/C
                         clock pessimism              0.267    15.373    
                         clock uncertainty           -0.035    15.337    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)       -0.058    15.279    test_env_ID/reg_file_reg[12][19]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -16.551    
  -------------------------------------------------------------------
                         slack                                 -1.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 test_env_SSD/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_SSD/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.671     1.591    test_env_SSD/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  test_env_SSD/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  test_env_SSD/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.840    test_env_SSD/counter_reg_n_0_[7]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.000 r  test_env_SSD/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.001    test_env_SSD/counter_reg[4]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.055 r  test_env_SSD/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.055    test_env_SSD/counter_reg[8]_i_1_n_7
    SLICE_X3Y50          FDRE                                         r  test_env_SSD/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.878     2.043    test_env_SSD/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  test_env_SSD/counter_reg[8]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    test_env_SSD/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 test_env_SSD/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_SSD/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.671     1.591    test_env_SSD/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  test_env_SSD/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  test_env_SSD/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.840    test_env_SSD/counter_reg_n_0_[7]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.000 r  test_env_SSD/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.001    test_env_SSD/counter_reg[4]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.066 r  test_env_SSD/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.066    test_env_SSD/counter_reg[8]_i_1_n_5
    SLICE_X3Y50          FDRE                                         r  test_env_SSD/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.878     2.043    test_env_SSD/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  test_env_SSD/counter_reg[10]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    test_env_SSD/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 test_env_SSD/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_SSD/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.671     1.591    test_env_SSD/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  test_env_SSD/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  test_env_SSD/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.840    test_env_SSD/counter_reg_n_0_[7]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.000 r  test_env_SSD/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.001    test_env_SSD/counter_reg[4]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.091 r  test_env_SSD/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.091    test_env_SSD/counter_reg[8]_i_1_n_4
    SLICE_X3Y50          FDRE                                         r  test_env_SSD/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.878     2.043    test_env_SSD/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  test_env_SSD/counter_reg[11]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    test_env_SSD/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 test_env_SSD/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_SSD/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.671     1.591    test_env_SSD/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  test_env_SSD/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  test_env_SSD/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.840    test_env_SSD/counter_reg_n_0_[7]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.000 r  test_env_SSD/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.001    test_env_SSD/counter_reg[4]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.091 r  test_env_SSD/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.091    test_env_SSD/counter_reg[8]_i_1_n_6
    SLICE_X3Y50          FDRE                                         r  test_env_SSD/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.878     2.043    test_env_SSD/clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  test_env_SSD/counter_reg[9]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    test_env_SSD/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 test_env_SSD/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_SSD/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.671     1.591    test_env_SSD/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  test_env_SSD/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  test_env_SSD/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.840    test_env_SSD/counter_reg_n_0_[7]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.000 r  test_env_SSD/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.001    test_env_SSD/counter_reg[4]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.040 r  test_env_SSD/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.040    test_env_SSD/counter_reg[8]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.094 r  test_env_SSD/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.094    test_env_SSD/counter_reg[12]_i_1_n_7
    SLICE_X3Y51          FDRE                                         r  test_env_SSD/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.878     2.043    test_env_SSD/clk_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  test_env_SSD/counter_reg[12]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.105     1.897    test_env_SSD/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 test_env_SSD/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_SSD/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.671     1.591    test_env_SSD/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  test_env_SSD/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  test_env_SSD/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.840    test_env_SSD/counter_reg_n_0_[7]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.000 r  test_env_SSD/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.001    test_env_SSD/counter_reg[4]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.040 r  test_env_SSD/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.040    test_env_SSD/counter_reg[8]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.105 r  test_env_SSD/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.105    test_env_SSD/counter_reg[12]_i_1_n_5
    SLICE_X3Y51          FDRE                                         r  test_env_SSD/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.878     2.043    test_env_SSD/clk_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  test_env_SSD/counter_reg[14]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.105     1.897    test_env_SSD/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 test_env_SSD/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_SSD/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.671     1.591    test_env_SSD/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  test_env_SSD/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  test_env_SSD/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.840    test_env_SSD/counter_reg_n_0_[7]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.000 r  test_env_SSD/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.001    test_env_SSD/counter_reg[4]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.040 r  test_env_SSD/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.040    test_env_SSD/counter_reg[8]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.130 r  test_env_SSD/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.130    test_env_SSD/counter_reg[12]_i_1_n_6
    SLICE_X3Y51          FDRE                                         r  test_env_SSD/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.878     2.043    test_env_SSD/clk_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  test_env_SSD/counter_reg[13]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.105     1.897    test_env_SSD/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 test_env_SSD/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_SSD/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.671     1.591    test_env_SSD/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  test_env_SSD/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  test_env_SSD/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.840    test_env_SSD/counter_reg_n_0_[7]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.000 r  test_env_SSD/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.001    test_env_SSD/counter_reg[4]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.040 r  test_env_SSD/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.040    test_env_SSD/counter_reg[8]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.130 r  test_env_SSD/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.130    test_env_SSD/counter_reg[12]_i_1_n_4
    SLICE_X3Y51          FDRE                                         r  test_env_SSD/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.878     2.043    test_env_SSD/clk_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  test_env_SSD/counter_reg[15]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.105     1.897    test_env_SSD/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 test_env_SSD/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_SSD/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.433ns (79.909%)  route 0.109ns (20.091%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.671     1.591    test_env_SSD/clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  test_env_SSD/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  test_env_SSD/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.840    test_env_SSD/counter_reg_n_0_[7]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.000 r  test_env_SSD/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.001    test_env_SSD/counter_reg[4]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.040 r  test_env_SSD/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.040    test_env_SSD/counter_reg[8]_i_1_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.079 r  test_env_SSD/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.079    test_env_SSD/counter_reg[12]_i_1_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.133 r  test_env_SSD/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.133    test_env_SSD/counter_reg[16]_i_1_n_7
    SLICE_X3Y52          FDRE                                         r  test_env_SSD/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.878     2.043    test_env_SSD/clk_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  test_env_SSD/counter_reg[16]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.105     1.897    test_env_SSD/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 test_env_IFetch/pc_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.287ns (70.772%)  route 0.119ns (29.228%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.640     1.560    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X16Y46         FDCE                                         r  test_env_IFetch/pc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDCE (Prop_fdce_C_Q)         0.141     1.701 r  test_env_IFetch/pc_reg_reg[27]/Q
                         net (fo=1, routed)           0.119     1.819    test_env_IFetch/pc_reg[27]
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.965 r  test_env_IFetch/plusOp_carry__5/O[3]
                         net (fo=2, routed)           0.000     1.965    test_env_IFetch/PC_plus_4[28]
    SLICE_X14Y46         FDCE                                         r  test_env_IFetch/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.916     2.081    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X14Y46         FDCE                                         r  test_env_IFetch/pc_reg_reg[28]/C
                         clock pessimism             -0.483     1.598    
    SLICE_X14Y46         FDCE (Hold_fdce_C_D)         0.130     1.728    test_env_IFetch/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y41    data_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y42    data_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y42    data_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y42    data_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y41    data_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y41    data_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y42    data_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y42    data_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y42    data_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y41    test_env_RAM/ram_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y41    test_env_RAM/ram_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y41    test_env_RAM/ram_reg_0_63_8_8/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y41    test_env_RAM/ram_reg_0_63_9_9/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y42    test_env_RAM/ram_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y42    test_env_RAM/ram_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y42    test_env_RAM/ram_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y42    test_env_RAM/ram_reg_0_63_16_16/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y45    test_env_RAM/ram_reg_0_63_20_20/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y45    test_env_RAM/ram_reg_0_63_21_21/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y44    test_env_RAM/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y44    test_env_RAM/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y44    test_env_RAM/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y44    test_env_RAM/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y44    test_env_RAM/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y44    test_env_RAM/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y41    test_env_RAM/ram_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y41    test_env_RAM/ram_reg_0_63_3_3/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y41    test_env_RAM/ram_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y41    test_env_RAM/ram_reg_0_63_4_4/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 test_env_MPG21/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.642ns (17.792%)  route 2.966ns (82.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.644     5.247    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     5.765 r  test_env_MPG21/Q3_reg/Q
                         net (fo=1, routed)           0.795     6.560    test_env_MPG21/Q3
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.684 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          2.171     8.855    test_env_IFetch/AR[0]
    SLICE_X28Y38         FDCE                                         f  test_env_IFetch/pc_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.684    15.106    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X28Y38         FDCE                                         r  test_env_IFetch/pc_reg_reg[6]/C
                         clock pessimism              0.187    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.853    test_env_IFetch/pc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 test_env_MPG21/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.642ns (17.813%)  route 2.962ns (82.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.644     5.247    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     5.765 r  test_env_MPG21/Q3_reg/Q
                         net (fo=1, routed)           0.795     6.560    test_env_MPG21/Q3
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.684 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          2.167     8.851    test_env_IFetch/AR[0]
    SLICE_X29Y38         FDCE                                         f  test_env_IFetch/pc_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.684    15.106    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  test_env_IFetch/pc_reg_reg[13]/C
                         clock pessimism              0.187    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.853    test_env_IFetch/pc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 test_env_MPG21/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.642ns (17.813%)  route 2.962ns (82.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.644     5.247    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     5.765 r  test_env_MPG21/Q3_reg/Q
                         net (fo=1, routed)           0.795     6.560    test_env_MPG21/Q3
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.684 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          2.167     8.851    test_env_IFetch/AR[0]
    SLICE_X29Y38         FDCE                                         f  test_env_IFetch/pc_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.684    15.106    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  test_env_IFetch/pc_reg_reg[2]/C
                         clock pessimism              0.187    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.853    test_env_IFetch/pc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 test_env_MPG21/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.642ns (17.813%)  route 2.962ns (82.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.644     5.247    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     5.765 r  test_env_MPG21/Q3_reg/Q
                         net (fo=1, routed)           0.795     6.560    test_env_MPG21/Q3
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.684 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          2.167     8.851    test_env_IFetch/AR[0]
    SLICE_X29Y38         FDCE                                         f  test_env_IFetch/pc_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.684    15.106    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  test_env_IFetch/pc_reg_reg[3]/C
                         clock pessimism              0.187    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.853    test_env_IFetch/pc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 test_env_MPG21/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.642ns (17.813%)  route 2.962ns (82.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.644     5.247    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     5.765 r  test_env_MPG21/Q3_reg/Q
                         net (fo=1, routed)           0.795     6.560    test_env_MPG21/Q3
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.684 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          2.167     8.851    test_env_IFetch/AR[0]
    SLICE_X29Y38         FDCE                                         f  test_env_IFetch/pc_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.684    15.106    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  test_env_IFetch/pc_reg_reg[4]/C
                         clock pessimism              0.187    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.853    test_env_IFetch/pc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 test_env_MPG21/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.642ns (17.813%)  route 2.962ns (82.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.644     5.247    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     5.765 r  test_env_MPG21/Q3_reg/Q
                         net (fo=1, routed)           0.795     6.560    test_env_MPG21/Q3
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.684 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          2.167     8.851    test_env_IFetch/AR[0]
    SLICE_X29Y38         FDCE                                         f  test_env_IFetch/pc_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.684    15.106    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  test_env_IFetch/pc_reg_reg[5]/C
                         clock pessimism              0.187    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.853    test_env_IFetch/pc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 test_env_MPG21/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.642ns (20.471%)  route 2.494ns (79.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.644     5.247    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     5.765 r  test_env_MPG21/Q3_reg/Q
                         net (fo=1, routed)           0.795     6.560    test_env_MPG21/Q3
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.684 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          1.699     8.383    test_env_IFetch/AR[0]
    SLICE_X16Y40         FDCE                                         f  test_env_IFetch/pc_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.687    15.109    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X16Y40         FDCE                                         r  test_env_IFetch/pc_reg_reg[1]/C
                         clock pessimism              0.187    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X16Y40         FDCE (Recov_fdce_C_CLR)     -0.405    14.856    test_env_IFetch/pc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.557ns  (required time - arrival time)
  Source:                 test_env_MPG21/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.642ns (20.417%)  route 2.502ns (79.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.644     5.247    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     5.765 r  test_env_MPG21/Q3_reg/Q
                         net (fo=1, routed)           0.795     6.560    test_env_MPG21/Q3
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.684 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          1.707     8.391    test_env_IFetch/AR[0]
    SLICE_X14Y47         FDCE                                         f  test_env_IFetch/pc_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.693    15.115    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X14Y47         FDCE                                         r  test_env_IFetch/pc_reg_reg[29]/C
                         clock pessimism              0.187    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X14Y47         FDCE (Recov_fdce_C_CLR)     -0.319    14.948    test_env_IFetch/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  6.557    

Slack (MET) :             6.557ns  (required time - arrival time)
  Source:                 test_env_MPG21/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.642ns (20.417%)  route 2.502ns (79.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.644     5.247    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     5.765 r  test_env_MPG21/Q3_reg/Q
                         net (fo=1, routed)           0.795     6.560    test_env_MPG21/Q3
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.684 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          1.707     8.391    test_env_IFetch/AR[0]
    SLICE_X14Y47         FDCE                                         f  test_env_IFetch/pc_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.693    15.115    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X14Y47         FDCE                                         r  test_env_IFetch/pc_reg_reg[30]/C
                         clock pessimism              0.187    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X14Y47         FDCE (Recov_fdce_C_CLR)     -0.319    14.948    test_env_IFetch/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  6.557    

Slack (MET) :             6.557ns  (required time - arrival time)
  Source:                 test_env_MPG21/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.642ns (20.417%)  route 2.502ns (79.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.115ns = ( 15.115 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.644     5.247    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     5.765 r  test_env_MPG21/Q3_reg/Q
                         net (fo=1, routed)           0.795     6.560    test_env_MPG21/Q3
    SLICE_X12Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.684 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          1.707     8.391    test_env_IFetch/AR[0]
    SLICE_X14Y47         FDCE                                         f  test_env_IFetch/pc_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         1.693    15.115    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X14Y47         FDCE                                         r  test_env_IFetch/pc_reg_reg[31]/C
                         clock pessimism              0.187    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X14Y47         FDCE (Recov_fdce_C_CLR)     -0.319    14.948    test_env_IFetch/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  6.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 test_env_MPG21/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.209ns (26.259%)  route 0.587ns (73.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.573     1.492    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  test_env_MPG21/Q2_reg/Q
                         net (fo=2, routed)           0.235     1.891    test_env_MPG21/Q2
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.936 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          0.352     2.288    test_env_IFetch/AR[0]
    SLICE_X14Y46         FDCE                                         f  test_env_IFetch/pc_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.916     2.081    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X14Y46         FDCE                                         r  test_env_IFetch/pc_reg_reg[28]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X14Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.763    test_env_IFetch/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 test_env_MPG21/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.209ns (22.506%)  route 0.720ns (77.494%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.573     1.492    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  test_env_MPG21/Q2_reg/Q
                         net (fo=2, routed)           0.235     1.891    test_env_MPG21/Q2
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.936 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          0.485     2.421    test_env_IFetch/AR[0]
    SLICE_X15Y45         FDCE                                         f  test_env_IFetch/pc_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.916     2.081    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X15Y45         FDCE                                         r  test_env_IFetch/pc_reg_reg[21]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X15Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.738    test_env_IFetch/pc_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 test_env_MPG21/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.209ns (22.357%)  route 0.726ns (77.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.573     1.492    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  test_env_MPG21/Q2_reg/Q
                         net (fo=2, routed)           0.235     1.891    test_env_MPG21/Q2
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.936 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          0.491     2.427    test_env_IFetch/AR[0]
    SLICE_X16Y46         FDCE                                         f  test_env_IFetch/pc_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.916     2.081    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X16Y46         FDCE                                         r  test_env_IFetch/pc_reg_reg[25]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X16Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.738    test_env_IFetch/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 test_env_MPG21/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.209ns (22.357%)  route 0.726ns (77.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.573     1.492    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  test_env_MPG21/Q2_reg/Q
                         net (fo=2, routed)           0.235     1.891    test_env_MPG21/Q2
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.936 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          0.491     2.427    test_env_IFetch/AR[0]
    SLICE_X16Y46         FDCE                                         f  test_env_IFetch/pc_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.916     2.081    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X16Y46         FDCE                                         r  test_env_IFetch/pc_reg_reg[26]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X16Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.738    test_env_IFetch/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 test_env_MPG21/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.209ns (22.357%)  route 0.726ns (77.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.573     1.492    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  test_env_MPG21/Q2_reg/Q
                         net (fo=2, routed)           0.235     1.891    test_env_MPG21/Q2
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.936 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          0.491     2.427    test_env_IFetch/AR[0]
    SLICE_X16Y46         FDCE                                         f  test_env_IFetch/pc_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.916     2.081    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X16Y46         FDCE                                         r  test_env_IFetch/pc_reg_reg[27]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X16Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.738    test_env_IFetch/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 test_env_MPG21/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.209ns (21.154%)  route 0.779ns (78.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.573     1.492    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  test_env_MPG21/Q2_reg/Q
                         net (fo=2, routed)           0.235     1.891    test_env_MPG21/Q2
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.936 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          0.544     2.480    test_env_IFetch/AR[0]
    SLICE_X16Y43         FDCE                                         f  test_env_IFetch/pc_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.916     2.081    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X16Y43         FDCE                                         r  test_env_IFetch/pc_reg_reg[14]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X16Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.738    test_env_IFetch/pc_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 test_env_MPG21/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.209ns (21.154%)  route 0.779ns (78.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.573     1.492    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  test_env_MPG21/Q2_reg/Q
                         net (fo=2, routed)           0.235     1.891    test_env_MPG21/Q2
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.936 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          0.544     2.480    test_env_IFetch/AR[0]
    SLICE_X16Y43         FDCE                                         f  test_env_IFetch/pc_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.916     2.081    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X16Y43         FDCE                                         r  test_env_IFetch/pc_reg_reg[15]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X16Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.738    test_env_IFetch/pc_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 test_env_MPG21/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.209ns (21.154%)  route 0.779ns (78.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.573     1.492    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  test_env_MPG21/Q2_reg/Q
                         net (fo=2, routed)           0.235     1.891    test_env_MPG21/Q2
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.936 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          0.544     2.480    test_env_IFetch/AR[0]
    SLICE_X16Y43         FDCE                                         f  test_env_IFetch/pc_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.916     2.081    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X16Y43         FDCE                                         r  test_env_IFetch/pc_reg_reg[16]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X16Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.738    test_env_IFetch/pc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 test_env_MPG21/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.209ns (21.154%)  route 0.779ns (78.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.573     1.492    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  test_env_MPG21/Q2_reg/Q
                         net (fo=2, routed)           0.235     1.891    test_env_MPG21/Q2
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.936 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          0.544     2.480    test_env_IFetch/AR[0]
    SLICE_X16Y43         FDCE                                         f  test_env_IFetch/pc_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.916     2.081    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X16Y43         FDCE                                         r  test_env_IFetch/pc_reg_reg[19]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X16Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.738    test_env_IFetch/pc_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 test_env_MPG21/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_env_IFetch/pc_reg_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.209ns (20.839%)  route 0.794ns (79.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.573     1.492    test_env_MPG21/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  test_env_MPG21/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164     1.656 f  test_env_MPG21/Q2_reg/Q
                         net (fo=2, routed)           0.235     1.891    test_env_MPG21/Q2
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.936 f  test_env_MPG21/pc_reg[31]_i_2/O
                         net (fo=31, routed)          0.559     2.495    test_env_IFetch/AR[0]
    SLICE_X16Y44         FDCE                                         f  test_env_IFetch/pc_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=646, routed)         0.916     2.081    test_env_IFetch/clk_IBUF_BUFG
    SLICE_X16Y44         FDCE                                         r  test_env_IFetch/pc_reg_reg[17]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X16Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.738    test_env_IFetch/pc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.757    





