m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/17.1
vaccumulator
Z0 !s110 1646817555
!i10b 1
!s100 PYFe7[3O3SOj?=2XAYPXl2
I?mTPK=^^@Xz?>Q:;2@W<C3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2
Z3 w1646418165
8C:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/accumulator.v
FC:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/accumulator.v
L0 26
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1646817555.000000
!s107 C:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/accumulator.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/accumulator.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vDDS
R0
!i10b 1
!s100 K@@]aKQNm0MIiU>d`X`zI0
ILBOzm<zNKLRBfmS?_P8Ga0
R1
R2
R3
Z8 8C:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/DDS.v
Z9 FC:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/DDS.v
L0 29
R4
r1
!s85 0
31
R5
Z10 !s107 C:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/DDS.v|
Z11 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/DDS.v|
!i113 1
R6
R7
n@d@d@s
vpostprocesado
R0
!i10b 1
!s100 5L50TgC[]lSLbjYW4<NW61
Im@cg61fZ0HL_<jOBT4oZJ1
R1
R2
R3
8C:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/postprocesado.v
FC:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/postprocesado.v
L0 24
R4
r1
!s85 0
31
R5
!s107 C:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/postprocesado.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/postprocesado.v|
!i113 1
R6
R7
vpreprocesado
R0
!i10b 1
!s100 >QTg3I]2<j`]0oXm9gjS?3
Ide6?X5QjJ`]cYf_T7Y8Cl1
R1
R2
R3
8C:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/preprocesado.v
FC:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/preprocesado.v
L0 23
R4
r1
!s85 0
31
R5
!s107 C:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/preprocesado.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/preprocesado.v|
!i113 1
R6
R7
vrom_mem
R0
!i10b 1
!s100 I^zkW6I50a<U1P]>dlAm73
Ien8lC8;3o59Wb2oL7>UdZ1
R1
R2
R3
R8
R9
L0 103
R4
r1
!s85 0
31
R5
R10
R11
!i113 1
R6
R7
vTB_DDS_test
R0
!i10b 1
!s100 _o=no?_`K@ifN<aKe6^882
I2Vi22620QfV4ikiD8QB7O0
R1
R2
w1646817548
8C:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/TB_DDS_test.v
FC:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/TB_DDS_test.v
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/TB_DDS_test.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/OneDrive/Documentos/UPV/2021-2022/PSFPGA/Practica2/TB_DDS_test.v|
!i113 1
R6
R7
n@t@b_@d@d@s_test
