Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Tue Jun 18 18:42:04 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_circuit_timing_summary_routed.rpt -pb top_level_circuit_timing_summary_routed.pb -rpx top_level_circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_circuit
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
LUTAR-1    Warning           LUT drives async reset alert    14          
TIMING-18  Warning           Missing input or output delay   14          
TIMING-20  Warning           Non-clocked latch               116         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21512)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (116)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21512)
----------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: io_cont/freeze_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: io_cont/reset_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][6]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_C/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_P/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_C/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]_P/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_C/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_P/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]_C/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]_P/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[4]_C/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[4]_LDC/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[4]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[5]_C/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[5]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[5]_P/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[6]_C/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[6]_LDC/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[6]_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (116)
--------------------------------------------------
 There are 116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     39.959        0.000                      0                 4632        0.151        0.000                      0                 4632       41.160        0.000                       0                  2343  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        39.959        0.000                      0                 4567        0.151        0.000                      0                 4567       41.160        0.000                       0                  2343  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             76.273        0.000                      0                   65        0.267        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       39.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.959ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[46][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.956ns  (logic 7.511ns (18.339%)  route 33.445ns (81.661%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 88.104 - 83.330 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         4.711    12.992    processor/memory/read1_reg[1]_i_51_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.116 r  processor/memory/read1_reg[1]_i_241/O
                         net (fo=1, routed)           0.000    13.116    processor/memory/read1_reg[1]_i_241_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    13.357 r  processor/memory/read1_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    13.357    processor/memory/read1_reg[1]_i_159_n_0
    SLICE_X28Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    13.455 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           0.926    14.381    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.319    14.700 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273    15.974    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.098 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489    17.586    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.710 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967    18.677    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    18.801 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    19.453    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    19.577 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    24.354    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    24.630 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    24.630    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    24.724 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    26.161    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    26.477 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    27.518    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.642 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    29.390    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    29.514 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    30.545    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    30.697 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    31.033    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    31.359 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    31.963    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    32.113 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    32.559    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    32.891 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    32.891    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.267 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.267    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.486 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    34.765    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    35.060 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    36.288    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    36.412 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    36.412    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.944 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.944    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    38.387    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    38.690 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    39.509    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    39.633 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    39.633    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.146 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.146    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.469 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    41.480    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    41.786 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.487    42.273    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    42.397 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.626    43.023    io_cont/memory_reg[99][0][6]_0[2]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124    43.147 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.953    48.100    processor/memory/D[3]
    SLICE_X15Y63         FDRE                                         r  processor/memory/memory_reg[46][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.427    88.104    processor/memory/memory_reg[99][2][6]_0
    SLICE_X15Y63         FDRE                                         r  processor/memory/memory_reg[46][0][3]/C
                         clock pessimism              0.070    88.175    
                         clock uncertainty           -0.035    88.139    
    SLICE_X15Y63         FDRE (Setup_fdre_C_D)       -0.081    88.058    processor/memory/memory_reg[46][0][3]
  -------------------------------------------------------------------
                         required time                         88.058    
                         arrival time                         -48.100    
  -------------------------------------------------------------------
                         slack                                 39.959    

Slack (MET) :             40.101ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[43][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.815ns  (logic 7.511ns (18.403%)  route 33.304ns (81.597%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.105 - 83.330 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         4.711    12.992    processor/memory/read1_reg[1]_i_51_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.116 r  processor/memory/read1_reg[1]_i_241/O
                         net (fo=1, routed)           0.000    13.116    processor/memory/read1_reg[1]_i_241_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    13.357 r  processor/memory/read1_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    13.357    processor/memory/read1_reg[1]_i_159_n_0
    SLICE_X28Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    13.455 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           0.926    14.381    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.319    14.700 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273    15.974    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.098 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489    17.586    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.710 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967    18.677    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    18.801 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    19.453    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    19.577 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    24.354    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    24.630 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    24.630    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    24.724 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    26.161    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    26.477 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    27.518    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.642 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    29.390    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    29.514 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    30.545    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    30.697 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    31.033    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    31.359 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    31.963    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    32.113 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    32.559    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    32.891 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    32.891    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.267 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.267    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.486 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    34.765    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    35.060 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    36.288    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    36.412 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    36.412    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.944 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.944    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    38.387    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    38.690 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    39.509    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    39.633 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    39.633    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.146 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.146    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.469 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    41.480    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    41.786 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.487    42.273    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    42.397 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.626    43.023    io_cont/memory_reg[99][0][6]_0[2]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124    43.147 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.812    47.959    processor/memory/D[3]
    SLICE_X15Y62         FDRE                                         r  processor/memory/memory_reg[43][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.428    88.105    processor/memory/memory_reg[99][2][6]_0
    SLICE_X15Y62         FDRE                                         r  processor/memory/memory_reg[43][0][3]/C
                         clock pessimism              0.070    88.176    
                         clock uncertainty           -0.035    88.140    
    SLICE_X15Y62         FDRE (Setup_fdre_C_D)       -0.081    88.059    processor/memory/memory_reg[43][0][3]
  -------------------------------------------------------------------
                         required time                         88.059    
                         arrival time                         -47.959    
  -------------------------------------------------------------------
                         slack                                 40.101    

Slack (MET) :             40.126ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[56][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.805ns  (logic 7.511ns (18.407%)  route 33.294ns (81.593%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 88.106 - 83.330 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         4.711    12.992    processor/memory/read1_reg[1]_i_51_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.116 r  processor/memory/read1_reg[1]_i_241/O
                         net (fo=1, routed)           0.000    13.116    processor/memory/read1_reg[1]_i_241_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    13.357 r  processor/memory/read1_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    13.357    processor/memory/read1_reg[1]_i_159_n_0
    SLICE_X28Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    13.455 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           0.926    14.381    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.319    14.700 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273    15.974    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.098 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489    17.586    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.710 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967    18.677    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    18.801 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    19.453    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    19.577 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    24.354    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    24.630 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    24.630    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    24.724 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    26.161    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    26.477 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    27.518    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.642 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    29.390    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    29.514 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    30.545    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    30.697 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    31.033    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    31.359 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    31.963    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    32.113 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    32.559    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    32.891 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    32.891    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.267 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.267    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.486 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    34.765    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    35.060 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    36.288    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    36.412 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    36.412    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.944 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.944    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    38.387    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    38.690 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    39.509    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    39.633 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    39.633    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.146 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.146    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.469 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    41.480    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    41.786 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.487    42.273    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    42.397 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.626    43.023    io_cont/memory_reg[99][0][6]_0[2]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124    43.147 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.802    47.948    processor/memory/D[3]
    SLICE_X13Y61         FDRE                                         r  processor/memory/memory_reg[56][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.429    88.106    processor/memory/memory_reg[99][2][6]_0
    SLICE_X13Y61         FDRE                                         r  processor/memory/memory_reg[56][0][3]/C
                         clock pessimism              0.070    88.177    
                         clock uncertainty           -0.035    88.141    
    SLICE_X13Y61         FDRE (Setup_fdre_C_D)       -0.067    88.074    processor/memory/memory_reg[56][0][3]
  -------------------------------------------------------------------
                         required time                         88.074    
                         arrival time                         -47.948    
  -------------------------------------------------------------------
                         slack                                 40.126    

Slack (MET) :             40.137ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[42][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.815ns  (logic 7.511ns (18.403%)  route 33.304ns (81.597%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.105 - 83.330 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         4.711    12.992    processor/memory/read1_reg[1]_i_51_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.116 r  processor/memory/read1_reg[1]_i_241/O
                         net (fo=1, routed)           0.000    13.116    processor/memory/read1_reg[1]_i_241_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    13.357 r  processor/memory/read1_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    13.357    processor/memory/read1_reg[1]_i_159_n_0
    SLICE_X28Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    13.455 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           0.926    14.381    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.319    14.700 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273    15.974    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.098 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489    17.586    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.710 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967    18.677    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    18.801 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    19.453    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    19.577 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    24.354    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    24.630 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    24.630    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    24.724 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    26.161    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    26.477 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    27.518    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.642 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    29.390    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    29.514 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    30.545    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    30.697 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    31.033    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    31.359 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    31.963    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    32.113 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    32.559    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    32.891 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    32.891    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.267 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.267    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.486 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    34.765    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    35.060 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    36.288    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    36.412 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    36.412    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.944 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.944    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    38.387    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    38.690 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    39.509    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    39.633 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    39.633    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.146 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.146    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.469 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    41.480    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    41.786 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.487    42.273    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    42.397 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.626    43.023    io_cont/memory_reg[99][0][6]_0[2]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124    43.147 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.812    47.959    processor/memory/D[3]
    SLICE_X14Y62         FDRE                                         r  processor/memory/memory_reg[42][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.428    88.105    processor/memory/memory_reg[99][2][6]_0
    SLICE_X14Y62         FDRE                                         r  processor/memory/memory_reg[42][0][3]/C
                         clock pessimism              0.070    88.176    
                         clock uncertainty           -0.035    88.140    
    SLICE_X14Y62         FDRE (Setup_fdre_C_D)       -0.045    88.095    processor/memory/memory_reg[42][0][3]
  -------------------------------------------------------------------
                         required time                         88.095    
                         arrival time                         -47.959    
  -------------------------------------------------------------------
                         slack                                 40.137    

Slack (MET) :             40.168ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[44][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.796ns  (logic 7.511ns (18.411%)  route 33.285ns (81.589%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 88.104 - 83.330 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         4.711    12.992    processor/memory/read1_reg[1]_i_51_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.116 r  processor/memory/read1_reg[1]_i_241/O
                         net (fo=1, routed)           0.000    13.116    processor/memory/read1_reg[1]_i_241_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    13.357 r  processor/memory/read1_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    13.357    processor/memory/read1_reg[1]_i_159_n_0
    SLICE_X28Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    13.455 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           0.926    14.381    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.319    14.700 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273    15.974    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.098 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489    17.586    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.710 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967    18.677    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    18.801 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    19.453    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    19.577 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    24.354    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    24.630 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    24.630    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    24.724 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    26.161    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    26.477 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    27.518    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.642 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    29.390    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    29.514 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    30.545    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    30.697 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    31.033    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    31.359 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    31.963    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    32.113 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    32.559    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    32.891 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    32.891    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.267 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.267    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.486 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    34.765    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    35.060 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    36.288    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    36.412 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    36.412    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.944 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.944    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    38.387    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    38.690 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    39.509    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    39.633 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    39.633    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.146 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.146    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.469 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    41.480    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    41.786 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.487    42.273    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    42.397 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.626    43.023    io_cont/memory_reg[99][0][6]_0[2]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124    43.147 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.793    47.940    processor/memory/D[3]
    SLICE_X14Y63         FDRE                                         r  processor/memory/memory_reg[44][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.427    88.104    processor/memory/memory_reg[99][2][6]_0
    SLICE_X14Y63         FDRE                                         r  processor/memory/memory_reg[44][0][3]/C
                         clock pessimism              0.070    88.175    
                         clock uncertainty           -0.035    88.139    
    SLICE_X14Y63         FDRE (Setup_fdre_C_D)       -0.031    88.108    processor/memory/memory_reg[44][0][3]
  -------------------------------------------------------------------
                         required time                         88.108    
                         arrival time                         -47.940    
  -------------------------------------------------------------------
                         slack                                 40.168    

Slack (MET) :             40.261ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[41][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.655ns  (logic 7.511ns (18.475%)  route 33.144ns (81.525%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 88.106 - 83.330 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         4.711    12.992    processor/memory/read1_reg[1]_i_51_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.116 r  processor/memory/read1_reg[1]_i_241/O
                         net (fo=1, routed)           0.000    13.116    processor/memory/read1_reg[1]_i_241_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    13.357 r  processor/memory/read1_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    13.357    processor/memory/read1_reg[1]_i_159_n_0
    SLICE_X28Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    13.455 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           0.926    14.381    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.319    14.700 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273    15.974    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.098 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489    17.586    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.710 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967    18.677    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    18.801 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    19.453    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    19.577 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    24.354    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    24.630 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    24.630    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    24.724 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    26.161    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    26.477 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    27.518    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.642 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    29.390    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    29.514 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    30.545    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    30.697 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    31.033    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    31.359 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    31.963    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    32.113 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    32.559    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    32.891 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    32.891    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.267 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.267    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.486 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    34.765    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    35.060 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    36.288    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    36.412 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    36.412    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.944 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.944    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    38.387    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    38.690 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    39.509    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    39.633 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    39.633    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.146 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.146    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.469 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    41.480    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    41.786 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.487    42.273    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    42.397 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.626    43.023    io_cont/memory_reg[99][0][6]_0[2]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124    43.147 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.652    47.799    processor/memory/D[3]
    SLICE_X15Y61         FDRE                                         r  processor/memory/memory_reg[41][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.429    88.106    processor/memory/memory_reg[99][2][6]_0
    SLICE_X15Y61         FDRE                                         r  processor/memory/memory_reg[41][0][3]/C
                         clock pessimism              0.070    88.177    
                         clock uncertainty           -0.035    88.141    
    SLICE_X15Y61         FDRE (Setup_fdre_C_D)       -0.081    88.060    processor/memory/memory_reg[41][0][3]
  -------------------------------------------------------------------
                         required time                         88.060    
                         arrival time                         -47.799    
  -------------------------------------------------------------------
                         slack                                 40.261    

Slack (MET) :             40.262ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[4][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.454ns  (logic 7.537ns (18.631%)  route 32.917ns (81.369%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=4 LUT4=2 LUT5=1 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 88.110 - 83.330 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         4.711    12.992    processor/memory/read1_reg[1]_i_51_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.116 r  processor/memory/read1_reg[1]_i_241/O
                         net (fo=1, routed)           0.000    13.116    processor/memory/read1_reg[1]_i_241_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    13.357 r  processor/memory/read1_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    13.357    processor/memory/read1_reg[1]_i_159_n_0
    SLICE_X28Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    13.455 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           0.926    14.381    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.319    14.700 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273    15.974    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.098 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489    17.586    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.710 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967    18.677    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    18.801 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    19.453    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    19.577 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    24.354    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    24.630 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    24.630    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    24.724 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    26.161    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    26.477 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    27.518    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.642 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    29.390    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    29.514 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    30.545    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    30.697 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    31.033    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    31.359 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    31.963    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    32.113 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    32.559    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    32.891 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    32.891    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.267 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.267    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.486 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    34.765    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    35.060 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    36.288    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    36.412 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    36.412    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.944 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.944    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    38.387    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    38.690 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    39.509    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    39.633 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    39.633    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.146 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.146    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.469 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    41.480    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    41.786 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.310    42.096    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y26         LUT4 (Prop_lut4_I1_O)        0.124    42.220 r  processor/registers/registers[0][0][2]_i_1/O
                         net (fo=4, routed)           0.841    43.061    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X30Y25         LUT3 (Prop_lut3_I2_O)        0.150    43.211 r  io_cont/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.388    47.598    processor/memory/D[2]
    SLICE_X9Y51          FDRE                                         r  processor/memory/memory_reg[4][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.433    88.110    processor/memory/memory_reg[99][2][6]_0
    SLICE_X9Y51          FDRE                                         r  processor/memory/memory_reg[4][0][2]/C
                         clock pessimism              0.070    88.181    
                         clock uncertainty           -0.035    88.145    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)       -0.285    87.860    processor/memory/memory_reg[4][0][2]
  -------------------------------------------------------------------
                         required time                         87.860    
                         arrival time                         -47.598    
  -------------------------------------------------------------------
                         slack                                 40.262    

Slack (MET) :             40.268ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[62][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.664ns  (logic 7.511ns (18.471%)  route 33.153ns (81.529%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 88.107 - 83.330 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         4.711    12.992    processor/memory/read1_reg[1]_i_51_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.116 r  processor/memory/read1_reg[1]_i_241/O
                         net (fo=1, routed)           0.000    13.116    processor/memory/read1_reg[1]_i_241_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    13.357 r  processor/memory/read1_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    13.357    processor/memory/read1_reg[1]_i_159_n_0
    SLICE_X28Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    13.455 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           0.926    14.381    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.319    14.700 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273    15.974    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.098 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489    17.586    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.710 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967    18.677    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    18.801 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    19.453    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    19.577 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    24.354    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    24.630 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    24.630    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    24.724 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    26.161    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    26.477 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    27.518    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.642 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    29.390    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    29.514 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    30.545    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    30.697 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    31.033    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    31.359 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    31.963    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    32.113 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    32.559    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    32.891 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    32.891    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.267 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.267    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.486 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    34.765    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    35.060 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    36.288    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    36.412 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    36.412    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.944 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.944    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    38.387    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    38.690 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    39.509    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    39.633 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    39.633    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.146 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.146    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.469 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    41.480    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    41.786 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.487    42.273    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    42.397 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.626    43.023    io_cont/memory_reg[99][0][6]_0[2]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124    43.147 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.661    47.808    processor/memory/D[3]
    SLICE_X13Y60         FDRE                                         r  processor/memory/memory_reg[62][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.430    88.107    processor/memory/memory_reg[99][2][6]_0
    SLICE_X13Y60         FDRE                                         r  processor/memory/memory_reg[62][0][3]/C
                         clock pessimism              0.070    88.178    
                         clock uncertainty           -0.035    88.142    
    SLICE_X13Y60         FDRE (Setup_fdre_C_D)       -0.067    88.075    processor/memory/memory_reg[62][0][3]
  -------------------------------------------------------------------
                         required time                         88.075    
                         arrival time                         -47.808    
  -------------------------------------------------------------------
                         slack                                 40.268    

Slack (MET) :             40.297ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[40][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.655ns  (logic 7.511ns (18.475%)  route 33.144ns (81.525%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 88.106 - 83.330 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         4.711    12.992    processor/memory/read1_reg[1]_i_51_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.116 r  processor/memory/read1_reg[1]_i_241/O
                         net (fo=1, routed)           0.000    13.116    processor/memory/read1_reg[1]_i_241_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    13.357 r  processor/memory/read1_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    13.357    processor/memory/read1_reg[1]_i_159_n_0
    SLICE_X28Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    13.455 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           0.926    14.381    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.319    14.700 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273    15.974    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.098 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489    17.586    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.710 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967    18.677    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    18.801 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    19.453    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    19.577 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    24.354    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    24.630 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    24.630    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    24.724 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    26.161    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    26.477 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    27.518    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.642 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    29.390    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    29.514 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    30.545    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    30.697 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    31.033    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    31.359 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    31.963    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    32.113 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    32.559    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    32.891 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    32.891    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.267 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.267    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.486 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    34.765    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    35.060 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    36.288    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    36.412 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    36.412    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.944 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.944    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    38.387    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    38.690 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    39.509    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    39.633 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    39.633    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.146 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.146    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.469 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    41.480    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    41.786 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.487    42.273    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    42.397 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.626    43.023    io_cont/memory_reg[99][0][6]_0[2]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124    43.147 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.652    47.799    processor/memory/D[3]
    SLICE_X14Y61         FDRE                                         r  processor/memory/memory_reg[40][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.429    88.106    processor/memory/memory_reg[99][2][6]_0
    SLICE_X14Y61         FDRE                                         r  processor/memory/memory_reg[40][0][3]/C
                         clock pessimism              0.070    88.177    
                         clock uncertainty           -0.035    88.141    
    SLICE_X14Y61         FDRE (Setup_fdre_C_D)       -0.045    88.096    processor/memory/memory_reg[40][0][3]
  -------------------------------------------------------------------
                         required time                         88.096    
                         arrival time                         -47.799    
  -------------------------------------------------------------------
                         slack                                 40.297    

Slack (MET) :             40.298ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[7][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        40.454ns  (logic 7.537ns (18.631%)  route 32.917ns (81.369%))
  Logic Levels:           31  (CARRY4=6 LUT2=4 LUT3=4 LUT4=2 LUT5=1 LUT6=10 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -2.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 88.110 - 83.330 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         4.711    12.992    processor/memory/read1_reg[1]_i_51_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.116 r  processor/memory/read1_reg[1]_i_241/O
                         net (fo=1, routed)           0.000    13.116    processor/memory/read1_reg[1]_i_241_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    13.357 r  processor/memory/read1_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    13.357    processor/memory/read1_reg[1]_i_159_n_0
    SLICE_X28Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    13.455 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           0.926    14.381    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.319    14.700 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273    15.974    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.098 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489    17.586    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.710 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967    18.677    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124    18.801 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    19.453    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    19.577 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    24.354    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    24.630 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    24.630    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    24.724 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    26.161    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    26.477 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    27.518    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    27.642 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    29.390    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    29.514 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    30.545    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    30.697 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    31.033    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    31.359 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    31.963    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    32.113 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    32.559    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    32.891 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    32.891    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.267 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.267    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.486 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    34.765    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    35.060 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    36.288    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    36.412 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    36.412    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.944 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.944    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.278 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    38.387    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    38.690 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    39.509    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    39.633 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    39.633    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.146 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.146    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.469 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    41.480    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    41.786 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.310    42.096    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X31Y26         LUT4 (Prop_lut4_I1_O)        0.124    42.220 r  processor/registers/registers[0][0][2]_i_1/O
                         net (fo=4, routed)           0.841    43.061    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X30Y25         LUT3 (Prop_lut3_I2_O)        0.150    43.211 r  io_cont/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.388    47.598    processor/memory/D[2]
    SLICE_X8Y51          FDRE                                         r  processor/memory/memory_reg[7][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.433    88.110    processor/memory/memory_reg[99][2][6]_0
    SLICE_X8Y51          FDRE                                         r  processor/memory/memory_reg[7][0][2]/C
                         clock pessimism              0.070    88.181    
                         clock uncertainty           -0.035    88.145    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)       -0.249    87.896    processor/memory/memory_reg[7][0][2]
  -------------------------------------------------------------------
                         required time                         87.896    
                         arrival time                         -47.598    
  -------------------------------------------------------------------
                         slack                                 40.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_onehot_rx_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.184%)  route 0.099ns (34.816%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.588     1.478    uart_controller/tx_reg_0
    SLICE_X37Y13         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  uart_controller/rx_clk_count_reg[1]/Q
                         net (fo=11, routed)          0.099     1.718    uart_controller/rx_clk_count_reg_n_0_[1]
    SLICE_X36Y13         LUT4 (Prop_lut4_I1_O)        0.045     1.763 r  uart_controller/FSM_onehot_rx_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.763    uart_controller/FSM_onehot_rx_state[4]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.858     1.992    uart_controller/tx_reg_0
    SLICE_X36Y13         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[4]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X36Y13         FDRE (Hold_fdre_C_D)         0.121     1.612    uart_controller/FSM_onehot_rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_onehot_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.275%)  route 0.123ns (39.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.588     1.478    uart_controller/tx_reg_0
    SLICE_X37Y13         FDRE                                         r  uart_controller/rx_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  uart_controller/rx_clk_count_reg[2]/Q
                         net (fo=11, routed)          0.123     1.741    uart_controller/rx_clk_count_reg_n_0_[2]
    SLICE_X36Y13         LUT5 (Prop_lut5_I1_O)        0.045     1.786 r  uart_controller/FSM_onehot_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.786    uart_controller/FSM_onehot_rx_state[1]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.858     1.992    uart_controller/tx_reg_0
    SLICE_X36Y13         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X36Y13         FDRE (Hold_fdre_C_D)         0.121     1.612    uart_controller/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_onehot_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.887%)  route 0.125ns (40.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.588     1.478    uart_controller/tx_reg_0
    SLICE_X37Y13         FDRE                                         r  uart_controller/rx_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  uart_controller/rx_clk_count_reg[2]/Q
                         net (fo=11, routed)          0.125     1.743    uart_controller/rx_clk_count_reg_n_0_[2]
    SLICE_X36Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.788 r  uart_controller/FSM_onehot_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.788    uart_controller/FSM_onehot_rx_state[0]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.858     1.992    uart_controller/tx_reg_0
    SLICE_X36Y13         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[0]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X36Y13         FDRE (Hold_fdre_C_D)         0.120     1.611    uart_controller/FSM_onehot_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uart_controller/rx_bit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_onehot_rx_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.146%)  route 0.104ns (35.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.589     1.479    uart_controller/tx_reg_0
    SLICE_X39Y13         FDRE                                         r  uart_controller/rx_bit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  uart_controller/rx_bit_index_reg[2]/Q
                         net (fo=11, routed)          0.104     1.724    uart_controller/rx_bit_index_reg_n_0_[2]
    SLICE_X38Y13         LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  uart_controller/FSM_onehot_rx_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.769    uart_controller/FSM_onehot_rx_state[3]_i_1_n_0
    SLICE_X38Y13         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.859     1.993    uart_controller/tx_reg_0
    SLICE_X38Y13         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[3]/C
                         clock pessimism             -0.501     1.492    
    SLICE_X38Y13         FDRE (Hold_fdre_C_D)         0.092     1.584    uart_controller/FSM_onehot_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 pl/position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/temp_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.310%)  route 0.133ns (41.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.586     1.476    pl/CLK
    SLICE_X37Y17         FDRE                                         r  pl/position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pl/position_reg[1]/Q
                         net (fo=24, routed)          0.133     1.750    pl/position_reg_n_0_[1]
    SLICE_X36Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.795 r  pl/temp[1][5]_i_1__0/O
                         net (fo=2, routed)           0.000     1.795    pl/temp_reg[1]_0[5]
    SLICE_X36Y17         FDRE                                         r  pl/temp_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.855     1.989    pl/CLK
    SLICE_X36Y17         FDRE                                         r  pl/temp_reg[1][5]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.121     1.610    pl/temp_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pl/position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/temp_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.946%)  route 0.135ns (42.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.586     1.476    pl/CLK
    SLICE_X37Y17         FDRE                                         r  pl/position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pl/position_reg[1]/Q
                         net (fo=24, routed)          0.135     1.752    pl/position_reg_n_0_[1]
    SLICE_X36Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.797 r  pl/temp[1][4]_i_1__0/O
                         net (fo=2, routed)           0.000     1.797    pl/temp_reg[1]_0[4]
    SLICE_X36Y17         FDRE                                         r  pl/temp_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.855     1.989    pl/CLK
    SLICE_X36Y17         FDRE                                         r  pl/temp_reg[1][4]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.121     1.610    pl/temp_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart_controller/FSM_onehot_rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_bit_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.838%)  route 0.132ns (41.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.589     1.479    uart_controller/tx_reg_0
    SLICE_X38Y13         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  uart_controller/FSM_onehot_rx_state_reg[2]/Q
                         net (fo=16, routed)          0.132     1.752    uart_controller/FSM_onehot_rx_state_reg_n_0_[2]
    SLICE_X39Y13         LUT5 (Prop_lut5_I3_O)        0.048     1.800 r  uart_controller/rx_bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    uart_controller/rx_bit_index[0]_i_1_n_0
    SLICE_X39Y13         FDRE                                         r  uart_controller/rx_bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.859     1.993    uart_controller/tx_reg_0
    SLICE_X39Y13         FDRE                                         r  uart_controller/rx_bit_index_reg[0]/C
                         clock pessimism             -0.501     1.492    
    SLICE_X39Y13         FDRE (Hold_fdre_C_D)         0.105     1.597    uart_controller/rx_bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_controller/FSM_onehot_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.422%)  route 0.106ns (33.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.588     1.478    uart_controller/tx_reg_0
    SLICE_X36Y13         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.164     1.642 f  uart_controller/FSM_onehot_rx_state_reg[1]/Q
                         net (fo=6, routed)           0.106     1.747    uart_controller/FSM_onehot_rx_state_reg_n_0_[1]
    SLICE_X37Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  uart_controller/rx_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.792    uart_controller/rx_clk_count[2]_i_1_n_0
    SLICE_X37Y13         FDRE                                         r  uart_controller/rx_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.858     1.992    uart_controller/tx_reg_0
    SLICE_X37Y13         FDRE                                         r  uart_controller/rx_clk_count_reg[2]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X37Y13         FDRE (Hold_fdre_C_D)         0.092     1.583    uart_controller/rx_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 pl/tx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.587     1.477    pl/CLK
    SLICE_X38Y17         FDRE                                         r  pl/tx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.128     1.605 f  pl/tx_dv_reg/Q
                         net (fo=2, routed)           0.076     1.681    io_cont/pl_tx_dv
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.099     1.780 r  io_cont/tx_rdy_i_1/O
                         net (fo=1, routed)           0.000     1.780    uart_controller/tx_rdy_reg_0
    SLICE_X38Y17         FDRE                                         r  uart_controller/tx_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.856     1.990    uart_controller/tx_reg_0
    SLICE_X38Y17         FDRE                                         r  uart_controller/tx_rdy_reg/C
                         clock pessimism             -0.513     1.477    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.091     1.568    uart_controller/tx_rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart_controller/FSM_onehot_rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.267%)  route 0.133ns (41.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.589     1.479    uart_controller/tx_reg_0
    SLICE_X38Y13         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  uart_controller/FSM_onehot_rx_state_reg[2]/Q
                         net (fo=16, routed)          0.133     1.753    uart_controller/FSM_onehot_rx_state_reg_n_0_[2]
    SLICE_X39Y13         LUT6 (Prop_lut6_I1_O)        0.045     1.798 r  uart_controller/rx_bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    uart_controller/rx_bit_index[1]_i_1_n_0
    SLICE_X39Y13         FDRE                                         r  uart_controller/rx_bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.859     1.993    uart_controller/tx_reg_0
    SLICE_X39Y13         FDRE                                         r  uart_controller/rx_bit_index_reg[1]/C
                         clock pessimism             -0.501     1.492    
    SLICE_X39Y13         FDRE (Hold_fdre_C_D)         0.092     1.584    uart_controller/rx_bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  proc_clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y19   ex_handler/done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y19   ex_handler/done_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y19   ex_handler/handled_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X35Y27   ex_handler/tx_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y22   ex_handler/tx_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y22   ex_handler/tx_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y22   ex_handler/tx_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y19   ex_handler/tx_dv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y19   ex_handler/done_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y19   ex_handler/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y19   ex_handler/done_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y19   ex_handler/done_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y19   ex_handler/handled_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y19   ex_handler/handled_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X35Y27   ex_handler/tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X35Y27   ex_handler/tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y22   ex_handler/tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y22   ex_handler/tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y19   ex_handler/done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y19   ex_handler/done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y19   ex_handler/done_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y19   ex_handler/done_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y19   ex_handler/handled_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y19   ex_handler/handled_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X35Y27   ex_handler/tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X35Y27   ex_handler/tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y22   ex_handler/tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y22   ex_handler/tx_data_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       76.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.273ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[2]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.774ns  (logic 0.746ns (9.596%)  route 7.028ns (90.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.390ns = ( 89.720 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.621     5.148    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  io_cont/reset_reg/Q
                         net (fo=66, routed)          5.550    11.117    processor/registers/proc_reset
    SLICE_X29Y18         LUT5 (Prop_lut5_I4_O)        0.327    11.444 f  processor/registers/IP_reg_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           1.478    12.922    processor/registers/IP_reg_reg[2]_LDC_i_1_n_0
    SLICE_X27Y18         FDPE                                         f  processor/registers/IP_reg_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.816    86.541    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.100    86.641 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.550    88.191    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.282 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.438    89.720    processor/registers/CLK
    SLICE_X27Y18         FDPE                                         r  processor/registers/IP_reg_reg[2]_P/C
                         clock pessimism              0.070    89.791    
                         clock uncertainty           -0.035    89.755    
    SLICE_X27Y18         FDPE (Recov_fdpe_C_PRE)     -0.561    89.194    processor/registers/IP_reg_reg[2]_P
  -------------------------------------------------------------------
                         required time                         89.194    
                         arrival time                         -12.922    
  -------------------------------------------------------------------
                         slack                                 76.273    

Slack (MET) :             76.435ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[2]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.854ns  (logic 0.718ns (9.142%)  route 7.136ns (90.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.390ns = ( 89.720 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.621     5.148    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 f  io_cont/reset_reg/Q
                         net (fo=66, routed)          5.550    11.117    processor/registers/proc_reset
    SLICE_X29Y18         LUT5 (Prop_lut5_I4_O)        0.299    11.416 f  processor/registers/IP_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           1.586    13.002    processor/registers/IP_reg_reg[2]_LDC_i_2_n_0
    SLICE_X26Y18         FDCE                                         f  processor/registers/IP_reg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.816    86.541    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.100    86.641 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.550    88.191    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.282 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.438    89.720    processor/registers/CLK
    SLICE_X26Y18         FDCE                                         r  processor/registers/IP_reg_reg[2]_C/C
                         clock pessimism              0.070    89.791    
                         clock uncertainty           -0.035    89.755    
    SLICE_X26Y18         FDCE (Recov_fdce_C_CLR)     -0.319    89.436    processor/registers/IP_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                         89.436    
                         arrival time                         -13.002    
  -------------------------------------------------------------------
                         slack                                 76.435    

Slack (MET) :             76.504ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[6]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.533ns  (logic 0.746ns (9.903%)  route 6.787ns (90.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.389ns = ( 89.719 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.621     5.148    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  io_cont/reset_reg/Q
                         net (fo=66, routed)          4.718    10.285    processor/registers/proc_reset
    SLICE_X31Y21         LUT5 (Prop_lut5_I4_O)        0.327    10.612 f  processor/registers/IP_reg_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           2.069    12.681    processor/registers/IP_reg_reg[6]_LDC_i_1_n_0
    SLICE_X32Y21         FDPE                                         f  processor/registers/IP_reg_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.816    86.541    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.100    86.641 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.550    88.191    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.282 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.437    89.719    processor/registers/CLK
    SLICE_X32Y21         FDPE                                         r  processor/registers/IP_reg_reg[6]_P/C
                         clock pessimism              0.070    89.790    
                         clock uncertainty           -0.035    89.754    
    SLICE_X32Y21         FDPE (Recov_fdpe_C_PRE)     -0.569    89.185    processor/registers/IP_reg_reg[6]_P
  -------------------------------------------------------------------
                         required time                         89.185    
                         arrival time                         -12.681    
  -------------------------------------------------------------------
                         slack                                 76.504    

Slack (MET) :             76.570ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[5]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.718ns (9.354%)  route 6.958ns (90.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.390ns = ( 89.720 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.621     5.148    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  io_cont/reset_reg/Q
                         net (fo=66, routed)          5.077    10.644    processor/registers/proc_reset
    SLICE_X31Y20         LUT6 (Prop_lut6_I5_O)        0.299    10.943 f  processor/registers/IP_reg_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           1.881    12.824    processor/registers/IP_reg_reg[5]_LDC_i_1_n_0
    SLICE_X32Y20         FDPE                                         f  processor/registers/IP_reg_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.816    86.541    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.100    86.641 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.550    88.191    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.282 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.438    89.720    processor/registers/CLK
    SLICE_X32Y20         FDPE                                         r  processor/registers/IP_reg_reg[5]_P/C
                         clock pessimism              0.070    89.791    
                         clock uncertainty           -0.035    89.755    
    SLICE_X32Y20         FDPE (Recov_fdpe_C_PRE)     -0.361    89.394    processor/registers/IP_reg_reg[5]_P
  -------------------------------------------------------------------
                         required time                         89.394    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                 76.570    

Slack (MET) :             76.780ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[5]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 0.718ns (9.674%)  route 6.704ns (90.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.389ns = ( 89.719 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.621     5.148    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 f  io_cont/reset_reg/Q
                         net (fo=66, routed)          5.076    10.643    processor/registers/proc_reset
    SLICE_X31Y20         LUT6 (Prop_lut6_I5_O)        0.299    10.942 f  processor/registers/IP_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           1.628    12.570    processor/registers/IP_reg_reg[5]_LDC_i_2_n_0
    SLICE_X31Y20         FDCE                                         f  processor/registers/IP_reg_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.816    86.541    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.100    86.641 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.550    88.191    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.282 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.437    89.719    processor/registers/CLK
    SLICE_X31Y20         FDCE                                         r  processor/registers/IP_reg_reg[5]_C/C
                         clock pessimism              0.070    89.790    
                         clock uncertainty           -0.035    89.754    
    SLICE_X31Y20         FDCE (Recov_fdce_C_CLR)     -0.405    89.349    processor/registers/IP_reg_reg[5]_C
  -------------------------------------------------------------------
                         required time                         89.349    
                         arrival time                         -12.570    
  -------------------------------------------------------------------
                         slack                                 76.780    

Slack (MET) :             76.785ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[3]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 0.718ns (9.567%)  route 6.787ns (90.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.392ns = ( 89.722 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.621     5.148    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 f  io_cont/reset_reg/Q
                         net (fo=66, routed)          5.193    10.760    processor/registers/proc_reset
    SLICE_X29Y18         LUT6 (Prop_lut6_I5_O)        0.299    11.059 f  processor/registers/IP_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.594    12.653    processor/registers/IP_reg_reg[3]_LDC_i_2_n_0
    SLICE_X28Y17         FDCE                                         f  processor/registers/IP_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.816    86.541    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.100    86.641 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.550    88.191    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.282 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.440    89.722    processor/registers/CLK
    SLICE_X28Y17         FDCE                                         r  processor/registers/IP_reg_reg[3]_C/C
                         clock pessimism              0.070    89.793    
                         clock uncertainty           -0.035    89.757    
    SLICE_X28Y17         FDCE (Recov_fdce_C_CLR)     -0.319    89.438    processor/registers/IP_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                         89.438    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                 76.785    

Slack (MET) :             76.827ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 0.746ns (10.331%)  route 6.475ns (89.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 89.723 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.621     5.148    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  io_cont/reset_reg/Q
                         net (fo=66, routed)          4.990    10.557    io_cont/proc_reset
    SLICE_X31Y17         LUT4 (Prop_lut4_I3_O)        0.327    10.884 f  io_cont/IP_reg_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           1.485    12.369    processor/registers/IP_reg_reg[1]_P_1
    SLICE_X30Y16         FDPE                                         f  processor/registers/IP_reg_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.816    86.541    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.100    86.641 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.550    88.191    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.282 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.441    89.723    processor/registers/CLK
    SLICE_X30Y16         FDPE                                         r  processor/registers/IP_reg_reg[1]_P/C
                         clock pessimism              0.070    89.794    
                         clock uncertainty           -0.035    89.758    
    SLICE_X30Y16         FDPE (Recov_fdpe_C_PRE)     -0.563    89.195    processor/registers/IP_reg_reg[1]_P
  -------------------------------------------------------------------
                         required time                         89.195    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                 76.827    

Slack (MET) :             77.037ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[3]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.718ns (9.954%)  route 6.496ns (90.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.392ns = ( 89.722 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.621     5.148    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  io_cont/reset_reg/Q
                         net (fo=66, routed)          5.045    10.612    processor/registers/proc_reset
    SLICE_X29Y18         LUT6 (Prop_lut6_I5_O)        0.299    10.911 f  processor/registers/IP_reg_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           1.451    12.362    processor/registers/IP_reg_reg[3]_LDC_i_1_n_0
    SLICE_X29Y17         FDPE                                         f  processor/registers/IP_reg_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.816    86.541    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.100    86.641 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.550    88.191    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.282 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.440    89.722    processor/registers/CLK
    SLICE_X29Y17         FDPE                                         r  processor/registers/IP_reg_reg[3]_P/C
                         clock pessimism              0.070    89.793    
                         clock uncertainty           -0.035    89.757    
    SLICE_X29Y17         FDPE (Recov_fdpe_C_PRE)     -0.359    89.398    processor/registers/IP_reg_reg[3]_P
  -------------------------------------------------------------------
                         required time                         89.398    
                         arrival time                         -12.362    
  -------------------------------------------------------------------
                         slack                                 77.037    

Slack (MET) :             77.039ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.208ns  (logic 0.718ns (9.961%)  route 6.490ns (90.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.389ns = ( 89.719 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.621     5.148    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  io_cont/reset_reg/Q
                         net (fo=66, routed)          4.689    10.256    io_cont/proc_reset
    SLICE_X29Y19         LUT3 (Prop_lut3_I2_O)        0.299    10.555 f  io_cont/IP_reg_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.801    12.356    processor/registers/IP_reg_reg[0]_P_1
    SLICE_X29Y19         FDPE                                         f  processor/registers/IP_reg_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.816    86.541    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.100    86.641 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.550    88.191    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.282 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.437    89.719    processor/registers/CLK
    SLICE_X29Y19         FDPE                                         r  processor/registers/IP_reg_reg[0]_P/C
                         clock pessimism              0.070    89.790    
                         clock uncertainty           -0.035    89.754    
    SLICE_X29Y19         FDPE (Recov_fdpe_C_PRE)     -0.359    89.395    processor/registers/IP_reg_reg[0]_P
  -------------------------------------------------------------------
                         required time                         89.395    
                         arrival time                         -12.356    
  -------------------------------------------------------------------
                         slack                                 77.039    

Slack (MET) :             77.069ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 0.718ns (9.943%)  route 6.503ns (90.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.392ns = ( 89.722 - 83.330 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.621     5.148    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.419     5.567 f  io_cont/reset_reg/Q
                         net (fo=66, routed)          4.990    10.557    io_cont/proc_reset
    SLICE_X31Y17         LUT4 (Prop_lut4_I3_O)        0.299    10.856 f  io_cont/IP_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           1.513    12.369    processor/registers/IP_reg_reg[1]_C_0
    SLICE_X30Y17         FDCE                                         f  processor/registers/IP_reg_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.816    86.541    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.100    86.641 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.550    88.191    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.282 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.440    89.722    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
                         clock pessimism              0.070    89.793    
                         clock uncertainty           -0.035    89.757    
    SLICE_X30Y17         FDCE (Recov_fdce_C_CLR)     -0.319    89.438    processor/registers/IP_reg_reg[1]_C
  -------------------------------------------------------------------
                         required time                         89.438    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                 77.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/cmp_flags_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.128ns (7.349%)  route 1.614ns (92.651%))
  Logic Levels:           0  
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.584     1.474    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.128     1.602 f  io_cont/reset_reg/Q
                         net (fo=66, routed)          1.614     3.216    processor/proc_reset
    SLICE_X33Y26         FDCE                                         f  processor/cmp_flags_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.067     1.488    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.056     1.544 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.890     2.434    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.463 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          0.820     3.283    processor/CLK
    SLICE_X33Y26         FDCE                                         r  processor/cmp_flags_reg[1]/C
                         clock pessimism             -0.188     3.095    
    SLICE_X33Y26         FDCE (Remov_fdce_C_CLR)     -0.146     2.949    processor/cmp_flags_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.216    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 io_cont/freeze_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.185ns (10.428%)  route 1.589ns (89.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.584     1.474    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  io_cont/freeze_reg/Q
                         net (fo=51, routed)          0.908     2.523    io_cont/freeze_reg_0
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.044     2.567 f  io_cont/IP_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.681     3.248    processor/registers/IP_reg_reg[0]_C_0
    SLICE_X28Y19         FDCE                                         f  processor/registers/IP_reg_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.067     1.488    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.056     1.544 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.890     2.434    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.463 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          0.824     3.287    processor/registers/CLK
    SLICE_X28Y19         FDCE                                         r  processor/registers/IP_reg_reg[0]_C/C
                         clock pessimism             -0.188     3.099    
    SLICE_X28Y19         FDCE (Remov_fdce_C_CLR)     -0.133     2.966    processor/registers/IP_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 io_cont/freeze_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[2]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.186ns (9.935%)  route 1.686ns (90.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.584     1.474    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  io_cont/freeze_reg/Q
                         net (fo=51, routed)          1.064     2.679    processor/registers/memory_reg[98][1][2]
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.045     2.724 f  processor/registers/IP_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.622     3.346    processor/registers/IP_reg_reg[2]_LDC_i_2_n_0
    SLICE_X26Y18         FDCE                                         f  processor/registers/IP_reg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.067     1.488    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.056     1.544 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.890     2.434    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.463 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          0.825     3.288    processor/registers/CLK
    SLICE_X26Y18         FDCE                                         r  processor/registers/IP_reg_reg[2]_C/C
                         clock pessimism             -0.188     3.100    
    SLICE_X26Y18         FDCE (Remov_fdce_C_CLR)     -0.067     3.033    processor/registers/IP_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.346    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/cmp_flags_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.128ns (6.929%)  route 1.719ns (93.071%))
  Logic Levels:           0  
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.283ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.584     1.474    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.128     1.602 f  io_cont/reset_reg/Q
                         net (fo=66, routed)          1.719     3.321    processor/proc_reset
    SLICE_X31Y26         FDCE                                         f  processor/cmp_flags_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.067     1.488    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.056     1.544 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.890     2.434    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.463 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          0.820     3.283    processor/CLK
    SLICE_X31Y26         FDCE                                         r  processor/cmp_flags_reg[0]/C
                         clock pessimism             -0.188     3.095    
    SLICE_X31Y26         FDCE (Remov_fdce_C_CLR)     -0.146     2.949    processor/cmp_flags_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 io_cont/freeze_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.185ns (10.033%)  route 1.659ns (89.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.584     1.474    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  io_cont/freeze_reg/Q
                         net (fo=51, routed)          1.064     2.679    processor/registers/memory_reg[98][1][2]
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.044     2.723 f  processor/registers/IP_reg_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.595     3.318    processor/registers/IP_reg_reg[2]_LDC_i_1_n_0
    SLICE_X27Y18         FDPE                                         f  processor/registers/IP_reg_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.067     1.488    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.056     1.544 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.890     2.434    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.463 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          0.825     3.288    processor/registers/CLK
    SLICE_X27Y18         FDPE                                         r  processor/registers/IP_reg_reg[2]_P/C
                         clock pessimism             -0.188     3.100    
    SLICE_X27Y18         FDPE (Remov_fdpe_C_PRE)     -0.157     2.943    processor/registers/IP_reg_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 io_cont/freeze_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.186ns (9.704%)  route 1.731ns (90.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.584     1.474    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  io_cont/freeze_reg/Q
                         net (fo=51, routed)          0.918     2.532    io_cont/freeze_reg_0
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.045     2.577 f  io_cont/IP_reg_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.813     3.391    processor/registers/IP_reg_reg[0]_P_1
    SLICE_X29Y19         FDPE                                         f  processor/registers/IP_reg_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.067     1.488    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.056     1.544 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.890     2.434    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.463 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          0.824     3.287    processor/registers/CLK
    SLICE_X29Y19         FDPE                                         r  processor/registers/IP_reg_reg[0]_P/C
                         clock pessimism             -0.188     3.099    
    SLICE_X29Y19         FDPE (Remov_fdpe_C_PRE)     -0.095     3.004    processor/registers/IP_reg_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.391    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 io_cont/freeze_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.186ns (9.400%)  route 1.793ns (90.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.584     1.474    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  io_cont/freeze_reg/Q
                         net (fo=51, routed)          1.108     2.723    io_cont/freeze_reg_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I0_O)        0.045     2.768 f  io_cont/IP_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.684     3.453    processor/registers/IP_reg_reg[1]_C_0
    SLICE_X30Y17         FDCE                                         f  processor/registers/IP_reg_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.067     1.488    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.056     1.544 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.890     2.434    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.463 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          0.827     3.290    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
                         clock pessimism             -0.188     3.102    
    SLICE_X30Y17         FDCE (Remov_fdce_C_CLR)     -0.067     3.035    processor/registers/IP_reg_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -3.035    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 io_cont/freeze_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.185ns (9.607%)  route 1.741ns (90.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.584     1.474    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  io_cont/freeze_reg/Q
                         net (fo=51, routed)          1.108     2.723    io_cont/freeze_reg_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I0_O)        0.044     2.767 f  io_cont/IP_reg_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.632     3.399    processor/registers/IP_reg_reg[1]_P_1
    SLICE_X30Y16         FDPE                                         f  processor/registers/IP_reg_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.067     1.488    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.056     1.544 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.890     2.434    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.463 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          0.828     3.291    processor/registers/CLK
    SLICE_X30Y16         FDPE                                         r  processor/registers/IP_reg_reg[1]_P/C
                         clock pessimism             -0.188     3.103    
    SLICE_X30Y16         FDPE (Remov_fdpe_C_PRE)     -0.133     2.970    processor/registers/IP_reg_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][0][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.128ns (6.615%)  route 1.807ns (93.385%))
  Logic Levels:           0  
  Clock Path Skew:        1.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.584     1.474    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.128     1.602 f  io_cont/reset_reg/Q
                         net (fo=66, routed)          1.807     3.409    processor/registers/proc_reset
    SLICE_X35Y26         FDCE                                         f  processor/registers/registers_reg[0][0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.067     1.488    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.056     1.544 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.890     2.434    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.463 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          0.848     3.311    processor/registers/CLK
    SLICE_X35Y26         FDCE                                         r  processor/registers/registers_reg[0][0][0]/C
                         clock pessimism             -0.188     3.123    
    SLICE_X35Y26         FDCE (Remov_fdce_C_CLR)     -0.146     2.977    processor/registers/registers_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.409    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][0][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.128ns (6.615%)  route 1.807ns (93.385%))
  Logic Levels:           0  
  Clock Path Skew:        1.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.584     1.474    io_cont/CLK
    SLICE_X38Y20         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.128     1.602 f  io_cont/reset_reg/Q
                         net (fo=66, routed)          1.807     3.409    processor/registers/proc_reset
    SLICE_X35Y26         FDCE                                         f  processor/registers/registers_reg[0][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.067     1.488    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.056     1.544 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.890     2.434    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.463 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          0.848     3.311    processor/registers/CLK
    SLICE_X35Y26         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C
                         clock pessimism             -0.188     3.123    
    SLICE_X35Y26         FDCE (Remov_fdce_C_CLR)     -0.146     2.977    processor/registers/registers_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.409    
  -------------------------------------------------------------------
                         slack                                  0.432    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.471ns  (logic 4.939ns (29.988%)  route 11.532ns (70.012%))
  Logic Levels:           7  (LDCE=1 LUT2=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[5]_LDC/G
    SLICE_X31Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[5]_LDC/Q
                         net (fo=5, routed)           1.011     1.570    processor/registers/IP_reg_reg[5]_LDC_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124     1.694 r  processor/registers/Data1_reg[2][5]_i_2/O
                         net (fo=28, routed)          3.737     5.430    processor/memory/mem_IP[3]
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.554 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273     6.828    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.952 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.452     8.404    processor/registers/mem_instruction[0]_2[2]
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.150     8.554 f  processor/registers/alu_A_reg[1]_i_3/O
                         net (fo=13, routed)          1.669    10.223    processor/registers/alu_A_reg[1]_i_3_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.326    10.549 r  processor/registers/ja_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           2.390    12.939    ja_OBUF[7]
    F4                   OBUF (Prop_obuf_I_O)         3.532    16.471 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.471    ja[7]
    F4                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.647ns  (logic 2.244ns (19.267%)  route 9.403ns (80.733%))
  Logic Levels:           8  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[5]_LDC/G
    SLICE_X31Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[5]_LDC/Q
                         net (fo=5, routed)           1.011     1.570    processor/registers/IP_reg_reg[5]_LDC_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124     1.694 f  processor/registers/Data1_reg[2][5]_i_2/O
                         net (fo=28, routed)          1.036     2.730    processor/registers/IP_reg_reg[5]_P_0[3]
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.146     2.876 r  processor/registers/internal_reg2_reg[1]_i_5/O
                         net (fo=44, routed)          1.880     4.756    processor/memory/read1_reg[1]_i_8
    SLICE_X14Y48         MUXF7 (Prop_muxf7_S_O)       0.496     5.252 f  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           1.885     7.137    processor/registers/constant_reg[6]_i_2_2
    SLICE_X16Y26         LUT6 (Prop_lut6_I5_O)        0.297     7.434 f  processor/registers/read1_reg[1]_i_8/O
                         net (fo=14, routed)          1.776     9.210    processor/registers/mem_instruction[0]_2[0]
    SLICE_X32Y30         LUT2 (Prop_lut2_I1_O)        0.150     9.360 r  processor/registers/memory[0][0][6]_i_9/O
                         net (fo=3, routed)           0.608     9.968    processor/registers/memory[0][0][6]_i_9_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I1_O)        0.348    10.316 r  processor/registers/read1_reg[0]_i_2/O
                         net (fo=1, routed)           0.877    11.193    processor/registers/read1_reg[0]_i_2_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124    11.317 r  processor/registers/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.330    11.647    processor/id/Data1_reg[1][0]_i_1[0]
    SLICE_X32Y29         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            processor/id/constant_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.139ns  (logic 1.407ns (12.632%)  route 9.732ns (87.368%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[5]_LDC/G
    SLICE_X31Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[5]_LDC/Q
                         net (fo=5, routed)           1.011     1.570    processor/registers/IP_reg_reg[5]_LDC_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124     1.694 r  processor/registers/Data1_reg[2][5]_i_2/O
                         net (fo=28, routed)          3.737     5.430    processor/memory/mem_IP[3]
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.554 f  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273     6.828    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.952 f  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.452     8.404    processor/registers/mem_instruction[0]_2[2]
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.150     8.554 r  processor/registers/alu_A_reg[1]_i_3/O
                         net (fo=13, routed)          1.319     9.872    processor/registers/alu_A_reg[1]_i_3_n_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.326    10.198 r  processor/registers/constant_reg[6]_i_1/O
                         net (fo=1, routed)           0.940    11.139    processor/id/handled_reg_0[6]
    SLICE_X33Y28         LDCE                                         r  processor/id/constant_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.108ns  (logic 2.244ns (20.201%)  route 8.864ns (79.799%))
  Logic Levels:           8  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[5]_LDC/G
    SLICE_X31Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[5]_LDC/Q
                         net (fo=5, routed)           1.011     1.570    processor/registers/IP_reg_reg[5]_LDC_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124     1.694 f  processor/registers/Data1_reg[2][5]_i_2/O
                         net (fo=28, routed)          1.036     2.730    processor/registers/IP_reg_reg[5]_P_0[3]
    SLICE_X32Y21         LUT5 (Prop_lut5_I4_O)        0.146     2.876 r  processor/registers/internal_reg2_reg[1]_i_5/O
                         net (fo=44, routed)          1.880     4.756    processor/memory/read1_reg[1]_i_8
    SLICE_X14Y48         MUXF7 (Prop_muxf7_S_O)       0.496     5.252 f  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           1.885     7.137    processor/registers/constant_reg[6]_i_2_2
    SLICE_X16Y26         LUT6 (Prop_lut6_I5_O)        0.297     7.434 f  processor/registers/read1_reg[1]_i_8/O
                         net (fo=14, routed)          1.776     9.210    processor/registers/mem_instruction[0]_2[0]
    SLICE_X32Y30         LUT2 (Prop_lut2_I1_O)        0.150     9.360 r  processor/registers/memory[0][0][6]_i_9/O
                         net (fo=3, routed)           0.531     9.891    processor/registers/memory[0][0][6]_i_9_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I1_O)        0.348    10.239 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=1, routed)           0.263    10.502    processor/registers/read1_reg[1]_i_6_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124    10.626 r  processor/registers/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.482    11.108    processor/id/Data1_reg[1][0]_i_1[1]
    SLICE_X32Y29         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            processor/id/constant_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.979ns  (logic 1.407ns (12.816%)  route 9.572ns (87.184%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[5]_LDC/G
    SLICE_X31Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[5]_LDC/Q
                         net (fo=5, routed)           1.011     1.570    processor/registers/IP_reg_reg[5]_LDC_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124     1.694 r  processor/registers/Data1_reg[2][5]_i_2/O
                         net (fo=28, routed)          3.737     5.430    processor/memory/mem_IP[3]
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.554 f  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273     6.828    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.952 f  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.452     8.404    processor/registers/mem_instruction[0]_2[2]
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.150     8.554 r  processor/registers/alu_A_reg[1]_i_3/O
                         net (fo=13, routed)          1.300     9.853    processor/registers/alu_A_reg[1]_i_3_n_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.326    10.179 r  processor/registers/constant_reg[5]_i_1/O
                         net (fo=1, routed)           0.799    10.979    processor/id/handled_reg_0[5]
    SLICE_X33Y27         LDCE                                         r  processor/id/constant_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            processor/id/alu_op_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.971ns  (logic 1.179ns (10.746%)  route 9.792ns (89.254%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[5]_LDC/G
    SLICE_X31Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[5]_LDC/Q
                         net (fo=5, routed)           1.011     1.570    processor/registers/IP_reg_reg[5]_LDC_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124     1.694 r  processor/registers/Data1_reg[2][5]_i_2/O
                         net (fo=28, routed)          3.737     5.430    processor/memory/mem_IP[3]
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.554 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273     6.828    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.952 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489     8.441    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.565 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           1.753    10.318    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X30Y26         LUT5 (Prop_lut5_I3_O)        0.124    10.442 r  processor/registers/alu_op_reg[0]_i_1/O
                         net (fo=1, routed)           0.529    10.971    processor/id/memory[0][2][0]_i_6[0]
    SLICE_X30Y26         LDCE                                         r  processor/id/alu_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            processor/id/constant_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.709ns  (logic 1.407ns (13.138%)  route 9.302ns (86.862%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[5]_LDC/G
    SLICE_X31Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[5]_LDC/Q
                         net (fo=5, routed)           1.011     1.570    processor/registers/IP_reg_reg[5]_LDC_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124     1.694 r  processor/registers/Data1_reg[2][5]_i_2/O
                         net (fo=28, routed)          3.737     5.430    processor/memory/mem_IP[3]
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.554 f  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273     6.828    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.952 f  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.452     8.404    processor/registers/mem_instruction[0]_2[2]
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.150     8.554 r  processor/registers/alu_A_reg[1]_i_3/O
                         net (fo=13, routed)          1.333     9.887    processor/registers/alu_A_reg[1]_i_3_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I1_O)        0.326    10.213 r  processor/registers/constant_reg[1]_i_1/O
                         net (fo=1, routed)           0.496    10.709    processor/id/handled_reg_0[1]
    SLICE_X32Y26         LDCE                                         r  processor/id/constant_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            processor/id/address_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.397ns  (logic 1.475ns (14.186%)  route 8.922ns (85.814%))
  Logic Levels:           6  (LDCE=1 LUT3=2 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[5]_LDC/G
    SLICE_X31Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[5]_LDC/Q
                         net (fo=5, routed)           1.011     1.570    processor/registers/IP_reg_reg[5]_LDC_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124     1.694 r  processor/registers/Data1_reg[2][5]_i_2/O
                         net (fo=28, routed)          3.837     5.531    processor/memory/mem_IP[3]
    SLICE_X33Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.655 r  processor/memory/address_reg[5]_i_21/O
                         net (fo=1, routed)           0.000     5.655    processor/memory/address_reg[5]_i_21_n_0
    SLICE_X33Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     5.872 r  processor/memory/address_reg[5]_i_9/O
                         net (fo=1, routed)           1.498     7.369    processor/registers/internal_reg2_reg[1]_i_2_8
    SLICE_X23Y31         LUT6 (Prop_lut6_I5_O)        0.299     7.668 r  processor/registers/address_reg[5]_i_3/O
                         net (fo=3, routed)           1.243     8.911    processor/registers/mem_instruction[2]_0[5]
    SLICE_X31Y30         LUT3 (Prop_lut3_I2_O)        0.152     9.063 r  processor/registers/address_reg[5]_i_1/O
                         net (fo=1, routed)           1.334    10.397    processor/id/memory[23][0][6]_i_4[5]
    SLICE_X36Y28         LDCE                                         r  processor/id/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            processor/id/constant_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.380ns  (logic 1.407ns (13.555%)  route 8.973ns (86.445%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[5]_LDC/G
    SLICE_X31Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[5]_LDC/Q
                         net (fo=5, routed)           1.011     1.570    processor/registers/IP_reg_reg[5]_LDC_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124     1.694 r  processor/registers/Data1_reg[2][5]_i_2/O
                         net (fo=28, routed)          3.737     5.430    processor/memory/mem_IP[3]
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.554 f  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273     6.828    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.952 f  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.452     8.404    processor/registers/mem_instruction[0]_2[2]
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.150     8.554 r  processor/registers/alu_A_reg[1]_i_3/O
                         net (fo=13, routed)          1.028     9.581    processor/registers/alu_A_reg[1]_i_3_n_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I1_O)        0.326     9.907 r  processor/registers/constant_reg[3]_i_1/O
                         net (fo=1, routed)           0.473    10.380    processor/id/handled_reg_0[3]
    SLICE_X29Y27         LDCE                                         r  processor/id/constant_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            processor/id/alu_op_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.227ns  (logic 1.207ns (11.802%)  route 9.020ns (88.198%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[4]_LDC/G
    SLICE_X33Y22         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[4]_LDC/Q
                         net (fo=4, routed)           0.681     1.240    processor/registers/IP_reg_reg[4]_LDC_n_0
    SLICE_X31Y22         LUT3 (Prop_lut3_I1_O)        0.124     1.364 r  processor/registers/Data1_reg[2][4]_i_2/O
                         net (fo=27, routed)          3.546     4.909    processor/memory/mem_IP[2]
    SLICE_X14Y46         LUT6 (Prop_lut6_I4_O)        0.124     5.033 r  processor/memory/read1_reg[1]_i_30/O
                         net (fo=1, routed)           1.101     6.134    processor/registers/tx_data_reg[0]_4
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.258 r  processor/registers/read1_reg[1]_i_11/O
                         net (fo=32, routed)          2.291     8.549    processor/registers/mem_instruction[0]_2[3]
    SLICE_X34Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=3, routed)           1.402    10.075    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.152    10.227 r  processor/registers/alu_op_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.227    processor/id/memory[0][2][0]_i_6[1]
    SLICE_X30Y26         LDCE                                         r  processor/id/alu_op_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.220ns (50.931%)  route 0.212ns (49.069%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X29Y29         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=4, routed)           0.212     0.432    processor/id/internal_reg2_reg[1]_i_2[0]
    SLICE_X33Y30         LDCE                                         r  processor/id/read2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.220ns (37.953%)  route 0.360ns (62.047%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[1]/G
    SLICE_X29Y29         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  processor/id/internal_reg2_reg[1]/Q
                         net (fo=4, routed)           0.360     0.580    processor/id/internal_reg2_reg[1]_i_2[1]
    SLICE_X33Y30         LDCE                                         r  processor/id/read2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.203ns (32.883%)  route 0.414ns (67.117%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X33Y30         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.280     0.438    processor/registers/Data2_reg[1][0]_0[1]
    SLICE_X39Y28         LUT4 (Prop_lut4_I3_O)        0.045     0.483 r  processor/registers/Data2_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.134     0.617    processor/registers/Data2_reg[0][5]_i_1_n_0
    SLICE_X38Y28         LDCE                                         r  processor/registers/Data2_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.289ns (46.246%)  route 0.336ns (53.754%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         LDCE                         0.000     0.000 r  processor/id/internal_reg1_reg[0]/G
    SLICE_X28Y29         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  processor/id/internal_reg1_reg[0]/Q
                         net (fo=3, routed)           0.227     0.471    processor/registers/read1_reg[1]_i_1_1[0]
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.045     0.516 r  processor/registers/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.109     0.625    processor/id/Data1_reg[1][0]_i_1[0]
    SLICE_X32Y29         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.691ns  (logic 0.223ns (32.279%)  route 0.468ns (67.721%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X32Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.413     0.591    processor/registers/Data1_reg[1][0]_1[0]
    SLICE_X37Y25         LUT4 (Prop_lut4_I1_O)        0.045     0.636 r  processor/registers/Data1_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.055     0.691    processor/registers/Data1_reg[0][0]_i_1_n_0
    SLICE_X36Y25         LDCE                                         r  processor/registers/Data1_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.203ns (27.763%)  route 0.528ns (72.237%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X33Y30         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          0.418     0.576    processor/registers/Data2_reg[1][0]_0[0]
    SLICE_X38Y25         LUT5 (Prop_lut5_I3_O)        0.045     0.621 r  processor/registers/Data2_reg[2][6]_i_1/O
                         net (fo=1, routed)           0.110     0.731    processor/registers/Data2_reg[2][6]_i_1_n_0
    SLICE_X39Y26         LDCE                                         r  processor/registers/Data2_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.203ns (25.874%)  route 0.582ns (74.126%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X33Y30         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          0.417     0.575    processor/registers/Data2_reg[1][0]_0[0]
    SLICE_X38Y25         LUT5 (Prop_lut5_I3_O)        0.045     0.620 r  processor/registers/Data2_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.164     0.785    processor/registers/Data2_reg[2][2]_i_1_n_0
    SLICE_X37Y25         LDCE                                         r  processor/registers/Data2_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.788ns  (logic 0.203ns (25.748%)  route 0.585ns (74.252%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X33Y30         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          0.425     0.583    processor/registers/Data2_reg[1][0]_0[0]
    SLICE_X37Y25         LUT4 (Prop_lut4_I1_O)        0.045     0.628 r  processor/registers/Data2_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.160     0.788    processor/registers/Data2_reg[0][0]_i_1_n_0
    SLICE_X37Y25         LDCE                                         r  processor/registers/Data2_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.796ns  (logic 0.203ns (25.511%)  route 0.593ns (74.489%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X33Y30         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          0.404     0.562    processor/registers/Data2_reg[1][0]_0[0]
    SLICE_X37Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.607 r  processor/registers/Data2_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.188     0.796    processor/registers/Data2_reg[2][0]_i_1_n_0
    SLICE_X37Y25         LDCE                                         r  processor/registers/Data2_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.807ns  (logic 0.223ns (27.636%)  route 0.584ns (72.364%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X32Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          0.415     0.593    processor/registers/Data1_reg[1][0]_1[1]
    SLICE_X38Y25         LUT5 (Prop_lut5_I1_O)        0.045     0.638 r  processor/registers/Data1_reg[2][6]_i_1/O
                         net (fo=1, routed)           0.169     0.807    processor/registers/Data1_reg[2][6]_i_1_n_0
    SLICE_X37Y26         LDCE                                         r  processor/registers/Data1_reg[2][6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.473ns  (logic 5.556ns (30.078%)  route 12.917ns (69.922%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         4.711    12.992    processor/memory/read1_reg[1]_i_51_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.116 r  processor/memory/read1_reg[1]_i_241/O
                         net (fo=1, routed)           0.000    13.116    processor/memory/read1_reg[1]_i_241_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    13.357 r  processor/memory/read1_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    13.357    processor/memory/read1_reg[1]_i_159_n_0
    SLICE_X28Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    13.455 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           0.926    14.381    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.319    14.700 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273    15.974    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.098 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.452    17.549    processor/registers/mem_instruction[0]_2[2]
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.150    17.699 f  processor/registers/alu_A_reg[1]_i_3/O
                         net (fo=13, routed)          1.669    19.369    processor/registers/alu_A_reg[1]_i_3_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.326    19.695 r  processor/registers/ja_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           2.390    22.084    ja_OBUF[7]
    F4                   OBUF (Prop_obuf_I_O)         3.532    25.617 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000    25.617    ja[7]
    F4                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.147ns  (logic 2.557ns (19.449%)  route 10.590ns (80.551%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         3.410    11.691    processor/memory/read1_reg[1]_i_51_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I2_O)        0.124    11.815 f  processor/memory/read1_reg[1]_i_301/O
                         net (fo=1, routed)           0.000    11.815    processor/memory/read1_reg[1]_i_301_n_0
    SLICE_X8Y54          MUXF7 (Prop_muxf7_I0_O)      0.241    12.056 f  processor/memory/read1_reg[1]_i_213/O
                         net (fo=1, routed)           0.000    12.056    processor/memory/read1_reg[1]_i_213_n_0
    SLICE_X8Y54          MUXF8 (Prop_muxf8_I0_O)      0.098    12.154 f  processor/memory/read1_reg[1]_i_129/O
                         net (fo=1, routed)           1.209    13.363    processor/memory/read1_reg[1]_i_129_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.319    13.682 f  processor/memory/read1_reg[1]_i_56/O
                         net (fo=1, routed)           0.000    13.682    processor/memory/read1_reg[1]_i_56_n_0
    SLICE_X14Y48         MUXF7 (Prop_muxf7_I1_O)      0.214    13.896 f  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           1.885    15.781    processor/registers/constant_reg[6]_i_2_2
    SLICE_X16Y26         LUT6 (Prop_lut6_I5_O)        0.297    16.078 f  processor/registers/read1_reg[1]_i_8/O
                         net (fo=14, routed)          1.776    17.854    processor/registers/mem_instruction[0]_2[0]
    SLICE_X32Y30         LUT2 (Prop_lut2_I1_O)        0.150    18.004 r  processor/registers/memory[0][0][6]_i_9/O
                         net (fo=3, routed)           0.608    18.612    processor/registers/memory[0][0][6]_i_9_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I1_O)        0.348    18.960 r  processor/registers/read1_reg[0]_i_2/O
                         net (fo=1, routed)           0.877    19.837    processor/registers/read1_reg[0]_i_2_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124    19.961 r  processor/registers/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.330    20.291    processor/id/Data1_reg[1][0]_i_1[0]
    SLICE_X32Y29         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.141ns  (logic 2.024ns (15.403%)  route 11.117ns (84.597%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         4.711    12.992    processor/memory/read1_reg[1]_i_51_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.116 f  processor/memory/read1_reg[1]_i_241/O
                         net (fo=1, routed)           0.000    13.116    processor/memory/read1_reg[1]_i_241_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    13.357 f  processor/memory/read1_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    13.357    processor/memory/read1_reg[1]_i_159_n_0
    SLICE_X28Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    13.455 f  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           0.926    14.381    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.319    14.700 f  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273    15.974    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.098 f  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.452    17.549    processor/registers/mem_instruction[0]_2[2]
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.150    17.699 r  processor/registers/alu_A_reg[1]_i_3/O
                         net (fo=13, routed)          1.319    19.018    processor/registers/alu_A_reg[1]_i_3_n_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.326    19.344 r  processor/registers/constant_reg[6]_i_1/O
                         net (fo=1, routed)           0.940    20.284    processor/id/handled_reg_0[6]
    SLICE_X33Y28         LDCE                                         r  processor/id/constant_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.981ns  (logic 2.024ns (15.593%)  route 10.957ns (84.407%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         4.711    12.992    processor/memory/read1_reg[1]_i_51_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.116 f  processor/memory/read1_reg[1]_i_241/O
                         net (fo=1, routed)           0.000    13.116    processor/memory/read1_reg[1]_i_241_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    13.357 f  processor/memory/read1_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    13.357    processor/memory/read1_reg[1]_i_159_n_0
    SLICE_X28Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    13.455 f  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           0.926    14.381    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.319    14.700 f  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273    15.974    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.098 f  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.452    17.549    processor/registers/mem_instruction[0]_2[2]
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.150    17.699 r  processor/registers/alu_A_reg[1]_i_3/O
                         net (fo=13, routed)          1.300    18.999    processor/registers/alu_A_reg[1]_i_3_n_0
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.326    19.325 r  processor/registers/constant_reg[5]_i_1/O
                         net (fo=1, routed)           0.799    20.124    processor/id/handled_reg_0[5]
    SLICE_X33Y27         LDCE                                         r  processor/id/constant_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/alu_op_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.973ns  (logic 1.796ns (13.844%)  route 11.177ns (86.156%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         4.711    12.992    processor/memory/read1_reg[1]_i_51_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.116 r  processor/memory/read1_reg[1]_i_241/O
                         net (fo=1, routed)           0.000    13.116    processor/memory/read1_reg[1]_i_241_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    13.357 r  processor/memory/read1_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    13.357    processor/memory/read1_reg[1]_i_159_n_0
    SLICE_X28Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    13.455 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           0.926    14.381    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.319    14.700 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273    15.974    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.098 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489    17.586    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124    17.710 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           1.753    19.464    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X30Y26         LUT5 (Prop_lut5_I3_O)        0.124    19.588 r  processor/registers/alu_op_reg[0]_i_1/O
                         net (fo=1, routed)           0.529    20.117    processor/id/memory[0][2][0]_i_6[0]
    SLICE_X30Y26         LDCE                                         r  processor/id/alu_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.711ns  (logic 2.024ns (15.923%)  route 10.687ns (84.077%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         4.711    12.992    processor/memory/read1_reg[1]_i_51_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.116 f  processor/memory/read1_reg[1]_i_241/O
                         net (fo=1, routed)           0.000    13.116    processor/memory/read1_reg[1]_i_241_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    13.357 f  processor/memory/read1_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    13.357    processor/memory/read1_reg[1]_i_159_n_0
    SLICE_X28Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    13.455 f  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           0.926    14.381    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.319    14.700 f  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273    15.974    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.098 f  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.452    17.549    processor/registers/mem_instruction[0]_2[2]
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.150    17.699 r  processor/registers/alu_A_reg[1]_i_3/O
                         net (fo=13, routed)          1.333    19.033    processor/registers/alu_A_reg[1]_i_3_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I1_O)        0.326    19.359 r  processor/registers/constant_reg[1]_i_1/O
                         net (fo=1, routed)           0.496    19.855    processor/id/handled_reg_0[1]
    SLICE_X32Y26         LDCE                                         r  processor/id/constant_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.609ns  (logic 2.557ns (20.280%)  route 10.052ns (79.720%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         3.410    11.691    processor/memory/read1_reg[1]_i_51_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I2_O)        0.124    11.815 f  processor/memory/read1_reg[1]_i_301/O
                         net (fo=1, routed)           0.000    11.815    processor/memory/read1_reg[1]_i_301_n_0
    SLICE_X8Y54          MUXF7 (Prop_muxf7_I0_O)      0.241    12.056 f  processor/memory/read1_reg[1]_i_213/O
                         net (fo=1, routed)           0.000    12.056    processor/memory/read1_reg[1]_i_213_n_0
    SLICE_X8Y54          MUXF8 (Prop_muxf8_I0_O)      0.098    12.154 f  processor/memory/read1_reg[1]_i_129/O
                         net (fo=1, routed)           1.209    13.363    processor/memory/read1_reg[1]_i_129_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.319    13.682 f  processor/memory/read1_reg[1]_i_56/O
                         net (fo=1, routed)           0.000    13.682    processor/memory/read1_reg[1]_i_56_n_0
    SLICE_X14Y48         MUXF7 (Prop_muxf7_I1_O)      0.214    13.896 f  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           1.885    15.781    processor/registers/constant_reg[6]_i_2_2
    SLICE_X16Y26         LUT6 (Prop_lut6_I5_O)        0.297    16.078 f  processor/registers/read1_reg[1]_i_8/O
                         net (fo=14, routed)          1.776    17.854    processor/registers/mem_instruction[0]_2[0]
    SLICE_X32Y30         LUT2 (Prop_lut2_I1_O)        0.150    18.004 r  processor/registers/memory[0][0][6]_i_9/O
                         net (fo=3, routed)           0.531    18.535    processor/registers/memory[0][0][6]_i_9_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I1_O)        0.348    18.883 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=1, routed)           0.263    19.146    processor/registers/read1_reg[1]_i_6_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.124    19.270 r  processor/registers/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.482    19.752    processor/id/Data1_reg[1][0]_i_1[1]
    SLICE_X32Y29         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.382ns  (logic 2.024ns (16.347%)  route 10.358ns (83.653%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         4.711    12.992    processor/memory/read1_reg[1]_i_51_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.116 f  processor/memory/read1_reg[1]_i_241/O
                         net (fo=1, routed)           0.000    13.116    processor/memory/read1_reg[1]_i_241_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    13.357 f  processor/memory/read1_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    13.357    processor/memory/read1_reg[1]_i_159_n_0
    SLICE_X28Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    13.455 f  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           0.926    14.381    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.319    14.700 f  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273    15.974    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.098 f  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.452    17.549    processor/registers/mem_instruction[0]_2[2]
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.150    17.699 r  processor/registers/alu_A_reg[1]_i_3/O
                         net (fo=13, routed)          1.028    18.727    processor/registers/alu_A_reg[1]_i_3_n_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I1_O)        0.326    19.053 r  processor/registers/constant_reg[3]_i_1/O
                         net (fo=1, routed)           0.473    19.526    processor/id/handled_reg_0[3]
    SLICE_X29Y27         LDCE                                         r  processor/id/constant_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.213ns  (logic 2.024ns (16.573%)  route 10.189ns (83.427%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         4.711    12.992    processor/memory/read1_reg[1]_i_51_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.116 f  processor/memory/read1_reg[1]_i_241/O
                         net (fo=1, routed)           0.000    13.116    processor/memory/read1_reg[1]_i_241_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    13.357 f  processor/memory/read1_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    13.357    processor/memory/read1_reg[1]_i_159_n_0
    SLICE_X28Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    13.455 f  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           0.926    14.381    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.319    14.700 f  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273    15.974    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.098 f  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.452    17.549    processor/registers/mem_instruction[0]_2[2]
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.150    17.699 r  processor/registers/alu_A_reg[1]_i_3/O
                         net (fo=13, routed)          1.331    19.031    processor/registers/alu_A_reg[1]_i_3_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I1_O)        0.326    19.357 r  processor/registers/constant_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    19.357    processor/id/handled_reg_0[0]
    SLICE_X29Y26         LDCE                                         r  processor/id/constant_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.146ns  (logic 2.024ns (16.663%)  route 10.122ns (83.336%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.579    io_cont/clk_IBUF
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.703 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.786     5.489    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.585 r  proc_clk_BUFG_inst/O
                         net (fo=66, routed)          1.558     7.144    processor/registers/CLK
    SLICE_X30Y17         FDCE                                         r  processor/registers/IP_reg_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     7.662 r  processor/registers/IP_reg_reg[1]_C/Q
                         net (fo=1, routed)           0.495     8.157    processor/registers/IP_reg_reg[1]_C_n_0
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.281 r  processor/registers/Data1_reg[2][1]_i_2/O
                         net (fo=540, routed)         4.711    12.992    processor/memory/read1_reg[1]_i_51_0
    SLICE_X28Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.116 f  processor/memory/read1_reg[1]_i_241/O
                         net (fo=1, routed)           0.000    13.116    processor/memory/read1_reg[1]_i_241_n_0
    SLICE_X28Y54         MUXF7 (Prop_muxf7_I0_O)      0.241    13.357 f  processor/memory/read1_reg[1]_i_159/O
                         net (fo=1, routed)           0.000    13.357    processor/memory/read1_reg[1]_i_159_n_0
    SLICE_X28Y54         MUXF8 (Prop_muxf8_I0_O)      0.098    13.455 f  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           0.926    14.381    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.319    14.700 f  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273    15.974    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124    16.098 f  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.452    17.549    processor/registers/mem_instruction[0]_2[2]
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.150    17.699 r  processor/registers/alu_A_reg[1]_i_3/O
                         net (fo=13, routed)          0.609    18.308    processor/registers/alu_A_reg[1]_i_3_n_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I1_O)        0.326    18.634 r  processor/registers/constant_reg[2]_i_1/O
                         net (fo=1, routed)           0.656    19.290    processor/id/handled_reg_0[2]
    SLICE_X32Y26         LDCE                                         r  processor/id/constant_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_address_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.121%)  route 0.193ns (50.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.583     1.473    pl/CLK
    SLICE_X39Y22         FDRE                                         r  pl/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pl/address_reg[0]/Q
                         net (fo=6, routed)           0.193     1.806    syscall_handler/proc_override_mem_address_reg[6][0]
    SLICE_X38Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.851 r  syscall_handler/proc_override_mem_address_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    syscall_handler_n_28
    SLICE_X38Y22         LDCE                                         r  proc_override_mem_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_write_data_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.186ns (42.328%)  route 0.253ns (57.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.560     1.450    pl/CLK
    SLICE_X31Y16         FDRE                                         r  pl/write_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  pl/write_data_reg[0][1]/Q
                         net (fo=1, routed)           0.198     1.789    syscall_handler/proc_override_mem_write_data_reg[0][6][1]
    SLICE_X31Y19         LUT3 (Prop_lut3_I2_O)        0.045     1.834 r  syscall_handler/proc_override_mem_write_data_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.055     1.889    syscall_handler_n_34
    SLICE_X30Y19         LDCE                                         r  proc_override_mem_write_data_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_write_data_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.188ns (42.620%)  route 0.253ns (57.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.559     1.449    pl/CLK
    SLICE_X33Y17         FDRE                                         r  pl/write_data_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  pl/write_data_reg[2][2]/Q
                         net (fo=1, routed)           0.139     1.729    syscall_handler/proc_override_mem_write_data_reg[2][6][2]
    SLICE_X32Y17         LUT3 (Prop_lut3_I2_O)        0.047     1.776 r  syscall_handler/proc_override_mem_write_data_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.114     1.890    syscall_handler_n_47
    SLICE_X32Y16         LDCE                                         r  proc_override_mem_write_data_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_write_data_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.186ns (44.370%)  route 0.233ns (55.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.584     1.474    syscall_handler/tx_dv_reg_0
    SLICE_X35Y19         FDRE                                         r  syscall_handler/temp_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  syscall_handler/temp_reg[0][5]/Q
                         net (fo=3, routed)           0.233     1.848    syscall_handler/syscall_write_data[0][5]
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.045     1.893 r  syscall_handler/proc_override_mem_write_data_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.893    syscall_handler_n_30
    SLICE_X35Y18         LDCE                                         r  proc_override_mem_write_data_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_write_data_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.209ns (45.807%)  route 0.247ns (54.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.558     1.448    syscall_handler/tx_dv_reg_0
    SLICE_X32Y18         FDRE                                         r  syscall_handler/temp_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  syscall_handler/temp_reg[0][0]/Q
                         net (fo=3, routed)           0.247     1.859    syscall_handler/syscall_write_data[0][0]
    SLICE_X35Y18         LUT3 (Prop_lut3_I0_O)        0.045     1.904 r  syscall_handler/proc_override_mem_write_data_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.904    syscall_handler_n_35
    SLICE_X35Y18         LDCE                                         r  proc_override_mem_write_data_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_output_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.186ns (42.698%)  route 0.250ns (57.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.582     1.472    ex_handler/CLK
    SLICE_X37Y22         FDRE                                         r  ex_handler/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ex_handler/tx_data_reg[4]/Q
                         net (fo=4, routed)           0.075     1.688    io_cont/tx_data_reg[4]_0[3]
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.045     1.733 r  io_cont/uart_output_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.174     1.907    io_cont_n_39
    SLICE_X36Y18         LDCE                                         r  uart_output_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_output_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.186ns (42.516%)  route 0.251ns (57.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.582     1.472    ex_handler/CLK
    SLICE_X37Y22         FDRE                                         r  ex_handler/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ex_handler/tx_data_reg[4]/Q
                         net (fo=4, routed)           0.077     1.690    io_cont/tx_data_reg[4]_0[3]
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.045     1.735 r  io_cont/uart_output_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.174     1.909    io_cont_n_41
    SLICE_X36Y18         LDCE                                         r  uart_output_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_write_data_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.189ns (40.169%)  route 0.282ns (59.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.560     1.450    syscall_handler/tx_dv_reg_0
    SLICE_X33Y16         FDRE                                         r  syscall_handler/temp_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  syscall_handler/temp_reg[1][1]/Q
                         net (fo=3, routed)           0.165     1.756    syscall_handler/syscall_write_data[1][1]
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.048     1.804 r  syscall_handler/proc_override_mem_write_data_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.117     1.920    syscall_handler_n_41
    SLICE_X32Y16         LDCE                                         r  proc_override_mem_write_data_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_output_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.209ns (45.371%)  route 0.252ns (54.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.584     1.474    pl/CLK
    SLICE_X36Y19         FDRE                                         r  pl/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  pl/tx_data_reg[5]/Q
                         net (fo=1, routed)           0.135     1.773    io_cont/tx_data_reg[7]_0[5]
    SLICE_X37Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.818 r  io_cont/uart_output_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.117     1.934    io_cont_n_40
    SLICE_X39Y19         LDCE                                         r  uart_output_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_write_data_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.186ns (37.893%)  route 0.305ns (62.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.561     1.451    pl/CLK
    SLICE_X31Y15         FDRE                                         r  pl/write_data_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  pl/write_data_reg[1][2]/Q
                         net (fo=1, routed)           0.137     1.729    syscall_handler/proc_override_mem_write_data_reg[1][6][2]
    SLICE_X31Y16         LUT3 (Prop_lut3_I2_O)        0.045     1.774 r  syscall_handler/proc_override_mem_write_data_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.168     1.942    syscall_handler_n_40
    SLICE_X30Y18         LDCE                                         r  proc_override_mem_write_data_reg[1][2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4412 Endpoints
Min Delay          4412 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[46][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.954ns  (logic 6.894ns (17.698%)  route 32.060ns (82.302%))
  Logic Levels:           29  (CARRY4=6 LDCE=1 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[5]_LDC/G
    SLICE_X31Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[5]_LDC/Q
                         net (fo=5, routed)           1.011     1.570    processor/registers/IP_reg_reg[5]_LDC_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124     1.694 r  processor/registers/Data1_reg[2][5]_i_2/O
                         net (fo=28, routed)          3.737     5.430    processor/memory/mem_IP[3]
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.554 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273     6.828    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.952 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489     8.441    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.565 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967     9.532    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.656 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    10.307    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.431 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    15.208    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    15.484 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    15.484    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    15.578 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    17.015    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    17.331 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    18.373    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.497 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    20.244    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    20.368 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    21.399    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    21.551 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    21.887    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    22.213 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    22.818    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    22.968 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    23.413    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    23.745 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    23.745    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.121 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.121    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.340 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    25.619    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    25.914 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    27.142    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.266 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    27.266    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.798 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.798    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    29.241    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    29.544 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    30.363    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    30.487 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    30.487    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.000 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.000    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.323 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    32.334    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    32.640 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.487    33.127    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    33.251 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.626    33.877    io_cont/memory_reg[99][0][6]_0[2]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124    34.001 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.953    38.954    processor/memory/D[3]
    SLICE_X15Y63         FDRE                                         r  processor/memory/memory_reg[46][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.427     4.774    processor/memory/memory_reg[99][2][6]_0
    SLICE_X15Y63         FDRE                                         r  processor/memory/memory_reg[46][0][3]/C

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[42][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.813ns  (logic 6.894ns (17.762%)  route 31.919ns (82.238%))
  Logic Levels:           29  (CARRY4=6 LDCE=1 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[5]_LDC/G
    SLICE_X31Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[5]_LDC/Q
                         net (fo=5, routed)           1.011     1.570    processor/registers/IP_reg_reg[5]_LDC_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124     1.694 r  processor/registers/Data1_reg[2][5]_i_2/O
                         net (fo=28, routed)          3.737     5.430    processor/memory/mem_IP[3]
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.554 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273     6.828    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.952 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489     8.441    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.565 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967     9.532    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.656 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    10.307    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.431 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    15.208    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    15.484 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    15.484    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    15.578 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    17.015    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    17.331 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    18.373    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.497 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    20.244    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    20.368 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    21.399    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    21.551 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    21.887    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    22.213 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    22.818    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    22.968 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    23.413    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    23.745 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    23.745    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.121 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.121    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.340 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    25.619    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    25.914 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    27.142    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.266 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    27.266    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.798 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.798    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    29.241    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    29.544 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    30.363    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    30.487 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    30.487    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.000 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.000    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.323 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    32.334    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    32.640 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.487    33.127    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    33.251 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.626    33.877    io_cont/memory_reg[99][0][6]_0[2]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124    34.001 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.812    38.813    processor/memory/D[3]
    SLICE_X14Y62         FDRE                                         r  processor/memory/memory_reg[42][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.428     4.775    processor/memory/memory_reg[99][2][6]_0
    SLICE_X14Y62         FDRE                                         r  processor/memory/memory_reg[42][0][3]/C

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[43][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.813ns  (logic 6.894ns (17.762%)  route 31.919ns (82.238%))
  Logic Levels:           29  (CARRY4=6 LDCE=1 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[5]_LDC/G
    SLICE_X31Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[5]_LDC/Q
                         net (fo=5, routed)           1.011     1.570    processor/registers/IP_reg_reg[5]_LDC_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124     1.694 r  processor/registers/Data1_reg[2][5]_i_2/O
                         net (fo=28, routed)          3.737     5.430    processor/memory/mem_IP[3]
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.554 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273     6.828    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.952 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489     8.441    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.565 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967     9.532    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.656 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    10.307    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.431 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    15.208    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    15.484 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    15.484    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    15.578 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    17.015    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    17.331 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    18.373    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.497 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    20.244    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    20.368 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    21.399    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    21.551 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    21.887    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    22.213 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    22.818    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    22.968 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    23.413    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    23.745 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    23.745    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.121 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.121    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.340 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    25.619    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    25.914 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    27.142    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.266 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    27.266    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.798 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.798    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    29.241    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    29.544 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    30.363    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    30.487 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    30.487    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.000 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.000    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.323 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    32.334    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    32.640 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.487    33.127    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    33.251 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.626    33.877    io_cont/memory_reg[99][0][6]_0[2]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124    34.001 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.812    38.813    processor/memory/D[3]
    SLICE_X15Y62         FDRE                                         r  processor/memory/memory_reg[43][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.428     4.775    processor/memory/memory_reg[99][2][6]_0
    SLICE_X15Y62         FDRE                                         r  processor/memory/memory_reg[43][0][3]/C

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[56][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.803ns  (logic 6.894ns (17.767%)  route 31.909ns (82.233%))
  Logic Levels:           29  (CARRY4=6 LDCE=1 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[5]_LDC/G
    SLICE_X31Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[5]_LDC/Q
                         net (fo=5, routed)           1.011     1.570    processor/registers/IP_reg_reg[5]_LDC_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124     1.694 r  processor/registers/Data1_reg[2][5]_i_2/O
                         net (fo=28, routed)          3.737     5.430    processor/memory/mem_IP[3]
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.554 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273     6.828    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.952 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489     8.441    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.565 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967     9.532    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.656 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    10.307    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.431 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    15.208    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    15.484 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    15.484    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    15.578 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    17.015    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    17.331 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    18.373    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.497 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    20.244    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    20.368 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    21.399    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    21.551 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    21.887    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    22.213 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    22.818    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    22.968 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    23.413    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    23.745 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    23.745    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.121 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.121    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.340 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    25.619    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    25.914 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    27.142    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.266 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    27.266    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.798 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.798    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    29.241    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    29.544 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    30.363    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    30.487 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    30.487    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.000 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.000    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.323 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    32.334    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    32.640 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.487    33.127    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    33.251 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.626    33.877    io_cont/memory_reg[99][0][6]_0[2]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124    34.001 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.802    38.803    processor/memory/D[3]
    SLICE_X13Y61         FDRE                                         r  processor/memory/memory_reg[56][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.429     4.776    processor/memory/memory_reg[99][2][6]_0
    SLICE_X13Y61         FDRE                                         r  processor/memory/memory_reg[56][0][3]/C

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[44][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.795ns  (logic 6.894ns (17.771%)  route 31.901ns (82.229%))
  Logic Levels:           29  (CARRY4=6 LDCE=1 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[5]_LDC/G
    SLICE_X31Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[5]_LDC/Q
                         net (fo=5, routed)           1.011     1.570    processor/registers/IP_reg_reg[5]_LDC_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124     1.694 r  processor/registers/Data1_reg[2][5]_i_2/O
                         net (fo=28, routed)          3.737     5.430    processor/memory/mem_IP[3]
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.554 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273     6.828    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.952 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489     8.441    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.565 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967     9.532    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.656 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    10.307    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.431 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    15.208    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    15.484 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    15.484    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    15.578 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    17.015    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    17.331 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    18.373    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.497 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    20.244    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    20.368 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    21.399    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    21.551 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    21.887    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    22.213 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    22.818    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    22.968 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    23.413    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    23.745 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    23.745    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.121 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.121    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.340 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    25.619    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    25.914 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    27.142    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.266 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    27.266    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.798 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.798    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    29.241    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    29.544 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    30.363    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    30.487 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    30.487    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.000 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.000    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.323 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    32.334    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    32.640 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.487    33.127    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    33.251 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.626    33.877    io_cont/memory_reg[99][0][6]_0[2]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124    34.001 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.793    38.795    processor/memory/D[3]
    SLICE_X14Y63         FDRE                                         r  processor/memory/memory_reg[44][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.427     4.774    processor/memory/memory_reg[99][2][6]_0
    SLICE_X14Y63         FDRE                                         r  processor/memory/memory_reg[44][0][3]/C

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[60][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.662ns  (logic 6.894ns (17.832%)  route 31.768ns (82.168%))
  Logic Levels:           29  (CARRY4=6 LDCE=1 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[5]_LDC/G
    SLICE_X31Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[5]_LDC/Q
                         net (fo=5, routed)           1.011     1.570    processor/registers/IP_reg_reg[5]_LDC_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124     1.694 r  processor/registers/Data1_reg[2][5]_i_2/O
                         net (fo=28, routed)          3.737     5.430    processor/memory/mem_IP[3]
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.554 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273     6.828    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.952 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489     8.441    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.565 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967     9.532    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.656 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    10.307    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.431 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    15.208    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    15.484 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    15.484    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    15.578 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    17.015    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    17.331 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    18.373    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.497 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    20.244    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    20.368 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    21.399    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    21.551 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    21.887    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    22.213 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    22.818    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    22.968 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    23.413    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    23.745 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    23.745    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.121 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.121    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.340 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    25.619    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    25.914 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    27.142    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.266 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    27.266    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.798 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.798    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    29.241    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    29.544 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    30.363    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    30.487 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    30.487    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.000 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.000    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.323 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    32.334    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    32.640 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.487    33.127    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    33.251 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.626    33.877    io_cont/memory_reg[99][0][6]_0[2]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124    34.001 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.661    38.662    processor/memory/D[3]
    SLICE_X12Y60         FDRE                                         r  processor/memory/memory_reg[60][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.430     4.777    processor/memory/memory_reg[99][2][6]_0
    SLICE_X12Y60         FDRE                                         r  processor/memory/memory_reg[60][0][3]/C

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[62][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.662ns  (logic 6.894ns (17.832%)  route 31.768ns (82.168%))
  Logic Levels:           29  (CARRY4=6 LDCE=1 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[5]_LDC/G
    SLICE_X31Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[5]_LDC/Q
                         net (fo=5, routed)           1.011     1.570    processor/registers/IP_reg_reg[5]_LDC_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124     1.694 r  processor/registers/Data1_reg[2][5]_i_2/O
                         net (fo=28, routed)          3.737     5.430    processor/memory/mem_IP[3]
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.554 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273     6.828    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.952 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489     8.441    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.565 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967     9.532    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.656 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    10.307    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.431 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    15.208    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    15.484 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    15.484    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    15.578 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    17.015    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    17.331 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    18.373    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.497 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    20.244    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    20.368 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    21.399    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    21.551 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    21.887    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    22.213 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    22.818    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    22.968 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    23.413    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    23.745 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    23.745    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.121 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.121    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.340 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    25.619    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    25.914 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    27.142    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.266 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    27.266    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.798 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.798    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    29.241    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    29.544 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    30.363    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    30.487 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    30.487    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.000 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.000    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.323 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    32.334    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    32.640 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.487    33.127    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    33.251 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.626    33.877    io_cont/memory_reg[99][0][6]_0[2]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124    34.001 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.661    38.662    processor/memory/D[3]
    SLICE_X13Y60         FDRE                                         r  processor/memory/memory_reg[62][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.430     4.777    processor/memory/memory_reg[99][2][6]_0
    SLICE_X13Y60         FDRE                                         r  processor/memory/memory_reg[62][0][3]/C

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[40][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.653ns  (logic 6.894ns (17.835%)  route 31.759ns (82.165%))
  Logic Levels:           29  (CARRY4=6 LDCE=1 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[5]_LDC/G
    SLICE_X31Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[5]_LDC/Q
                         net (fo=5, routed)           1.011     1.570    processor/registers/IP_reg_reg[5]_LDC_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124     1.694 r  processor/registers/Data1_reg[2][5]_i_2/O
                         net (fo=28, routed)          3.737     5.430    processor/memory/mem_IP[3]
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.554 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273     6.828    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.952 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489     8.441    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.565 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967     9.532    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.656 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    10.307    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.431 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    15.208    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    15.484 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    15.484    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    15.578 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    17.015    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    17.331 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    18.373    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.497 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    20.244    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    20.368 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    21.399    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    21.551 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    21.887    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    22.213 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    22.818    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    22.968 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    23.413    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    23.745 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    23.745    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.121 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.121    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.340 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    25.619    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    25.914 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    27.142    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.266 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    27.266    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.798 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.798    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    29.241    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    29.544 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    30.363    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    30.487 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    30.487    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.000 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.000    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.323 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    32.334    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    32.640 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.487    33.127    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    33.251 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.626    33.877    io_cont/memory_reg[99][0][6]_0[2]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124    34.001 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.652    38.653    processor/memory/D[3]
    SLICE_X14Y61         FDRE                                         r  processor/memory/memory_reg[40][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.429     4.776    processor/memory/memory_reg[99][2][6]_0
    SLICE_X14Y61         FDRE                                         r  processor/memory/memory_reg[40][0][3]/C

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[41][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.653ns  (logic 6.894ns (17.835%)  route 31.759ns (82.165%))
  Logic Levels:           29  (CARRY4=6 LDCE=1 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[5]_LDC/G
    SLICE_X31Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[5]_LDC/Q
                         net (fo=5, routed)           1.011     1.570    processor/registers/IP_reg_reg[5]_LDC_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124     1.694 r  processor/registers/Data1_reg[2][5]_i_2/O
                         net (fo=28, routed)          3.737     5.430    processor/memory/mem_IP[3]
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.554 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273     6.828    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.952 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489     8.441    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.565 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967     9.532    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.656 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    10.307    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.431 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    15.208    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    15.484 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    15.484    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    15.578 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    17.015    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    17.331 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    18.373    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.497 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    20.244    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    20.368 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    21.399    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    21.551 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    21.887    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    22.213 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    22.818    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    22.968 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    23.413    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    23.745 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    23.745    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.121 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.121    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.340 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    25.619    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    25.914 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    27.142    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.266 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    27.266    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.798 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.798    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    29.241    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    29.544 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    30.363    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    30.487 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    30.487    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.000 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.000    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.323 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    32.334    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    32.640 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.487    33.127    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    33.251 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.626    33.877    io_cont/memory_reg[99][0][6]_0[2]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124    34.001 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.652    38.653    processor/memory/D[3]
    SLICE_X15Y61         FDRE                                         r  processor/memory/memory_reg[41][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.429     4.776    processor/memory/memory_reg[99][2][6]_0
    SLICE_X15Y61         FDRE                                         r  processor/memory/memory_reg[41][0][3]/C

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[37][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.514ns  (logic 6.894ns (17.900%)  route 31.620ns (82.100%))
  Logic Levels:           29  (CARRY4=6 LDCE=1 LUT2=4 LUT3=4 LUT4=1 LUT5=2 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         LDCE                         0.000     0.000 r  processor/registers/IP_reg_reg[5]_LDC/G
    SLICE_X31Y19         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/registers/IP_reg_reg[5]_LDC/Q
                         net (fo=5, routed)           1.011     1.570    processor/registers/IP_reg_reg[5]_LDC_n_0
    SLICE_X32Y21         LUT3 (Prop_lut3_I1_O)        0.124     1.694 r  processor/registers/Data1_reg[2][5]_i_2/O
                         net (fo=28, routed)          3.737     5.430    processor/memory/mem_IP[3]
    SLICE_X13Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.554 r  processor/memory/read1_reg[1]_i_27/O
                         net (fo=1, routed)           1.273     6.828    processor/registers/address_reg[0]_i_1_5
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.952 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=27, routed)          1.489     8.441    processor/registers/mem_instruction[0]_2[2]
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.565 r  processor/registers/address_reg[6]_i_5/O
                         net (fo=7, routed)           0.967     9.532    processor/registers/address_reg[6]_i_5_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.656 r  processor/registers/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.652    10.307    io_cont/memory_reg[33][1][0]
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.431 r  io_cont/memory[0][0][6]_i_4/O
                         net (fo=318, routed)         4.777    15.208    processor/memory/tx_data[0]_i_10_0[0]
    SLICE_X13Y58         MUXF7 (Prop_muxf7_S_O)       0.276    15.484 f  processor/memory/tx_data_reg[3]_i_57/O
                         net (fo=1, routed)           0.000    15.484    processor/memory/tx_data_reg[3]_i_57_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094    15.578 f  processor/memory/tx_data_reg[3]_i_24/O
                         net (fo=1, routed)           1.437    17.015    processor/memory/tx_data_reg[3]_i_24_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.316    17.331 f  processor/memory/tx_data[3]_i_10/O
                         net (fo=1, routed)           1.041    18.373    processor/memory/tx_data[3]_i_10_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I5_O)        0.124    18.497 f  processor/memory/tx_data[3]_i_3/O
                         net (fo=4, routed)           1.747    20.244    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    20.368 f  processor/id/memory[0][2][0]_i_9/O
                         net (fo=6, routed)           1.031    21.399    processor/id/tx_data[3]_i_3
    SLICE_X37Y30         LUT2 (Prop_lut2_I1_O)        0.152    21.551 r  processor/id/registers[0][2][6]_i_14/O
                         net (fo=4, routed)           0.336    21.887    processor/id/registers[0][2][6]_i_14_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.326    22.213 r  processor/id/memory[0][1][2]_i_14/O
                         net (fo=8, routed)           0.605    22.818    processor/id/memory[0][2][0]_i_11_1
    SLICE_X37Y29         LUT4 (Prop_lut4_I1_O)        0.150    22.968 r  processor/id/memory[0][2][0]_i_8/O
                         net (fo=2, routed)           0.445    23.413    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X36Y28         LUT3 (Prop_lut3_I1_O)        0.332    23.745 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    23.745    processor/id/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.121 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.121    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.340 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.279    25.619    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X36Y30         LUT6 (Prop_lut6_I3_O)        0.295    25.914 r  processor/id/registers[0][2][4]_i_3/O
                         net (fo=4, routed)           1.228    27.142    processor/registers/memory_reg[0][1][2]_i_2_0
    SLICE_X33Y27         LUT2 (Prop_lut2_I1_O)        0.124    27.266 r  processor/registers/memory[0][1][2]_i_11/O
                         net (fo=1, routed)           0.000    27.266    processor/registers/memory[0][1][2]_i_11_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.798 r  processor/registers/memory_reg[0][1][2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.798    processor/registers/memory_reg[0][1][2]_i_2_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  processor/registers/registers_reg[0][1][6]_i_2/O[1]
                         net (fo=3, routed)           1.109    29.241    processor/registers/registers_reg[0][1][6]_i_2_n_6
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.303    29.544 r  processor/registers/memory[0][1][2]_i_3/O
                         net (fo=6, routed)           0.819    30.363    processor/registers/memory[0][1][2]_i_3_n_0
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.124    30.487 r  processor/registers/memory[0][0][1]_i_9/O
                         net (fo=1, routed)           0.000    30.487    processor/registers/memory[0][0][1]_i_9_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.000 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.000    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.323 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=3, routed)           1.011    32.334    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.306    32.640 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.487    33.127    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    33.251 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.626    33.877    io_cont/memory_reg[99][0][6]_0[2]
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124    34.001 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.512    38.514    processor/memory/D[3]
    SLICE_X15Y59         FDRE                                         r  processor/memory/memory_reg[37][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        1.430     4.777    processor/memory/memory_reg[99][2][6]_0
    SLICE_X15Y59         FDRE                                         r  processor/memory/memory_reg[37][0][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_output_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         LDCE                         0.000     0.000 r  uart_output_data_reg[0]/G
    SLICE_X39Y19         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[0]/Q
                         net (fo=1, routed)           0.110     0.268    uart_controller/tx_data_reg[7]_0[0]
    SLICE_X39Y18         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.855     1.989    uart_controller/tx_reg_0
    SLICE_X39Y18         FDRE                                         r  uart_controller/tx_data_reg[0]/C

Slack:                    inf
  Source:                 uart_output_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.178ns (60.510%)  route 0.116ns (39.490%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         LDCE                         0.000     0.000 r  uart_output_data_reg[3]/G
    SLICE_X36Y18         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[3]/Q
                         net (fo=1, routed)           0.116     0.294    uart_controller/tx_data_reg[7]_0[3]
    SLICE_X37Y18         FDRE                                         r  uart_controller/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.854     1.988    uart_controller/tx_reg_0
    SLICE_X37Y18         FDRE                                         r  uart_controller/tx_data_reg[3]/C

Slack:                    inf
  Source:                 uart_output_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.178ns (60.392%)  route 0.117ns (39.608%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         LDCE                         0.000     0.000 r  uart_output_data_reg[2]/G
    SLICE_X36Y18         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[2]/Q
                         net (fo=1, routed)           0.117     0.295    uart_controller/tx_data_reg[7]_0[2]
    SLICE_X38Y18         FDRE                                         r  uart_controller/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.855     1.989    uart_controller/tx_reg_0
    SLICE_X38Y18         FDRE                                         r  uart_controller/tx_data_reg[2]/C

Slack:                    inf
  Source:                 uart_output_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.158ns (52.294%)  route 0.144ns (47.706%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         LDCE                         0.000     0.000 r  uart_output_data_reg[5]/G
    SLICE_X39Y19         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[5]/Q
                         net (fo=1, routed)           0.144     0.302    uart_controller/tx_data_reg[7]_0[5]
    SLICE_X39Y18         FDRE                                         r  uart_controller/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.855     1.989    uart_controller/tx_reg_0
    SLICE_X39Y18         FDRE                                         r  uart_controller/tx_data_reg[5]/C

Slack:                    inf
  Source:                 uart_output_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.158ns (51.466%)  route 0.149ns (48.534%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         LDCE                         0.000     0.000 r  uart_output_data_reg[1]/G
    SLICE_X39Y19         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[1]/Q
                         net (fo=1, routed)           0.149     0.307    uart_controller/tx_data_reg[7]_0[1]
    SLICE_X38Y18         FDRE                                         r  uart_controller/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.855     1.989    uart_controller/tx_reg_0
    SLICE_X38Y18         FDRE                                         r  uart_controller/tx_data_reg[1]/C

Slack:                    inf
  Source:                 uart_output_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.158ns (48.484%)  route 0.168ns (51.516%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         LDCE                         0.000     0.000 r  uart_output_data_reg[7]/G
    SLICE_X39Y19         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[7]/Q
                         net (fo=1, routed)           0.168     0.326    uart_controller/tx_data_reg[7]_0[7]
    SLICE_X39Y18         FDRE                                         r  uart_controller/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.855     1.989    uart_controller/tx_reg_0
    SLICE_X39Y18         FDRE                                         r  uart_controller/tx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_output_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.178ns (52.486%)  route 0.161ns (47.514%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         LDCE                         0.000     0.000 r  uart_output_data_reg[4]/G
    SLICE_X36Y18         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[4]/Q
                         net (fo=1, routed)           0.161     0.339    uart_controller/tx_data_reg[7]_0[4]
    SLICE_X38Y18         FDRE                                         r  uart_controller/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.855     1.989    uart_controller/tx_reg_0
    SLICE_X38Y18         FDRE                                         r  uart_controller/tx_data_reg[4]/C

Slack:                    inf
  Source:                 uart_output_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.178ns (50.839%)  route 0.172ns (49.161%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         LDCE                         0.000     0.000 r  uart_output_data_reg[6]/G
    SLICE_X36Y18         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[6]/Q
                         net (fo=1, routed)           0.172     0.350    uart_controller/tx_data_reg[7]_0[6]
    SLICE_X38Y18         FDRE                                         r  uart_controller/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.855     1.989    uart_controller/tx_reg_0
    SLICE_X38Y18         FDRE                                         r  uart_controller/tx_data_reg[6]/C

Slack:                    inf
  Source:                 proc_override_mem_write_data_reg[1][0]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[83][1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.226ns (44.354%)  route 0.284ns (55.646%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         LDCE                         0.000     0.000 r  proc_override_mem_write_data_reg[1][0]/G
    SLICE_X30Y18         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  proc_override_mem_write_data_reg[1][0]/Q
                         net (fo=1, routed)           0.284     0.465    io_cont/memory_reg[99][1][6][0]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.045     0.510 r  io_cont/memory[0][1][0]_i_1/O
                         net (fo=100, routed)         0.000     0.510    processor/memory/memory_reg[99][1][6]_0[0]
    SLICE_X30Y22         FDRE                                         r  processor/memory/memory_reg[83][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.822     1.956    processor/memory/memory_reg[99][2][6]_0
    SLICE_X30Y22         FDRE                                         r  processor/memory/memory_reg[83][1][0]/C

Slack:                    inf
  Source:                 processor/id/constant_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            syscall_handler/handled_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.203ns (34.915%)  route 0.378ns (65.085%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         LDCE                         0.000     0.000 r  processor/id/constant_reg[5]/G
    SLICE_X33Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  processor/id/constant_reg[5]/Q
                         net (fo=7, routed)           0.378     0.536    processor/id/proc_syscall_constant[5]
    SLICE_X39Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.581 r  processor/id/handled_i_1/O
                         net (fo=1, routed)           0.000     0.581    syscall_handler/handled0
    SLICE_X39Y25         FDRE                                         r  syscall_handler/handled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2275, routed)        0.848     1.982    syscall_handler/tx_dv_reg_0
    SLICE_X39Y25         FDRE                                         r  syscall_handler/handled_reg/C





