Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Feb 15 17:58:33 2020
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file oled_ctrl_timing_summary_routed.rpt -pb oled_ctrl_timing_summary_routed.pb -rpx oled_ctrl_timing_summary_routed.rpx -warn_on_violation
| Design       : oled_ctrl
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.605        0.000                      0                  408        0.104        0.000                      0                  408        4.500        0.000                       0                   197  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.605        0.000                      0                  408        0.104        0.000                      0                  408        4.500        0.000                       0                   197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.605ns  (required time - arrival time)
  Source:                 Example/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.747ns (24.353%)  route 2.320ns (75.647%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 14.094 - 10.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.352     4.349    Example/clk_IBUF_BUFG
    SLICE_X10Y133        FDRE                                         r  Example/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDRE (Prop_fdre_C_Q)         0.393     4.742 r  Example/current_state_reg[1]/Q
                         net (fo=40, routed)          1.311     6.053    Example/spi_comp/current_state_reg[0][1]
    SLICE_X6Y131         LUT6 (Prop_lut6_I3_O)        0.097     6.150 r  Example/spi_comp/current_state[4]_i_7/O
                         net (fo=1, routed)           0.462     6.612    Example/spi_comp/current_state[4]_i_7_n_0
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.097     6.709 r  Example/spi_comp/current_state[4]_i_4/O
                         net (fo=1, routed)           0.000     6.709    Example/spi_comp/current_state[4]_i_4_n_0
    SLICE_X6Y132         MUXF7 (Prop_muxf7_I1_O)      0.160     6.869 r  Example/spi_comp/current_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.548     7.416    Example/current_state
    SLICE_X11Y132        FDRE                                         r  Example/current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.252    14.094    Example/clk_IBUF_BUFG
    SLICE_X11Y132        FDRE                                         r  Example/current_state_reg[4]/C
                         clock pessimism              0.231    14.325    
                         clock uncertainty           -0.035    14.289    
    SLICE_X11Y132        FDRE (Setup_fdre_C_CE)      -0.268    14.021    Example/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.021    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  6.605    

Slack (MET) :             6.710ns  (required time - arrival time)
  Source:                 Example/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.747ns (25.340%)  route 2.201ns (74.660%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 14.095 - 10.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.352     4.349    Example/clk_IBUF_BUFG
    SLICE_X10Y133        FDRE                                         r  Example/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDRE (Prop_fdre_C_Q)         0.393     4.742 r  Example/current_state_reg[1]/Q
                         net (fo=40, routed)          1.311     6.053    Example/spi_comp/current_state_reg[0][1]
    SLICE_X6Y131         LUT6 (Prop_lut6_I3_O)        0.097     6.150 r  Example/spi_comp/current_state[4]_i_7/O
                         net (fo=1, routed)           0.462     6.612    Example/spi_comp/current_state[4]_i_7_n_0
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.097     6.709 r  Example/spi_comp/current_state[4]_i_4/O
                         net (fo=1, routed)           0.000     6.709    Example/spi_comp/current_state[4]_i_4_n_0
    SLICE_X6Y132         MUXF7 (Prop_muxf7_I1_O)      0.160     6.869 r  Example/spi_comp/current_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.428     7.297    Example/current_state
    SLICE_X9Y133         FDRE                                         r  Example/current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.253    14.095    Example/clk_IBUF_BUFG
    SLICE_X9Y133         FDRE                                         r  Example/current_state_reg[0]/C
                         clock pessimism              0.215    14.310    
                         clock uncertainty           -0.035    14.274    
    SLICE_X9Y133         FDRE (Setup_fdre_C_CE)      -0.268    14.006    Example/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.006    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  6.710    

Slack (MET) :             6.710ns  (required time - arrival time)
  Source:                 Example/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.747ns (25.340%)  route 2.201ns (74.660%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 14.095 - 10.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.352     4.349    Example/clk_IBUF_BUFG
    SLICE_X10Y133        FDRE                                         r  Example/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDRE (Prop_fdre_C_Q)         0.393     4.742 r  Example/current_state_reg[1]/Q
                         net (fo=40, routed)          1.311     6.053    Example/spi_comp/current_state_reg[0][1]
    SLICE_X6Y131         LUT6 (Prop_lut6_I3_O)        0.097     6.150 r  Example/spi_comp/current_state[4]_i_7/O
                         net (fo=1, routed)           0.462     6.612    Example/spi_comp/current_state[4]_i_7_n_0
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.097     6.709 r  Example/spi_comp/current_state[4]_i_4/O
                         net (fo=1, routed)           0.000     6.709    Example/spi_comp/current_state[4]_i_4_n_0
    SLICE_X6Y132         MUXF7 (Prop_muxf7_I1_O)      0.160     6.869 r  Example/spi_comp/current_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.428     7.297    Example/current_state
    SLICE_X9Y133         FDRE                                         r  Example/current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.253    14.095    Example/clk_IBUF_BUFG
    SLICE_X9Y133         FDRE                                         r  Example/current_state_reg[2]/C
                         clock pessimism              0.215    14.310    
                         clock uncertainty           -0.035    14.274    
    SLICE_X9Y133         FDRE (Setup_fdre_C_CE)      -0.268    14.006    Example/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.006    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  6.710    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 Example/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.747ns (25.314%)  route 2.204ns (74.686%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 14.095 - 10.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.352     4.349    Example/clk_IBUF_BUFG
    SLICE_X10Y133        FDRE                                         r  Example/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDRE (Prop_fdre_C_Q)         0.393     4.742 r  Example/current_state_reg[1]/Q
                         net (fo=40, routed)          1.311     6.053    Example/spi_comp/current_state_reg[0][1]
    SLICE_X6Y131         LUT6 (Prop_lut6_I3_O)        0.097     6.150 r  Example/spi_comp/current_state[4]_i_7/O
                         net (fo=1, routed)           0.462     6.612    Example/spi_comp/current_state[4]_i_7_n_0
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.097     6.709 r  Example/spi_comp/current_state[4]_i_4/O
                         net (fo=1, routed)           0.000     6.709    Example/spi_comp/current_state[4]_i_4_n_0
    SLICE_X6Y132         MUXF7 (Prop_muxf7_I1_O)      0.160     6.869 r  Example/spi_comp/current_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.431     7.300    Example/current_state
    SLICE_X10Y133        FDRE                                         r  Example/current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.253    14.095    Example/clk_IBUF_BUFG
    SLICE_X10Y133        FDRE                                         r  Example/current_state_reg[1]/C
                         clock pessimism              0.254    14.349    
                         clock uncertainty           -0.035    14.313    
    SLICE_X10Y133        FDRE (Setup_fdre_C_CE)      -0.237    14.076    Example/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.076    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 Example/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/current_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.747ns (25.314%)  route 2.204ns (74.686%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 14.095 - 10.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.352     4.349    Example/clk_IBUF_BUFG
    SLICE_X10Y133        FDRE                                         r  Example/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDRE (Prop_fdre_C_Q)         0.393     4.742 r  Example/current_state_reg[1]/Q
                         net (fo=40, routed)          1.311     6.053    Example/spi_comp/current_state_reg[0][1]
    SLICE_X6Y131         LUT6 (Prop_lut6_I3_O)        0.097     6.150 r  Example/spi_comp/current_state[4]_i_7/O
                         net (fo=1, routed)           0.462     6.612    Example/spi_comp/current_state[4]_i_7_n_0
    SLICE_X6Y132         LUT6 (Prop_lut6_I0_O)        0.097     6.709 r  Example/spi_comp/current_state[4]_i_4/O
                         net (fo=1, routed)           0.000     6.709    Example/spi_comp/current_state[4]_i_4_n_0
    SLICE_X6Y132         MUXF7 (Prop_muxf7_I1_O)      0.160     6.869 r  Example/spi_comp/current_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.431     7.300    Example/current_state
    SLICE_X10Y133        FDRE                                         r  Example/current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.253    14.095    Example/clk_IBUF_BUFG
    SLICE_X10Y133        FDRE                                         r  Example/current_state_reg[3]/C
                         clock pessimism              0.254    14.349    
                         clock uncertainty           -0.035    14.313    
    SLICE_X10Y133        FDRE (Setup_fdre_C_CE)      -0.237    14.076    Example/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.076    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 Initialize/after_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initialize/delay_comp/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 1.019ns (32.756%)  route 2.092ns (67.244%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 14.157 - 10.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.413     4.410    Initialize/clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  Initialize/after_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.313     4.723 f  Initialize/after_state_reg[3]/Q
                         net (fo=2, routed)           0.618     5.341    Initialize/delay_comp/i__carry_i_4_0[3]
    SLICE_X3Y133         LUT5 (Prop_lut5_I0_O)        0.211     5.552 r  Initialize/delay_comp/i__carry_i_5/O
                         net (fo=3, routed)           0.614     6.166    Initialize/delay_comp/temp_delay_ms[6]
    SLICE_X4Y138         LUT4 (Prop_lut4_I1_O)        0.097     6.263 r  Initialize/delay_comp/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.263    Initialize/delay_comp/i__carry_i_2_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.564 f  Initialize/delay_comp/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           0.860     7.424    Initialize/delay_comp/eqOp
    SLICE_X0Y135         LUT5 (Prop_lut5_I4_O)        0.097     7.521 r  Initialize/delay_comp/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.521    Initialize/delay_comp/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X0Y135         FDRE                                         r  Initialize/delay_comp/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.315    14.157    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  Initialize/delay_comp/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.231    14.388    
                         clock uncertainty           -0.035    14.352    
    SLICE_X0Y135         FDRE (Setup_fdre_C_D)        0.032    14.384    Initialize/delay_comp/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.384    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 Initialize/after_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initialize/delay_comp/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.035ns (33.100%)  route 2.092ns (66.900%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 14.157 - 10.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.413     4.410    Initialize/clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  Initialize/after_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.313     4.723 f  Initialize/after_state_reg[3]/Q
                         net (fo=2, routed)           0.618     5.341    Initialize/delay_comp/i__carry_i_4_0[3]
    SLICE_X3Y133         LUT5 (Prop_lut5_I0_O)        0.211     5.552 r  Initialize/delay_comp/i__carry_i_5/O
                         net (fo=3, routed)           0.614     6.166    Initialize/delay_comp/temp_delay_ms[6]
    SLICE_X4Y138         LUT4 (Prop_lut4_I1_O)        0.097     6.263 r  Initialize/delay_comp/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.263    Initialize/delay_comp/i__carry_i_2_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.564 r  Initialize/delay_comp/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           0.860     7.424    Initialize/delay_comp/eqOp
    SLICE_X0Y135         LUT5 (Prop_lut5_I4_O)        0.113     7.537 r  Initialize/delay_comp/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.537    Initialize/delay_comp/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X0Y135         FDRE                                         r  Initialize/delay_comp/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.315    14.157    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  Initialize/delay_comp/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.231    14.388    
                         clock uncertainty           -0.035    14.352    
    SLICE_X0Y135         FDRE (Setup_fdre_C_D)        0.064    14.416    Initialize/delay_comp/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 Initialize/delay_comp/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initialize/delay_comp/clk_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.603ns (23.852%)  route 1.925ns (76.148%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 14.159 - 10.000 ) 
    Source Clock Delay      (SCD):    4.415ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.418     4.415    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.393     4.808 f  Initialize/delay_comp/clk_counter_reg[14]/Q
                         net (fo=3, routed)           0.706     5.514    Initialize/delay_comp/clk_counter_reg[14]
    SLICE_X1Y135         LUT4 (Prop_lut4_I0_O)        0.097     5.611 r  Initialize/delay_comp/clk_counter[0]_i_5/O
                         net (fo=1, routed)           0.750     6.361    Initialize/delay_comp/clk_counter[0]_i_5_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I2_O)        0.113     6.474 r  Initialize/delay_comp/clk_counter[0]_i_1/O
                         net (fo=17, routed)          0.469     6.943    Initialize/delay_comp/clk_counter[0]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.317    14.159    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X2Y138         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[16]/C
                         clock pessimism              0.231    14.390    
                         clock uncertainty           -0.035    14.354    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.523    13.831    Initialize/delay_comp/clk_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.831    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 Initialize/delay_comp/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initialize/delay_comp/clk_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.603ns (24.601%)  route 1.848ns (75.399%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 14.158 - 10.000 ) 
    Source Clock Delay      (SCD):    4.415ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.418     4.415    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.393     4.808 f  Initialize/delay_comp/clk_counter_reg[14]/Q
                         net (fo=3, routed)           0.706     5.514    Initialize/delay_comp/clk_counter_reg[14]
    SLICE_X1Y135         LUT4 (Prop_lut4_I0_O)        0.097     5.611 r  Initialize/delay_comp/clk_counter[0]_i_5/O
                         net (fo=1, routed)           0.750     6.361    Initialize/delay_comp/clk_counter[0]_i_5_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I2_O)        0.113     6.474 r  Initialize/delay_comp/clk_counter[0]_i_1/O
                         net (fo=17, routed)          0.392     6.866    Initialize/delay_comp/clk_counter[0]_i_1_n_0
    SLICE_X2Y136         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.316    14.158    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X2Y136         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[10]/C
                         clock pessimism              0.231    14.389    
                         clock uncertainty           -0.035    14.353    
    SLICE_X2Y136         FDRE (Setup_fdre_C_R)       -0.523    13.830    Initialize/delay_comp/clk_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.830    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 Initialize/delay_comp/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initialize/delay_comp/clk_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.603ns (24.601%)  route 1.848ns (75.399%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 14.158 - 10.000 ) 
    Source Clock Delay      (SCD):    4.415ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.418     4.415    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X2Y137         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.393     4.808 f  Initialize/delay_comp/clk_counter_reg[14]/Q
                         net (fo=3, routed)           0.706     5.514    Initialize/delay_comp/clk_counter_reg[14]
    SLICE_X1Y135         LUT4 (Prop_lut4_I0_O)        0.097     5.611 r  Initialize/delay_comp/clk_counter[0]_i_5/O
                         net (fo=1, routed)           0.750     6.361    Initialize/delay_comp/clk_counter[0]_i_5_n_0
    SLICE_X3Y135         LUT5 (Prop_lut5_I2_O)        0.113     6.474 r  Initialize/delay_comp/clk_counter[0]_i_1/O
                         net (fo=17, routed)          0.392     6.866    Initialize/delay_comp/clk_counter[0]_i_1_n_0
    SLICE_X2Y136         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.316    14.158    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X2Y136         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[11]/C
                         clock pessimism              0.231    14.389    
                         clock uncertainty           -0.035    14.353    
    SLICE_X2Y136         FDRE (Setup_fdre_C_R)       -0.523    13.830    Initialize/delay_comp/clk_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.830    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                  6.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/char_lib_comp/dout_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.504%)  route 0.199ns (58.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.619     1.564    Example/clk_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  Example/temp_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     1.705 r  Example/temp_addr_reg[3]/Q
                         net (fo=1, routed)           0.199     1.903    Example/char_lib_comp/Q[3]
    RAMB18_X0Y52         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.928     2.121    Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.504     1.617    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.800    Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/char_lib_comp/dout_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.178%)  route 0.201ns (58.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.619     1.564    Example/clk_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  Example/temp_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     1.705 r  Example/temp_addr_reg[1]/Q
                         net (fo=1, routed)           0.201     1.906    Example/char_lib_comp/Q[1]
    RAMB18_X0Y52         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.928     2.121    Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.504     1.617    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.800    Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/char_lib_comp/dout_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.939%)  route 0.203ns (59.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.619     1.564    Example/clk_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  Example/temp_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     1.705 r  Example/temp_addr_reg[4]/Q
                         net (fo=1, routed)           0.203     1.908    Example/char_lib_comp/Q[4]
    RAMB18_X0Y52         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.928     2.121    Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.504     1.617    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.800    Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/char_lib_comp/dout_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.464%)  route 0.197ns (54.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.619     1.564    Example/clk_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  Example/temp_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164     1.728 r  Example/temp_addr_reg[8]/Q
                         net (fo=1, routed)           0.197     1.924    Example/char_lib_comp/Q[8]
    RAMB18_X0Y52         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.928     2.121    Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.504     1.617    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.800    Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/char_lib_comp/dout_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.636%)  route 0.203ns (55.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.619     1.564    Example/clk_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  Example/temp_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164     1.728 r  Example/temp_addr_reg[7]/Q
                         net (fo=1, routed)           0.203     1.931    Example/char_lib_comp/Q[7]
    RAMB18_X0Y52         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.928     2.121    Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.504     1.617    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.800    Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Example/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/after_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (68.000%)  route 0.088ns (32.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.622     1.567    Example/clk_IBUF_BUFG
    SLICE_X9Y133         FDRE                                         r  Example/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  Example/current_state_reg[0]/Q
                         net (fo=35, routed)          0.088     1.795    Example/current_state_reg_n_0_[0]
    SLICE_X8Y133         LUT2 (Prop_lut2_I0_O)        0.045     1.840 r  Example/after_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.840    Example/after_state[1]
    SLICE_X8Y133         FDRE                                         r  Example/after_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.892     2.085    Example/clk_IBUF_BUFG
    SLICE_X8Y133         FDRE                                         r  Example/after_state_reg[1]/C
                         clock pessimism             -0.505     1.580    
    SLICE_X8Y133         FDRE (Hold_fdre_C_D)         0.120     1.700    Example/after_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Initialize/spi_comp/shift_register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initialize/spi_comp/temp_sdata_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.650     1.595    Initialize/spi_comp/clk_IBUF_BUFG
    SLICE_X5Y136         FDRE                                         r  Initialize/spi_comp/shift_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDRE (Prop_fdre_C_Q)         0.141     1.736 r  Initialize/spi_comp/shift_register_reg[7]/Q
                         net (fo=1, routed)           0.112     1.848    Initialize/spi_comp/p_0_in
    SLICE_X4Y136         FDSE                                         r  Initialize/spi_comp/temp_sdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.923     2.116    Initialize/spi_comp/clk_IBUF_BUFG
    SLICE_X4Y136         FDSE                                         r  Initialize/spi_comp/temp_sdata_reg/C
                         clock pessimism             -0.508     1.608    
    SLICE_X4Y136         FDSE (Hold_fdse_C_D)         0.076     1.684    Initialize/spi_comp/temp_sdata_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/char_lib_comp/dout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.148ns (42.571%)  route 0.200ns (57.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.619     1.564    Example/clk_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  Example/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.148     1.712 r  Example/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.200     1.911    Example/char_lib_comp/Q[5]
    RAMB18_X0Y52         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.928     2.121    Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.504     1.617    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130     1.747    Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Example/temp_page_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/after_page_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.681%)  route 0.116ns (38.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.620     1.565    Example/clk_IBUF_BUFG
    SLICE_X11Y131        FDRE                                         r  Example/temp_page_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y131        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  Example/temp_page_reg[0]/Q
                         net (fo=33, routed)          0.116     1.821    Example/temp_page_reg_n_0_[0]
    SLICE_X10Y131        LUT6 (Prop_lut6_I2_O)        0.045     1.866 r  Example/after_page_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    Example/after_page_state[0]_i_1_n_0
    SLICE_X10Y131        FDRE                                         r  Example/after_page_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.890     2.083    Example/clk_IBUF_BUFG
    SLICE_X10Y131        FDRE                                         r  Example/after_page_state_reg[0]/C
                         clock pessimism             -0.505     1.578    
    SLICE_X10Y131        FDRE (Hold_fdre_C_D)         0.121     1.699    Example/after_page_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/char_lib_comp/dout_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.148ns (42.139%)  route 0.203ns (57.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.619     1.564    Example/clk_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  Example/temp_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.148     1.712 r  Example/temp_addr_reg[9]/Q
                         net (fo=1, routed)           0.203     1.915    Example/char_lib_comp/Q[9]
    RAMB18_X0Y52         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.928     2.121    Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y52         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.504     1.617    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.129     1.746    Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y52   Example/char_lib_comp/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y129   Example/after_char_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y129   Example/after_char_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y131  Example/after_page_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y131  Example/after_page_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y131  Example/after_page_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y131  Example/after_page_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y131   Example/current_screen_reg[0,0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y131   Example/current_screen_reg[0,0][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y129   Example/after_char_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y129   Example/after_char_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y128   Example/delay_comp/clk_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y128   Example/delay_comp/clk_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y128   Example/delay_comp/clk_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y128   Example/delay_comp/ms_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y128   Example/delay_comp/ms_counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y129   Example/temp_index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y128   Example/delay_comp/ms_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y128   Example/delay_comp/ms_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y129   Example/after_char_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y129   Example/after_char_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y131  Example/after_page_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y131  Example/after_page_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y131  Example/after_page_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y131  Example/after_page_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y131   Example/current_screen_reg[0,0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y131   Example/current_screen_reg[0,0][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y131   Example/current_screen_reg[3,0][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y130   Example/delay_comp/clk_counter_reg[10]/C



