Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May 23 14:11:07 2024
| Host         : Sobremesa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file proyecto_timing_summary_routed.rpt -pb proyecto_timing_summary_routed.pb -rpx proyecto_timing_summary_routed.rpx -warn_on_violation
| Design       : proyecto
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.198        0.000                      0                  318        0.181        0.000                      0                  318        4.500        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              2.198        0.000                      0                  318        0.181        0.000                      0                  318        4.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        2.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mover_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.757ns  (logic 4.143ns (53.412%)  route 3.614ns (46.588%))
  Logic Levels:           11  (CARRY4=6 LUT1=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  pulseGen.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518     5.599 r  pulseGen.count_reg[2]/Q
                         net (fo=1, routed)           0.585     6.184    rstSynchronizer/pulseGen.count_reg[6][1]
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.841 r  rstSynchronizer/pulseGen.count_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.841    rstSynchronizer/pulseGen.count_reg[6]_i_3_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.156 f  rstSynchronizer/pulseGen.count_reg[6]_i_2/O[3]
                         net (fo=2, routed)           0.475     7.631    rstSynchronizer/count1[8]
    SLICE_X8Y19          LUT1 (Prop_lut1_I0_O)        0.307     7.938 r  rstSynchronizer/pulseGen.count[11]_i_6/O
                         net (fo=1, routed)           0.000     7.938    rstSynchronizer/pulseGen.count[11]_i_6_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.451 r  rstSynchronizer/pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.451    rstSynchronizer/pulseGen.count_reg[11]_i_2_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.670 f  rstSynchronizer/pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.639     9.309    rstSynchronizer/pulseGen.count_reg[16][0]
    SLICE_X9Y20          LUT1 (Prop_lut1_I0_O)        0.295     9.604 r  rstSynchronizer/pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.604    rstSynchronizer/pulseGen.count[14]_i_5_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.154 r  rstSynchronizer/pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.154    rstSynchronizer/pulseGen.count_reg[14]_i_2_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.376 r  rstSynchronizer/pulseGen.count_reg[18]_i_2/O[0]
                         net (fo=2, routed)           0.644    11.021    rstSynchronizer/pulseGen.count_reg[15]_i_2_0[0]
    SLICE_X10Y22         LUT5 (Prop_lut5_I4_O)        0.299    11.320 f  rstSynchronizer/mover_i_7/O
                         net (fo=1, routed)           0.545    11.865    rstSynchronizer/mover_i_7_n_0
    SLICE_X11Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.989 f  rstSynchronizer/mover_i_3/O
                         net (fo=1, routed)           0.725    12.714    rstSynchronizer/mover_i_3_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.838 r  rstSynchronizer/mover_i_1/O
                         net (fo=1, routed)           0.000    12.838    rstSynchronizer_n_36
    SLICE_X11Y18         FDRE                                         r  mover_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  mover_reg/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X11Y18         FDRE (Setup_fdre_C_D)        0.029    15.036    mover_reg
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 yPiezaAct_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 1.682ns (24.368%)  route 5.221ns (75.632%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X8Y14          FDSE                                         r  yPiezaAct_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDSE (Prop_fdse_C_Q)         0.478     5.563 r  yPiezaAct_reg[1]/Q
                         net (fo=26, routed)          1.034     6.597    screenInteface/Q[1]
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.295     6.892 r  screenInteface/yPiezaAct[7]_i_4/O
                         net (fo=5, routed)           0.450     7.342    screenInteface/yPiezaAct_reg[4]
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.466 r  screenInteface/RGB[10]_i_12/O
                         net (fo=2, routed)           0.478     7.944    screenInteface/RGB[10]_i_12_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.329 f  screenInteface/RGB_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.903     9.232    screenInteface/visual258_in
    SLICE_X7Y9           LUT6 (Prop_lut6_I1_O)        0.124     9.356 f  screenInteface/RGB[10]_i_2/O
                         net (fo=5, routed)           0.745    10.101    screenInteface/RGB[10]_i_2_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.225 f  screenInteface/RGB[11]_i_3/O
                         net (fo=3, routed)           1.105    11.330    screenInteface/RGB[11]_i_3_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I3_O)        0.152    11.482 r  screenInteface/RGB[0]_i_1/O
                         net (fo=1, routed)           0.506    11.988    screenInteface/p_0_out[0]
    SLICE_X5Y17          FDRE                                         r  screenInteface/RGB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.509    14.850    screenInteface/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  screenInteface/RGB_reg[0]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDRE (Setup_fdre_C_D)       -0.275    14.800    screenInteface/RGB_reg[0]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -11.988    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 yPiezaAct_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 1.654ns (24.151%)  route 5.195ns (75.849%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X8Y14          FDSE                                         r  yPiezaAct_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDSE (Prop_fdse_C_Q)         0.478     5.563 r  yPiezaAct_reg[1]/Q
                         net (fo=26, routed)          1.034     6.597    screenInteface/Q[1]
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.295     6.892 r  screenInteface/yPiezaAct[7]_i_4/O
                         net (fo=5, routed)           0.450     7.342    screenInteface/yPiezaAct_reg[4]
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.466 r  screenInteface/RGB[10]_i_12/O
                         net (fo=2, routed)           0.478     7.944    screenInteface/RGB[10]_i_12_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.329 r  screenInteface/RGB_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.903     9.232    screenInteface/visual258_in
    SLICE_X7Y9           LUT6 (Prop_lut6_I1_O)        0.124     9.356 r  screenInteface/RGB[10]_i_2/O
                         net (fo=5, routed)           0.745    10.101    screenInteface/RGB[10]_i_2_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.225 r  screenInteface/RGB[11]_i_3/O
                         net (fo=3, routed)           1.105    11.330    screenInteface/RGB[11]_i_3_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.124    11.454 r  screenInteface/RGB[11]_i_1/O
                         net (fo=2, routed)           0.480    11.934    screenInteface/p_0_out[11]
    SLICE_X4Y18          FDRE                                         r  screenInteface/RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.507    14.848    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  screenInteface/RGB_reg[11]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)       -0.061    15.012    screenInteface/RGB_reg[11]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 yPiezaAct_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/RGB_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.852ns  (logic 1.654ns (24.141%)  route 5.198ns (75.859%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X8Y14          FDSE                                         r  yPiezaAct_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDSE (Prop_fdse_C_Q)         0.478     5.563 r  yPiezaAct_reg[1]/Q
                         net (fo=26, routed)          1.034     6.597    screenInteface/Q[1]
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.295     6.892 r  screenInteface/yPiezaAct[7]_i_4/O
                         net (fo=5, routed)           0.450     7.342    screenInteface/yPiezaAct_reg[4]
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.466 r  screenInteface/RGB[10]_i_12/O
                         net (fo=2, routed)           0.478     7.944    screenInteface/RGB[10]_i_12_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.329 r  screenInteface/RGB_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.903     9.232    screenInteface/visual258_in
    SLICE_X7Y9           LUT6 (Prop_lut6_I1_O)        0.124     9.356 r  screenInteface/RGB[10]_i_2/O
                         net (fo=5, routed)           0.745    10.101    screenInteface/RGB[10]_i_2_n_0
    SLICE_X8Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.225 r  screenInteface/RGB[11]_i_3/O
                         net (fo=3, routed)           1.105    11.330    screenInteface/RGB[11]_i_3_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.124    11.454 r  screenInteface/RGB[11]_i_1/O
                         net (fo=2, routed)           0.482    11.937    screenInteface/p_0_out[11]
    SLICE_X4Y18          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.507    14.848    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y18          FDRE (Setup_fdre_C_D)       -0.058    15.015    screenInteface/RGB_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 3.167ns (49.762%)  route 3.197ns (50.238%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X4Y9           FDSE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDSE (Prop_fdse_C_Q)         0.456     5.610 r  y_reg[1]/Q
                         net (fo=5, routed)           0.865     6.475    screenInteface/y_reg[4]_1[0]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.131 r  screenInteface/y_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.131    screenInteface/y_reg[30]_i_34_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  screenInteface/y_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.245    screenInteface/y_reg[30]_i_33_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  screenInteface/y_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.359    screenInteface/y_reg[30]_i_32_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  screenInteface/y_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.473    screenInteface/y_reg[30]_i_31_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  screenInteface/y_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.587    screenInteface/y_reg[30]_i_30_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  screenInteface/y_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.701    screenInteface/y_reg[30]_i_25_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 f  screenInteface/y_reg[30]_i_24/O[1]
                         net (fo=1, routed)           0.973     9.008    screenInteface/y2[26]
    SLICE_X2Y13          LUT3 (Prop_lut3_I2_O)        0.303     9.311 r  screenInteface/y[30]_i_13/O
                         net (fo=1, routed)           0.000     9.311    screenInteface/y[30]_i_13_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.849 r  screenInteface/y_reg[30]_i_4/CO[2]
                         net (fo=2, routed)           0.596    10.445    screenInteface/y1
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.310    10.755 r  screenInteface/y[30]_i_1/O
                         net (fo=31, routed)          0.763    11.519    screenInteface_n_16
    SLICE_X0Y15          FDRE                                         r  y_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  y_reg[25]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.429    14.650    y_reg[25]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 3.167ns (49.762%)  route 3.197ns (50.238%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X4Y9           FDSE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDSE (Prop_fdse_C_Q)         0.456     5.610 r  y_reg[1]/Q
                         net (fo=5, routed)           0.865     6.475    screenInteface/y_reg[4]_1[0]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.131 r  screenInteface/y_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.131    screenInteface/y_reg[30]_i_34_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  screenInteface/y_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.245    screenInteface/y_reg[30]_i_33_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  screenInteface/y_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.359    screenInteface/y_reg[30]_i_32_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  screenInteface/y_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.473    screenInteface/y_reg[30]_i_31_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  screenInteface/y_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.587    screenInteface/y_reg[30]_i_30_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  screenInteface/y_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.701    screenInteface/y_reg[30]_i_25_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 f  screenInteface/y_reg[30]_i_24/O[1]
                         net (fo=1, routed)           0.973     9.008    screenInteface/y2[26]
    SLICE_X2Y13          LUT3 (Prop_lut3_I2_O)        0.303     9.311 r  screenInteface/y[30]_i_13/O
                         net (fo=1, routed)           0.000     9.311    screenInteface/y[30]_i_13_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.849 r  screenInteface/y_reg[30]_i_4/CO[2]
                         net (fo=2, routed)           0.596    10.445    screenInteface/y1
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.310    10.755 r  screenInteface/y[30]_i_1/O
                         net (fo=31, routed)          0.763    11.519    screenInteface_n_16
    SLICE_X0Y15          FDRE                                         r  y_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  y_reg[26]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.429    14.650    y_reg[26]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 3.167ns (49.762%)  route 3.197ns (50.238%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X4Y9           FDSE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDSE (Prop_fdse_C_Q)         0.456     5.610 r  y_reg[1]/Q
                         net (fo=5, routed)           0.865     6.475    screenInteface/y_reg[4]_1[0]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.131 r  screenInteface/y_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.131    screenInteface/y_reg[30]_i_34_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  screenInteface/y_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.245    screenInteface/y_reg[30]_i_33_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  screenInteface/y_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.359    screenInteface/y_reg[30]_i_32_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  screenInteface/y_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.473    screenInteface/y_reg[30]_i_31_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  screenInteface/y_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.587    screenInteface/y_reg[30]_i_30_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  screenInteface/y_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.701    screenInteface/y_reg[30]_i_25_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 f  screenInteface/y_reg[30]_i_24/O[1]
                         net (fo=1, routed)           0.973     9.008    screenInteface/y2[26]
    SLICE_X2Y13          LUT3 (Prop_lut3_I2_O)        0.303     9.311 r  screenInteface/y[30]_i_13/O
                         net (fo=1, routed)           0.000     9.311    screenInteface/y[30]_i_13_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.849 r  screenInteface/y_reg[30]_i_4/CO[2]
                         net (fo=2, routed)           0.596    10.445    screenInteface/y1
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.310    10.755 r  screenInteface/y[30]_i_1/O
                         net (fo=31, routed)          0.763    11.519    screenInteface_n_16
    SLICE_X0Y15          FDRE                                         r  y_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  y_reg[27]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.429    14.650    y_reg[27]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.364ns  (logic 3.167ns (49.762%)  route 3.197ns (50.238%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X4Y9           FDSE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDSE (Prop_fdse_C_Q)         0.456     5.610 r  y_reg[1]/Q
                         net (fo=5, routed)           0.865     6.475    screenInteface/y_reg[4]_1[0]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.131 r  screenInteface/y_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.131    screenInteface/y_reg[30]_i_34_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  screenInteface/y_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.245    screenInteface/y_reg[30]_i_33_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  screenInteface/y_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.359    screenInteface/y_reg[30]_i_32_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  screenInteface/y_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.473    screenInteface/y_reg[30]_i_31_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  screenInteface/y_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.587    screenInteface/y_reg[30]_i_30_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  screenInteface/y_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.701    screenInteface/y_reg[30]_i_25_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 f  screenInteface/y_reg[30]_i_24/O[1]
                         net (fo=1, routed)           0.973     9.008    screenInteface/y2[26]
    SLICE_X2Y13          LUT3 (Prop_lut3_I2_O)        0.303     9.311 r  screenInteface/y[30]_i_13/O
                         net (fo=1, routed)           0.000     9.311    screenInteface/y[30]_i_13_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.849 r  screenInteface/y_reg[30]_i_4/CO[2]
                         net (fo=2, routed)           0.596    10.445    screenInteface/y1
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.310    10.755 r  screenInteface/y[30]_i_1/O
                         net (fo=31, routed)          0.763    11.519    screenInteface_n_16
    SLICE_X0Y15          FDRE                                         r  y_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  y_reg[28]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X0Y15          FDRE (Setup_fdre_C_R)       -0.429    14.650    y_reg[28]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 3.167ns (49.918%)  route 3.177ns (50.082%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X4Y9           FDSE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDSE (Prop_fdse_C_Q)         0.456     5.610 r  y_reg[1]/Q
                         net (fo=5, routed)           0.865     6.475    screenInteface/y_reg[4]_1[0]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.131 r  screenInteface/y_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.131    screenInteface/y_reg[30]_i_34_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  screenInteface/y_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.245    screenInteface/y_reg[30]_i_33_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  screenInteface/y_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.359    screenInteface/y_reg[30]_i_32_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  screenInteface/y_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.473    screenInteface/y_reg[30]_i_31_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  screenInteface/y_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.587    screenInteface/y_reg[30]_i_30_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  screenInteface/y_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.701    screenInteface/y_reg[30]_i_25_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 f  screenInteface/y_reg[30]_i_24/O[1]
                         net (fo=1, routed)           0.973     9.008    screenInteface/y2[26]
    SLICE_X2Y13          LUT3 (Prop_lut3_I2_O)        0.303     9.311 r  screenInteface/y[30]_i_13/O
                         net (fo=1, routed)           0.000     9.311    screenInteface/y[30]_i_13_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.849 r  screenInteface/y_reg[30]_i_4/CO[2]
                         net (fo=2, routed)           0.596    10.445    screenInteface/y1
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.310    10.755 r  screenInteface/y[30]_i_1/O
                         net (fo=31, routed)          0.743    11.499    screenInteface_n_16
    SLICE_X0Y11          FDRE                                         r  y_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.516    14.857    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  y_reg[10]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.429    14.653    y_reg[10]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 3.167ns (49.918%)  route 3.177ns (50.082%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X4Y9           FDSE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDSE (Prop_fdse_C_Q)         0.456     5.610 r  y_reg[1]/Q
                         net (fo=5, routed)           0.865     6.475    screenInteface/y_reg[4]_1[0]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.131 r  screenInteface/y_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.131    screenInteface/y_reg[30]_i_34_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  screenInteface/y_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.245    screenInteface/y_reg[30]_i_33_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  screenInteface/y_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.359    screenInteface/y_reg[30]_i_32_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  screenInteface/y_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.473    screenInteface/y_reg[30]_i_31_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  screenInteface/y_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.587    screenInteface/y_reg[30]_i_30_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  screenInteface/y_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.701    screenInteface/y_reg[30]_i_25_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 f  screenInteface/y_reg[30]_i_24/O[1]
                         net (fo=1, routed)           0.973     9.008    screenInteface/y2[26]
    SLICE_X2Y13          LUT3 (Prop_lut3_I2_O)        0.303     9.311 r  screenInteface/y[30]_i_13/O
                         net (fo=1, routed)           0.000     9.311    screenInteface/y[30]_i_13_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     9.849 r  screenInteface/y_reg[30]_i_4/CO[2]
                         net (fo=2, routed)           0.596    10.445    screenInteface/y1
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.310    10.755 r  screenInteface/y[30]_i_1/O
                         net (fo=31, routed)          0.743    11.499    screenInteface_n_16
    SLICE_X0Y11          FDRE                                         r  y_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.516    14.857    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  y_reg[11]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.429    14.653    y_reg[11]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                  3.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 screenInteface/pixelCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/pixelCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.565     1.448    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  screenInteface/pixelCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  screenInteface/pixelCnt_reg[0]/Q
                         net (fo=8, routed)           0.136     1.725    screenInteface/pixelCnt_reg_n_0_[0]
    SLICE_X8Y8           LUT3 (Prop_lut3_I1_O)        0.048     1.773 r  screenInteface/pixelCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.773    screenInteface/pixelCnt[2]_i_1_n_0
    SLICE_X8Y8           FDRE                                         r  screenInteface/pixelCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.835     1.962    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  screenInteface/pixelCnt_reg[2]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X8Y8           FDRE (Hold_fdre_C_D)         0.131     1.592    screenInteface/pixelCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 screenInteface/pixelCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/pixelCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.565     1.448    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  screenInteface/pixelCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  screenInteface/pixelCnt_reg[0]/Q
                         net (fo=8, routed)           0.136     1.725    screenInteface/pixelCnt_reg_n_0_[0]
    SLICE_X8Y8           LUT2 (Prop_lut2_I1_O)        0.045     1.770 r  screenInteface/pixelCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.770    screenInteface/pixelCnt[1]_i_1_n_0
    SLICE_X8Y8           FDRE                                         r  screenInteface/pixelCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.835     1.962    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  screenInteface/pixelCnt_reg[1]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X8Y8           FDRE (Hold_fdre_C_D)         0.121     1.582    screenInteface/pixelCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/pixelCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.273%)  route 0.184ns (49.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.592     1.475    screenInteface/clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  screenInteface/pixelCnt_reg[6]/Q
                         net (fo=23, routed)          0.184     1.800    screenInteface/pixelAux[6]
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.045     1.845 r  screenInteface/pixelCnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.845    screenInteface/pixelCnt[7]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  screenInteface/pixelCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.863     1.990    screenInteface/clk_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  screenInteface/pixelCnt_reg[7]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.121     1.609    screenInteface/pixelCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.321%)  route 0.187ns (49.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.564     1.447    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  screenInteface/lineCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  screenInteface/lineCnt_reg[0]/Q
                         net (fo=8, routed)           0.187     1.775    screenInteface/lineCnt_reg_n_0_[0]
    SLICE_X9Y10          LUT5 (Prop_lut5_I1_O)        0.048     1.823 r  screenInteface/lineCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.823    screenInteface/lineCnt[3]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  screenInteface/lineCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.834     1.961    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  screenInteface/lineCnt_reg[3]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.107     1.570    screenInteface/lineCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.564     1.447    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  screenInteface/lineCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  screenInteface/lineCnt_reg[0]/Q
                         net (fo=8, routed)           0.180     1.769    screenInteface/lineCnt_reg_n_0_[0]
    SLICE_X9Y11          LUT3 (Prop_lut3_I2_O)        0.042     1.811 r  screenInteface/lineCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    screenInteface/lineCnt[1]_i_1_n_0
    SLICE_X9Y11          FDRE                                         r  screenInteface/lineCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.834     1.961    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  screenInteface/lineCnt_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.107     1.554    screenInteface/lineCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 yPiezaAct_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yPiezaAct_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.190ns (49.736%)  route 0.192ns (50.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  yPiezaAct_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  yPiezaAct_reg[5]/Q
                         net (fo=19, routed)          0.192     1.778    yPiezaAct_reg[5]
    SLICE_X9Y13          LUT4 (Prop_lut4_I2_O)        0.049     1.827 r  yPiezaAct[7]_i_2/O
                         net (fo=1, routed)           0.000     1.827    plusOp__0[7]
    SLICE_X9Y13          FDRE                                         r  yPiezaAct_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  yPiezaAct_reg[7]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X9Y13          FDRE (Hold_fdre_C_D)         0.107     1.567    yPiezaAct_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.908%)  route 0.211ns (53.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.564     1.447    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  screenInteface/lineCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  screenInteface/lineCnt_reg[9]/Q
                         net (fo=27, routed)          0.211     1.799    screenInteface/lineAux[9]
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  screenInteface/lineCnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.844    screenInteface/lineCnt[7]_i_1_n_0
    SLICE_X8Y12          FDRE                                         r  screenInteface/lineCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.832     1.959    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  screenInteface/lineCnt_reg[7]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.120     1.581    screenInteface/lineCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.227ns (64.017%)  route 0.128ns (35.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.564     1.447    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  screenInteface/lineCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.128     1.575 r  screenInteface/lineCnt_reg[3]/Q
                         net (fo=28, routed)          0.128     1.703    screenInteface/lineAux[3]
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.099     1.802 r  screenInteface/lineCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.802    screenInteface/lineCnt[5]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  screenInteface/lineCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.834     1.961    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  screenInteface/lineCnt_reg[5]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.092     1.539    screenInteface/lineCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  x_reg[4]/Q
                         net (fo=4, routed)           0.120     1.737    screenInteface/S[2]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  screenInteface/x_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    data0[4]
    SLICE_X3Y10          FDRE                                         r  x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  x_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.921%)  route 0.187ns (50.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.564     1.447    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  screenInteface/lineCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  screenInteface/lineCnt_reg[0]/Q
                         net (fo=8, routed)           0.187     1.775    screenInteface/lineCnt_reg_n_0_[0]
    SLICE_X9Y10          LUT4 (Prop_lut4_I3_O)        0.045     1.820 r  screenInteface/lineCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    screenInteface/lineCnt[2]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  screenInteface/lineCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.834     1.961    screenInteface/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  screenInteface/lineCnt_reg[2]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.091     1.554    screenInteface/lineCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y18   mover_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y17    pulseGen.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y19   pulseGen.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y20   pulseGen.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y20   pulseGen.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y20   pulseGen.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y20   pulseGen.count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y22   pulseGen.count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y22   pulseGen.count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   mover_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   mover_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y17    pulseGen.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y17    pulseGen.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y19   pulseGen.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y19   pulseGen.count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y20   pulseGen.count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y20   pulseGen.count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y20   pulseGen.count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y20   pulseGen.count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   mover_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y18   mover_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y17    pulseGen.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y17    pulseGen.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y19   pulseGen.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y19   pulseGen.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y20   pulseGen.count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y20   pulseGen.count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y20   pulseGen.count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y20   pulseGen.count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.741ns  (logic 3.986ns (59.140%)  route 2.754ns (40.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.624     5.145    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           2.754     8.355    RGB_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.886 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.886    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.626ns  (logic 3.980ns (60.067%)  route 2.646ns (39.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.626     5.147    screenInteface/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  screenInteface/RGB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  screenInteface/RGB_reg[8]/Q
                         net (fo=1, routed)           2.646     8.249    RGB_OBUF[4]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.773 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.773    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.627ns  (logic 3.975ns (59.990%)  route 2.651ns (40.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.624     5.145    screenInteface/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  screenInteface/RGB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  screenInteface/RGB_reg[9]/Q
                         net (fo=1, routed)           2.651     8.253    RGB_OBUF[5]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.772 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.772    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.591ns  (logic 3.981ns (60.393%)  route 2.611ns (39.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.631     5.152    screenInteface/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  screenInteface/RGB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  screenInteface/RGB_reg[3]/Q
                         net (fo=1, routed)           2.611     8.219    RGB_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.744 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.744    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.454ns  (logic 3.961ns (61.379%)  route 2.493ns (38.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.624     5.145    screenInteface/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  screenInteface/RGB_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  screenInteface/RGB_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           2.493     8.094    lopt_8
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.599 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.599    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.453ns  (logic 3.985ns (61.756%)  route 2.468ns (38.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.624     5.145    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  screenInteface/RGB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  screenInteface/RGB_reg[10]/Q
                         net (fo=1, routed)           2.468     8.069    RGB_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.598 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.598    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.461ns  (logic 4.021ns (62.241%)  route 2.440ns (37.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.566     5.087    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  screenInteface/vSync_reg/Q
                         net (fo=1, routed)           2.440     8.045    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.548 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000    11.548    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.323ns  (logic 3.977ns (62.895%)  route 2.346ns (37.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.626     5.147    screenInteface/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  screenInteface/RGB_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  screenInteface/RGB_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.346     7.949    lopt_6
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.470 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.470    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.314ns  (logic 3.980ns (63.030%)  route 2.334ns (36.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.624     5.145    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  screenInteface/RGB_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  screenInteface/RGB_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.334     7.936    lopt
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.460 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.460    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.294ns  (logic 4.015ns (63.782%)  route 2.280ns (36.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.634     5.155    screenInteface/clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           2.280     7.953    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.449 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000    11.449    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/RGB_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.346ns (70.801%)  route 0.555ns (29.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.586     1.469    screenInteface/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  screenInteface/RGB_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  screenInteface/RGB_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.555     2.165    lopt_4
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.370 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.370    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.345ns (68.688%)  route 0.613ns (31.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.586     1.469    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  screenInteface/RGB_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.613     2.223    lopt_2
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.427 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.427    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.361ns (69.169%)  route 0.607ns (30.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.586     1.469    screenInteface/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  screenInteface/RGB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  screenInteface/RGB_reg[2]/Q
                         net (fo=1, routed)           0.607     2.217    RGB_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.436 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.436    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.362ns (69.253%)  route 0.605ns (30.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.592     1.475    screenInteface/clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           0.605     2.244    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.441 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.441    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.338ns (67.559%)  route 0.642ns (32.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.587     1.470    screenInteface/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  screenInteface/RGB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  screenInteface/RGB_reg[0]/Q
                         net (fo=1, routed)           0.642     2.253    RGB_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.450 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.450    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.366ns (68.697%)  route 0.622ns (31.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.586     1.469    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  screenInteface/RGB_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  screenInteface/RGB_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.622     2.232    lopt
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.457 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.457    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.363ns (68.348%)  route 0.631ns (31.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.587     1.470    screenInteface/clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  screenInteface/RGB_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  screenInteface/RGB_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.631     2.242    lopt_6
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.464 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.464    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.348ns (65.955%)  route 0.696ns (34.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.586     1.469    screenInteface/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  screenInteface/RGB_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  screenInteface/RGB_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.696     2.306    lopt_8
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.512 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.512    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.371ns (66.686%)  route 0.685ns (33.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.586     1.469    screenInteface/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  screenInteface/RGB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  screenInteface/RGB_reg[10]/Q
                         net (fo=1, routed)           0.685     2.295    RGB_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.525 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.525    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.368ns (64.825%)  route 0.743ns (35.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.564     1.447    screenInteface/clk_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  screenInteface/vSync_reg/Q
                         net (fo=1, routed)           0.743     2.354    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.558 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.558    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.954ns  (logic 1.454ns (49.212%)  route 1.500ns (50.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.500     2.954    rstSynchronizer/D[0]
    SLICE_X10Y17         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.443     4.784    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  rstSynchronizer/aux_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.222ns (26.693%)  route 0.609ns (73.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.609     0.831    rstSynchronizer/D[0]
    SLICE_X10Y17         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.828     1.955    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  rstSynchronizer/aux_reg[0]/C





