{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 13:52:30 2011 " "Info: Processing started: Thu Oct 20 13:52:30 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off systemC -c systemC --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off systemC -c systemC --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ctrlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlunit " "Info: Found entity 1: ctrlunit" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Info: Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Info: Found entity 1: Display" {  } { { "Display.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divider1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Divider1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider1 " "Info: Found entity 1: Divider1" {  } { { "Divider1.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Divider1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Flag.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flag " "Info: Found entity 1: Flag" {  } { { "Flag.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Flag.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instrconunit.v(9) " "Warning (10268): Verilog HDL information at instrconunit.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/instrconunit.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrconunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instrconunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrconunit " "Info: Found entity 1: instrconunit" {  } { { "instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/instrconunit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO_PORT.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file IO_PORT.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_PORT " "Info: Found entity 1: IO_PORT" {  } { { "IO_PORT.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/IO_PORT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_fsm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_fsm " "Info: Found entity 1: key_fsm" {  } { { "key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/key_fsm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_input.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_input.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key_input " "Info: Found entity 1: key_input" {  } { { "key_input.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/key_input.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_scan.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key_scan " "Info: Found entity 1: key_scan" {  } { { "key_scan.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/key_scan.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Keyboard_Identify.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Keyboard_Identify.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Identify " "Info: Found entity 1: Keyboard_Identify" {  } { { "Keyboard_Identify.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Keyboard_Identify.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Keyboard_Scan.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Keyboard_Scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Scan " "Info: Found entity 1: Keyboard_Scan" {  } { { "Keyboard_Scan.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Keyboard_Scan.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom_256_16.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_rom_256_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_256_16 " "Info: Found entity 1: lpm_rom_256_16" {  } { { "lpm_rom_256_16.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_rom_256_16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_IO.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_IO.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_IO " "Info: Found entity 1: reg_IO" {  } { { "reg_IO.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/reg_IO.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4_8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg4_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4_8 " "Info: Found entity 1: reg4_8" {  } { { "reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/reg4_8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "seg.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/seg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shake.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Shake.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shake " "Info: Found entity 1: Shake" {  } { { "Shake.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Shake.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Translator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Translator " "Info: Found entity 1: Translator" {  } { { "Translator.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Translator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file systemC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 systemC " "Info: Found entity 1: systemC" {  } { { "systemC.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/systemC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "systemC " "Info: Elaborating entity \"systemC\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlunit ctrlunit:inst " "Info: Elaborating entity \"ctrlunit\" for hierarchy \"ctrlunit:inst\"" {  } { { "systemC.bdf" "inst" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/systemC.bdf" { { 336 768 920 528 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUC ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"ALUC\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSRCB ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"ALUSRCB\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteMem ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"WriteMem\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteReg ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"WriteReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"MemToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDes ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"RegDes\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WrFlag ctrlunit.v(14) " "Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"WrFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WrFlag ctrlunit.v(27) " "Info (10041): Inferred latch for \"WrFlag\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDes ctrlunit.v(27) " "Info (10041): Inferred latch for \"RegDes\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg ctrlunit.v(27) " "Info (10041): Inferred latch for \"MemToReg\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteReg ctrlunit.v(27) " "Info (10041): Inferred latch for \"WriteReg\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteMem ctrlunit.v(27) " "Info (10041): Inferred latch for \"WriteMem\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSRCB ctrlunit.v(27) " "Info (10041): Inferred latch for \"ALUSRCB\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[0\] ctrlunit.v(27) " "Info (10041): Inferred latch for \"ALUC\[0\]\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[1\] ctrlunit.v(27) " "Info (10041): Inferred latch for \"ALUC\[1\]\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[2\] ctrlunit.v(27) " "Info (10041): Inferred latch for \"ALUC\[2\]\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch ctrlunit.v(27) " "Info (10041): Inferred latch for \"branch\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump ctrlunit.v(27) " "Info (10041): Inferred latch for \"jump\" at ctrlunit.v(27)" {  } { { "ctrlunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ctrlunit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst4 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst4\"" {  } { { "systemC.bdf" "inst4" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/systemC.bdf" { { 552 1608 1768 680 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 ALU.v(24) " "Warning (10230): Verilog HDL assignment warning at ALU.v(24): truncated value with size 9 to match size of target (8)" {  } { { "ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ALU.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 ALU.v(28) " "Warning (10230): Verilog HDL assignment warning at ALU.v(28): truncated value with size 9 to match size of target (8)" {  } { { "ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ALU.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.v(44) " "Warning (10230): Verilog HDL assignment warning at ALU.v(44): truncated value with size 32 to match size of target (8)" {  } { { "ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ALU.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S ALU.v(12) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum ALU.v(12) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable \"sum\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry_out ALU.v(12) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable \"carry_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_out ALU.v(17) " "Info (10041): Inferred latch for \"carry_out\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] ALU.v(17) " "Info (10041): Inferred latch for \"S\[0\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] ALU.v(17) " "Info (10041): Inferred latch for \"S\[1\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] ALU.v(17) " "Info (10041): Inferred latch for \"S\[2\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] ALU.v(17) " "Info (10041): Inferred latch for \"S\[3\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] ALU.v(17) " "Info (10041): Inferred latch for \"S\[4\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] ALU.v(17) " "Info (10041): Inferred latch for \"S\[5\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] ALU.v(17) " "Info (10041): Inferred latch for \"S\[6\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] ALU.v(17) " "Info (10041): Inferred latch for \"S\[7\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flag Flag:inst6 " "Info: Elaborating entity \"Flag\" for hierarchy \"Flag:inst6\"" {  } { { "systemC.bdf" "inst6" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/systemC.bdf" { { 592 1176 1344 720 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4_8 reg4_8:inst3 " "Info: Elaborating entity \"reg4_8\" for hierarchy \"reg4_8:inst3\"" {  } { { "systemC.bdf" "inst3" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/systemC.bdf" { { 368 1272 1424 528 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux4.tdf 1 1 " "Warning: Using design file lpm_mux4.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Info: Found entity 1: lpm_mux4" {  } { { "lpm_mux4.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_mux4.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux4 reg4_8:inst3\|lpm_mux4:inst13 " "Info: Elaborating entity \"lpm_mux4\" for hierarchy \"reg4_8:inst3\|lpm_mux4:inst13\"" {  } { { "reg4_8.bdf" "inst13" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/reg4_8.bdf" { { 8 648 784 120 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux4.tdf" "lpm_mux_component" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_mux4.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux4.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_mux4.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux4.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_mux4.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_vmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmc " "Info: Found entity 1: mux_vmc" {  } { { "db/mux_vmc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/db/mux_vmc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vmc reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated " "Info: Elaborating entity \"mux_vmc\" for hierarchy \"reg4_8:inst3\|lpm_mux4:inst13\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ff0.tdf 1 1 " "Warning: Using design file lpm_ff0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff0 " "Info: Found entity 1: lpm_ff0" {  } { { "lpm_ff0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_ff0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff0 reg4_8:inst3\|lpm_ff0:inst " "Info: Elaborating entity \"lpm_ff0\" for hierarchy \"reg4_8:inst3\|lpm_ff0:inst\"" {  } { { "reg4_8.bdf" "inst" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/reg4_8.bdf" { { -16 360 504 80 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff0.tdf" "lpm_ff_component" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_ff0.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_ff0.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ff0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_ff0.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode1.tdf 1 1 " "Warning: Using design file lpm_decode1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Info: Found entity 1: lpm_decode1" {  } { { "lpm_decode1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_decode1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode1 reg4_8:inst3\|lpm_decode1:inst4 " "Info: Elaborating entity \"lpm_decode1\" for hierarchy \"reg4_8:inst3\|lpm_decode1:inst4\"" {  } { { "reg4_8.bdf" "inst4" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/reg4_8.bdf" { { -8 -16 112 104 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode reg4_8:inst3\|lpm_decode1:inst4\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"reg4_8:inst3\|lpm_decode1:inst4\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode1.tdf" "lpm_decode_component" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_decode1.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg4_8:inst3\|lpm_decode1:inst4\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"reg4_8:inst3\|lpm_decode1:inst4\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_decode1.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg4_8:inst3\|lpm_decode1:inst4\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"reg4_8:inst3\|lpm_decode1:inst4\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 4 " "Info: Parameter \"LPM_DECODES\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_decode1.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_n6f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_n6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_n6f " "Info: Found entity 1: decode_n6f" {  } { { "db/decode_n6f.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/db/decode_n6f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_n6f reg4_8:inst3\|lpm_decode1:inst4\|lpm_decode:lpm_decode_component\|decode_n6f:auto_generated " "Info: Elaborating entity \"decode_n6f\" for hierarchy \"reg4_8:inst3\|lpm_decode1:inst4\|lpm_decode:lpm_decode_component\|decode_n6f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux3.tdf 1 1 " "Warning: Using design file lpm_mux3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Info: Found entity 1: lpm_mux3" {  } { { "lpm_mux3.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_mux3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux3 lpm_mux3:inst18 " "Info: Elaborating entity \"lpm_mux3\" for hierarchy \"lpm_mux3:inst18\"" {  } { { "systemC.bdf" "inst18" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/systemC.bdf" { { 168 1616 1752 248 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux3:inst18\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux3:inst18\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux3.tdf" "lpm_mux_component" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_mux3.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux3:inst18\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux3:inst18\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux3.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_mux3.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux3:inst18\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux3:inst18\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux3.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_mux3.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Info: Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/db/mux_smc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc lpm_mux3:inst18\|lpm_mux:lpm_mux_component\|mux_smc:auto_generated " "Info: Elaborating entity \"mux_smc\" for hierarchy \"lpm_mux3:inst18\|lpm_mux:lpm_mux_component\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_PORT IO_PORT:inst5 " "Info: Elaborating entity \"IO_PORT\" for hierarchy \"IO_PORT:inst5\"" {  } { { "systemC.bdf" "inst5" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/systemC.bdf" { { 280 1592 1752 504 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux5.tdf 1 1 " "Warning: Using design file lpm_mux5.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux5 " "Info: Found entity 1: lpm_mux5" {  } { { "lpm_mux5.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_mux5.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux5 IO_PORT:inst5\|lpm_mux5:inst8 " "Info: Elaborating entity \"lpm_mux5\" for hierarchy \"IO_PORT:inst5\|lpm_mux5:inst8\"" {  } { { "IO_PORT.bdf" "inst8" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/IO_PORT.bdf" { { 32 208 344 208 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux IO_PORT:inst5\|lpm_mux5:inst8\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"IO_PORT:inst5\|lpm_mux5:inst8\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux5.tdf" "lpm_mux_component" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_mux5.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_PORT:inst5\|lpm_mux5:inst8\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"IO_PORT:inst5\|lpm_mux5:inst8\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux5.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_mux5.tdf" 55 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_PORT:inst5\|lpm_mux5:inst8\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"IO_PORT:inst5\|lpm_mux5:inst8\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux5.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_mux5.tdf" 55 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_4nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nc " "Info: Found entity 1: mux_4nc" {  } { { "db/mux_4nc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/db/mux_4nc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nc IO_PORT:inst5\|lpm_mux5:inst8\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated " "Info: Elaborating entity \"mux_4nc\" for hierarchy \"IO_PORT:inst5\|lpm_mux5:inst8\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri0.tdf 1 1 " "Warning: Using design file lpm_bustri0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_bustri0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 IO_PORT:inst5\|lpm_bustri0:inst3 " "Info: Elaborating entity \"lpm_bustri0\" for hierarchy \"IO_PORT:inst5\|lpm_bustri0:inst3\"" {  } { { "IO_PORT.bdf" "inst3" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/IO_PORT.bdf" { { -24 496 616 32 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.tdf" "lpm_bustri_component" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_bustri0.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_bustri0.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_bustri0.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode0.tdf 1 1 " "Warning: Using design file lpm_decode0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info: Found entity 1: lpm_decode0" {  } { { "lpm_decode0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_decode0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 IO_PORT:inst5\|lpm_decode0:inst9 " "Info: Elaborating entity \"lpm_decode0\" for hierarchy \"IO_PORT:inst5\|lpm_decode0:inst9\"" {  } { { "IO_PORT.bdf" "inst9" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/IO_PORT.bdf" { { 480 24 152 656 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode IO_PORT:inst5\|lpm_decode0:inst9\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"IO_PORT:inst5\|lpm_decode0:inst9\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.tdf" "lpm_decode_component" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_decode0.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_PORT:inst5\|lpm_decode0:inst9\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"IO_PORT:inst5\|lpm_decode0:inst9\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_decode0.tdf" 55 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_PORT:inst5\|lpm_decode0:inst9\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"IO_PORT:inst5\|lpm_decode0:inst9\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 256 " "Info: Parameter \"LPM_DECODES\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_decode0.tdf" 55 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_duf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_duf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_duf " "Info: Found entity 1: decode_duf" {  } { { "db/decode_duf.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/db/decode_duf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_duf IO_PORT:inst5\|lpm_decode0:inst9\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated " "Info: Elaborating entity \"decode_duf\" for hierarchy \"IO_PORT:inst5\|lpm_decode0:inst9\|lpm_decode:lpm_decode_component\|decode_duf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "triobus.tdf 1 1 " "Warning: Using design file triobus.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 triobus " "Info: Found entity 1: triobus" {  } { { "triobus.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/triobus.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triobus triobus:inst26 " "Info: Elaborating entity \"triobus\" for hierarchy \"triobus:inst26\"" {  } { { "systemC.bdf" "inst26" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/systemC.bdf" { { 904 2264 2344 944 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri triobus:inst26\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"triobus:inst26\|lpm_bustri:lpm_bustri_component\"" {  } { { "triobus.tdf" "lpm_bustri_component" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/triobus.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "triobus:inst26\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"triobus:inst26\|lpm_bustri:lpm_bustri_component\"" {  } { { "triobus.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/triobus.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triobus:inst26\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"triobus:inst26\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "triobus.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/triobus.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_scan key_scan:inst22 " "Info: Elaborating entity \"key_scan\" for hierarchy \"key_scan:inst22\"" {  } { { "systemC.bdf" "inst22" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/systemC.bdf" { { 736 1544 1696 1120 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_input key_scan:inst22\|key_input:inst " "Info: Elaborating entity \"key_input\" for hierarchy \"key_scan:inst22\|key_input:inst\"" {  } { { "key_scan.bdf" "inst" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/key_scan.bdf" { { 160 200 344 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shake key_scan:inst22\|key_input:inst\|Shake:inst3 " "Info: Elaborating entity \"Shake\" for hierarchy \"key_scan:inst22\|key_input:inst\|Shake:inst3\"" {  } { { "key_input.bdf" "inst3" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/key_input.bdf" { { 96 616 744 192 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Shake.v(16) " "Warning (10230): Verilog HDL assignment warning at Shake.v(16): truncated value with size 32 to match size of target (3)" {  } { { "Shake.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Shake.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Shake.v(21) " "Warning (10230): Verilog HDL assignment warning at Shake.v(21): truncated value with size 32 to match size of target (3)" {  } { { "Shake.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Shake.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Identify key_scan:inst22\|key_input:inst\|Keyboard_Identify:inst1 " "Info: Elaborating entity \"Keyboard_Identify\" for hierarchy \"key_scan:inst22\|key_input:inst\|Keyboard_Identify:inst1\"" {  } { { "key_input.bdf" "inst1" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/key_input.bdf" { { 96 400 552 192 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Keyboard_Identify.v(13) " "Warning (10230): Verilog HDL assignment warning at Keyboard_Identify.v(13): truncated value with size 32 to match size of target (1)" {  } { { "Keyboard_Identify.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Keyboard_Identify.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Keyboard_Identify.v(22) " "Warning (10230): Verilog HDL assignment warning at Keyboard_Identify.v(22): truncated value with size 32 to match size of target (1)" {  } { { "Keyboard_Identify.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Keyboard_Identify.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Keyboard_Identify.v(27) " "Warning (10230): Verilog HDL assignment warning at Keyboard_Identify.v(27): truncated value with size 32 to match size of target (1)" {  } { { "Keyboard_Identify.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Keyboard_Identify.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Keyboard_Identify.v(35) " "Warning (10230): Verilog HDL assignment warning at Keyboard_Identify.v(35): truncated value with size 32 to match size of target (1)" {  } { { "Keyboard_Identify.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Keyboard_Identify.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Keyboard_Identify.v(142) " "Warning (10230): Verilog HDL assignment warning at Keyboard_Identify.v(142): truncated value with size 32 to match size of target (1)" {  } { { "Keyboard_Identify.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Keyboard_Identify.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Scan key_scan:inst22\|key_input:inst\|Keyboard_Scan:inst2 " "Info: Elaborating entity \"Keyboard_Scan\" for hierarchy \"key_scan:inst22\|key_input:inst\|Keyboard_Scan:inst2\"" {  } { { "key_input.bdf" "inst2" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/key_input.bdf" { { 128 232 344 224 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_fsm key_scan:inst22\|key_fsm:inst1 " "Info: Elaborating entity \"key_fsm\" for hierarchy \"key_scan:inst22\|key_fsm:inst1\"" {  } { { "key_scan.bdf" "inst1" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/key_scan.bdf" { { 144 624 808 432 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key_fsm.v(40) " "Warning (10230): Verilog HDL assignment warning at key_fsm.v(40): truncated value with size 32 to match size of target (16)" {  } { { "key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/key_fsm.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key_fsm.v(41) " "Warning (10230): Verilog HDL assignment warning at key_fsm.v(41): truncated value with size 32 to match size of target (16)" {  } { { "key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/key_fsm.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_fsm.v(69) " "Warning (10230): Verilog HDL assignment warning at key_fsm.v(69): truncated value with size 32 to match size of target (2)" {  } { { "key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/key_fsm.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_fsm.v(93) " "Warning (10230): Verilog HDL assignment warning at key_fsm.v(93): truncated value with size 32 to match size of target (2)" {  } { { "key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/key_fsm.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_fsm.v(177) " "Warning (10230): Verilog HDL assignment warning at key_fsm.v(177): truncated value with size 32 to match size of target (2)" {  } { { "key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/key_fsm.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_fsm.v(199) " "Warning (10230): Verilog HDL assignment warning at key_fsm.v(199): truncated value with size 32 to match size of target (2)" {  } { { "key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/key_fsm.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triobus triobus:inst30 " "Info: Elaborating entity \"triobus\" for hierarchy \"triobus:inst30\"" {  } { { "systemC.bdf" "inst30" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/systemC.bdf" { { 1160 2264 2344 1200 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "RAM222.tdf 1 1 " "Warning: Using design file RAM222.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAM222 " "Info: Found entity 1: RAM222" {  } { { "RAM222.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/RAM222.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM222 RAM222:inst16 " "Info: Elaborating entity \"RAM222\" for hierarchy \"RAM222:inst16\"" {  } { { "systemC.bdf" "inst16" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/systemC.bdf" { { 32 1616 1832 168 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM222:inst16\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RAM222:inst16\|altsyncram:altsyncram_component\"" {  } { { "RAM222.tdf" "altsyncram_component" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/RAM222.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM222:inst16\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"RAM222:inst16\|altsyncram:altsyncram_component\"" {  } { { "RAM222.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/RAM222.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM222:inst16\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"RAM222:inst16\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info: Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Info: Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM222.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/RAM222.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gra1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gra1 " "Info: Found entity 1: altsyncram_gra1" {  } { { "db/altsyncram_gra1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/db/altsyncram_gra1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gra1 RAM222:inst16\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated " "Info: Elaborating entity \"altsyncram_gra1\" for hierarchy \"RAM222:inst16\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_256_16 lpm_rom_256_16:inst10 " "Info: Elaborating entity \"lpm_rom_256_16\" for hierarchy \"lpm_rom_256_16:inst10\"" {  } { { "systemC.bdf" "inst10" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/systemC.bdf" { { 168 944 1112 264 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_rom0.tdf 1 1 " "Warning: Using design file lpm_rom0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_rom0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom_256_16:inst10\|lpm_rom0:inst " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom_256_16:inst10\|lpm_rom0:inst\"" {  } { { "lpm_rom_256_16.bdf" "inst" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_rom_256_16.bdf" { { 104 280 440 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom_256_16:inst10\|lpm_rom0:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom_256_16:inst10\|lpm_rom0:inst\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.tdf" "altsyncram_component" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_rom0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom_256_16:inst10\|lpm_rom0:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_rom_256_16:inst10\|lpm_rom0:inst\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_rom0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom_256_16:inst10\|lpm_rom0:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lpm_rom_256_16:inst10\|lpm_rom0:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ../systemC/systemC.hex " "Info: Parameter \"INIT_FILE\" = \"../systemC/systemC.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom0.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_rom0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_du81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_du81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_du81 " "Info: Found entity 1: altsyncram_du81" {  } { { "db/altsyncram_du81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/db/altsyncram_du81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_du81 lpm_rom_256_16:inst10\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_du81:auto_generated " "Info: Elaborating entity \"altsyncram_du81\" for hierarchy \"lpm_rom_256_16:inst10\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_du81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrconunit instrconunit:inst1 " "Info: Elaborating entity \"instrconunit\" for hierarchy \"instrconunit:inst1\"" {  } { { "systemC.bdf" "inst1" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/systemC.bdf" { { 224 1280 1424 352 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instrconunit.v(16) " "Warning (10230): Verilog HDL assignment warning at instrconunit.v(16): truncated value with size 32 to match size of target (8)" {  } { { "instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/instrconunit.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instrconunit.v(23) " "Warning (10230): Verilog HDL assignment warning at instrconunit.v(23): truncated value with size 32 to match size of target (8)" {  } { { "instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/instrconunit.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux2.tdf 1 1 " "Warning: Using design file lpm_mux2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_mux2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 lpm_mux2:inst8 " "Info: Elaborating entity \"lpm_mux2\" for hierarchy \"lpm_mux2:inst8\"" {  } { { "systemC.bdf" "inst8" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/systemC.bdf" { { 384 1040 1176 464 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux2:inst8\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux2:inst8\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.tdf" "lpm_mux_component" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_mux2.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux2:inst8\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux2:inst8\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux2.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_mux2.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux2:inst8\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux2:inst8\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux2.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/lpm_mux2.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mmc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_mmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mmc " "Info: Found entity 1: mux_mmc" {  } { { "db/mux_mmc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/db/mux_mmc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mmc lpm_mux2:inst8\|lpm_mux:lpm_mux_component\|mux_mmc:auto_generated " "Info: Elaborating entity \"mux_mmc\" for hierarchy \"lpm_mux2:inst8\|lpm_mux:lpm_mux_component\|mux_mmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:inst13 " "Info: Elaborating entity \"seg\" for hierarchy \"seg:inst13\"" {  } { { "systemC.bdf" "inst13" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/systemC.bdf" { { 72 2256 2464 296 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder seg:inst13\|Decoder:inst " "Info: Elaborating entity \"Decoder\" for hierarchy \"seg:inst13\|Decoder:inst\"" {  } { { "seg.bdf" "inst" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/seg.bdf" { { 32 160 352 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Decoder.v(19) " "Warning (10230): Verilog HDL assignment warning at Decoder.v(19): truncated value with size 32 to match size of target (8)" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decoder.v(28) " "Warning (10230): Verilog HDL assignment warning at Decoder.v(28): truncated value with size 32 to match size of target (4)" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decoder.v(29) " "Warning (10230): Verilog HDL assignment warning at Decoder.v(29): truncated value with size 32 to match size of target (4)" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decoder.v(30) " "Warning (10230): Verilog HDL assignment warning at Decoder.v(30): truncated value with size 32 to match size of target (4)" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decoder.v(31) " "Warning (10230): Verilog HDL assignment warning at Decoder.v(31): truncated value with size 32 to match size of target (4)" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_inH_1 Decoder.v(15) " "Warning (10240): Verilog HDL Always Construct warning at Decoder.v(15): inferring latch(es) for variable \"data_inH_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_inH_2 Decoder.v(15) " "Warning (10240): Verilog HDL Always Construct warning at Decoder.v(15): inferring latch(es) for variable \"data_inH_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign Decoder.v(15) " "Warning (10240): Verilog HDL Always Construct warning at Decoder.v(15): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_inH_2\[7\] 0 Decoder.v(13) " "Warning (10030): Net \"data_inH_2\[7\]\" at Decoder.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_inH_2\[6\] 0 Decoder.v(13) " "Warning (10030): Net \"data_inH_2\[6\]\" at Decoder.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_inH_2\[5\] 0 Decoder.v(13) " "Warning (10030): Net \"data_inH_2\[5\]\" at Decoder.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_inH_2\[4\] 0 Decoder.v(13) " "Warning (10030): Net \"data_inH_2\[4\]\" at Decoder.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_inH_2\[3\] 0 Decoder.v(13) " "Warning (10030): Net \"data_inH_2\[3\]\" at Decoder.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_inH_2\[2\] 0 Decoder.v(13) " "Warning (10030): Net \"data_inH_2\[2\]\" at Decoder.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_inH_2\[1\] 0 Decoder.v(13) " "Warning (10030): Net \"data_inH_2\[1\]\" at Decoder.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_inH_2\[0\] 0 Decoder.v(13) " "Warning (10030): Net \"data_inH_2\[0\]\" at Decoder.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign Decoder.v(25) " "Info (10041): Inferred latch for \"sign\" at Decoder.v(25)" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Translator seg:inst13\|Translator:inst2 " "Info: Elaborating entity \"Translator\" for hierarchy \"seg:inst13\|Translator:inst2\"" {  } { { "seg.bdf" "inst2" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/seg.bdf" { { 0 696 864 96 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display seg:inst13\|Display:inst1 " "Info: Elaborating entity \"Display\" for hierarchy \"seg:inst13\|Display:inst1\"" {  } { { "seg.bdf" "inst1" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/seg.bdf" { { 16 440 624 272 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_IO reg_IO:inst11 " "Info: Elaborating entity \"reg_IO\" for hierarchy \"reg_IO:inst11\"" {  } { { "systemC.bdf" "inst11" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemC/systemC.bdf" { { 280 1936 2104 440 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Info: Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg:inst13\|Decoder:inst\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg:inst13\|Decoder:inst\|Div0\"" {  } { { "Decoder.v" "Div0" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 28 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "seg:inst13\|Decoder:inst\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"seg:inst13\|Decoder:inst\|Mult0\"" {  } { { "Decoder.v" "Mult0" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 29 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg:inst13\|Decoder:inst\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg:inst13\|Decoder:inst\|Div1\"" {  } { { "Decoder.v" "Div1" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 29 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "seg:inst13\|Decoder:inst\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"seg:inst13\|Decoder:inst\|Mult1\"" {  } { { "Decoder.v" "Mult1" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 30 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg:inst13\|Decoder:inst\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg:inst13\|Decoder:inst\|Div2\"" {  } { { "Decoder.v" "Div2" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 30 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "key_scan:inst22\|key_fsm:inst1\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key_scan:inst22\|key_fsm:inst1\|Mult0\"" {  } { { "key_fsm.v" "Mult0" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/key_fsm.v" 40 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "key_scan:inst22\|key_fsm:inst1\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key_scan:inst22\|key_fsm:inst1\|Mult1\"" {  } { { "key_fsm.v" "Mult1" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/key_fsm.v" 41 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:inst13\|Decoder:inst\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"seg:inst13\|Decoder:inst\|lpm_divide:Div0\"" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:inst13\|Decoder:inst\|lpm_divide:Div0 " "Info: Instantiated megafunction \"seg:inst13\|Decoder:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Info: Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tfm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_tfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tfm " "Info: Found entity 1: lpm_divide_tfm" {  } { { "db/lpm_divide_tfm.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/db/lpm_divide_tfm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Info: Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g5f " "Info: Found entity 1: alt_u_div_g5f" {  } { { "db/alt_u_div_g5f.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/db/alt_u_div_g5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:inst13\|Decoder:inst\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"seg:inst13\|Decoder:inst\|lpm_mult:Mult0\"" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:inst13\|Decoder:inst\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"seg:inst13\|Decoder:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Info: Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Info: Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Info: Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Info: Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 29 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "seg:inst13\|Decoder:inst\|lpm_mult:Mult0\|multcore:mult_core seg:inst13\|Decoder:inst\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"seg:inst13\|Decoder:inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"seg:inst13\|Decoder:inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "seg:inst13\|Decoder:inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder seg:inst13\|Decoder:inst\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"seg:inst13\|Decoder:inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"seg:inst13\|Decoder:inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "seg:inst13\|Decoder:inst\|lpm_mult:Mult0\|altshift:external_latency_ffs seg:inst13\|Decoder:inst\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"seg:inst13\|Decoder:inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"seg:inst13\|Decoder:inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:inst13\|Decoder:inst\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"seg:inst13\|Decoder:inst\|lpm_divide:Div1\"" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:inst13\|Decoder:inst\|lpm_divide:Div1 " "Info: Instantiated megafunction \"seg:inst13\|Decoder:inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 29 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hem " "Info: Found entity 1: lpm_divide_hem" {  } { { "db/lpm_divide_hem.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/db/lpm_divide_hem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Info: Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Info: Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/db/alt_u_div_o2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:inst13\|Decoder:inst\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"seg:inst13\|Decoder:inst\|lpm_mult:Mult1\"" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:inst13\|Decoder:inst\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"seg:inst13\|Decoder:inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Info: Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Info: Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Info: Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Info: Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 30 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "seg:inst13\|Decoder:inst\|lpm_mult:Mult1\|multcore:mult_core seg:inst13\|Decoder:inst\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"seg:inst13\|Decoder:inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"seg:inst13\|Decoder:inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "seg:inst13\|Decoder:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder seg:inst13\|Decoder:inst\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"seg:inst13\|Decoder:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"seg:inst13\|Decoder:inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "seg:inst13\|Decoder:inst\|lpm_mult:Mult1\|altshift:external_latency_ffs seg:inst13\|Decoder:inst\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"seg:inst13\|Decoder:inst\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"seg:inst13\|Decoder:inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "seg:inst13\|Decoder:inst\|lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"seg:inst13\|Decoder:inst\|lpm_divide:Div2\"" {  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg:inst13\|Decoder:inst\|lpm_divide:Div2 " "Info: Instantiated megafunction \"seg:inst13\|Decoder:inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Decoder.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/Decoder.v" 30 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eem " "Info: Found entity 1: lpm_divide_eem" {  } { { "db/lpm_divide_eem.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/db/lpm_divide_eem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Info: Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Info: Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "key_scan:inst22\|key_fsm:inst1\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"key_scan:inst22\|key_fsm:inst1\|lpm_mult:Mult0\"" {  } { { "key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/key_fsm.v" 40 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key_scan:inst22\|key_fsm:inst1\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"key_scan:inst22\|key_fsm:inst1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info: Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Info: Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Info: Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemC/key_fsm.v" 40 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 57 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 13:52:38 2011 " "Info: Processing ended: Thu Oct 20 13:52:38 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
