 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 04:14:55 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row0_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_100 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  row0_reg[7]/CK (DFF_X1)                0.0000     0.0000 r
  row0_reg[7]/Q (DFF_X1)                 0.6105     0.6105 f
  U649/ZN (XNOR2_X1)                     0.4106     1.0210 r
  U656/ZN (XNOR2_X1)                     0.3988     1.4199 r
  U655/ZN (XNOR2_X1)                     0.3804     1.8003 r
  U1006/ZN (AND4_X1)                     0.2390     2.0393 r
  U1005/ZN (NOR2_X1)                     0.0623     2.1016 f
  R_100/D (DFF_X2)                       0.0000     2.1016 f
  data arrival time                                 2.1016

  clock clk (rise edge)                  2.4500     2.4500
  clock network delay (ideal)            0.0000     2.4500
  clock uncertainty                     -0.0500     2.4000
  R_100/CK (DFF_X2)                      0.0000     2.4000 r
  library setup time                    -0.2983     2.1017
  data required time                                2.1017
  -----------------------------------------------------------
  data required time                                2.1017
  data arrival time                                -2.1016
  -----------------------------------------------------------
  slack (MET)                                       0.0001


1
