<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>tvm: include/tvm/tir/analysis.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">tvm
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_b4c7d8e826c599ba55146c099a14beb5.html">tvm</a></li><li class="navelem"><a class="el" href="dir_72c2f11201cd7636dc7624de0754daa5.html">tir</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">analysis.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Analysis utilities and passes for TIR.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="ir_2module_8h_source.html">tvm/ir/module.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="ir_2transform_8h_source.html">tvm/ir/transform.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="tir_2expr_8h_source.html">tvm/tir/expr.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="tir_2function_8h_source.html">tvm/tir/function.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="tir_2op__attr__types_8h_source.html">tvm/tir/op_attr_types.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="stmt_8h_source.html">tvm/tir/stmt.h</a>&gt;</code><br />
<code>#include &lt;string&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for analysis.h:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="tir_2analysis_8h__incl.svg" width="5074" height="1067"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="tir_2analysis_8h__dep__incl.svg" width="1210" height="648"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="tir_2analysis_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtvm_1_1tir_1_1ExprDeepEqual.html">tvm::tir::ExprDeepEqual</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare two expressions recursively and check if they are equal to each other without var remapping.  <a href="structtvm_1_1tir_1_1ExprDeepEqual.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacetvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm.html">tvm</a></td></tr>
<tr class="memdesc:namespacetvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">runtime implementation for LibTorch/TorchScript. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacetvm_1_1tir"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html">tvm::tir</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacetvm_1_1tir_1_1transform"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html">tvm::tir::transform</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a1f69889b13455cd290e6b1a6453e3c1d"><td class="memTemplParams" colspan="2">template&lt;class FLambda &gt; </td></tr>
<tr class="memitem:a1f69889b13455cd290e6b1a6453e3c1d"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a1f69889b13455cd290e6b1a6453e3c1d">tvm::tir::VisitPrimFuncs</a> (const IRModule &amp;mod, FLambda fvisit)</td></tr>
<tr class="memdesc:a1f69889b13455cd290e6b1a6453e3c1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Visit the PrimFuncs in the <a class="el" href="classtvm_1_1IRModule.html" title="Managed reference class to IRModuleNode. ">IRModule</a>.  <a href="namespacetvm_1_1tir.html#a1f69889b13455cd290e6b1a6453e3c1d">More...</a><br /></td></tr>
<tr class="separator:a1f69889b13455cd290e6b1a6453e3c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1674ab4f532cf0bd0a96a12165105d82"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a1674ab4f532cf0bd0a96a12165105d82">tvm::tir::EstimateTIRFlops</a> (const Stmt &amp;stmt)</td></tr>
<tr class="memdesc:a1674ab4f532cf0bd0a96a12165105d82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Estimate the FLOPs of a TIR fragment.  <a href="namespacetvm_1_1tir.html#a1674ab4f532cf0bd0a96a12165105d82">More...</a><br /></td></tr>
<tr class="separator:a1674ab4f532cf0bd0a96a12165105d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0bc659ab2088eef1e5ec2dbe139e3f9"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#ac0bc659ab2088eef1e5ec2dbe139e3f9">tvm::tir::EstimateTIRFlops</a> (const IRModule &amp;mod)</td></tr>
<tr class="memdesc:ac0bc659ab2088eef1e5ec2dbe139e3f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Estimate the FLOPs of TIRs in an <a class="el" href="classtvm_1_1IRModule.html" title="Managed reference class to IRModuleNode. ">IRModule</a>.  <a href="namespacetvm_1_1tir.html#ac0bc659ab2088eef1e5ec2dbe139e3f9">More...</a><br /></td></tr>
<tr class="separator:ac0bc659ab2088eef1e5ec2dbe139e3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae110e02855d8bc12eb8b6f92ed391844"><td class="memItemLeft" align="right" valign="top">Array&lt; Var &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#ae110e02855d8bc12eb8b6f92ed391844">tvm::tir::UndefinedVars</a> (const Stmt &amp;stmt, const Array&lt; Var &gt; &amp;defs)</td></tr>
<tr class="memdesc:ae110e02855d8bc12eb8b6f92ed391844"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find undefined vars in the statement.  <a href="namespacetvm_1_1tir.html#ae110e02855d8bc12eb8b6f92ed391844">More...</a><br /></td></tr>
<tr class="separator:ae110e02855d8bc12eb8b6f92ed391844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99de316b20c7af2e8b4f06773ee69a5a"><td class="memItemLeft" align="right" valign="top">Array&lt; Var &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a99de316b20c7af2e8b4f06773ee69a5a">tvm::tir::UndefinedVars</a> (const PrimExpr &amp;expr)</td></tr>
<tr class="memdesc:a99de316b20c7af2e8b4f06773ee69a5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find undefined vars in the expression.  <a href="namespacetvm_1_1tir.html#a99de316b20c7af2e8b4f06773ee69a5a">More...</a><br /></td></tr>
<tr class="separator:a99de316b20c7af2e8b4f06773ee69a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb03afda344eb4d3a5d2d3fd4e1d266d"><td class="memItemLeft" align="right" valign="top">CallEffectKind&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#aeb03afda344eb4d3a5d2d3fd4e1d266d">tvm::tir::SideEffect</a> (const PrimExpr &amp;expr)</td></tr>
<tr class="memdesc:aeb03afda344eb4d3a5d2d3fd4e1d266d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyze the side effect.  <a href="namespacetvm_1_1tir.html#aeb03afda344eb4d3a5d2d3fd4e1d266d">More...</a><br /></td></tr>
<tr class="separator:aeb03afda344eb4d3a5d2d3fd4e1d266d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad41992c8a069ebdfde7ff87d67dd66bd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#ad41992c8a069ebdfde7ff87d67dd66bd">tvm::tir::UsesVar</a> (const Stmt &amp;stmt, std::function&lt; bool(const VarNode *)&gt; vset_contains)</td></tr>
<tr class="memdesc:ad41992c8a069ebdfde7ff87d67dd66bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether the given <a class="el" href="classtvm_1_1tir_1_1Stmt.html" title="Container of all statements. ">Stmt</a> uses any var in the given variable set.  <a href="namespacetvm_1_1tir.html#ad41992c8a069ebdfde7ff87d67dd66bd">More...</a><br /></td></tr>
<tr class="separator:ad41992c8a069ebdfde7ff87d67dd66bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b80ecfe05e8cbc1ae824c169c4dc5c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a60b80ecfe05e8cbc1ae824c169c4dc5c">tvm::tir::UsesVar</a> (const PrimExpr &amp;expr, std::function&lt; bool(const VarNode *)&gt; vset_contains)</td></tr>
<tr class="memdesc:a60b80ecfe05e8cbc1ae824c169c4dc5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether the given <a class="el" href="classtvm_1_1PrimExpr.html" title="Reference to PrimExprNode. ">PrimExpr</a> uses any var in the given variable set.  <a href="namespacetvm_1_1tir.html#a60b80ecfe05e8cbc1ae824c169c4dc5c">More...</a><br /></td></tr>
<tr class="separator:a60b80ecfe05e8cbc1ae824c169c4dc5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b38edd60b6ff952cefb74842a8ae826"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a3b38edd60b6ff952cefb74842a8ae826">tvm::tir::VerifySSA</a> (const PrimFunc &amp;func)</td></tr>
<tr class="memdesc:a3b38edd60b6ff952cefb74842a8ae826"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verifies whether the IR stmt or Expr is in SSA form. That is: each <a class="el" href="classtvm_1_1tir_1_1Var.html" title="a named variable in TIR ">Var</a> is defined and assigned once(in Let/For)  <a href="namespacetvm_1_1tir.html#a3b38edd60b6ff952cefb74842a8ae826">More...</a><br /></td></tr>
<tr class="separator:a3b38edd60b6ff952cefb74842a8ae826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69bcf127843e5e671379e44ab47ca27"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#ac69bcf127843e5e671379e44ab47ca27">tvm::tir::VerifyMemory</a> (const PrimFunc &amp;func)</td></tr>
<tr class="memdesc:ac69bcf127843e5e671379e44ab47ca27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify if memory accesses are legal for a specific target device type.  <a href="namespacetvm_1_1tir.html#ac69bcf127843e5e671379e44ab47ca27">More...</a><br /></td></tr>
<tr class="separator:ac69bcf127843e5e671379e44ab47ca27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53dfcb6ef7e178a83fda0bbb5dddcb39"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a53dfcb6ef7e178a83fda0bbb5dddcb39">tvm::tir::VerifyGPUCode</a> (const PrimFunc &amp;func, Map&lt; String, PrimExpr &gt; constraints)</td></tr>
<tr class="memdesc:a53dfcb6ef7e178a83fda0bbb5dddcb39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify the correctness of a GPU code It will check the whether the amount of memory usage or the number of threads in a block exceeds the limit.  <a href="namespacetvm_1_1tir.html#a53dfcb6ef7e178a83fda0bbb5dddcb39">More...</a><br /></td></tr>
<tr class="separator:a53dfcb6ef7e178a83fda0bbb5dddcb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dced72fc7ce982b9909f89162275d3d"><td class="memItemLeft" align="right" valign="top">Array&lt; Array&lt; BufferRegion &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a6dced72fc7ce982b9909f89162275d3d">tvm::tir::GetBlockAccessRegion</a> (const Block &amp;block, const Map&lt; Var, Buffer &gt; &amp;buffer_var_map)</td></tr>
<tr class="memdesc:a6dced72fc7ce982b9909f89162275d3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto detect the block access region according to its body stmt It will detect the access region as an array in order of appearance in AST.  <a href="namespacetvm_1_1tir.html#a6dced72fc7ce982b9909f89162275d3d">More...</a><br /></td></tr>
<tr class="separator:a6dced72fc7ce982b9909f89162275d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad22fd3c129c23e8e724a4772084f802c"><td class="memItemLeft" align="right" valign="top">Array&lt; Array&lt; BufferRegion &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#ad22fd3c129c23e8e724a4772084f802c">tvm::tir::GetBlockReadWriteRegion</a> (const Block &amp;block, const Map&lt; Var, Buffer &gt; &amp;buffer_var_map)</td></tr>
<tr class="memdesc:ad22fd3c129c23e8e724a4772084f802c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto detect the block read/write region according to its body stmt. An opaque access will be counted as both a read and a write access.  <a href="namespacetvm_1_1tir.html#ad22fd3c129c23e8e724a4772084f802c">More...</a><br /></td></tr>
<tr class="separator:ad22fd3c129c23e8e724a4772084f802c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accfaeb3b1ce8601eab8d9b575d66f025"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#accfaeb3b1ce8601eab8d9b575d66f025">tvm::tir::CalculateExprComplexity</a> (const PrimExpr &amp;expr)</td></tr>
<tr class="memdesc:accfaeb3b1ce8601eab8d9b575d66f025"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculate the expresion complexity based on number of symbols it contains.  <a href="namespacetvm_1_1tir.html#accfaeb3b1ce8601eab8d9b575d66f025">More...</a><br /></td></tr>
<tr class="separator:accfaeb3b1ce8601eab8d9b575d66f025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24f9f5bc52105a2a38a7a97390c55f18"><td class="memItemLeft" align="right" valign="top">size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a24f9f5bc52105a2a38a7a97390c55f18">tvm::tir::CalculateWorkspaceBytes</a> (const PrimFunc &amp;func, const Integer &amp;workspace_byte_alignment)</td></tr>
<tr class="memdesc:a24f9f5bc52105a2a38a7a97390c55f18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculate the workspace size in bytes needed by the TIR allocates inside the TIR <a class="el" href="classtvm_1_1tir_1_1PrimFunc.html" title="Managed reference to PrimFuncNode. ">PrimFunc</a>.  <a href="namespacetvm_1_1tir.html#a24f9f5bc52105a2a38a7a97390c55f18">More...</a><br /></td></tr>
<tr class="separator:a24f9f5bc52105a2a38a7a97390c55f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbd3ced524b506f532aa1d8ae36dadf3"><td class="memItemLeft" align="right" valign="top">Map&lt; Buffer, Optional&lt; Stmt &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#abbd3ced524b506f532aa1d8ae36dadf3">tvm::tir::DetectBufferAccessLCA</a> (const PrimFunc &amp;func)</td></tr>
<tr class="memdesc:abbd3ced524b506f532aa1d8ae36dadf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect the lowest common ancestor(LCA) of buffer access, including both high-level access(BufferLoad, BufferStore) and low-level access(Load, Store and opaque access). The LCA may be a <a class="el" href="classtvm_1_1tir_1_1For.html" title="Managed reference to ForNode. ">For</a> loop or a <a class="el" href="classtvm_1_1tir_1_1Block.html" title="Managed reference to BlockNode. ">Block</a>.  <a href="namespacetvm_1_1tir.html#abbd3ced524b506f532aa1d8ae36dadf3">More...</a><br /></td></tr>
<tr class="separator:abbd3ced524b506f532aa1d8ae36dadf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee3d251f82ef3a0f446ea23f8980d84e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#aee3d251f82ef3a0f446ea23f8980d84e">tvm::tir::VerifyWellFormed</a> (const PrimFunc &amp;func, bool assert_mode=true)</td></tr>
<tr class="memdesc:aee3d251f82ef3a0f446ea23f8980d84e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify if the given TIR is well-formed. The verification includes:  <a href="namespacetvm_1_1tir.html#aee3d251f82ef3a0f446ea23f8980d84e">More...</a><br /></td></tr>
<tr class="separator:aee3d251f82ef3a0f446ea23f8980d84e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac51a104ab4d2c60a4f6ed0e827efab18"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#ac51a104ab4d2c60a4f6ed0e827efab18">tvm::tir::transform::VerifySSA</a> ()</td></tr>
<tr class="memdesc:ac51a104ab4d2c60a4f6ed0e827efab18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pass variant of VerifySSA.  <a href="namespacetvm_1_1tir_1_1transform.html#ac51a104ab4d2c60a4f6ed0e827efab18">More...</a><br /></td></tr>
<tr class="separator:ac51a104ab4d2c60a4f6ed0e827efab18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32d0b0ed966cf019d5e607bc90f284af"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a32d0b0ed966cf019d5e607bc90f284af">tvm::tir::transform::VerifyMemory</a> ()</td></tr>
<tr class="memdesc:a32d0b0ed966cf019d5e607bc90f284af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pass variant of VerifyMemory.  <a href="namespacetvm_1_1tir_1_1transform.html#a32d0b0ed966cf019d5e607bc90f284af">More...</a><br /></td></tr>
<tr class="separator:a32d0b0ed966cf019d5e607bc90f284af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a059926c2ea81dcf437eff35f05e3e"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#a70a059926c2ea81dcf437eff35f05e3e">tvm::tir::transform::VerifyGPUCode</a> (Map&lt; String, PrimExpr &gt; constraints)</td></tr>
<tr class="memdesc:a70a059926c2ea81dcf437eff35f05e3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pass variant of VerifyGPUCode.  <a href="namespacetvm_1_1tir_1_1transform.html#a70a059926c2ea81dcf437eff35f05e3e">More...</a><br /></td></tr>
<tr class="separator:a70a059926c2ea81dcf437eff35f05e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea27d24b6e7852652d258268d8537b66"><td class="memItemLeft" align="right" valign="top">Pass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1transform.html#aea27d24b6e7852652d258268d8537b66">tvm::tir::transform::OOBChecker</a> ()</td></tr>
<tr class="memdesc:aea27d24b6e7852652d258268d8537b66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Statically check TIR code for out of bounds array access.  <a href="namespacetvm_1_1tir_1_1transform.html#aea27d24b6e7852652d258268d8537b66">More...</a><br /></td></tr>
<tr class="separator:aea27d24b6e7852652d258268d8537b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Analysis utilities and passes for TIR. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
