/* Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
<<<<<<< HEAD
<<<<<<< HEAD
		Device PartName(EP2C35F672) Path("C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(11-06-2014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/") File("MasterVerilog.sof") MfrSpec(OpMask(1));
=======
		Device PartName(EP2C35F672) Path("C:/Users/DIGITLAB1/Desktop/CSC317-Phase2Project(11152014)a/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/") File("MasterVerilog.sof") MfrSpec(OpMask(1));
>>>>>>> origin/master
=======
		Device PartName(EP2C35F672) Path("C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/") File("MasterVerilog.sof") MfrSpec(OpMask(1));
>>>>>>> parent of c246018... Need Memory Interface, And More Control Lines...

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
