
---------- Begin Simulation Statistics ----------
final_tick                                   86318500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70250                       # Simulator instruction rate (inst/s)
host_mem_usage                                 855772                       # Number of bytes of host memory used
host_op_rate                                    83819                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.28                       # Real time elapsed on the host
host_tick_rate                               67208227                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       90212                       # Number of instructions simulated
sim_ops                                        107650                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000086                       # Number of seconds simulated
sim_ticks                                    86318500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.237119                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   12330                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                13664                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2014                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             21172                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                372                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             779                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              407                       # Number of indirect misses.
system.cpu.branchPred.lookups                   29427                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect         7563                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong         5279                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect         7315                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong         5527                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          132                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           38                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0          409                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2          303                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4          200                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6           32                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7          308                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8           44                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          789                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10           53                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11           78                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12           28                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13           48                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14           30                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15           14                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16           41                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17           16                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18           21                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19           54                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20           24                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22           11                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24            4                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26            6                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          229                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit           22                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          121                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect         9093                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          767                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2           82                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4           28                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6          352                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7          140                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8          276                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9           24                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          341                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          101                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          779                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13           75                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14           40                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15           33                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16           33                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17           41                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18           14                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19           13                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20           43                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22           50                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24           34                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26            3                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28            8                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30            3                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect         1985                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit           48                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong          178                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                    2755                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.wormholepredictor.whPredictorCorrect          580                       # Number of time the WH predictor is the provider and the prediction is correct
system.cpu.branchPred.wormholepredictor.whPredictorWrong          490                       # Number of time the WH predictor is the provider and the prediction is wrong
system.cpu.branchPredindirectMispredicted          137                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     33072                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    32260                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1545                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      18107                       # Number of branches committed
system.cpu.commit.bw_lim_events                  4998                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             187                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           33181                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                90460                       # Number of instructions committed
system.cpu.commit.committedOps                 107898                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       101377                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.064324                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.095070                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        68523     67.59%     67.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        10620     10.48%     78.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7092      7.00%     85.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3879      3.83%     88.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2969      2.93%     91.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1103      1.09%     92.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1269      1.25%     94.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          924      0.91%     95.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         4998      4.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       101377                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1866                       # Number of function calls committed.
system.cpu.commit.int_insts                     97014                       # Number of committed integer instructions.
system.cpu.commit.loads                         14486                       # Number of loads committed
system.cpu.commit.membars                         160                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          160      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            74041     68.62%     68.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              67      0.06%     68.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     68.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              1      0.00%     68.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              1      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             2      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             386      0.36%     69.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             831      0.77%     69.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             640      0.59%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            457      0.42%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           14486     13.43%     84.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          16823     15.59%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            107898                       # Class of committed instruction
system.cpu.commit.refs                          31309                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      3815                       # Number of committed Vector instructions.
system.cpu.committedInsts                       90212                       # Number of Instructions Simulated
system.cpu.committedOps                        107650                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.913692                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.913692                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 45146                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   478                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                11850                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 153274                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    32478                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     25095                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1614                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1610                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  2251                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       29427                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     21269                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         63360                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1135                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         142874                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  102                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    4166                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.170455                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              40943                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              15457                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.827593                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             106584                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.568744                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.750260                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    73750     69.19%     69.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3428      3.22%     72.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3821      3.58%     76.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3491      3.28%     79.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     4398      4.13%     83.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2277      2.14%     85.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2140      2.01%     87.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2389      2.24%     89.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    10890     10.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               106584                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           66054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1806                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    21443                       # Number of branches executed
system.cpu.iew.exec_nop                           329                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.753281                       # Inst execution rate
system.cpu.iew.exec_refs                        37757                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      18655                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5455                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 19634                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                218                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               315                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                20151                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              141202                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 19102                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2370                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                130045                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     49                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2463                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1614                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2513                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           827                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              365                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          244                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5148                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3328                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             29                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1185                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            621                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    117894                       # num instructions consuming a value
system.cpu.iew.wb_count                        126400                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.560546                       # average fanout of values written-back
system.cpu.iew.wb_producers                     66085                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.732168                       # insts written-back per cycle
system.cpu.iew.wb_sent                         127970                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   148767                       # number of integer regfile reads
system.cpu.int_regfile_writes                   90261                       # number of integer regfile writes
system.cpu.ipc                               0.522550                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.522550                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               186      0.14%      0.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 90651     68.46%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   70      0.05%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   1      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   1      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  439      0.33%     68.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1022      0.77%     69.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  737      0.56%     70.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 494      0.37%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                19711     14.89%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               19097     14.42%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 132415                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        2049                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015474                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     660     32.21%     32.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     32.21% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     32.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     32.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     32.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     32.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     32.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     32.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     32.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     32.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     32.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     32.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     32.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     42      2.05%     34.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     27      1.32%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     35.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    463     22.60%     58.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   857     41.83%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 129700                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             364422                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       121994                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            168112                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     140655                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    132415                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 218                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           33222                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               285                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             31                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        24018                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        106584                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.242353                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.974564                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               65282     61.25%     61.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                9635      9.04%     70.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                8439      7.92%     78.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                7449      6.99%     85.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5926      5.56%     90.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3840      3.60%     94.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                2889      2.71%     97.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1675      1.57%     98.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1449      1.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          106584                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.767010                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   4578                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               9326                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         4406                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              6011                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               214                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              504                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                19634                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               20151                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  106223                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    645                       # number of misc regfile writes
system.cpu.numCycles                           172638                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    9061                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                105367                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    118                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    34352                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    246                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    45                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                233727                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 147444                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              146607                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     25331                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  14200                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1614                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 15806                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    41240                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           169053                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20420                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                886                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     12046                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            218                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             6975                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       236873                       # The number of ROB reads
system.cpu.rob.rob_writes                      287396                       # The number of ROB writes
system.cpu.timesIdled                             717                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     5946                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3249                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2244                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1593                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4170                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1079                       # Transaction distribution
system.membus.trans_dist::ReadExReq               283                       # Transaction distribution
system.membus.trans_dist::ReadExResp              283                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1079                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           882                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        87168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   87168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2244                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2244    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2244                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2673500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7220500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     86318500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1386                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          875                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          534                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             184                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              308                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             308                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1006                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          381                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          882                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          882                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  6746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        98496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       100096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 198592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2577                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000776                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027853                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2575     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2577                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3494000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1474999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1507500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     86318500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  167                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  165                       # number of demand (read+write) hits
system.l2.demand_hits::total                      332                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 167                       # number of overall hits
system.l2.overall_hits::.cpu.data                 165                       # number of overall hits
system.l2.overall_hits::total                     332                       # number of overall hits
system.l2.demand_misses::.cpu.inst                839                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                524                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1363                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               839                       # number of overall misses
system.l2.overall_misses::.cpu.data               524                       # number of overall misses
system.l2.overall_misses::total                  1363                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65322000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     42903000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        108225000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65322000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     42903000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       108225000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1006                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              689                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1695                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1006                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             689                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1695                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.833996                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.760522                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.804130                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.833996                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.760522                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.804130                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77856.972586                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81875.954198                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79402.054292                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77856.972586                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81875.954198                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79402.054292                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1363                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1363                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     56941501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     37663000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     94604501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56941501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     37663000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     94604501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.833996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.760522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.804130                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.833996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.760522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.804130                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67868.296782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71875.954198                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69409.024945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67868.296782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71875.954198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69409.024945                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          875                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              875                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          875                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          875                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          533                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              533                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          533                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          533                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             283                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 283                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     23090000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23090000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.918831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.918831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81590.106007                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81590.106007                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          283                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            283                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     20260000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     20260000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.918831                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.918831                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71590.106007                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71590.106007                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            167                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                167                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          839                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              839                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65322000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65322000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1006                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1006                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.833996                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.833996                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77856.972586                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77856.972586                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          839                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          839                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56941501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56941501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.833996                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.833996                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67868.296782                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67868.296782                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           140                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               140                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     19813000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     19813000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.632546                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.632546                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82211.618257                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82211.618257                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          241                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          241                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     17403000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17403000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.632546                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.632546                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72211.618257                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72211.618257                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          882                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             882                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          882                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           882                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          882                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          882                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     16967500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     16967500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19237.528345                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19237.528345                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     86318500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   887.986736                       # Cycle average of tags in use
system.l2.tags.total_refs                        3285                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1924                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.707380                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      82.035444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       502.106285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       303.845007                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.015323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.009273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.027099                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1924                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          288                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1636                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.058716                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     35268                       # Number of tag accesses
system.l2.tags.data_accesses                    35268                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     86318500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          53632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              87168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53632                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             838                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1362                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         621326830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         388514629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1009841459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    621326830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        621326830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        621326830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        388514629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1009841459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000555500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2677                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1362                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1362                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     12950750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                38488250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9508.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28258.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1059                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1362                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    288.106312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   177.662490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.759885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          109     36.21%     36.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           73     24.25%     60.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           35     11.63%     72.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           31     10.30%     82.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      1.00%     83.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      4.32%     87.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      1.99%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.99%     91.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           25      8.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          301                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  87168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   87168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1009.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1009.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      86221000                       # Total gap between requests
system.mem_ctrls.avgGap                      63304.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 621326830.285512328148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 388514628.961346626282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          838                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          524                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22453250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16035000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26793.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30601.15                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1092420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               576840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4748100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         37185660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          1832160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           52196220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        604.693316                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      4440500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     79018000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1071000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               565455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4976580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         35127390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          3565440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           52066905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        603.195201                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      8923000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     74535500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     86318500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        19993                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            19993                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        19993                       # number of overall hits
system.cpu.icache.overall_hits::total           19993                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1275                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1275                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1275                       # number of overall misses
system.cpu.icache.overall_misses::total          1275                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     84109498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     84109498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     84109498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     84109498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        21268                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        21268                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        21268                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        21268                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.059949                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.059949                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.059949                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.059949                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65968.233725                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65968.233725                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65968.233725                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65968.233725                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1438                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    75.684211                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          534                       # number of writebacks
system.cpu.icache.writebacks::total               534                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          269                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          269                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          269                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          269                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1006                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1006                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1006                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1006                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68614498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68614498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68614498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68614498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.047301                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.047301                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.047301                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.047301                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68205.266402                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68205.266402                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68205.266402                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68205.266402                       # average overall mshr miss latency
system.cpu.icache.replacements                    534                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        19993                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           19993                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1275                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1275                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     84109498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     84109498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        21268                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        21268                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.059949                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.059949                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65968.233725                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65968.233725                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          269                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          269                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1006                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1006                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68614498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68614498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.047301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.047301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68205.266402                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68205.266402                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     86318500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           353.052371                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               20998                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1005                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.893532                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   353.052371                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.689555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.689555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             43541                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            43541                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     86318500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     86318500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     86318500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     86318500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     86318500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        31175                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            31175                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        31249                       # number of overall hits
system.cpu.dcache.overall_hits::total           31249                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3081                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3081                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3085                       # number of overall misses
system.cpu.dcache.overall_misses::total          3085                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    165099704                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    165099704                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    165099704                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    165099704                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        34256                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        34256                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        34334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        34334                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.089940                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.089940                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.089853                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.089853                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53586.401818                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53586.401818                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53516.921880                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53516.921880                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        18107                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               961                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.841831                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          875                       # number of writebacks
system.cpu.dcache.writebacks::total               875                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1515                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1515                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1515                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1515                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1566                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1566                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1570                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1570                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     73382259                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     73382259                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     73638759                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     73638759                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.045715                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045715                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.045727                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045727                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46859.680077                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46859.680077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46903.668153                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46903.668153                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1059                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        16803                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           16803                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          779                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           779                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     44152000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     44152000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        17582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        17582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044307                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044307                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56677.792041                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56677.792041                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          403                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          403                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          376                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          376                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21619500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21619500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57498.670213                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57498.670213                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        14371                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          14371                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1425                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1425                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     92326903                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     92326903                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        15796                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        15796                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090213                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090213                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64790.809123                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64790.809123                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24018958                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24018958                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019815                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019815                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76737.884984                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76737.884984                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           74                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            74                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           78                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           78                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.051282                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.051282                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       256500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       256500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.051282                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.051282                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        64125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        64125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            1                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            1                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          877                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          877                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     28620801                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     28620801                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          878                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          878                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.998861                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.998861                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32634.892816                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32634.892816                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          877                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          877                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     27743801                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     27743801                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.998861                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.998861                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31634.892816                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31634.892816                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          172                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          172                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005780                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005780                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005780                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005780                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          160                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     86318500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           293.778729                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               33152                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1571                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.102482                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   293.778729                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.573787                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.573787                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          402                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             70905                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            70905                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     86318500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     86318500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
