$INFRA_ASIC_FPGA_ROOT//ip/mtia/mnemo/main/incl/packages/rtl_b/mnm_pkg.sv
$INFRA_ASIC_FPGA_ROOT//ip/mtia/mnemo/main/incl/packages/mnm_rtr_pkg.sv
$INFRA_ASIC_FPGA_ROOT//ip/infra_common/main/incl/packages/fb_lib_pkg.sv
$INFRA_ASIC_FPGA_ROOT//ip/mtia/mnemo/main/csr/csrgen_outputs/ext_host_view/rtl/rtr_dc_csr_pkg.sv
$INFRA_ASIC_FPGA_ROOT//ip/infra_common/main/design/dev/lib_design/common/rtl_b/fb_ram_2p_beh.sv
$INFRA_ASIC_FPGA_ROOT//ip/mtia/mnemo/main/design/mnm_rtr/mnm_rtr_dc_slice/rtl_b/mem_wrapper_mem_2p_72X1167_pipe_0_bw_0.sv
$INFRA_ASIC_FPGA_ROOT//ip/mtia/mnemo/main/design/mnm_rtr/mnm_rtr_dc_slice/rtl_b/mem_wrapper_mem_2p_128X1167_pipe_0_bw_0.sv
$INFRA_ASIC_FPGA_ROOT//ip/mtia/mnemo/main/design/mnm_rtr/mnm_rtr_dc_slice/rtl_b/rtr_mem.sv
+incdir+$INFRA_ASIC_FPGA_ROOT//ip/mtia/mnemo/main/incl/packages
$INFRA_ASIC_FPGA_ROOT//ip/mtia/mnemo/main/incl/packages/global_macros.vh
$INFRA_ASIC_FPGA_ROOT//ip/infra_common/main/design/dev/lib_design/common/rtl_b/fb_fifo.sv
$INFRA_ASIC_FPGA_ROOT//ip/infra_common/main/design/dev/lib_design/common/rtl_b/fb_icg.sv
$INFRA_ASIC_FPGA_ROOT//ip/infra_common/main/design/dev/lib_design/common/rtl_b/fb_rr_arb.sv
$INFRA_ASIC_FPGA_ROOT//ip/infra_common/main/design/dev/lib_design/std_cell_wrappers/rtl_b/fb_cgc.sv
+incdir+$INFRA_ASIC_FPGA_ROOT//common/incl/lib/rtl_b
$INFRA_ASIC_FPGA_ROOT//common/incl/lib/rtl_b/fb_sva_macros.svh
$INFRA_ASIC_FPGA_ROOT//ip/mtia/mnemo/main/design/common/rtl_b/shrd_buf_ctrl.sv
$INFRA_ASIC_FPGA_ROOT//ip/infra_common/main/design/dev/lib_design/common/rtl_b/fb_onehot_mux.sv
$INFRA_ASIC_FPGA_ROOT//ip/mtia/mnemo/main/design/mnm_rtr/mnm_rtr_dc_slice/rtl_b/mnm_rtr_ca_rx.sv
$INFRA_ASIC_FPGA_ROOT//ip/mtia/mnemo/main/design/mnm_rtr/mnm_rtr_dc_slice/rtl_b/fb_rtr_dw_rr_arb.sv
$INFRA_ASIC_FPGA_ROOT//ip/mtia/mnemo/main/design/common/rtl_b/shrd_crd_mgr.sv
$INFRA_ASIC_FPGA_ROOT//ip/mtia/mnemo/main/design/mnm_rtr/mnm_rtr_dc_slice/rtl_b/mnm_rtr_ca.sv
$INFRA_ASIC_FPGA_ROOT//ip/mtia/mnemo/main/design/mnm_rtr/mnm_rtr_dc_slice/rtl_b/rtr_ca_tx.sv
$INFRA_ASIC_FPGA_ROOT//ip/infra_common/main/design/dev/lib_design/common/rtl_b/fb_multi_ecc_correct.sv
$INFRA_ASIC_FPGA_ROOT//ip/mtia/mnemo/main/design/common/rtl_b/noc_ecc_chk.sv
$INFRA_ASIC_FPGA_ROOT//ip/mtia/mnemo/main/design/mnm_rtr/mnm_rtr_dc_slice/rtl_b/mnm_rtr_ca_dnoc_top.sv
