#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Dec 11 12:53:58 2016
# Process ID: 172
# Current directory: C:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.runs/ip_design_lms_pcore_0_0_synth_1
# Command line: vivado.exe -log ip_design_lms_pcore_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ip_design_lms_pcore_0_0.tcl
# Log file: C:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.runs/ip_design_lms_pcore_0_0_synth_1/ip_design_lms_pcore_0_0.vds
# Journal file: C:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.runs/ip_design_lms_pcore_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ip_design_lms_pcore_0_0.tcl -notrace
Command: synth_design -top ip_design_lms_pcore_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 334.941 ; gain = 125.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ip_design_lms_pcore_0_0' [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ip/ip_design_lms_pcore_0_0/synth/ip_design_lms_pcore_0_0.vhd:85]
INFO: [Synth 8-3491] module 'lms_pcore' declared at 'c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore.vhd:29' bound to instance 'U0' of component 'lms_pcore' [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ip/ip_design_lms_pcore_0_0/synth/ip_design_lms_pcore_0_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'lms_pcore' [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore.vhd:55]
INFO: [Synth 8-3491] module 'lms_pcore_dut' declared at 'c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_dut.vhd:22' bound to instance 'u_lms_pcore_dut_inst' of component 'lms_pcore_dut' [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore.vhd:141]
INFO: [Synth 8-638] synthesizing module 'lms_pcore_dut' [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_dut.vhd:34]
INFO: [Synth 8-3491] module 'LMS' declared at 'c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:42' bound to instance 'u_LMS' of component 'LMS' [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_dut.vhd:58]
INFO: [Synth 8-638] synthesizing module 'LMS' [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'LMS' (1#1) [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'lms_pcore_dut' (2#1) [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_dut.vhd:34]
INFO: [Synth 8-3491] module 'lms_pcore_cop' declared at 'c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_cop.vhd:22' bound to instance 'u_lms_pcore_cop_inst' of component 'lms_pcore_cop' [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore.vhd:151]
INFO: [Synth 8-638] synthesizing module 'lms_pcore_cop' [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_cop.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'lms_pcore_cop' (3#1) [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_cop.vhd:34]
INFO: [Synth 8-3491] module 'lms_pcore_axi_lite' declared at 'c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_axi_lite.vhd:22' bound to instance 'u_lms_pcore_axi_lite_inst' of component 'lms_pcore_axi_lite' [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore.vhd:161]
INFO: [Synth 8-638] synthesizing module 'lms_pcore_axi_lite' [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_axi_lite.vhd:55]
INFO: [Synth 8-3491] module 'lms_pcore_addr_decoder' declared at 'c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_addr_decoder.vhd:22' bound to instance 'u_lms_pcore_addr_decoder_inst' of component 'lms_pcore_addr_decoder' [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_axi_lite.vhd:129]
INFO: [Synth 8-638] synthesizing module 'lms_pcore_addr_decoder' [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_addr_decoder.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'lms_pcore_addr_decoder' (4#1) [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_addr_decoder.vhd:41]
INFO: [Synth 8-3491] module 'lms_pcore_axi_lite_module' declared at 'c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_axi_lite_module.vhd:22' bound to instance 'u_lms_pcore_axi_lite_module_inst' of component 'lms_pcore_axi_lite_module' [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_axi_lite.vhd:146]
INFO: [Synth 8-638] synthesizing module 'lms_pcore_axi_lite_module' [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'lms_pcore_axi_lite_module' (5#1) [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'lms_pcore_axi_lite' (6#1) [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_axi_lite.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'lms_pcore' (7#1) [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'ip_design_lms_pcore_0_0' (8#1) [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ip/ip_design_lms_pcore_0_0/synth/ip_design_lms_pcore_0_0.vhd:85]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_WSTRB[3]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_WSTRB[2]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_WSTRB[1]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_WSTRB[0]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_ARADDR[31]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_ARADDR[30]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_ARADDR[29]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_ARADDR[28]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_ARADDR[27]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_ARADDR[26]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_ARADDR[25]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_ARADDR[24]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_ARADDR[23]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_ARADDR[22]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_ARADDR[21]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_ARADDR[20]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_ARADDR[19]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_ARADDR[18]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_ARADDR[17]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_ARADDR[16]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_ARADDR[1]
WARNING: [Synth 8-3331] design lms_pcore_axi_lite_module has unconnected port AXI_Lite_ARADDR[0]
WARNING: [Synth 8-3331] design lms_pcore_addr_decoder has unconnected port data_write[31]
WARNING: [Synth 8-3331] design lms_pcore_addr_decoder has unconnected port data_write[30]
WARNING: [Synth 8-3331] design lms_pcore_addr_decoder has unconnected port data_write[29]
WARNING: [Synth 8-3331] design lms_pcore_addr_decoder has unconnected port data_write[28]
WARNING: [Synth 8-3331] design lms_pcore_addr_decoder has unconnected port data_write[27]
WARNING: [Synth 8-3331] design lms_pcore_addr_decoder has unconnected port data_write[26]
WARNING: [Synth 8-3331] design lms_pcore_addr_decoder has unconnected port data_write[25]
WARNING: [Synth 8-3331] design lms_pcore_addr_decoder has unconnected port data_write[24]
WARNING: [Synth 8-3331] design lms_pcore_addr_decoder has unconnected port data_write[23]
WARNING: [Synth 8-3331] design lms_pcore_addr_decoder has unconnected port data_write[22]
WARNING: [Synth 8-3331] design lms_pcore_addr_decoder has unconnected port data_write[21]
WARNING: [Synth 8-3331] design lms_pcore_addr_decoder has unconnected port data_write[20]
WARNING: [Synth 8-3331] design lms_pcore_addr_decoder has unconnected port data_write[19]
WARNING: [Synth 8-3331] design lms_pcore_addr_decoder has unconnected port data_write[18]
WARNING: [Synth 8-3331] design lms_pcore_addr_decoder has unconnected port data_write[17]
WARNING: [Synth 8-3331] design lms_pcore_addr_decoder has unconnected port data_write[16]
WARNING: [Synth 8-3331] design lms_pcore_addr_decoder has unconnected port rd_enb
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 372.285 ; gain = 163.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 372.285 ; gain = 163.012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 687.410 ; gain = 1.266
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 687.410 ; gain = 478.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 687.410 ; gain = 478.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 687.410 ; gain = 478.137
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "out_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dut_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_strobe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_e_k" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_cop_out_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_axi_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_cop_in_strobe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_x_k" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_d_k" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI_Lite_BVALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI_Lite_RVALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_addr" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 687.410 ; gain = 478.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  16 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 18    
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LMS 
Detailed RTL Component Info : 
+---Adders : 
	  16 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 15    
Module lms_pcore_cop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module lms_pcore_addr_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module lms_pcore_axi_lite_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/decode_sel_e_k" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/decode_sel_axi_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/decode_sel_cop_in_strobe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/decode_sel_x_k" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/decode_sel_d_k" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_addr_decoder_inst/decode_sel_cop_out_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/strobe_addr" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16, operation Mode is: (A:0x6666)*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+(A:0x6666)*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_16 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_18 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_1, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_1 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_1.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_1 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_19, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_19 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_19.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_19 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_2, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_2 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_2.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_2 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_20, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_20 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_20.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_20 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_3, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_3 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_3.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_3 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_21, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_21 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_21.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_21 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_4, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_4 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_4.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_4 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_22, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_22 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_22.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_22 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_5, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_5 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_5.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_5 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_23, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_23 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_23.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_23 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_6, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_6 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_6.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_6 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_24, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_24 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_24.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_24 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_7, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_7 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_7.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_7 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_25 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_8, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_8 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_8.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_8 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_26, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_26 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_26.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_26 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_9, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_9 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_9.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_9 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_27, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_27 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_27.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_27 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_10, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_10 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_10.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_10 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_28, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_28 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_28.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_28 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_11, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_11 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_11.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_11 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_29, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_29 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_29.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_29 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_12 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_30, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_30 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_30.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_30 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_13 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_31 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_14 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_32 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_15 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp_17 is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp, operation Mode is: A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/mul_temp.
DSP Report: Generating DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG, operation Mode is: C+A*B.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/ARG is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
DSP Report: operator U0/u_lms_pcore_dut_inst/u_LMS/mul_temp is absorbed into DSP U0/u_lms_pcore_dut_inst/u_LMS/ARG.
INFO: [Synth 8-3917] design ip_design_lms_pcore_0_0 has port AXI_Lite_BRESP[1] driven by constant 0
INFO: [Synth 8-3917] design ip_design_lms_pcore_0_0 has port AXI_Lite_BRESP[0] driven by constant 0
INFO: [Synth 8-3917] design ip_design_lms_pcore_0_0 has port AXI_Lite_RRESP[1] driven by constant 0
INFO: [Synth 8-3917] design ip_design_lms_pcore_0_0 has port AXI_Lite_RRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_WSTRB[3]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_WSTRB[2]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_WSTRB[1]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_WSTRB[0]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_ARADDR[31]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_ARADDR[30]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_ARADDR[29]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_ARADDR[28]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_ARADDR[27]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_ARADDR[26]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_ARADDR[25]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_ARADDR[24]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_ARADDR[23]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_ARADDR[22]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_ARADDR[21]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_ARADDR[20]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_ARADDR[19]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_ARADDR[18]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_ARADDR[17]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_ARADDR[16]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_ARADDR[1]
WARNING: [Synth 8-3331] design ip_design_lms_pcore_0_0 has unconnected port AXI_Lite_ARADDR[0]
INFO: [Synth 8-3886] merging instance 'U0/u_lms_pcore_cop_inst/cp_controller_cpstate_reg[7]' (FDCE) to 'U0/u_lms_pcore_cop_inst/cp_controller_cpstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/u_lms_pcore_cop_inst/cp_controller_cpstate_reg[6]' (FDCE) to 'U0/u_lms_pcore_cop_inst/cp_controller_cpstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/u_lms_pcore_cop_inst/cp_controller_cpstate_reg[5]' (FDCE) to 'U0/u_lms_pcore_cop_inst/cp_controller_cpstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/u_lms_pcore_cop_inst/cp_controller_cpstate_reg[4]' (FDCE) to 'U0/u_lms_pcore_cop_inst/cp_controller_cpstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/u_lms_pcore_cop_inst/cp_controller_cpstate_reg[2]' (FDCE) to 'U0/u_lms_pcore_cop_inst/cp_controller_cpstate_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/u_lms_pcore_cop_inst/cp_controller_cpstate_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_rstate_reg[5]' (FDC) to 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_wstate_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_rstate_reg[4]' (FDC) to 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_wstate_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_rstate_reg[7]' (FDC) to 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_wstate_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_rstate_reg[6]' (FDC) to 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_wstate_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_rstate_reg[3]' (FDC) to 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_wstate_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_rstate_reg[1]' (FDC) to 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_wstate_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_rstate_reg[2]' (FDC) to 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_wstate_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_wstate_reg[7]' (FDC) to 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_wstate_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_wstate_reg[6]' (FDC) to 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_wstate_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_wstate_reg[5]' (FDC) to 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_wstate_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_wstate_reg[4]' (FDC) to 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_wstate_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_wstate_reg[2]' (FDC) to 'U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_wstate_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_wstate_reg[3] )
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[31]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[30]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[29]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[28]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[27]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[26]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[25]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[24]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[23]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[22]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[21]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[20]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[19]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[18]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[17]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/wdata_reg[16]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_cop_inst/cp_controller_cpstate_reg[3]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[31]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[30]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[29]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[28]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[27]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[26]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[25]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[24]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[23]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[22]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[21]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[20]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[19]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[18]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[17]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[16]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[1]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/waddr_reg[0]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_lms_pcore_axi_lite_inst/u_lms_pcore_axi_lite_module_inst/axi_lite_wstate_reg[3]) is unused and will be removed from module ip_design_lms_pcore_0_0.
INFO: [Synth 8-3886] merging instance 'U0/u_lms_pcore_cop_inst/cp_controller_clkcnt_reg' (FDCE) to 'U0/u_lms_pcore_cop_inst/cp_controller_cpstate_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 687.410 ; gain = 478.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|LMS         | (A:0x6666)*B   | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+(A:0x6666)*B | 16     | 16     | 19     | -      | 33     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|LMS         | A*B            | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LMS         | C+A*B          | 16     | 16     | 16     | -      | 31     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 704.852 ; gain = 495.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 705.848 ; gain = 496.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_addr_decoder.vhd:201]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_addr_decoder.vhd:201]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_addr_decoder.vhd:201]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/lms_pcore_addr_decoder.vhd:201]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ipshared/5b6b/hdl/vhdl/LMS.vhd:246]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 730.066 ; gain = 520.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_0' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_1' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_2' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_3' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_4' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_5' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_6' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_7' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_8' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_9' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_10' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_11' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_12' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_13' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_14' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_15' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_16' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_17' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_18' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_19' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_20' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_21' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_22' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_23' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_24' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_25' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_26' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_27' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_28' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_29' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_30' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_31' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 730.066 ; gain = 520.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 730.066 ; gain = 520.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 730.066 ; gain = 520.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 730.066 ; gain = 520.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 730.066 ; gain = 520.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 730.066 ; gain = 520.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    96|
|2     |DSP48E1   |    33|
|3     |DSP48E1_1 |    33|
|4     |LUT1      |    35|
|5     |LUT2      |   279|
|6     |LUT3      |   144|
|7     |LUT4      |    93|
|8     |LUT5      |    21|
|9     |LUT6      |    59|
|10    |FDCE      |   615|
|11    |FDPE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+--------------------------+------+
|      |Instance                               |Module                    |Cells |
+------+---------------------------------------+--------------------------+------+
|1     |top                                    |                          |  1409|
|2     |  U0                                   |lms_pcore                 |  1409|
|3     |    u_lms_pcore_axi_lite_inst          |lms_pcore_axi_lite        |   232|
|4     |      u_lms_pcore_addr_decoder_inst    |lms_pcore_addr_decoder    |    70|
|5     |      u_lms_pcore_axi_lite_module_inst |lms_pcore_axi_lite_module |   162|
|6     |    u_lms_pcore_cop_inst               |lms_pcore_cop             |     5|
|7     |    u_lms_pcore_dut_inst               |lms_pcore_dut             |  1172|
|8     |      u_LMS                            |LMS                       |  1172|
+------+---------------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 730.066 ; gain = 520.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 730.066 ; gain = 155.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 730.066 ; gain = 520.793
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ip_design_lms_pcore_0_0' is not ideal for floorplanning, since the cellview 'LMS' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
212 Infos, 62 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 730.066 ; gain = 470.855
INFO: [Common 17-1381] The checkpoint 'C:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.runs/ip_design_lms_pcore_0_0_synth_1/ip_design_lms_pcore_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ip/ip_design_lms_pcore_0_0/ip_design_lms_pcore_0_0.xci
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/xup/embedded/2015_2_zynq_labs/adventures_with_ip/adventures_with_ip.runs/ip_design_lms_pcore_0_0_synth_1/ip_design_lms_pcore_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 730.066 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 11 12:54:33 2016...
