<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='220' type='unsigned int'/>
<offset>32</offset>
<use f='llvm/llvm/lib/CodeGen/RegisterClassInfo.cpp' l='183' u='r' c='_ZNK4llvm17RegisterClassInfo16computePSetLimitEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='906' u='r' c='_ZNK4llvm19ARMBaseRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
