20 [TEST] Reset released
20 [TEST] CPU read @0x524
25 [L1] Cache miss: addr = 524
45 [L2] Cache miss: addr = 524
55 [MEM] Mem hit: addr = 520, data = 20
65 [L2] Cache Allocate: addr = 524 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
75 [L1] Cache Allocate: addr = 524 data = 2f2e2d2c2b2a29282726252423222120
75 [L1] Cache hit from L2: addr = 524, data = 24
75 [TEST] CPU read @0x681
85 [L1] Cache miss: addr = 681
85 [TEST] CPU read @0x609
105 [L2] Cache miss: addr = 681
115 [MEM] Mem hit: addr = 680, data = 80
125 [L2] Cache Allocate: addr = 681 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
135 [L1] Cache Allocate: addr = 609 data = 8f8e8d8c8b8a89888786858483828180
135 [L1] Cache hit from L2: addr = 609, data = 89
135 [TEST] CPU read @0x663
145 [L1] Cache miss: addr = 663
145 [TEST] CPU read @0x30d
165 [L2] Cache miss: addr = 663
175 [MEM] Mem hit: addr = 660, data = 60
185 [L2] Cache Allocate: addr = 663 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
195 [L1] Cache Allocate: addr = 30d data = 6f6e6d6c6b6a69686766656463626160
195 [L1] Cache hit from L2: addr = 30d, data = 6d
195 [TEST] CPU read @0x18d
205 [L1] Cache miss: addr = 18d
205 [TEST] CPU read @0x465
225 [L2] Cache miss: addr = 18d
235 [MEM] Mem hit: addr = 180, data = 80
245 [L2] Cache Allocate: addr = 18d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
255 [L1] Cache Allocate: addr = 465 data = 8f8e8d8c8b8a89888786858483828180
255 [L1] Cache hit from L2: addr = 465, data = 85
255 [TEST] CPU read @0x212
265 [L1] Cache miss: addr = 212
265 [TEST] CPU read @0x301
285 [L2] Cache miss: addr = 212
295 [MEM] Mem hit: addr = 200, data = 00
305 [L2] Cache Allocate: addr = 212 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
315 [L1] Cache Allocate: addr = 301 data = 1f1e1d1c1b1a19181716151413121110
315 [L1] Cache hit from L2: addr = 301, data = 11
315 [TEST] CPU read @0x50d
325 [L1] Cache miss: addr = 50d
325 [TEST] CPU read @0x176
345 [L2] Cache miss: addr = 50d
355 [MEM] Mem hit: addr = 500, data = 00
365 [L2] Cache Allocate: addr = 50d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
375 [L1] Cache Allocate: addr = 176 data = 0f0e0d0c0b0a09080706050403020100
375 [L1] Cache hit from L2: addr = 176, data = 06
375 [TEST] CPU read @0x53d
385 [L1] Cache miss: addr = 53d
385 [TEST] CPU read @0x7ed
405 [L2] Cache hit: addr = 53d, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
415 [L1] Cache Allocate: addr = 7ed data = 2f2e2d2c2b2a29282726252423222120
415 [L1] Cache hit from L2: addr = 7ed, data = 2d
415 [TEST] CPU read @0x78c
425 [L1] Cache miss: addr = 78c
425 [TEST] CPU read @0x1f9
445 [L2] Cache miss: addr = 78c
455 [MEM] Mem hit: addr = 780, data = 80
465 [L2] Cache Allocate: addr = 78c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
475 [L1] Cache Allocate: addr = 1f9 data = 8f8e8d8c8b8a89888786858483828180
475 [L1] Cache hit from L2: addr = 1f9, data = 89
475 [TEST] CPU read @0x4c6
485 [L1] Cache miss: addr = 4c6
485 [TEST] CPU read @0x4c5
505 [L2] Cache miss: addr = 4c6
515 [MEM] Mem hit: addr = 4c0, data = c0
525 [L2] Cache Allocate: addr = 4c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
535 [L1] Cache Allocate: addr = 4c5 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
535 [L1] Cache hit from L2: addr = 4c5, data = c5
535 [TEST] CPU read @0x2aa
545 [L1] Cache miss: addr = 2aa
545 [TEST] CPU read @0x7e5
565 [L2] Cache miss: addr = 2aa
575 [MEM] Mem hit: addr = 2a0, data = a0
585 [L2] Cache Allocate: addr = 2aa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
595 [L1] Cache Allocate: addr = 7e5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
595 [L1] Cache hit from L2: addr = 7e5, data = a5
595 [TEST] CPU read @0x277
605 [L1] Cache miss: addr = 277
605 [TEST] CPU read @0x612
625 [L2] Cache miss: addr = 277
635 [MEM] Mem hit: addr = 260, data = 60
645 [L2] Cache Allocate: addr = 277 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
655 [L1] Cache Allocate: addr = 612 data = 7f7e7d7c7b7a79787776757473727170
655 [L1] Cache hit from L2: addr = 612, data = 72
655 [TEST] CPU read @0x38f
665 [L1] Cache miss: addr = 38f
665 [TEST] CPU read @0x1f2
685 [L2] Cache miss: addr = 38f
695 [MEM] Mem hit: addr = 380, data = 80
705 [L2] Cache Allocate: addr = 38f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
715 [L1] Cache Allocate: addr = 1f2 data = 8f8e8d8c8b8a89888786858483828180
715 [L1] Cache hit from L2: addr = 1f2, data = 82
715 [TEST] CPU read @0x6ce
725 [L1] Cache miss: addr = 6ce
725 [TEST] CPU read @0x2e8
745 [L2] Cache miss: addr = 6ce
755 [MEM] Mem hit: addr = 6c0, data = c0
765 [L2] Cache Allocate: addr = 6ce data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
775 [L1] Cache Allocate: addr = 2e8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
775 [L1] Cache hit from L2: addr = 2e8, data = c8
775 [TEST] CPU read @0x6c5
785 [L1] Cache miss: addr = 6c5
785 [TEST] CPU read @0x15c
805 [L2] Cache hit: addr = 6c5, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
815 [L1] Cache Allocate: addr = 15c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
815 [L1] Cache hit from L2: addr = 15c, data = cc
815 [TEST] CPU read @0x0bd
825 [L1] Cache miss: addr = 0bd
825 [TEST] CPU read @0x02d
845 [L2] Cache miss: addr = 0bd
855 [MEM] Mem hit: addr = 0a0, data = a0
865 [L2] Cache Allocate: addr = 0bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
875 [L1] Cache Allocate: addr = 02d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
875 [L1] Cache hit from L2: addr = 02d, data = bd
875 [TEST] CPU read @0x665
885 [L1] Cache miss: addr = 665
885 [TEST] CPU read @0x263
905 [L2] Cache hit: addr = 665, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
915 [L1] Cache Allocate: addr = 263 data = 6f6e6d6c6b6a69686766656463626160
915 [L1] Cache hit from L2: addr = 263, data = 63
915 [TEST] CPU read @0x70a
925 [L1] Cache miss: addr = 70a
925 [TEST] CPU read @0x280
945 [L2] Cache miss: addr = 70a
955 [MEM] Mem hit: addr = 700, data = 00
965 [L2] Cache Allocate: addr = 70a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
975 [L1] Cache Allocate: addr = 280 data = 0f0e0d0c0b0a09080706050403020100
975 [L1] Cache hit from L2: addr = 280, data = 00
975 [TEST] CPU read @0x120
985 [L1] Cache miss: addr = 120
985 [TEST] CPU read @0x5aa
1005 [L2] Cache miss: addr = 120
1015 [MEM] Mem hit: addr = 120, data = 20
1025 [L2] Cache Allocate: addr = 120 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1035 [L1] Cache Allocate: addr = 5aa data = 2f2e2d2c2b2a29282726252423222120
1035 [L1] Cache hit from L2: addr = 5aa, data = 2a
1035 [TEST] CPU read @0x49d
1045 [L1] Cache miss: addr = 49d
1045 [TEST] CPU read @0x696
1065 [L2] Cache miss: addr = 49d
1075 [MEM] Mem hit: addr = 480, data = 80
1085 [L2] Cache Allocate: addr = 49d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1095 [L1] Cache Allocate: addr = 696 data = 9f9e9d9c9b9a99989796959493929190
1095 [L1] Cache hit from L2: addr = 696, data = 96
1095 [TEST] CPU read @0x013
1105 [L1] Cache miss: addr = 013
1105 [TEST] CPU read @0x00d
1125 [L2] Cache miss: addr = 013
1135 [MEM] Mem hit: addr = 000, data = 00
1145 [L2] Cache Allocate: addr = 013 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1155 [L1] Cache Allocate: addr = 00d data = 1f1e1d1c1b1a19181716151413121110
1155 [L1] Cache hit from L2: addr = 00d, data = 1d
1155 [TEST] CPU read @0x653
1165 [L1] Cache miss: addr = 653
1165 [TEST] CPU read @0x56b
1185 [L2] Cache miss: addr = 653
1195 [MEM] Mem hit: addr = 640, data = 40
1205 [L2] Cache Allocate: addr = 653 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1215 [L1] Cache Allocate: addr = 56b data = 5f5e5d5c5b5a59585756555453525150
1215 [L1] Cache hit from L2: addr = 56b, data = 5b
1215 [TEST] CPU read @0x2d5
1225 [L1] Cache miss: addr = 2d5
1225 [TEST] CPU read @0x202
1245 [L2] Cache miss: addr = 2d5
1255 [MEM] Mem hit: addr = 2c0, data = c0
1265 [L2] Cache Allocate: addr = 2d5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1275 [L1] Cache Allocate: addr = 202 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1275 [L1] Cache hit from L2: addr = 202, data = d2
1275 [TEST] CPU read @0x6ae
1285 [L1] Cache miss: addr = 6ae
1285 [TEST] CPU read @0x11d
1305 [L2] Cache miss: addr = 6ae
1315 [MEM] Mem hit: addr = 6a0, data = a0
1325 [L2] Cache Allocate: addr = 6ae data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1335 [L1] Cache Allocate: addr = 11d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1335 [L1] Cache hit from L2: addr = 11d, data = ad
1335 [TEST] CPU read @0x2cf
1345 [L1] Cache miss: addr = 2cf
1345 [TEST] CPU read @0x123
1365 [L2] Cache hit: addr = 2cf, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1375 [L1] Cache Allocate: addr = 123 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1375 [L1] Cache hit from L2: addr = 123, data = c3
1375 [TEST] CPU read @0x50a
1385 [L1] Cache miss: addr = 50a
1385 [TEST] CPU read @0x2ca
1405 [L2] Cache hit: addr = 50a, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
1415 [L1] Cache Allocate: addr = 2ca data = 0f0e0d0c0b0a09080706050403020100
1415 [L1] Cache hit from L2: addr = 2ca, data = 0a
1415 [TEST] CPU read @0x43c
1425 [L1] Cache miss: addr = 43c
1425 [TEST] CPU read @0x5f2
1445 [L2] Cache miss: addr = 43c
1455 [MEM] Mem hit: addr = 420, data = 20
1465 [L2] Cache Allocate: addr = 43c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1475 [L1] Cache Allocate: addr = 5f2 data = 3f3e3d3c3b3a39383736353433323130
1475 [L1] Cache hit from L2: addr = 5f2, data = 32
1475 [TEST] CPU read @0x18a
1485 [L1] Cache miss: addr = 18a
1485 [TEST] CPU read @0x341
1505 [L2] Cache hit: addr = 18a, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1515 [L1] Cache Allocate: addr = 341 data = 8f8e8d8c8b8a89888786858483828180
1515 [L1] Cache hit from L2: addr = 341, data = 81
1515 [TEST] CPU read @0x4d8
1525 [L1] Cache miss: addr = 4d8
1525 [TEST] CPU read @0x378
1545 [L2] Cache miss: addr = 4d8
1555 [MEM] Mem hit: addr = 4c0, data = c0
1565 [L2] Cache Allocate: addr = 4d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
1575 [L1] Cache Allocate: addr = 378 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
1575 [L1] Cache hit from L2: addr = 378, data = d8
1575 [TEST] CPU read @0x289
1585 [L1] Cache miss: addr = 289
1585 [TEST] CPU read @0x5eb
1605 [L2] Cache miss: addr = 289
1615 [MEM] Mem hit: addr = 280, data = 80
1625 [L2] Cache Allocate: addr = 289 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
1635 [L1] Cache Allocate: addr = 5eb data = 8f8e8d8c8b8a89888786858483828180
1635 [L1] Cache hit from L2: addr = 5eb, data = 8b
1635 [TEST] CPU read @0x5b6
1645 [L1] Cache miss: addr = 5b6
1645 [TEST] CPU read @0x1c6
1665 [L2] Cache miss: addr = 5b6
1675 [MEM] Mem hit: addr = 5a0, data = a0
1685 [L2] Cache Allocate: addr = 5b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1695 [L1] Cache Allocate: addr = 1c6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
1695 [L1] Cache hit from L2: addr = 1c6, data = b6
1695 [TEST] CPU read @0x3ae
1705 [L1] Cache miss: addr = 3ae
1705 [TEST] CPU read @0x2bc
1725 [L2] Cache miss: addr = 3ae
1735 [MEM] Mem hit: addr = 3a0, data = a0
1745 [L2] Cache Allocate: addr = 3ae data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1755 [L1] Cache Allocate: addr = 2bc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
1755 [L1] Cache hit from L2: addr = 2bc, data = ac
1755 [TEST] CPU read @0x52a
1765 [L1] Cache miss: addr = 52a
1765 [TEST] CPU read @0x20b
1785 [L2] Cache miss: addr = 52a
1795 [MEM] Mem hit: addr = 520, data = 20
1805 [L2] Cache Allocate: addr = 52a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1815 [L1] Cache Allocate: addr = 20b data = 2f2e2d2c2b2a29282726252423222120
1815 [L1] Cache hit from L2: addr = 20b, data = 2b
1815 [TEST] CPU read @0x671
1825 [L1] Cache miss: addr = 671
1825 [TEST] CPU read @0x185
1845 [L2] Cache hit: addr = 671, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
1855 [L1] Cache Allocate: addr = 185 data = 6f6e6d6c6b6a69686766656463626160
1855 [L1] Cache hit from L2: addr = 185, data = 65
1855 [TEST] CPU read @0x54f
1865 [L1] Cache miss: addr = 54f
1865 [TEST] CPU read @0x03b
1885 [L2] Cache miss: addr = 54f
1895 [MEM] Mem hit: addr = 540, data = 40
1905 [L2] Cache Allocate: addr = 54f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
1915 [L1] Cache Allocate: addr = 03b data = 4f4e4d4c4b4a49484746454443424140
1915 [L1] Cache hit from L2: addr = 03b, data = 4b
1915 [TEST] CPU read @0x33a
1925 [L1] Cache miss: addr = 33a
1925 [TEST] CPU read @0x27e
1945 [L2] Cache miss: addr = 33a
1955 [MEM] Mem hit: addr = 320, data = 20
1965 [L2] Cache Allocate: addr = 33a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
1975 [L1] Cache Allocate: addr = 27e data = 3f3e3d3c3b3a39383736353433323130
1975 [L1] Cache hit from L2: addr = 27e, data = 3e
1975 [TEST] CPU read @0x315
1985 [L1] Cache miss: addr = 315
1985 [TEST] CPU read @0x3f1
2005 [L2] Cache miss: addr = 315
2015 [MEM] Mem hit: addr = 300, data = 00
2025 [L2] Cache Allocate: addr = 315 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2035 [L1] Cache Allocate: addr = 3f1 data = 1f1e1d1c1b1a19181716151413121110
2035 [L1] Cache hit from L2: addr = 3f1, data = 11
2035 [TEST] CPU read @0x3d9
2045 [L1] Cache miss: addr = 3d9
2045 [TEST] CPU read @0x762
2065 [L2] Cache miss: addr = 3d9
2075 [MEM] Mem hit: addr = 3c0, data = c0
2085 [L2] Cache Allocate: addr = 3d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2095 [L1] Cache Allocate: addr = 762 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2095 [L1] Cache hit from L2: addr = 762, data = d2
2095 [TEST] CPU read @0x34c
2105 [L1] Cache miss: addr = 34c
2105 [TEST] CPU read @0x59f
2125 [L2] Cache miss: addr = 34c
2135 [MEM] Mem hit: addr = 340, data = 40
2145 [L2] Cache Allocate: addr = 34c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2155 [L1] Cache Allocate: addr = 59f data = 4f4e4d4c4b4a49484746454443424140
2155 [L1] Cache hit from L2: addr = 59f, data = 4f
2155 [TEST] CPU read @0x18f
2165 [L1] Cache hit: addr = 18f, data = 6f
2165 [TEST] CPU read @0x1f8
2175 [L1] Cache miss: addr = 1f8
2175 [TEST] CPU read @0x0b7
2195 [L2] Cache miss: addr = 1f8
2205 [MEM] Mem hit: addr = 1e0, data = e0
2215 [L2] Cache Allocate: addr = 1f8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
2225 [L1] Cache Allocate: addr = 0b7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
2225 [L1] Cache hit from L2: addr = 0b7, data = f7
2225 [TEST] CPU read @0x69f
2235 [L1] Cache miss: addr = 69f
2235 [TEST] CPU read @0x45c
2255 [L2] Cache miss: addr = 69f
2265 [MEM] Mem hit: addr = 680, data = 80
2275 [L2] Cache Allocate: addr = 69f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2285 [L1] Cache Allocate: addr = 45c data = 9f9e9d9c9b9a99989796959493929190
2285 [L1] Cache hit from L2: addr = 45c, data = 9c
2285 [TEST] CPU read @0x05b
2295 [L1] Cache miss: addr = 05b
2295 [TEST] CPU read @0x789
2315 [L2] Cache miss: addr = 05b
2325 [MEM] Mem hit: addr = 040, data = 40
2335 [L2] Cache Allocate: addr = 05b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2345 [L1] Cache Allocate: addr = 789 data = 5f5e5d5c5b5a59585756555453525150
2345 [L1] Cache hit from L2: addr = 789, data = 59
2345 [TEST] CPU read @0x249
2355 [L1] Cache miss: addr = 249
2355 [TEST] CPU read @0x6d0
2375 [L2] Cache miss: addr = 249
2385 [MEM] Mem hit: addr = 240, data = 40
2395 [L2] Cache Allocate: addr = 249 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2405 [L1] Cache Allocate: addr = 6d0 data = 4f4e4d4c4b4a49484746454443424140
2405 [L1] Cache hit from L2: addr = 6d0, data = 40
2405 [TEST] CPU read @0x0d7
2415 [L1] Cache miss: addr = 0d7
2415 [TEST] CPU read @0x451
2435 [L2] Cache miss: addr = 0d7
2445 [MEM] Mem hit: addr = 0c0, data = c0
2455 [L2] Cache Allocate: addr = 0d7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2465 [L1] Cache Allocate: addr = 451 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
2465 [L1] Cache hit from L2: addr = 451, data = d1
2465 [TEST] CPU read @0x796
2475 [L1] Cache miss: addr = 796
2475 [TEST] CPU read @0x70c
2495 [L2] Cache miss: addr = 796
2505 [MEM] Mem hit: addr = 780, data = 80
2515 [L2] Cache Allocate: addr = 796 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2525 [L1] Cache Allocate: addr = 70c data = 9f9e9d9c9b9a99989796959493929190
2525 [L1] Cache hit from L2: addr = 70c, data = 9c
2525 [TEST] CPU read @0x6c2
2535 [L1] Cache miss: addr = 6c2
2535 [TEST] CPU read @0x5c8
2555 [L2] Cache hit: addr = 6c2, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2565 [L1] Cache Allocate: addr = 5c8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
2565 [L1] Cache hit from L2: addr = 5c8, data = c8
2565 [TEST] CPU read @0x277
2575 [L1] Cache miss: addr = 277
2575 [TEST] CPU read @0x53d
2595 [L2] Cache hit: addr = 277, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2605 [L1] Cache Allocate: addr = 53d data = 6f6e6d6c6b6a69686766656463626160
2605 [L1] Cache hit from L2: addr = 53d, data = 6d
2605 [TEST] CPU read @0x312
2615 [L1] Cache miss: addr = 312
2615 [TEST] CPU read @0x07e
2635 [L2] Cache hit: addr = 312, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2645 [L1] Cache Allocate: addr = 07e data = 0f0e0d0c0b0a09080706050403020100
2645 [L1] Cache hit from L2: addr = 07e, data = 0e
2645 [TEST] CPU read @0x16d
2655 [L1] Cache miss: addr = 16d
2655 [TEST] CPU read @0x739
2675 [L2] Cache miss: addr = 16d
2685 [MEM] Mem hit: addr = 160, data = 60
2695 [L2] Cache Allocate: addr = 16d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
2705 [L1] Cache Allocate: addr = 739 data = 6f6e6d6c6b6a69686766656463626160
2705 [L1] Cache hit from L2: addr = 739, data = 69
2705 [TEST] CPU read @0x71f
2715 [L1] Cache miss: addr = 71f
2715 [TEST] CPU read @0x6d3
2735 [L2] Cache miss: addr = 71f
2745 [MEM] Mem hit: addr = 700, data = 00
2755 [L2] Cache Allocate: addr = 71f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
2765 [L1] Cache Allocate: addr = 6d3 data = 1f1e1d1c1b1a19181716151413121110
2765 [L1] Cache hit from L2: addr = 6d3, data = 13
2765 [TEST] CPU read @0x785
2775 [L1] Cache miss: addr = 785
2775 [TEST] CPU read @0x078
2795 [L2] Cache hit: addr = 785, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
2805 [L1] Cache Allocate: addr = 078 data = 8f8e8d8c8b8a89888786858483828180
2805 [L1] Cache hit from L2: addr = 078, data = 88
2805 [TEST] CPU read @0x15b
2815 [L1] Cache miss: addr = 15b
2815 [TEST] CPU read @0x349
2835 [L2] Cache miss: addr = 15b
2845 [MEM] Mem hit: addr = 140, data = 40
2855 [L2] Cache Allocate: addr = 15b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2865 [L1] Cache Allocate: addr = 349 data = 5f5e5d5c5b5a59585756555453525150
2865 [L1] Cache hit from L2: addr = 349, data = 59
2865 [TEST] CPU read @0x63f
2875 [L1] Cache miss: addr = 63f
2875 [TEST] CPU read @0x72a
2895 [L2] Cache miss: addr = 63f
2905 [MEM] Mem hit: addr = 620, data = 20
2915 [L2] Cache Allocate: addr = 63f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
2925 [L1] Cache Allocate: addr = 72a data = 3f3e3d3c3b3a39383736353433323130
2925 [L1] Cache hit from L2: addr = 72a, data = 3a
2925 [TEST] CPU read @0x358
2935 [L1] Cache miss: addr = 358
2935 [TEST] CPU read @0x086
2955 [L2] Cache miss: addr = 358
2965 [MEM] Mem hit: addr = 340, data = 40
2975 [L2] Cache Allocate: addr = 358 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
2985 [L1] Cache Allocate: addr = 086 data = 5f5e5d5c5b5a59585756555453525150
2985 [L1] Cache hit from L2: addr = 086, data = 56
2985 [TEST] CPU read @0x48e
2995 [L1] Cache miss: addr = 48e
2995 [TEST] CPU read @0x29c
3015 [L2] Cache miss: addr = 48e
3025 [MEM] Mem hit: addr = 480, data = 80
3035 [L2] Cache Allocate: addr = 48e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3045 [L1] Cache Allocate: addr = 29c data = 8f8e8d8c8b8a89888786858483828180
3045 [L1] Cache hit from L2: addr = 29c, data = 8c
3045 [TEST] CPU read @0x1fa
3055 [L1] Cache miss: addr = 1fa
3055 [TEST] CPU read @0x426
3075 [L2] Cache hit: addr = 1fa, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3085 [L1] Cache Allocate: addr = 426 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3085 [L1] Cache hit from L2: addr = 426, data = e6
3085 [TEST] CPU read @0x773
3095 [L1] Cache miss: addr = 773
3095 [TEST] CPU read @0x4a3
3115 [L2] Cache miss: addr = 773
3125 [MEM] Mem hit: addr = 760, data = 60
3135 [L2] Cache Allocate: addr = 773 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
3145 [L1] Cache Allocate: addr = 4a3 data = 7f7e7d7c7b7a79787776757473727170
3145 [L1] Cache hit from L2: addr = 4a3, data = 73
3145 [TEST] CPU read @0x02f
3155 [L1] Cache miss: addr = 02f
3155 [TEST] CPU read @0x2b3
3175 [L2] Cache miss: addr = 02f
3185 [MEM] Mem hit: addr = 020, data = 20
3195 [L2] Cache Allocate: addr = 02f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3205 [L1] Cache Allocate: addr = 2b3 data = 2f2e2d2c2b2a29282726252423222120
3205 [L1] Cache hit from L2: addr = 2b3, data = 23
3205 [TEST] CPU read @0x65f
3215 [L1] Cache miss: addr = 65f
3215 [TEST] CPU read @0x544
3235 [L2] Cache miss: addr = 65f
3245 [MEM] Mem hit: addr = 640, data = 40
3255 [L2] Cache Allocate: addr = 65f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3265 [L1] Cache Allocate: addr = 544 data = 5f5e5d5c5b5a59585756555453525150
3265 [L1] Cache hit from L2: addr = 544, data = 54
3265 [TEST] CPU read @0x5f7
3275 [L1] Cache miss: addr = 5f7
3275 [TEST] CPU read @0x6cb
3295 [L2] Cache miss: addr = 5f7
3305 [MEM] Mem hit: addr = 5e0, data = e0
3315 [L2] Cache Allocate: addr = 5f7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3325 [L1] Cache Allocate: addr = 6cb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
3325 [L1] Cache hit from L2: addr = 6cb, data = fb
3325 [TEST] CPU read @0x2e6
3335 [L1] Cache miss: addr = 2e6
3335 [TEST] CPU read @0x35a
3355 [L2] Cache miss: addr = 2e6
3365 [MEM] Mem hit: addr = 2e0, data = e0
3375 [L2] Cache Allocate: addr = 2e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
3385 [L1] Cache Allocate: addr = 35a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
3385 [L1] Cache hit from L2: addr = 35a, data = ea
3385 [TEST] CPU read @0x129
3395 [L1] Cache miss: addr = 129
3395 [TEST] CPU read @0x2ed
3415 [L2] Cache hit: addr = 129, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3425 [L1] Cache Allocate: addr = 2ed data = 2f2e2d2c2b2a29282726252423222120
3425 [L1] Cache hit from L2: addr = 2ed, data = 2d
3425 [TEST] CPU read @0x4da
3435 [L1] Cache miss: addr = 4da
3435 [TEST] CPU read @0x665
3455 [L2] Cache miss: addr = 4da
3465 [MEM] Mem hit: addr = 4c0, data = c0
3475 [L2] Cache Allocate: addr = 4da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3485 [L1] Cache Allocate: addr = 665 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
3485 [L1] Cache hit from L2: addr = 665, data = d5
3485 [TEST] CPU read @0x2b5
3495 [L1] Cache hit: addr = 2b5, data = 25
3495 [TEST] CPU read @0x4df
3505 [L1] Cache miss: addr = 4df
3505 [TEST] CPU read @0x179
3525 [L2] Cache hit: addr = 4df, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3535 [L1] Cache Allocate: addr = 179 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3535 [L1] Cache hit from L2: addr = 179, data = c9
3535 [TEST] CPU read @0x744
3545 [L1] Cache miss: addr = 744
3545 [TEST] CPU read @0x4d0
3565 [L2] Cache miss: addr = 744
3575 [MEM] Mem hit: addr = 740, data = 40
3585 [L2] Cache Allocate: addr = 744 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3595 [L1] Cache Allocate: addr = 4d0 data = 4f4e4d4c4b4a49484746454443424140
3595 [L1] Cache hit from L2: addr = 4d0, data = 40
3595 [TEST] CPU read @0x32a
3605 [L1] Cache miss: addr = 32a
3605 [TEST] CPU read @0x5ab
3625 [L2] Cache miss: addr = 32a
3635 [MEM] Mem hit: addr = 320, data = 20
3645 [L2] Cache Allocate: addr = 32a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3655 [L1] Cache Allocate: addr = 5ab data = 2f2e2d2c2b2a29282726252423222120
3655 [L1] Cache hit from L2: addr = 5ab, data = 2b
3655 [TEST] CPU read @0x70e
3665 [L1] Cache miss: addr = 70e
3665 [TEST] CPU read @0x5dc
3685 [L2] Cache hit: addr = 70e, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3695 [L1] Cache Allocate: addr = 5dc data = 0f0e0d0c0b0a09080706050403020100
3695 [L1] Cache hit from L2: addr = 5dc, data = 0c
3695 [TEST] CPU read @0x49a
3705 [L1] Cache miss: addr = 49a
3705 [TEST] CPU read @0x2fd
3725 [L2] Cache hit: addr = 49a, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
3735 [L1] Cache Allocate: addr = 2fd data = 8f8e8d8c8b8a89888786858483828180
3735 [L1] Cache hit from L2: addr = 2fd, data = 8d
3735 [TEST] CPU read @0x2c3
3745 [L1] Cache miss: addr = 2c3
3745 [TEST] CPU read @0x556
3765 [L2] Cache miss: addr = 2c3
3775 [MEM] Mem hit: addr = 2c0, data = c0
3785 [L2] Cache Allocate: addr = 2c3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3795 [L1] Cache Allocate: addr = 556 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
3795 [L1] Cache hit from L2: addr = 556, data = c6
3795 [TEST] CPU read @0x14e
3805 [L1] Cache miss: addr = 14e
3805 [TEST] CPU read @0x667
3825 [L2] Cache miss: addr = 14e
3835 [MEM] Mem hit: addr = 140, data = 40
3845 [L2] Cache Allocate: addr = 14e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
3855 [L1] Cache Allocate: addr = 667 data = 4f4e4d4c4b4a49484746454443424140
3855 [L1] Cache hit from L2: addr = 667, data = 47
3855 [TEST] CPU read @0x40a
3865 [L1] Cache miss: addr = 40a
3865 [TEST] CPU read @0x1b6
3885 [L2] Cache miss: addr = 40a
3895 [MEM] Mem hit: addr = 400, data = 00
3905 [L2] Cache Allocate: addr = 40a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
3915 [L1] Cache Allocate: addr = 1b6 data = 0f0e0d0c0b0a09080706050403020100
3915 [L1] Cache hit from L2: addr = 1b6, data = 06
3915 [TEST] CPU read @0x238
3925 [L1] Cache miss: addr = 238
3925 [TEST] CPU read @0x779
3945 [L2] Cache miss: addr = 238
3955 [MEM] Mem hit: addr = 220, data = 20
3965 [L2] Cache Allocate: addr = 238 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
3975 [L1] Cache Allocate: addr = 779 data = 3f3e3d3c3b3a39383736353433323130
3975 [L1] Cache hit from L2: addr = 779, data = 39
3975 [TEST] CPU read @0x4b8
3985 [L1] Cache miss: addr = 4b8
3985 [TEST] CPU read @0x794
4005 [L2] Cache miss: addr = 4b8
4015 [MEM] Mem hit: addr = 4a0, data = a0
4025 [L2] Cache Allocate: addr = 4b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4035 [L1] Cache Allocate: addr = 794 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4035 [L1] Cache hit from L2: addr = 794, data = b4
4035 [TEST] CPU read @0x593
4045 [L1] Cache miss: addr = 593
4045 [TEST] CPU read @0x404
4065 [L2] Cache miss: addr = 593
4075 [MEM] Mem hit: addr = 580, data = 80
4085 [L2] Cache Allocate: addr = 593 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
4095 [L1] Cache Allocate: addr = 404 data = 9f9e9d9c9b9a99989796959493929190
4095 [L1] Cache hit from L2: addr = 404, data = 94
4095 [TEST] CPU read @0x259
4105 [L1] Cache miss: addr = 259
4105 [TEST] CPU read @0x1db
4125 [L2] Cache miss: addr = 259
4135 [MEM] Mem hit: addr = 240, data = 40
4145 [L2] Cache Allocate: addr = 259 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4155 [L1] Cache Allocate: addr = 1db data = 5f5e5d5c5b5a59585756555453525150
4155 [L1] Cache hit from L2: addr = 1db, data = 5b
4155 [TEST] CPU read @0x64d
4165 [L1] Cache miss: addr = 64d
4165 [TEST] CPU read @0x7d9
4185 [L2] Cache miss: addr = 64d
4195 [MEM] Mem hit: addr = 640, data = 40
4205 [L2] Cache Allocate: addr = 64d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4215 [L1] Cache Allocate: addr = 7d9 data = 4f4e4d4c4b4a49484746454443424140
4215 [L1] Cache hit from L2: addr = 7d9, data = 49
4215 [TEST] CPU read @0x66d
4225 [L1] Cache hit: addr = 66d, data = 4d
4225 [TEST] CPU read @0x276
4235 [L1] Cache miss: addr = 276
4235 [TEST] CPU read @0x1ca
4255 [L2] Cache hit: addr = 276, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4265 [L1] Cache Allocate: addr = 1ca data = 6f6e6d6c6b6a69686766656463626160
4265 [L1] Cache hit from L2: addr = 1ca, data = 6a
4265 [TEST] CPU read @0x5b6
4275 [L1] Cache miss: addr = 5b6
4275 [TEST] CPU read @0x195
4295 [L2] Cache miss: addr = 5b6
4305 [MEM] Mem hit: addr = 5a0, data = a0
4315 [L2] Cache Allocate: addr = 5b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4325 [L1] Cache Allocate: addr = 195 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4325 [L1] Cache hit from L2: addr = 195, data = b5
4325 [TEST] CPU read @0x246
4335 [L1] Cache miss: addr = 246
4335 [TEST] CPU read @0x304
4355 [L2] Cache miss: addr = 246
4365 [MEM] Mem hit: addr = 240, data = 40
4375 [L2] Cache Allocate: addr = 246 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
4385 [L1] Cache Allocate: addr = 304 data = 4f4e4d4c4b4a49484746454443424140
4385 [L1] Cache hit from L2: addr = 304, data = 44
4385 [TEST] CPU read @0x1f7
4395 [L1] Cache miss: addr = 1f7
4395 [TEST] CPU read @0x769
4415 [L2] Cache miss: addr = 1f7
4425 [MEM] Mem hit: addr = 1e0, data = e0
4435 [L2] Cache Allocate: addr = 1f7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4445 [L1] Cache Allocate: addr = 769 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4445 [L1] Cache hit from L2: addr = 769, data = f9
4445 [TEST] CPU read @0x2b4
4455 [L1] Cache miss: addr = 2b4
4455 [TEST] CPU read @0x588
4475 [L2] Cache miss: addr = 2b4
4485 [MEM] Mem hit: addr = 2a0, data = a0
4495 [L2] Cache Allocate: addr = 2b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4505 [L1] Cache Allocate: addr = 588 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4505 [L1] Cache hit from L2: addr = 588, data = b8
4505 [TEST] CPU read @0x128
4515 [L1] Cache miss: addr = 128
4515 [TEST] CPU read @0x42d
4535 [L2] Cache hit: addr = 128, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
4545 [L1] Cache Allocate: addr = 42d data = 2f2e2d2c2b2a29282726252423222120
4545 [L1] Cache hit from L2: addr = 42d, data = 2d
4545 [TEST] CPU read @0x0c7
4555 [L1] Cache miss: addr = 0c7
4555 [TEST] CPU read @0x42e
4575 [L2] Cache miss: addr = 0c7
4585 [MEM] Mem hit: addr = 0c0, data = c0
4595 [L2] Cache Allocate: addr = 0c7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4605 [L1] Cache Allocate: addr = 42e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4605 [L1] Cache hit from L2: addr = 42e, data = ce
4605 [TEST] CPU read @0x408
4615 [L1] Cache miss: addr = 408
4615 [TEST] CPU read @0x51c
4635 [L2] Cache hit: addr = 408, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4645 [L1] Cache Allocate: addr = 51c data = 0f0e0d0c0b0a09080706050403020100
4645 [L1] Cache hit from L2: addr = 51c, data = 0c
4645 [TEST] CPU read @0x6fd
4655 [L1] Cache miss: addr = 6fd
4655 [TEST] CPU read @0x729
4675 [L2] Cache miss: addr = 6fd
4685 [MEM] Mem hit: addr = 6e0, data = e0
4695 [L2] Cache Allocate: addr = 6fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4705 [L1] Cache Allocate: addr = 729 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4705 [L1] Cache hit from L2: addr = 729, data = f9
4705 [TEST] CPU read @0x01c
4715 [L1] Cache miss: addr = 01c
4715 [TEST] CPU read @0x786
4735 [L2] Cache miss: addr = 01c
4745 [MEM] Mem hit: addr = 000, data = 00
4755 [L2] Cache Allocate: addr = 01c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
4765 [L1] Cache Allocate: addr = 786 data = 1f1e1d1c1b1a19181716151413121110
4765 [L1] Cache hit from L2: addr = 786, data = 16
4765 [TEST] CPU read @0x0da
4775 [L1] Cache miss: addr = 0da
4775 [TEST] CPU read @0x63d
4795 [L2] Cache hit: addr = 0da, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4805 [L1] Cache Allocate: addr = 63d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
4805 [L1] Cache hit from L2: addr = 63d, data = cd
4805 [TEST] CPU read @0x766
4815 [L1] Cache hit: addr = 766, data = f6
4815 [TEST] CPU read @0x470
4825 [L1] Cache miss: addr = 470
4825 [TEST] CPU read @0x473
4845 [L2] Cache miss: addr = 470
4855 [MEM] Mem hit: addr = 460, data = 60
4865 [L2] Cache Allocate: addr = 470 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
4875 [L1] Cache Allocate: addr = 473 data = 7f7e7d7c7b7a79787776757473727170
4875 [L1] Cache hit from L2: addr = 473, data = 73
4875 [TEST] CPU read @0x1ba
4885 [L1] Cache miss: addr = 1ba
4885 [TEST] CPU read @0x35e
4905 [L2] Cache miss: addr = 1ba
4915 [MEM] Mem hit: addr = 1a0, data = a0
4925 [L2] Cache Allocate: addr = 1ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
4935 [L1] Cache Allocate: addr = 35e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
4935 [L1] Cache hit from L2: addr = 35e, data = be
4935 [TEST] CPU read @0x1fa
4945 [L1] Cache miss: addr = 1fa
4945 [TEST] CPU read @0x5d5
4965 [L2] Cache miss: addr = 1fa
4975 [MEM] Mem hit: addr = 1e0, data = e0
4985 [L2] Cache Allocate: addr = 1fa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
4995 [L1] Cache Allocate: addr = 5d5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
4995 [L1] Cache hit from L2: addr = 5d5, data = f5
4995 [TEST] CPU read @0x61a
5005 [L1] Cache miss: addr = 61a
5005 [TEST] CPU read @0x0b9
5025 [L2] Cache miss: addr = 61a
5035 [MEM] Mem hit: addr = 600, data = 00
5045 [L2] Cache Allocate: addr = 61a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5055 [L1] Cache Allocate: addr = 0b9 data = 1f1e1d1c1b1a19181716151413121110
5055 [L1] Cache hit from L2: addr = 0b9, data = 19
5055 [TEST] CPU read @0x137
5065 [L1] Cache miss: addr = 137
5065 [TEST] CPU read @0x796
5085 [L2] Cache hit: addr = 137, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5095 [L1] Cache Allocate: addr = 796 data = 2f2e2d2c2b2a29282726252423222120
5095 [L1] Cache hit from L2: addr = 796, data = 26
5095 [TEST] CPU read @0x1c0
5105 [L1] Cache hit: addr = 1c0, data = 60
5105 [TEST] CPU read @0x726
5115 [L1] Cache hit: addr = 726, data = f6
5115 [TEST] CPU read @0x2b6
5125 [L1] Cache miss: addr = 2b6
5125 [TEST] CPU read @0x37d
5145 [L2] Cache miss: addr = 2b6
5155 [MEM] Mem hit: addr = 2a0, data = a0
5165 [L2] Cache Allocate: addr = 2b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5175 [L1] Cache Allocate: addr = 37d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
5175 [L1] Cache hit from L2: addr = 37d, data = bd
5175 [TEST] CPU read @0x7dc
5185 [L1] Cache miss: addr = 7dc
5185 [TEST] CPU read @0x786
5205 [L2] Cache miss: addr = 7dc
5215 [MEM] Mem hit: addr = 7c0, data = c0
5225 [L2] Cache Allocate: addr = 7dc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5235 [L1] Cache Allocate: addr = 786 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5235 [L1] Cache hit from L2: addr = 786, data = d6
5235 [TEST] CPU read @0x778
5245 [L1] Cache miss: addr = 778
5245 [TEST] CPU read @0x37e
5265 [L2] Cache miss: addr = 778
5275 [MEM] Mem hit: addr = 760, data = 60
5285 [L2] Cache Allocate: addr = 778 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
5295 [L1] Cache Allocate: addr = 37e data = 7f7e7d7c7b7a79787776757473727170
5295 [L1] Cache hit from L2: addr = 37e, data = 7e
5295 [TEST] CPU read @0x0db
5305 [L1] Cache miss: addr = 0db
5305 [TEST] CPU read @0x6cf
5325 [L2] Cache miss: addr = 0db
5335 [MEM] Mem hit: addr = 0c0, data = c0
5345 [L2] Cache Allocate: addr = 0db data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5355 [L1] Cache Allocate: addr = 6cf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
5355 [L1] Cache hit from L2: addr = 6cf, data = df
5355 [TEST] CPU read @0x379
5365 [L1] Cache hit: addr = 379, data = 79
5365 [TEST] CPU read @0x4fa
5375 [L1] Cache miss: addr = 4fa
5375 [TEST] CPU read @0x661
5395 [L2] Cache miss: addr = 4fa
5405 [MEM] Mem hit: addr = 4e0, data = e0
5415 [L2] Cache Allocate: addr = 4fa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5425 [L1] Cache Allocate: addr = 661 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5425 [L1] Cache hit from L2: addr = 661, data = f1
5425 [TEST] CPU read @0x117
5435 [L1] Cache miss: addr = 117
5435 [TEST] CPU read @0x0a1
5455 [L2] Cache miss: addr = 117
5465 [MEM] Mem hit: addr = 100, data = 00
5475 [L2] Cache Allocate: addr = 117 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5485 [L1] Cache Allocate: addr = 0a1 data = 1f1e1d1c1b1a19181716151413121110
5485 [L1] Cache hit from L2: addr = 0a1, data = 11
5485 [TEST] CPU read @0x186
5495 [L1] Cache miss: addr = 186
5495 [TEST] CPU read @0x650
5515 [L2] Cache hit: addr = 186, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
5525 [L1] Cache Allocate: addr = 650 data = 8f8e8d8c8b8a89888786858483828180
5525 [L1] Cache hit from L2: addr = 650, data = 80
5525 [TEST] CPU read @0x1f5
5535 [L1] Cache miss: addr = 1f5
5535 [TEST] CPU read @0x035
5555 [L2] Cache miss: addr = 1f5
5565 [MEM] Mem hit: addr = 1e0, data = e0
5575 [L2] Cache Allocate: addr = 1f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5585 [L1] Cache Allocate: addr = 035 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
5585 [L1] Cache hit from L2: addr = 035, data = f5
5585 [TEST] CPU read @0x229
5595 [L1] Cache miss: addr = 229
5595 [TEST] CPU read @0x5c1
5615 [L2] Cache hit: addr = 229, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
5625 [L1] Cache Allocate: addr = 5c1 data = 2f2e2d2c2b2a29282726252423222120
5625 [L1] Cache hit from L2: addr = 5c1, data = 21
5625 [TEST] CPU read @0x4c5
5635 [L1] Cache miss: addr = 4c5
5635 [TEST] CPU read @0x498
5655 [L2] Cache miss: addr = 4c5
5665 [MEM] Mem hit: addr = 4c0, data = c0
5675 [L2] Cache Allocate: addr = 4c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5685 [L1] Cache Allocate: addr = 498 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
5685 [L1] Cache hit from L2: addr = 498, data = c8
5685 [TEST] CPU read @0x34b
5695 [L1] Cache miss: addr = 34b
5695 [TEST] CPU read @0x273
5715 [L2] Cache miss: addr = 34b
5725 [MEM] Mem hit: addr = 340, data = 40
5735 [L2] Cache Allocate: addr = 34b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5745 [L1] Cache Allocate: addr = 273 data = 4f4e4d4c4b4a49484746454443424140
5745 [L1] Cache hit from L2: addr = 273, data = 43
5745 [TEST] CPU read @0x6ec
5755 [L1] Cache miss: addr = 6ec
5755 [TEST] CPU read @0x68a
5775 [L2] Cache miss: addr = 6ec
5785 [MEM] Mem hit: addr = 6e0, data = e0
5795 [L2] Cache Allocate: addr = 6ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
5805 [L1] Cache Allocate: addr = 68a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
5805 [L1] Cache hit from L2: addr = 68a, data = ea
5805 [TEST] CPU read @0x14e
5815 [L1] Cache miss: addr = 14e
5815 [TEST] CPU read @0x0a8
5835 [L2] Cache miss: addr = 14e
5845 [MEM] Mem hit: addr = 140, data = 40
5855 [L2] Cache Allocate: addr = 14e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
5865 [L1] Cache Allocate: addr = 0a8 data = 4f4e4d4c4b4a49484746454443424140
5865 [L1] Cache hit from L2: addr = 0a8, data = 48
5865 [TEST] CPU read @0x5a9
5875 [L1] Cache miss: addr = 5a9
5875 [TEST] CPU read @0x4a1
5895 [L2] Cache miss: addr = 5a9
5905 [MEM] Mem hit: addr = 5a0, data = a0
5915 [L2] Cache Allocate: addr = 5a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5925 [L1] Cache Allocate: addr = 4a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
5925 [L1] Cache hit from L2: addr = 4a1, data = a1
5925 [TEST] CPU read @0x10e
5935 [L1] Cache miss: addr = 10e
5935 [TEST] CPU read @0x6e6
5955 [L2] Cache hit: addr = 10e, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
5965 [L1] Cache Allocate: addr = 6e6 data = 0f0e0d0c0b0a09080706050403020100
5965 [L1] Cache hit from L2: addr = 6e6, data = 06
5965 [TEST] CPU read @0x09f
5975 [L1] Cache miss: addr = 09f
5975 [TEST] CPU read @0x52a
5995 [L2] Cache miss: addr = 09f
6005 [MEM] Mem hit: addr = 080, data = 80
6015 [L2] Cache Allocate: addr = 09f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6025 [L1] Cache Allocate: addr = 52a data = 9f9e9d9c9b9a99989796959493929190
6025 [L1] Cache hit from L2: addr = 52a, data = 9a
6025 [TEST] CPU read @0x52a
6035 [L1] Cache hit: addr = 52a, data = 9a
6035 [TEST] CPU read @0x48d
6045 [L1] Cache miss: addr = 48d
6045 [TEST] CPU read @0x79e
6065 [L2] Cache miss: addr = 48d
6075 [MEM] Mem hit: addr = 480, data = 80
6085 [L2] Cache Allocate: addr = 48d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6095 [L1] Cache Allocate: addr = 79e data = 8f8e8d8c8b8a89888786858483828180
6095 [L1] Cache hit from L2: addr = 79e, data = 8e
6095 [TEST] CPU read @0x638
6105 [L1] Cache miss: addr = 638
6105 [TEST] CPU read @0x079
6125 [L2] Cache miss: addr = 638
6135 [MEM] Mem hit: addr = 620, data = 20
6145 [L2] Cache Allocate: addr = 638 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6155 [L1] Cache Allocate: addr = 079 data = 3f3e3d3c3b3a39383736353433323130
6155 [L1] Cache hit from L2: addr = 079, data = 39
6155 [TEST] CPU read @0x3c8
6165 [L1] Cache miss: addr = 3c8
6165 [TEST] CPU read @0x5ca
6185 [L2] Cache miss: addr = 3c8
6195 [MEM] Mem hit: addr = 3c0, data = c0
6205 [L2] Cache Allocate: addr = 3c8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6215 [L1] Cache Allocate: addr = 5ca data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6215 [L1] Cache hit from L2: addr = 5ca, data = ca
6215 [TEST] CPU read @0x113
6225 [L1] Cache miss: addr = 113
6225 [TEST] CPU read @0x16b
6245 [L2] Cache hit: addr = 113, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
6255 [L1] Cache Allocate: addr = 16b data = 0f0e0d0c0b0a09080706050403020100
6255 [L1] Cache hit from L2: addr = 16b, data = 0b
6255 [TEST] CPU read @0x6c7
6265 [L1] Cache miss: addr = 6c7
6265 [TEST] CPU read @0x5b6
6285 [L2] Cache hit: addr = 6c7, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6295 [L1] Cache Allocate: addr = 5b6 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6295 [L1] Cache hit from L2: addr = 5b6, data = c6
6295 [TEST] CPU read @0x5ba
6305 [L1] Cache hit: addr = 5ba, data = ca
6305 [TEST] CPU read @0x3c4
6315 [L1] Cache miss: addr = 3c4
6315 [TEST] CPU read @0x5b9
6335 [L2] Cache hit: addr = 3c4, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6345 [L1] Cache Allocate: addr = 5b9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6345 [L1] Cache hit from L2: addr = 5b9, data = c9
6345 [TEST] CPU read @0x392
6355 [L1] Cache miss: addr = 392
6355 [TEST] CPU read @0x2b4
6375 [L2] Cache miss: addr = 392
6385 [MEM] Mem hit: addr = 380, data = 80
6395 [L2] Cache Allocate: addr = 392 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6405 [L1] Cache Allocate: addr = 2b4 data = 9f9e9d9c9b9a99989796959493929190
6405 [L1] Cache hit from L2: addr = 2b4, data = 94
6405 [TEST] CPU read @0x37f
6415 [L1] Cache miss: addr = 37f
6415 [TEST] CPU read @0x086
6435 [L2] Cache miss: addr = 37f
6445 [MEM] Mem hit: addr = 360, data = 60
6455 [L2] Cache Allocate: addr = 37f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
6465 [L1] Cache Allocate: addr = 086 data = 7f7e7d7c7b7a79787776757473727170
6465 [L1] Cache hit from L2: addr = 086, data = 76
6465 [TEST] CPU read @0x5fa
6475 [L1] Cache miss: addr = 5fa
6475 [TEST] CPU read @0x4f2
6495 [L2] Cache hit: addr = 5fa, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6505 [L1] Cache Allocate: addr = 4f2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6505 [L1] Cache hit from L2: addr = 4f2, data = e2
6505 [TEST] CPU read @0x132
6515 [L1] Cache miss: addr = 132
6515 [TEST] CPU read @0x6bd
6535 [L2] Cache hit: addr = 132, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6545 [L1] Cache Allocate: addr = 6bd data = 2f2e2d2c2b2a29282726252423222120
6545 [L1] Cache hit from L2: addr = 6bd, data = 2d
6545 [TEST] CPU read @0x584
6555 [L1] Cache miss: addr = 584
6555 [TEST] CPU read @0x4e4
6575 [L2] Cache miss: addr = 584
6585 [MEM] Mem hit: addr = 580, data = 80
6595 [L2] Cache Allocate: addr = 584 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6605 [L1] Cache Allocate: addr = 4e4 data = 8f8e8d8c8b8a89888786858483828180
6605 [L1] Cache hit from L2: addr = 4e4, data = 84
6605 [TEST] CPU read @0x7ca
6615 [L1] Cache miss: addr = 7ca
6615 [TEST] CPU read @0x1a9
6635 [L2] Cache miss: addr = 7ca
6645 [MEM] Mem hit: addr = 7c0, data = c0
6655 [L2] Cache Allocate: addr = 7ca data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6665 [L1] Cache Allocate: addr = 1a9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
6665 [L1] Cache hit from L2: addr = 1a9, data = c9
6665 [TEST] CPU read @0x0a1
6675 [L1] Cache miss: addr = 0a1
6675 [TEST] CPU read @0x18e
6695 [L2] Cache hit: addr = 0a1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6705 [L1] Cache Allocate: addr = 18e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
6705 [L1] Cache hit from L2: addr = 18e, data = ae
6705 [TEST] CPU read @0x2fb
6715 [L1] Cache miss: addr = 2fb
6715 [TEST] CPU read @0x60b
6735 [L2] Cache miss: addr = 2fb
6745 [MEM] Mem hit: addr = 2e0, data = e0
6755 [L2] Cache Allocate: addr = 2fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6765 [L1] Cache Allocate: addr = 60b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
6765 [L1] Cache hit from L2: addr = 60b, data = fb
6765 [TEST] CPU read @0x0ef
6775 [L1] Cache miss: addr = 0ef
6775 [TEST] CPU read @0x5c9
6795 [L2] Cache miss: addr = 0ef
6805 [MEM] Mem hit: addr = 0e0, data = e0
6815 [L2] Cache Allocate: addr = 0ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
6825 [L1] Cache Allocate: addr = 5c9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
6825 [L1] Cache hit from L2: addr = 5c9, data = e9
6825 [TEST] CPU read @0x536
6835 [L1] Cache miss: addr = 536
6835 [TEST] CPU read @0x075
6855 [L2] Cache miss: addr = 536
6865 [MEM] Mem hit: addr = 520, data = 20
6875 [L2] Cache Allocate: addr = 536 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
6885 [L1] Cache Allocate: addr = 075 data = 3f3e3d3c3b3a39383736353433323130
6885 [L1] Cache hit from L2: addr = 075, data = 35
6885 [TEST] CPU read @0x68f
6895 [L1] Cache miss: addr = 68f
6895 [TEST] CPU read @0x76b
6915 [L2] Cache miss: addr = 68f
6925 [MEM] Mem hit: addr = 680, data = 80
6935 [L2] Cache Allocate: addr = 68f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
6945 [L1] Cache Allocate: addr = 76b data = 8f8e8d8c8b8a89888786858483828180
6945 [L1] Cache hit from L2: addr = 76b, data = 8b
6945 [TEST] CPU read @0x788
6955 [L1] Cache miss: addr = 788
6955 [TEST] CPU read @0x4ae
6975 [L2] Cache miss: addr = 788
6985 [MEM] Mem hit: addr = 780, data = 80
6995 [L2] Cache Allocate: addr = 788 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7005 [L1] Cache Allocate: addr = 4ae data = 8f8e8d8c8b8a89888786858483828180
7005 [L1] Cache hit from L2: addr = 4ae, data = 8e
7005 [TEST] CPU read @0x19b
7015 [L1] Cache miss: addr = 19b
7015 [TEST] CPU read @0x592
7035 [L2] Cache hit: addr = 19b, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
7045 [L1] Cache Allocate: addr = 592 data = 8f8e8d8c8b8a89888786858483828180
7045 [L1] Cache hit from L2: addr = 592, data = 82
7045 [TEST] CPU read @0x728
7055 [L1] Cache miss: addr = 728
7055 [TEST] CPU read @0x02d
7075 [L2] Cache miss: addr = 728
7085 [MEM] Mem hit: addr = 720, data = 20
7095 [L2] Cache Allocate: addr = 728 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7105 [L1] Cache Allocate: addr = 02d data = 2f2e2d2c2b2a29282726252423222120
7105 [L1] Cache hit from L2: addr = 02d, data = 2d
7105 [TEST] CPU read @0x74b
7115 [L1] Cache miss: addr = 74b
7115 [TEST] CPU read @0x0c2
7135 [L2] Cache miss: addr = 74b
7145 [MEM] Mem hit: addr = 740, data = 40
7155 [L2] Cache Allocate: addr = 74b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7165 [L1] Cache Allocate: addr = 0c2 data = 4f4e4d4c4b4a49484746454443424140
7165 [L1] Cache hit from L2: addr = 0c2, data = 42
7165 [TEST] CPU read @0x61e
7175 [L1] Cache miss: addr = 61e
7175 [TEST] CPU read @0x50d
7195 [L2] Cache miss: addr = 61e
7205 [MEM] Mem hit: addr = 600, data = 00
7215 [L2] Cache Allocate: addr = 61e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7225 [L1] Cache Allocate: addr = 50d data = 1f1e1d1c1b1a19181716151413121110
7225 [L1] Cache hit from L2: addr = 50d, data = 1d
7225 [TEST] CPU read @0x5ec
7235 [L1] Cache miss: addr = 5ec
7235 [TEST] CPU read @0x518
7255 [L2] Cache hit: addr = 5ec, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7265 [L1] Cache Allocate: addr = 518 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7265 [L1] Cache hit from L2: addr = 518, data = e8
7265 [TEST] CPU read @0x3d1
7275 [L1] Cache miss: addr = 3d1
7275 [TEST] CPU read @0x486
7295 [L2] Cache miss: addr = 3d1
7305 [MEM] Mem hit: addr = 3c0, data = c0
7315 [L2] Cache Allocate: addr = 3d1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7325 [L1] Cache Allocate: addr = 486 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7325 [L1] Cache hit from L2: addr = 486, data = d6
7325 [TEST] CPU read @0x441
7335 [L1] Cache miss: addr = 441
7335 [TEST] CPU read @0x43b
7355 [L2] Cache miss: addr = 441
7365 [MEM] Mem hit: addr = 440, data = 40
7375 [L2] Cache Allocate: addr = 441 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7385 [L1] Cache Allocate: addr = 43b data = 4f4e4d4c4b4a49484746454443424140
7385 [L1] Cache hit from L2: addr = 43b, data = 4b
7385 [TEST] CPU read @0x1d8
7395 [L1] Cache miss: addr = 1d8
7395 [TEST] CPU read @0x153
7415 [L2] Cache miss: addr = 1d8
7425 [MEM] Mem hit: addr = 1c0, data = c0
7435 [L2] Cache Allocate: addr = 1d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7445 [L1] Cache Allocate: addr = 153 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
7445 [L1] Cache hit from L2: addr = 153, data = d3
7445 [TEST] CPU read @0x256
7455 [L1] Cache miss: addr = 256
7455 [TEST] CPU read @0x25b
7475 [L2] Cache miss: addr = 256
7485 [MEM] Mem hit: addr = 240, data = 40
7495 [L2] Cache Allocate: addr = 256 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
7505 [L1] Cache Allocate: addr = 25b data = 5f5e5d5c5b5a59585756555453525150
7505 [L1] Cache hit from L2: addr = 25b, data = 5b
7505 [TEST] CPU read @0x2e2
7515 [L1] Cache miss: addr = 2e2
7515 [TEST] CPU read @0x204
7535 [L2] Cache miss: addr = 2e2
7545 [MEM] Mem hit: addr = 2e0, data = e0
7555 [L2] Cache Allocate: addr = 2e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7565 [L1] Cache Allocate: addr = 204 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7565 [L1] Cache hit from L2: addr = 204, data = e4
7565 [TEST] CPU read @0x373
7575 [L1] Cache miss: addr = 373
7575 [TEST] CPU read @0x4d8
7595 [L2] Cache hit: addr = 373, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
7605 [L1] Cache Allocate: addr = 4d8 data = 6f6e6d6c6b6a69686766656463626160
7605 [L1] Cache hit from L2: addr = 4d8, data = 68
7605 [TEST] CPU read @0x512
7615 [L1] Cache hit: addr = 512, data = e2
7615 [TEST] CPU read @0x4b8
7625 [L1] Cache miss: addr = 4b8
7625 [TEST] CPU read @0x239
7645 [L2] Cache miss: addr = 4b8
7655 [MEM] Mem hit: addr = 4a0, data = a0
7665 [L2] Cache Allocate: addr = 4b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7675 [L1] Cache Allocate: addr = 239 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
7675 [L1] Cache hit from L2: addr = 239, data = b9
7675 [TEST] CPU read @0x6e5
7685 [L1] Cache miss: addr = 6e5
7685 [TEST] CPU read @0x4a1
7705 [L2] Cache miss: addr = 6e5
7715 [MEM] Mem hit: addr = 6e0, data = e0
7725 [L2] Cache Allocate: addr = 6e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
7735 [L1] Cache Allocate: addr = 4a1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
7735 [L1] Cache hit from L2: addr = 4a1, data = e1
7735 [TEST] CPU read @0x72b
7745 [L1] Cache miss: addr = 72b
7745 [TEST] CPU read @0x581
7765 [L2] Cache hit: addr = 72b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
7775 [L1] Cache Allocate: addr = 581 data = 2f2e2d2c2b2a29282726252423222120
7775 [L1] Cache hit from L2: addr = 581, data = 21
7775 [TEST] CPU read @0x5c8
7785 [L1] Cache miss: addr = 5c8
7785 [TEST] CPU read @0x527
7805 [L2] Cache miss: addr = 5c8
7815 [MEM] Mem hit: addr = 5c0, data = c0
7825 [L2] Cache Allocate: addr = 5c8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7835 [L1] Cache Allocate: addr = 527 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
7835 [L1] Cache hit from L2: addr = 527, data = c7
7835 [TEST] CPU read @0x1a1
7845 [L1] Cache miss: addr = 1a1
7845 [TEST] CPU read @0x61f
7865 [L2] Cache miss: addr = 1a1
7875 [MEM] Mem hit: addr = 1a0, data = a0
7885 [L2] Cache Allocate: addr = 1a1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7895 [L1] Cache Allocate: addr = 61f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
7895 [L1] Cache hit from L2: addr = 61f, data = af
7895 [TEST] CPU read @0x204
7905 [L1] Cache miss: addr = 204
7905 [TEST] CPU read @0x358
7925 [L2] Cache miss: addr = 204
7935 [MEM] Mem hit: addr = 200, data = 00
7945 [L2] Cache Allocate: addr = 204 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
7955 [L1] Cache Allocate: addr = 358 data = 0f0e0d0c0b0a09080706050403020100
7955 [L1] Cache hit from L2: addr = 358, data = 08
7955 [TEST] CPU read @0x096
7965 [L1] Cache miss: addr = 096
7965 [TEST] CPU read @0x314
7985 [L2] Cache miss: addr = 096
7995 [MEM] Mem hit: addr = 080, data = 80
8005 [L2] Cache Allocate: addr = 096 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
8015 [L1] Cache Allocate: addr = 314 data = 9f9e9d9c9b9a99989796959493929190
8015 [L1] Cache hit from L2: addr = 314, data = 94
8015 [TEST] CPU read @0x412
8025 [L1] Cache miss: addr = 412
8025 [TEST] CPU read @0x096
8045 [L2] Cache miss: addr = 412
8055 [MEM] Mem hit: addr = 400, data = 00
8065 [L2] Cache Allocate: addr = 412 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
8075 [L1] Cache Allocate: addr = 096 data = 1f1e1d1c1b1a19181716151413121110
8075 [L1] Cache hit from L2: addr = 096, data = 16
8075 [TEST] CPU read @0x2b1
8085 [L1] Cache miss: addr = 2b1
8085 [TEST] CPU read @0x555
8105 [L2] Cache miss: addr = 2b1
8115 [MEM] Mem hit: addr = 2a0, data = a0
8125 [L2] Cache Allocate: addr = 2b1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
8135 [L1] Cache Allocate: addr = 555 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
8135 [L1] Cache hit from L2: addr = 555, data = b5
8135 [TEST] CPU read @0x6ed
8145 [L1] Cache miss: addr = 6ed
8145 [TEST] CPU read @0x32b
8165 [L2] Cache hit: addr = 6ed, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
8175 [L1] Cache Allocate: addr = 32b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
8175 [L1] Cache hit from L2: addr = 32b, data = eb
8175 [TEST] CPU read @0x3f5
8185 [L1] Cache miss: addr = 3f5
8185 [TEST] CPU read @0x3ad
8205 [L2] Cache miss: addr = 3f5
8215 [MEM] Mem hit: addr = 3e0, data = e0
8225 [L2] Cache Allocate: addr = 3f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
8235 [L1] Cache Allocate: addr = 3ad data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
8235 [L1] Cache hit from L2: addr = 3ad, data = fd
8235 [TEST] CPU read @0x227
8245 [L1] Cache miss: addr = 227
8245 [TEST] CPU read @0x784
8265 [L2] Cache miss: addr = 227
8275 [MEM] Mem hit: addr = 220, data = 20
8285 [L2] Cache Allocate: addr = 227 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
8295 [L1] Cache Allocate: addr = 784 data = 2f2e2d2c2b2a29282726252423222120
8295 [L1] Cache hit from L2: addr = 784, data = 24
8295 [TEST] CPU read @0x4a7
8305 [L1] Cache miss: addr = 4a7
8305 [TEST] CPU read @0x6e7
8325 [L2] Cache miss: addr = 4a7
8335 [MEM] Mem hit: addr = 4a0, data = a0
8345 [L2] Cache Allocate: addr = 4a7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
8355 [L1] Cache Allocate: addr = 6e7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
8355 [L1] Cache hit from L2: addr = 6e7, data = a7
8355 [TEST] CPU read @0x0b9
8365 [L1] Cache miss: addr = 0b9
8365 [TEST] CPU read @0x649
8385 [L2] Cache hit: addr = 0b9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
8395 [L1] Cache Allocate: addr = 649 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
8395 [L1] Cache hit from L2: addr = 649, data = a9
8395 [TEST] CPU read @0x3db
8405 [L1] Cache miss: addr = 3db
8405 [TEST] CPU read @0x7c9
8425 [L2] Cache miss: addr = 3db
8435 [MEM] Mem hit: addr = 3c0, data = c0
8445 [L2] Cache Allocate: addr = 3db data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
8455 [L1] Cache Allocate: addr = 7c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
8455 [L1] Cache hit from L2: addr = 7c9, data = d9
8455 [TEST] CPU read @0x151
8465 [L1] Cache miss: addr = 151
8465 [TEST] CPU read @0x6a1
8485 [L2] Cache miss: addr = 151
8495 [MEM] Mem hit: addr = 140, data = 40
8505 [L2] Cache Allocate: addr = 151 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
8515 [L1] Cache Allocate: addr = 6a1 data = 5f5e5d5c5b5a59585756555453525150
8515 [L1] Cache hit from L2: addr = 6a1, data = 51
8515 [TEST] CPU read @0x52a
8525 [L1] Cache miss: addr = 52a
8525 [TEST] CPU read @0x5fa
8545 [L2] Cache miss: addr = 52a
8555 [MEM] Mem hit: addr = 520, data = 20
8565 [L2] Cache Allocate: addr = 52a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
8575 [L1] Cache Allocate: addr = 5fa data = 2f2e2d2c2b2a29282726252423222120
8575 [L1] Cache hit from L2: addr = 5fa, data = 2a
8575 [TEST] CPU read @0x045
8585 [L1] Cache miss: addr = 045
8585 [TEST] CPU read @0x583
8605 [L2] Cache miss: addr = 045
8615 [MEM] Mem hit: addr = 040, data = 40
8625 [L2] Cache Allocate: addr = 045 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
8635 [L1] Cache Allocate: addr = 583 data = 4f4e4d4c4b4a49484746454443424140
8635 [L1] Cache hit from L2: addr = 583, data = 43
8635 [TEST] CPU read @0x27c
8645 [L1] Cache miss: addr = 27c
8645 [TEST] CPU read @0x472
8665 [L2] Cache hit: addr = 27c, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
8675 [L1] Cache Allocate: addr = 472 data = 6f6e6d6c6b6a69686766656463626160
8675 [L1] Cache hit from L2: addr = 472, data = 62
8675 [TEST] CPU read @0x4fe
8685 [L1] Cache miss: addr = 4fe
8685 [TEST] CPU read @0x268
8705 [L2] Cache miss: addr = 4fe
8715 [MEM] Mem hit: addr = 4e0, data = e0
8725 [L2] Cache Allocate: addr = 4fe data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
8735 [L1] Cache Allocate: addr = 268 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
8735 [L1] Cache hit from L2: addr = 268, data = f8
8735 [TEST] CPU read @0x26f
8745 [L1] Cache hit: addr = 26f, data = ff
8745 [TEST] CPU read @0x586
8755 [L1] Cache hit: addr = 586, data = 46
8755 [TEST] CPU read @0x1f0
8765 [L1] Cache miss: addr = 1f0
8765 [TEST] CPU read @0x738
8785 [L2] Cache miss: addr = 1f0
8795 [MEM] Mem hit: addr = 1e0, data = e0
8805 [L2] Cache Allocate: addr = 1f0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
8815 [L1] Cache Allocate: addr = 738 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
8815 [L1] Cache hit from L2: addr = 738, data = f8
8815 [TEST] CPU read @0x140
8825 [L1] Cache miss: addr = 140
8825 [TEST] CPU read @0x628
8845 [L2] Cache miss: addr = 140
8855 [MEM] Mem hit: addr = 140, data = 40
8865 [L2] Cache Allocate: addr = 140 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
8875 [L1] Cache Allocate: addr = 628 data = 4f4e4d4c4b4a49484746454443424140
8875 [L1] Cache hit from L2: addr = 628, data = 48
8875 [TEST] CPU read @0x1f6
8885 [L1] Cache miss: addr = 1f6
8885 [TEST] CPU read @0x2c5
8905 [L2] Cache hit: addr = 1f6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
8915 [L1] Cache Allocate: addr = 2c5 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
8915 [L1] Cache hit from L2: addr = 2c5, data = e5
8915 [TEST] CPU read @0x1c0
8925 [L1] Cache miss: addr = 1c0
8925 [TEST] CPU read @0x774
8945 [L2] Cache miss: addr = 1c0
8955 [MEM] Mem hit: addr = 1c0, data = c0
8965 [L2] Cache Allocate: addr = 1c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
8975 [L1] Cache Allocate: addr = 774 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
8975 [L1] Cache hit from L2: addr = 774, data = c4
8975 [TEST] CPU read @0x139
8985 [L1] Cache miss: addr = 139
8985 [TEST] CPU read @0x2b0
9005 [L2] Cache hit: addr = 139, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
9015 [L1] Cache Allocate: addr = 2b0 data = 2f2e2d2c2b2a29282726252423222120
9015 [L1] Cache hit from L2: addr = 2b0, data = 20
9015 [TEST] CPU read @0x73c
9025 [L1] Cache miss: addr = 73c
9025 [TEST] CPU read @0x32a
9045 [L2] Cache miss: addr = 73c
9055 [MEM] Mem hit: addr = 720, data = 20
9065 [L2] Cache Allocate: addr = 73c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
9075 [L1] Cache Allocate: addr = 32a data = 3f3e3d3c3b3a39383736353433323130
9075 [L1] Cache hit from L2: addr = 32a, data = 3a
9075 [TEST] CPU read @0x362
9085 [L1] Cache miss: addr = 362
9085 [TEST] CPU read @0x515
9105 [L2] Cache hit: addr = 362, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
9115 [L1] Cache Allocate: addr = 515 data = 6f6e6d6c6b6a69686766656463626160
9115 [L1] Cache hit from L2: addr = 515, data = 65
9115 [TEST] CPU read @0x6e1
9125 [L1] Cache miss: addr = 6e1
9125 [TEST] CPU read @0x517
9145 [L2] Cache miss: addr = 6e1
9155 [MEM] Mem hit: addr = 6e0, data = e0
9165 [L2] Cache Allocate: addr = 6e1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
9175 [L1] Cache Allocate: addr = 517 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
9175 [L1] Cache hit from L2: addr = 517, data = e7
9175 [TEST] CPU read @0x643
9185 [L1] Cache miss: addr = 643
9185 [TEST] CPU read @0x3c9
9205 [L2] Cache miss: addr = 643
9215 [MEM] Mem hit: addr = 640, data = 40
9225 [L2] Cache Allocate: addr = 643 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
9235 [L1] Cache Allocate: addr = 3c9 data = 4f4e4d4c4b4a49484746454443424140
9235 [L1] Cache hit from L2: addr = 3c9, data = 49
9235 [TEST] CPU read @0x486
9245 [L1] Cache miss: addr = 486
9245 [TEST] CPU read @0x325
9265 [L2] Cache miss: addr = 486
9275 [MEM] Mem hit: addr = 480, data = 80
9285 [L2] Cache Allocate: addr = 486 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
9295 [L1] Cache Allocate: addr = 325 data = 8f8e8d8c8b8a89888786858483828180
9295 [L1] Cache hit from L2: addr = 325, data = 85
9295 [TEST] CPU read @0x5c1
9305 [L1] Cache miss: addr = 5c1
9305 [TEST] CPU read @0x28d
9325 [L2] Cache miss: addr = 5c1
9335 [MEM] Mem hit: addr = 5c0, data = c0
9345 [L2] Cache Allocate: addr = 5c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
9355 [L1] Cache Allocate: addr = 28d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
9355 [L1] Cache hit from L2: addr = 28d, data = cd
9355 [TEST] CPU read @0x25a
9365 [L1] Cache miss: addr = 25a
9365 [TEST] CPU read @0x707
9385 [L2] Cache miss: addr = 25a
9395 [MEM] Mem hit: addr = 240, data = 40
9405 [L2] Cache Allocate: addr = 25a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
9415 [L1] Cache Allocate: addr = 707 data = 5f5e5d5c5b5a59585756555453525150
9415 [L1] Cache hit from L2: addr = 707, data = 57
9415 [TEST] CPU read @0x32c
9425 [L1] Cache hit: addr = 32c, data = 8c
9425 [TEST] CPU read @0x50c
9435 [L1] Cache miss: addr = 50c
9435 [TEST] CPU read @0x671
9455 [L2] Cache hit: addr = 50c, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
9465 [L1] Cache Allocate: addr = 671 data = 0f0e0d0c0b0a09080706050403020100
9465 [L1] Cache hit from L2: addr = 671, data = 01
9465 [TEST] CPU read @0x43b
9475 [L1] Cache miss: addr = 43b
9475 [TEST] CPU read @0x5b6
9495 [L2] Cache miss: addr = 43b
9505 [MEM] Mem hit: addr = 420, data = 20
9515 [L2] Cache Allocate: addr = 43b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
9525 [L1] Cache Allocate: addr = 5b6 data = 3f3e3d3c3b3a39383736353433323130
9525 [L1] Cache hit from L2: addr = 5b6, data = 36
9525 [TEST] CPU read @0x2f7
9535 [L1] Cache miss: addr = 2f7
9535 [TEST] CPU read @0x69e
9555 [L2] Cache miss: addr = 2f7
9565 [MEM] Mem hit: addr = 2e0, data = e0
9575 [L2] Cache Allocate: addr = 2f7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
9585 [L1] Cache Allocate: addr = 69e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
9585 [L1] Cache hit from L2: addr = 69e, data = fe
9585 [TEST] CPU read @0x05c
9595 [L1] Cache miss: addr = 05c
9595 [TEST] CPU read @0x755
9615 [L2] Cache miss: addr = 05c
9625 [MEM] Mem hit: addr = 040, data = 40
9635 [L2] Cache Allocate: addr = 05c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
9645 [L1] Cache Allocate: addr = 755 data = 5f5e5d5c5b5a59585756555453525150
9645 [L1] Cache hit from L2: addr = 755, data = 55
9645 [TEST] CPU read @0x220
9655 [L1] Cache miss: addr = 220
9655 [TEST] CPU read @0x2a0
9675 [L2] Cache miss: addr = 220
9685 [MEM] Mem hit: addr = 220, data = 20
9695 [L2] Cache Allocate: addr = 220 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
9705 [L1] Cache Allocate: addr = 2a0 data = 2f2e2d2c2b2a29282726252423222120
9705 [L1] Cache hit from L2: addr = 2a0, data = 20
9705 [TEST] CPU read @0x172
9715 [L1] Cache miss: addr = 172
9715 [TEST] CPU read @0x4b4
9735 [L2] Cache miss: addr = 172
9745 [MEM] Mem hit: addr = 160, data = 60
9755 [L2] Cache Allocate: addr = 172 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
9765 [L1] Cache Allocate: addr = 4b4 data = 7f7e7d7c7b7a79787776757473727170
9765 [L1] Cache hit from L2: addr = 4b4, data = 74
9765 [TEST] CPU read @0x5dd
9775 [L1] Cache miss: addr = 5dd
9775 [TEST] CPU read @0x00d
9795 [L2] Cache hit: addr = 5dd, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
9805 [L1] Cache Allocate: addr = 00d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
9805 [L1] Cache hit from L2: addr = 00d, data = cd
9805 [TEST] CPU read @0x14b
9815 [L1] Cache miss: addr = 14b
9815 [TEST] CPU read @0x279
9835 [L2] Cache miss: addr = 14b
9845 [MEM] Mem hit: addr = 140, data = 40
9855 [L2] Cache Allocate: addr = 14b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
9865 [L1] Cache Allocate: addr = 279 data = 4f4e4d4c4b4a49484746454443424140
9865 [L1] Cache hit from L2: addr = 279, data = 49
9865 [TEST] CPU read @0x29e
9875 [L1] Cache miss: addr = 29e
9875 [TEST] CPU read @0x4fd
9895 [L2] Cache miss: addr = 29e
9905 [MEM] Mem hit: addr = 280, data = 80
9915 [L2] Cache Allocate: addr = 29e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
9925 [L1] Cache Allocate: addr = 4fd data = 9f9e9d9c9b9a99989796959493929190
9925 [L1] Cache hit from L2: addr = 4fd, data = 9d
9925 [TEST] CPU read @0x27b
9935 [L1] Cache miss: addr = 27b
9935 [TEST] CPU read @0x38f
9955 [L2] Cache hit: addr = 27b, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
9965 [L1] Cache Allocate: addr = 38f data = 6f6e6d6c6b6a69686766656463626160
9965 [L1] Cache hit from L2: addr = 38f, data = 6f
9965 [TEST] CPU read @0x203
9975 [L1] Cache miss: addr = 203
9975 [TEST] CPU read @0x1e3
9995 [L2] Cache miss: addr = 203
10005 [MEM] Mem hit: addr = 200, data = 00
10015 [L2] Cache Allocate: addr = 203 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
10025 [L1] Cache Allocate: addr = 1e3 data = 0f0e0d0c0b0a09080706050403020100
10025 [L1] Cache hit from L2: addr = 1e3, data = 03
10025 [TEST] CPU read @0x31d
10035 [L1] Cache miss: addr = 31d
10035 [TEST] CPU read @0x5b1
10055 [L2] Cache miss: addr = 31d
10065 [MEM] Mem hit: addr = 300, data = 00
10075 [L2] Cache Allocate: addr = 31d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
10085 [L1] Cache Allocate: addr = 5b1 data = 1f1e1d1c1b1a19181716151413121110
10085 [L1] Cache hit from L2: addr = 5b1, data = 11
10085 [TEST] CPU read @0x744
10095 [L1] Cache miss: addr = 744
10095 [TEST] CPU read @0x495
10115 [L2] Cache miss: addr = 744
10125 [MEM] Mem hit: addr = 740, data = 40
10135 [L2] Cache Allocate: addr = 744 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
10145 [L1] Cache Allocate: addr = 495 data = 4f4e4d4c4b4a49484746454443424140
10145 [L1] Cache hit from L2: addr = 495, data = 45
10145 [TEST] CPU read @0x4e0
10155 [L1] Cache miss: addr = 4e0
10155 [TEST] CPU read @0x0ed
10175 [L2] Cache miss: addr = 4e0
10185 [MEM] Mem hit: addr = 4e0, data = e0
10195 [L2] Cache Allocate: addr = 4e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
10205 [L1] Cache Allocate: addr = 0ed data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
10205 [L1] Cache hit from L2: addr = 0ed, data = ed
10205 [TEST] CPU read @0x552
10215 [L1] Cache miss: addr = 552
10215 [TEST] CPU read @0x3f8
10235 [L2] Cache hit: addr = 552, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
10245 [L1] Cache Allocate: addr = 3f8 data = 4f4e4d4c4b4a49484746454443424140
10245 [L1] Cache hit from L2: addr = 3f8, data = 48
10245 [TEST] CPU read @0x78d
10255 [L1] Cache miss: addr = 78d
10255 [TEST] CPU read @0x452
10275 [L2] Cache miss: addr = 78d
10285 [MEM] Mem hit: addr = 780, data = 80
10295 [L2] Cache Allocate: addr = 78d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
10305 [L1] Cache Allocate: addr = 452 data = 8f8e8d8c8b8a89888786858483828180
10305 [L1] Cache hit from L2: addr = 452, data = 82
10305 [TEST] CPU read @0x784
10315 [L1] Cache miss: addr = 784
10315 [TEST] CPU read @0x546
10335 [L2] Cache hit: addr = 784, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
10345 [L1] Cache Allocate: addr = 546 data = 8f8e8d8c8b8a89888786858483828180
10345 [L1] Cache hit from L2: addr = 546, data = 86
10345 [TEST] CPU read @0x28c
10355 [L1] Cache miss: addr = 28c
10355 [TEST] CPU read @0x590
10375 [L2] Cache miss: addr = 28c
10385 [MEM] Mem hit: addr = 280, data = 80
10395 [L2] Cache Allocate: addr = 28c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
10405 [L1] Cache Allocate: addr = 590 data = 8f8e8d8c8b8a89888786858483828180
10405 [L1] Cache hit from L2: addr = 590, data = 80
10405 [TEST] CPU read @0x117
10415 [L1] Cache miss: addr = 117
10415 [TEST] CPU read @0x16a
10435 [L2] Cache miss: addr = 117
10445 [MEM] Mem hit: addr = 100, data = 00
10455 [L2] Cache Allocate: addr = 117 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
10465 [L1] Cache Allocate: addr = 16a data = 1f1e1d1c1b1a19181716151413121110
10465 [L1] Cache hit from L2: addr = 16a, data = 1a
10465 [TEST] CPU read @0x784
10475 [L1] Cache miss: addr = 784
10475 [TEST] CPU read @0x4aa
10495 [L2] Cache miss: addr = 784
10505 [MEM] Mem hit: addr = 780, data = 80
10515 [L2] Cache Allocate: addr = 784 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
10525 [L1] Cache Allocate: addr = 4aa data = 8f8e8d8c8b8a89888786858483828180
10525 [L1] Cache hit from L2: addr = 4aa, data = 8a
10525 [TEST] CPU read @0x77c
10535 [L1] Cache miss: addr = 77c
10535 [TEST] CPU read @0x260
10555 [L2] Cache miss: addr = 77c
10565 [MEM] Mem hit: addr = 760, data = 60
10575 [L2] Cache Allocate: addr = 77c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
10585 [L1] Cache Allocate: addr = 260 data = 7f7e7d7c7b7a79787776757473727170
10585 [L1] Cache hit from L2: addr = 260, data = 70
10585 [TEST] CPU read @0x5ba
10595 [L1] Cache hit: addr = 5ba, data = 1a
10595 [TEST] CPU read @0x08b
10605 [L1] Cache miss: addr = 08b
10605 [TEST] CPU read @0x6a6
10625 [L2] Cache miss: addr = 08b
10635 [MEM] Mem hit: addr = 080, data = 80
10645 [L2] Cache Allocate: addr = 08b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
10655 [L1] Cache Allocate: addr = 6a6 data = 8f8e8d8c8b8a89888786858483828180
10655 [L1] Cache hit from L2: addr = 6a6, data = 86
10655 [TEST] CPU read @0x625
10665 [L1] Cache miss: addr = 625
10665 [TEST] CPU read @0x332
10685 [L2] Cache miss: addr = 625
10695 [MEM] Mem hit: addr = 620, data = 20
10705 [L2] Cache Allocate: addr = 625 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
10715 [L1] Cache Allocate: addr = 332 data = 2f2e2d2c2b2a29282726252423222120
10715 [L1] Cache hit from L2: addr = 332, data = 22
10715 [TEST] CPU read @0x4a2
10725 [L1] Cache miss: addr = 4a2
10725 [TEST] CPU read @0x449
10745 [L2] Cache hit: addr = 4a2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
10755 [L1] Cache Allocate: addr = 449 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
10755 [L1] Cache hit from L2: addr = 449, data = a9
10755 [TEST] CPU read @0x014
10765 [L1] Cache miss: addr = 014
10765 [TEST] CPU read @0x03d
10785 [L2] Cache miss: addr = 014
10795 [MEM] Mem hit: addr = 000, data = 00
10805 [L2] Cache Allocate: addr = 014 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
10815 [L1] Cache Allocate: addr = 03d data = 1f1e1d1c1b1a19181716151413121110
10815 [L1] Cache hit from L2: addr = 03d, data = 1d
10815 [TEST] CPU read @0x34b
10825 [L1] Cache miss: addr = 34b
10825 [TEST] CPU read @0x05c
10845 [L2] Cache miss: addr = 34b
10855 [MEM] Mem hit: addr = 340, data = 40
10865 [L2] Cache Allocate: addr = 34b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
10875 [L1] Cache Allocate: addr = 05c data = 4f4e4d4c4b4a49484746454443424140
10875 [L1] Cache hit from L2: addr = 05c, data = 4c
10875 [TEST] CPU read @0x547
10885 [L1] Cache miss: addr = 547
10885 [TEST] CPU read @0x786
10905 [L2] Cache hit: addr = 547, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
10915 [L1] Cache Allocate: addr = 786 data = 4f4e4d4c4b4a49484746454443424140
10915 [L1] Cache hit from L2: addr = 786, data = 46
10915 [TEST] CPU read @0x239
10925 [L1] Cache miss: addr = 239
10925 [TEST] CPU read @0x2b4
10945 [L2] Cache miss: addr = 239
10955 [MEM] Mem hit: addr = 220, data = 20
10965 [L2] Cache Allocate: addr = 239 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
10975 [L1] Cache Allocate: addr = 2b4 data = 3f3e3d3c3b3a39383736353433323130
10975 [L1] Cache hit from L2: addr = 2b4, data = 34
10975 [TEST] CPU read @0x5d0
10985 [L1] Cache miss: addr = 5d0
10985 [TEST] CPU read @0x02c
11005 [L2] Cache hit: addr = 5d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
11015 [L1] Cache Allocate: addr = 02c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
11015 [L1] Cache hit from L2: addr = 02c, data = cc
11015 [TEST] CPU read @0x58c
11025 [L1] Cache miss: addr = 58c
11025 [TEST] CPU read @0x707
11045 [L2] Cache miss: addr = 58c
11055 [MEM] Mem hit: addr = 580, data = 80
11065 [L2] Cache Allocate: addr = 58c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
11075 [L1] Cache Allocate: addr = 707 data = 8f8e8d8c8b8a89888786858483828180
11075 [L1] Cache hit from L2: addr = 707, data = 87
11075 [TEST] CPU read @0x06a
11085 [L1] Cache miss: addr = 06a
11085 [TEST] CPU read @0x111
11105 [L2] Cache miss: addr = 06a
11115 [MEM] Mem hit: addr = 060, data = 60
11125 [L2] Cache Allocate: addr = 06a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
11135 [L1] Cache Allocate: addr = 111 data = 6f6e6d6c6b6a69686766656463626160
11135 [L1] Cache hit from L2: addr = 111, data = 61
11135 [TEST] CPU read @0x7e8
11145 [L1] Cache miss: addr = 7e8
11145 [TEST] CPU read @0x64b
11165 [L2] Cache miss: addr = 7e8
11175 [MEM] Mem hit: addr = 7e0, data = e0
11185 [L2] Cache Allocate: addr = 7e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
11195 [L1] Cache Allocate: addr = 64b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
11195 [L1] Cache hit from L2: addr = 64b, data = eb
11195 [TEST] CPU read @0x173
11205 [L1] Cache miss: addr = 173
11205 [TEST] CPU read @0x3ec
11225 [L2] Cache miss: addr = 173
11235 [MEM] Mem hit: addr = 160, data = 60
11245 [L2] Cache Allocate: addr = 173 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
11255 [L1] Cache Allocate: addr = 3ec data = 7f7e7d7c7b7a79787776757473727170
11255 [L1] Cache hit from L2: addr = 3ec, data = 7c
11255 [TEST] CPU read @0x523
11265 [L1] Cache miss: addr = 523
11265 [TEST] CPU read @0x7a4
11285 [L2] Cache miss: addr = 523
11295 [MEM] Mem hit: addr = 520, data = 20
11305 [L2] Cache Allocate: addr = 523 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
11315 [L1] Cache Allocate: addr = 7a4 data = 2f2e2d2c2b2a29282726252423222120
11315 [L1] Cache hit from L2: addr = 7a4, data = 24
11315 [TEST] CPU read @0x5c9
11325 [L1] Cache miss: addr = 5c9
11325 [TEST] CPU read @0x439
11345 [L2] Cache hit: addr = 5c9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
11355 [L1] Cache Allocate: addr = 439 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
11355 [L1] Cache hit from L2: addr = 439, data = c9
11355 [TEST] CPU read @0x2df
11365 [L1] Cache miss: addr = 2df
11365 [TEST] CPU read @0x4d4
11385 [L2] Cache miss: addr = 2df
11395 [MEM] Mem hit: addr = 2c0, data = c0
11405 [L2] Cache Allocate: addr = 2df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
11415 [L1] Cache Allocate: addr = 4d4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
11415 [L1] Cache hit from L2: addr = 4d4, data = d4
11415 [TEST] CPU read @0x567
11425 [L1] Cache miss: addr = 567
11425 [TEST] CPU read @0x19d
11445 [L2] Cache miss: addr = 567
11455 [MEM] Mem hit: addr = 560, data = 60
11465 [L2] Cache Allocate: addr = 567 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
11475 [L1] Cache Allocate: addr = 19d data = 6f6e6d6c6b6a69686766656463626160
11475 [L1] Cache hit from L2: addr = 19d, data = 6d
11475 [TEST] CPU read @0x5b0
11485 [L1] Cache miss: addr = 5b0
11485 [TEST] CPU read @0x182
11505 [L2] Cache miss: addr = 5b0
11515 [MEM] Mem hit: addr = 5a0, data = a0
11525 [L2] Cache Allocate: addr = 5b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
11535 [L1] Cache Allocate: addr = 182 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
11535 [L1] Cache hit from L2: addr = 182, data = b2
11535 [TEST] CPU read @0x749
11545 [L1] Cache miss: addr = 749
11545 [TEST] CPU read @0x2d9
11565 [L2] Cache miss: addr = 749
11575 [MEM] Mem hit: addr = 740, data = 40
11585 [L2] Cache Allocate: addr = 749 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
11595 [L1] Cache Allocate: addr = 2d9 data = 4f4e4d4c4b4a49484746454443424140
11595 [L1] Cache hit from L2: addr = 2d9, data = 49
11595 [TEST] CPU read @0x720
11605 [L1] Cache miss: addr = 720
11605 [TEST] CPU read @0x41c
11625 [L2] Cache miss: addr = 720
11635 [MEM] Mem hit: addr = 720, data = 20
11645 [L2] Cache Allocate: addr = 720 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
11655 [L1] Cache Allocate: addr = 41c data = 2f2e2d2c2b2a29282726252423222120
11655 [L1] Cache hit from L2: addr = 41c, data = 2c
11655 [TEST] CPU read @0x793
11665 [L1] Cache miss: addr = 793
11665 [TEST] CPU read @0x1e3
11685 [L2] Cache miss: addr = 793
11695 [MEM] Mem hit: addr = 780, data = 80
11705 [L2] Cache Allocate: addr = 793 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
11715 [L1] Cache Allocate: addr = 1e3 data = 9f9e9d9c9b9a99989796959493929190
11715 [L1] Cache hit from L2: addr = 1e3, data = 93
11715 [TEST] CPU read @0x22a
11725 [L1] Cache miss: addr = 22a
11725 [TEST] CPU read @0x0c8
11745 [L2] Cache miss: addr = 22a
11755 [MEM] Mem hit: addr = 220, data = 20
11765 [L2] Cache Allocate: addr = 22a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
11775 [L1] Cache Allocate: addr = 0c8 data = 2f2e2d2c2b2a29282726252423222120
11775 [L1] Cache hit from L2: addr = 0c8, data = 28
11775 [TEST] CPU read @0x65d
11785 [L1] Cache miss: addr = 65d
11785 [TEST] CPU read @0x53a
11805 [L2] Cache miss: addr = 65d
11815 [MEM] Mem hit: addr = 640, data = 40
11825 [L2] Cache Allocate: addr = 65d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
11835 [L1] Cache Allocate: addr = 53a data = 5f5e5d5c5b5a59585756555453525150
11835 [L1] Cache hit from L2: addr = 53a, data = 5a
11835 [TEST] CPU read @0x184
11845 [L1] Cache hit: addr = 184, data = b4
11845 [TEST] CPU read @0x02b
11855 [L1] Cache miss: addr = 02b
11855 [TEST] CPU read @0x739
11875 [L2] Cache miss: addr = 02b
11885 [MEM] Mem hit: addr = 020, data = 20
11895 [L2] Cache Allocate: addr = 02b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
11905 [L1] Cache Allocate: addr = 739 data = 2f2e2d2c2b2a29282726252423222120
11905 [L1] Cache hit from L2: addr = 739, data = 29
11905 [TEST] CPU read @0x412
11915 [L1] Cache hit: addr = 412, data = 22
11915 [TEST] CPU read @0x052
11925 [L1] Cache miss: addr = 052
11925 [TEST] CPU read @0x159
11945 [L2] Cache miss: addr = 052
11955 [MEM] Mem hit: addr = 040, data = 40
11965 [L2] Cache Allocate: addr = 052 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
11975 [L1] Cache Allocate: addr = 159 data = 5f5e5d5c5b5a59585756555453525150
11975 [L1] Cache hit from L2: addr = 159, data = 59
11975 [TEST] CPU read @0x6d0
11985 [L1] Cache miss: addr = 6d0
11985 [TEST] CPU read @0x26e
12005 [L2] Cache hit: addr = 6d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
12015 [L1] Cache Allocate: addr = 26e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
12015 [L1] Cache hit from L2: addr = 26e, data = ce
12015 [TEST] CPU read @0x197
12025 [L1] Cache miss: addr = 197
12025 [TEST] CPU read @0x7db
12045 [L2] Cache hit: addr = 197, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
12055 [L1] Cache Allocate: addr = 7db data = 8f8e8d8c8b8a89888786858483828180
12055 [L1] Cache hit from L2: addr = 7db, data = 8b
12055 [TEST] CPU read @0x7a6
12065 [L1] Cache hit: addr = 7a6, data = 26
12065 [TEST] CPU read @0x3bb
12075 [L1] Cache miss: addr = 3bb
12075 [TEST] CPU read @0x400
12095 [L2] Cache miss: addr = 3bb
12105 [MEM] Mem hit: addr = 3a0, data = a0
12115 [L2] Cache Allocate: addr = 3bb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
12125 [L1] Cache Allocate: addr = 400 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
12125 [L1] Cache hit from L2: addr = 400, data = b0
12125 [TEST] CPU read @0x40f
12135 [L1] Cache hit: addr = 40f, data = bf
12135 [TEST] CPU read @0x669
12145 [L1] Cache miss: addr = 669
12145 [TEST] CPU read @0x20c
12165 [L2] Cache miss: addr = 669
12175 [MEM] Mem hit: addr = 660, data = 60
12185 [L2] Cache Allocate: addr = 669 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
12195 [L1] Cache Allocate: addr = 20c data = 6f6e6d6c6b6a69686766656463626160
12195 [L1] Cache hit from L2: addr = 20c, data = 6c
12195 [TEST] CPU read @0x159
12205 [L1] Cache miss: addr = 159
12205 [TEST] CPU read @0x1c5
12225 [L2] Cache miss: addr = 159
12235 [MEM] Mem hit: addr = 140, data = 40
12245 [L2] Cache Allocate: addr = 159 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
12255 [L1] Cache Allocate: addr = 1c5 data = 5f5e5d5c5b5a59585756555453525150
12255 [L1] Cache hit from L2: addr = 1c5, data = 55
12255 [TEST] CPU read @0x5cf
12265 [L1] Cache miss: addr = 5cf
12265 [TEST] CPU read @0x590
12285 [L2] Cache miss: addr = 5cf
12295 [MEM] Mem hit: addr = 5c0, data = c0
12305 [L2] Cache Allocate: addr = 5cf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
12315 [L1] Cache Allocate: addr = 590 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
12315 [L1] Cache hit from L2: addr = 590, data = c0
12315 [TEST] CPU read @0x051
12325 [L1] Cache miss: addr = 051
12325 [TEST] CPU read @0x469
12345 [L2] Cache miss: addr = 051
12355 [MEM] Mem hit: addr = 040, data = 40
12365 [L2] Cache Allocate: addr = 051 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
12375 [L1] Cache Allocate: addr = 469 data = 5f5e5d5c5b5a59585756555453525150
12375 [L1] Cache hit from L2: addr = 469, data = 59
12375 [TEST] CPU read @0x577
12385 [L1] Cache miss: addr = 577
12385 [TEST] CPU read @0x54a
12405 [L2] Cache miss: addr = 577
12415 [MEM] Mem hit: addr = 560, data = 60
12425 [L2] Cache Allocate: addr = 577 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
12435 [L1] Cache Allocate: addr = 54a data = 7f7e7d7c7b7a79787776757473727170
12435 [L1] Cache hit from L2: addr = 54a, data = 7a
12435 [TEST] CPU read @0x0d8
12445 [L1] Cache miss: addr = 0d8
12445 [TEST] CPU read @0x59b
12465 [L2] Cache miss: addr = 0d8
12475 [MEM] Mem hit: addr = 0c0, data = c0
12485 [L2] Cache Allocate: addr = 0d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
12495 [L1] Cache Allocate: addr = 59b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
12495 [L1] Cache hit from L2: addr = 59b, data = db
12495 [TEST] CPU read @0x2c4
12505 [L1] Cache miss: addr = 2c4
12505 [TEST] CPU read @0x1b8
12525 [L2] Cache miss: addr = 2c4
12535 [MEM] Mem hit: addr = 2c0, data = c0
12545 [L2] Cache Allocate: addr = 2c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
12555 [L1] Cache Allocate: addr = 1b8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
12555 [L1] Cache hit from L2: addr = 1b8, data = c8
12555 [TEST] CPU read @0x2b7
12565 [L1] Cache miss: addr = 2b7
12565 [TEST] CPU read @0x686
12585 [L2] Cache miss: addr = 2b7
12595 [MEM] Mem hit: addr = 2a0, data = a0
12605 [L2] Cache Allocate: addr = 2b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
12615 [L1] Cache Allocate: addr = 686 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
12615 [L1] Cache hit from L2: addr = 686, data = b6
12615 [TEST] CPU read @0x230
12625 [L1] Cache miss: addr = 230
12625 [TEST] CPU read @0x377
12645 [L2] Cache miss: addr = 230
12655 [MEM] Mem hit: addr = 220, data = 20
12665 [L2] Cache Allocate: addr = 230 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
12675 [L1] Cache Allocate: addr = 377 data = 3f3e3d3c3b3a39383736353433323130
12675 [L1] Cache hit from L2: addr = 377, data = 37
12675 [TEST] CPU read @0x7b5
12685 [L1] Cache miss: addr = 7b5
12685 [TEST] CPU read @0x5d4
12705 [L2] Cache miss: addr = 7b5
12715 [MEM] Mem hit: addr = 7a0, data = a0
12725 [L2] Cache Allocate: addr = 7b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
12735 [L1] Cache Allocate: addr = 5d4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
12735 [L1] Cache hit from L2: addr = 5d4, data = b4
12735 [TEST] CPU read @0x707
12745 [L1] Cache miss: addr = 707
12745 [TEST] CPU read @0x776
12765 [L2] Cache miss: addr = 707
12775 [MEM] Mem hit: addr = 700, data = 00
12785 [L2] Cache Allocate: addr = 707 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
12795 [L1] Cache Allocate: addr = 776 data = 0f0e0d0c0b0a09080706050403020100
12795 [L1] Cache hit from L2: addr = 776, data = 06
12795 [TEST] CPU read @0x5e9
12805 [L1] Cache miss: addr = 5e9
12805 [TEST] CPU read @0x38b
12825 [L2] Cache hit: addr = 5e9, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
12835 [L1] Cache Allocate: addr = 38b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
12835 [L1] Cache hit from L2: addr = 38b, data = eb
12835 [TEST] CPU read @0x701
12845 [L1] Cache miss: addr = 701
12845 [TEST] CPU read @0x3db
12865 [L2] Cache hit: addr = 701, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
12875 [L1] Cache Allocate: addr = 3db data = 0f0e0d0c0b0a09080706050403020100
12875 [L1] Cache hit from L2: addr = 3db, data = 0b
12875 [TEST] CPU read @0x280
12885 [L1] Cache miss: addr = 280
12885 [TEST] CPU read @0x7c2
12905 [L2] Cache miss: addr = 280
12915 [MEM] Mem hit: addr = 280, data = 80
12925 [L2] Cache Allocate: addr = 280 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
12935 [L1] Cache Allocate: addr = 7c2 data = 8f8e8d8c8b8a89888786858483828180
12935 [L1] Cache hit from L2: addr = 7c2, data = 82
12935 [TEST] CPU read @0x2c5
12945 [L1] Cache miss: addr = 2c5
12945 [TEST] CPU read @0x230
12965 [L2] Cache hit: addr = 2c5, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
12975 [L1] Cache Allocate: addr = 230 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
12975 [L1] Cache hit from L2: addr = 230, data = c0
12975 [TEST] CPU read @0x4af
12985 [L1] Cache miss: addr = 4af
12985 [TEST] CPU read @0x266
13005 [L2] Cache miss: addr = 4af
13015 [MEM] Mem hit: addr = 4a0, data = a0
13025 [L2] Cache Allocate: addr = 4af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
13035 [L1] Cache Allocate: addr = 266 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
13035 [L1] Cache hit from L2: addr = 266, data = a6
13035 [TEST] CPU read @0x1af
13045 [L1] Cache miss: addr = 1af
13045 [TEST] CPU read @0x6e9
13065 [L2] Cache miss: addr = 1af
13075 [MEM] Mem hit: addr = 1a0, data = a0
13085 [L2] Cache Allocate: addr = 1af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
13095 [L1] Cache Allocate: addr = 6e9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
13095 [L1] Cache hit from L2: addr = 6e9, data = a9
13095 [TEST] CPU read @0x7f8
13105 [L1] Cache miss: addr = 7f8
13105 [TEST] CPU read @0x406
13125 [L2] Cache hit: addr = 7f8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
13135 [L1] Cache Allocate: addr = 406 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
13135 [L1] Cache hit from L2: addr = 406, data = e6
13135 [TEST] CPU read @0x6ef
13145 [L1] Cache hit: addr = 6ef, data = af
13145 [TEST] CPU read @0x7e1
13155 [L1] Cache miss: addr = 7e1
13155 [TEST] CPU read @0x495
13175 [L2] Cache hit: addr = 7e1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
13185 [L1] Cache Allocate: addr = 495 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
13185 [L1] Cache hit from L2: addr = 495, data = e5
13185 [TEST] CPU read @0x6ee
13195 [L1] Cache hit: addr = 6ee, data = ae
13195 [TEST] CPU read @0x560
13205 [L1] Cache miss: addr = 560
13205 [TEST] CPU read @0x6e5
13225 [L2] Cache hit: addr = 560, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
13235 [L1] Cache Allocate: addr = 6e5 data = 6f6e6d6c6b6a69686766656463626160
13235 [L1] Cache hit from L2: addr = 6e5, data = 65
13235 [TEST] CPU read @0x228
13245 [L1] Cache miss: addr = 228
13245 [TEST] CPU read @0x564
13265 [L2] Cache hit: addr = 228, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
13275 [L1] Cache Allocate: addr = 564 data = 2f2e2d2c2b2a29282726252423222120
13275 [L1] Cache hit from L2: addr = 564, data = 24
13275 [TEST] CPU read @0x729
13285 [L1] Cache miss: addr = 729
13285 [TEST] CPU read @0x6e1
13305 [L2] Cache miss: addr = 729
13315 [MEM] Mem hit: addr = 720, data = 20
13325 [L2] Cache Allocate: addr = 729 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
13335 [L1] Cache Allocate: addr = 6e1 data = 2f2e2d2c2b2a29282726252423222120
13335 [L1] Cache hit from L2: addr = 6e1, data = 21
13335 [TEST] CPU read @0x277
13345 [L1] Cache miss: addr = 277
13345 [TEST] CPU read @0x56e
13365 [L2] Cache hit: addr = 277, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
13375 [L1] Cache Allocate: addr = 56e data = 6f6e6d6c6b6a69686766656463626160
13375 [L1] Cache hit from L2: addr = 56e, data = 6e
13375 [TEST] CPU read @0x581
13385 [L1] Cache miss: addr = 581
13385 [TEST] CPU read @0x1d5
13405 [L2] Cache miss: addr = 581
13415 [MEM] Mem hit: addr = 580, data = 80
13425 [L2] Cache Allocate: addr = 581 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
13435 [L1] Cache Allocate: addr = 1d5 data = 8f8e8d8c8b8a89888786858483828180
13435 [L1] Cache hit from L2: addr = 1d5, data = 85
13435 [TEST] CPU read @0x568
13445 [L1] Cache hit: addr = 568, data = 68
13445 [TEST] CPU read @0x1f0
13455 [L1] Cache miss: addr = 1f0
13455 [TEST] CPU read @0x0aa
13475 [L2] Cache miss: addr = 1f0
13485 [MEM] Mem hit: addr = 1e0, data = e0
13495 [L2] Cache Allocate: addr = 1f0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
13505 [L1] Cache Allocate: addr = 0aa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
13505 [L1] Cache hit from L2: addr = 0aa, data = fa
13505 [TEST] CPU read @0x30f
13515 [L1] Cache miss: addr = 30f
13515 [TEST] CPU read @0x0f1
13535 [L2] Cache miss: addr = 30f
13545 [MEM] Mem hit: addr = 300, data = 00
13555 [L2] Cache Allocate: addr = 30f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
13565 [L1] Cache Allocate: addr = 0f1 data = 0f0e0d0c0b0a09080706050403020100
13565 [L1] Cache hit from L2: addr = 0f1, data = 01
13565 [TEST] CPU read @0x47d
13575 [L1] Cache miss: addr = 47d
13575 [TEST] CPU read @0x58e
13595 [L2] Cache miss: addr = 47d
13605 [MEM] Mem hit: addr = 460, data = 60
13615 [L2] Cache Allocate: addr = 47d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
13625 [L1] Cache Allocate: addr = 58e data = 7f7e7d7c7b7a79787776757473727170
13625 [L1] Cache hit from L2: addr = 58e, data = 7e
13625 [TEST] CPU read @0x4e2
13635 [L1] Cache miss: addr = 4e2
13635 [TEST] CPU read @0x53c
13655 [L2] Cache miss: addr = 4e2
13665 [MEM] Mem hit: addr = 4e0, data = e0
13675 [L2] Cache Allocate: addr = 4e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
13685 [L1] Cache Allocate: addr = 53c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
13685 [L1] Cache hit from L2: addr = 53c, data = ec
13685 [TEST] CPU read @0x6a9
13695 [L1] Cache miss: addr = 6a9
13695 [TEST] CPU read @0x1ef
13715 [L2] Cache miss: addr = 6a9
13725 [MEM] Mem hit: addr = 6a0, data = a0
13735 [L2] Cache Allocate: addr = 6a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
13745 [L1] Cache Allocate: addr = 1ef data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
13745 [L1] Cache hit from L2: addr = 1ef, data = af
13745 [TEST] CPU read @0x05b
13755 [L1] Cache miss: addr = 05b
13755 [TEST] CPU read @0x4af
13775 [L2] Cache hit: addr = 05b, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
13785 [L1] Cache Allocate: addr = 4af data = 4f4e4d4c4b4a49484746454443424140
13785 [L1] Cache hit from L2: addr = 4af, data = 4f
13785 [TEST] CPU read @0x34a
13795 [L1] Cache miss: addr = 34a
13795 [TEST] CPU read @0x5b9
13815 [L2] Cache miss: addr = 34a
13825 [MEM] Mem hit: addr = 340, data = 40
13835 [L2] Cache Allocate: addr = 34a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
13845 [L1] Cache Allocate: addr = 5b9 data = 4f4e4d4c4b4a49484746454443424140
13845 [L1] Cache hit from L2: addr = 5b9, data = 49
13845 [TEST] CPU read @0x513
13855 [L1] Cache miss: addr = 513
13855 [TEST] CPU read @0x513
13875 [L2] Cache hit: addr = 513, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
13885 [L1] Cache Allocate: addr = 513 data = 0f0e0d0c0b0a09080706050403020100
13885 [L1] Cache hit from L2: addr = 513, data = 03
13885 [TEST] CPU read @0x165
13895 [L1] Cache miss: addr = 165
13895 [TEST] CPU read @0x751
13915 [L2] Cache miss: addr = 165
13925 [MEM] Mem hit: addr = 160, data = 60
13935 [L2] Cache Allocate: addr = 165 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
13945 [L1] Cache Allocate: addr = 751 data = 6f6e6d6c6b6a69686766656463626160
13945 [L1] Cache hit from L2: addr = 751, data = 61
13945 [TEST] CPU read @0x2b7
13955 [L1] Cache miss: addr = 2b7
13955 [TEST] CPU read @0x099
13975 [L2] Cache miss: addr = 2b7
13985 [MEM] Mem hit: addr = 2a0, data = a0
13995 [L2] Cache Allocate: addr = 2b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
14005 [L1] Cache Allocate: addr = 099 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
14005 [L1] Cache hit from L2: addr = 099, data = b9
14005 [TEST] CPU read @0x03a
14015 [L1] Cache miss: addr = 03a
14015 [TEST] CPU read @0x271
14035 [L2] Cache miss: addr = 03a
14045 [MEM] Mem hit: addr = 020, data = 20
14055 [L2] Cache Allocate: addr = 03a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
14065 [L1] Cache Allocate: addr = 271 data = 3f3e3d3c3b3a39383736353433323130
14065 [L1] Cache hit from L2: addr = 271, data = 31
14065 [TEST] CPU read @0x762
14075 [L1] Cache miss: addr = 762
14075 [TEST] CPU read @0x2e4
14095 [L2] Cache miss: addr = 762
14105 [MEM] Mem hit: addr = 760, data = 60
14115 [L2] Cache Allocate: addr = 762 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
14125 [L1] Cache Allocate: addr = 2e4 data = 6f6e6d6c6b6a69686766656463626160
14125 [L1] Cache hit from L2: addr = 2e4, data = 64
14125 [TEST] CPU read @0x52a
14135 [L1] Cache miss: addr = 52a
14135 [TEST] CPU read @0x47d
14155 [L2] Cache miss: addr = 52a
14165 [MEM] Mem hit: addr = 520, data = 20
14175 [L2] Cache Allocate: addr = 52a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
14185 [L1] Cache Allocate: addr = 47d data = 2f2e2d2c2b2a29282726252423222120
14185 [L1] Cache hit from L2: addr = 47d, data = 2d
14185 [TEST] CPU read @0x759
14195 [L1] Cache hit: addr = 759, data = 69
14195 [TEST] CPU read @0x3e5
14205 [L1] Cache miss: addr = 3e5
14205 [TEST] CPU read @0x3ed
14225 [L2] Cache miss: addr = 3e5
14235 [MEM] Mem hit: addr = 3e0, data = e0
14245 [L2] Cache Allocate: addr = 3e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
14255 [L1] Cache Allocate: addr = 3ed data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
14255 [L1] Cache hit from L2: addr = 3ed, data = ed
14255 [TEST] CPU read @0x0c9
14265 [L1] Cache miss: addr = 0c9
14265 [TEST] CPU read @0x441
14285 [L2] Cache miss: addr = 0c9
14295 [MEM] Mem hit: addr = 0c0, data = c0
14305 [L2] Cache Allocate: addr = 0c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
14315 [L1] Cache Allocate: addr = 441 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
14315 [L1] Cache hit from L2: addr = 441, data = c1
14315 [TEST] CPU read @0x1af
14325 [L1] Cache miss: addr = 1af
14325 [TEST] CPU read @0x4db
14345 [L2] Cache miss: addr = 1af
14355 [MEM] Mem hit: addr = 1a0, data = a0
14365 [L2] Cache Allocate: addr = 1af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
14375 [L1] Cache Allocate: addr = 4db data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
14375 [L1] Cache hit from L2: addr = 4db, data = ab
14375 [TEST] CPU read @0x0cd
14385 [L1] Cache miss: addr = 0cd
14385 [TEST] CPU read @0x770
14405 [L2] Cache hit: addr = 0cd, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
14415 [L1] Cache Allocate: addr = 770 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
14415 [L1] Cache hit from L2: addr = 770, data = c0
14415 [TEST] CPU read @0x406
14425 [L1] Cache miss: addr = 406
14425 [TEST] CPU read @0x0a2
14445 [L2] Cache miss: addr = 406
14455 [MEM] Mem hit: addr = 400, data = 00
14465 [L2] Cache Allocate: addr = 406 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
14475 [L1] Cache Allocate: addr = 0a2 data = 0f0e0d0c0b0a09080706050403020100
14475 [L1] Cache hit from L2: addr = 0a2, data = 02
14475 [TEST] CPU read @0x5bd
14485 [L1] Cache hit: addr = 5bd, data = 4d
14485 [TEST] CPU read @0x66a
14495 [L1] Cache miss: addr = 66a
14495 [TEST] CPU read @0x7dc
14515 [L2] Cache miss: addr = 66a
14525 [MEM] Mem hit: addr = 660, data = 60
14535 [L2] Cache Allocate: addr = 66a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
14545 [L1] Cache Allocate: addr = 7dc data = 6f6e6d6c6b6a69686766656463626160
14545 [L1] Cache hit from L2: addr = 7dc, data = 6c
14545 [TEST] CPU read @0x650
14555 [L1] Cache miss: addr = 650
14555 [TEST] CPU read @0x47b
14575 [L2] Cache miss: addr = 650
14585 [MEM] Mem hit: addr = 640, data = 40
14595 [L2] Cache Allocate: addr = 650 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
14605 [L1] Cache Allocate: addr = 47b data = 5f5e5d5c5b5a59585756555453525150
14605 [L1] Cache hit from L2: addr = 47b, data = 5b
14605 [TEST] CPU read @0x025
14615 [L1] Cache miss: addr = 025
14615 [TEST] CPU read @0x478
14635 [L2] Cache miss: addr = 025
14645 [MEM] Mem hit: addr = 020, data = 20
14655 [L2] Cache Allocate: addr = 025 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
14665 [L1] Cache Allocate: addr = 478 data = 2f2e2d2c2b2a29282726252423222120
14665 [L1] Cache hit from L2: addr = 478, data = 28
14665 [TEST] CPU read @0x1f6
14675 [L1] Cache miss: addr = 1f6
14675 [TEST] CPU read @0x65c
14695 [L2] Cache miss: addr = 1f6
14705 [MEM] Mem hit: addr = 1e0, data = e0
14715 [L2] Cache Allocate: addr = 1f6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
14725 [L1] Cache Allocate: addr = 65c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
14725 [L1] Cache hit from L2: addr = 65c, data = fc
14725 [TEST] CPU read @0x323
14735 [L1] Cache miss: addr = 323
14735 [TEST] CPU read @0x379
14755 [L2] Cache miss: addr = 323
14765 [MEM] Mem hit: addr = 320, data = 20
14775 [L2] Cache Allocate: addr = 323 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
14785 [L1] Cache Allocate: addr = 379 data = 2f2e2d2c2b2a29282726252423222120
14785 [L1] Cache hit from L2: addr = 379, data = 29
14785 [TEST] CPU read @0x5c8
14795 [L1] Cache miss: addr = 5c8
14795 [TEST] CPU read @0x6bb
14815 [L2] Cache miss: addr = 5c8
14825 [MEM] Mem hit: addr = 5c0, data = c0
14835 [L2] Cache Allocate: addr = 5c8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
14845 [L1] Cache Allocate: addr = 6bb data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
14845 [L1] Cache hit from L2: addr = 6bb, data = cb
14845 [TEST] CPU read @0x60e
14855 [L1] Cache miss: addr = 60e
14855 [TEST] CPU read @0x473
14875 [L2] Cache miss: addr = 60e
14885 [MEM] Mem hit: addr = 600, data = 00
14895 [L2] Cache Allocate: addr = 60e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
14905 [L1] Cache Allocate: addr = 473 data = 0f0e0d0c0b0a09080706050403020100
14905 [L1] Cache hit from L2: addr = 473, data = 03
14905 [TEST] CPU read @0x30c
14915 [L1] Cache miss: addr = 30c
14915 [TEST] CPU read @0x0ce
14935 [L2] Cache miss: addr = 30c
14945 [MEM] Mem hit: addr = 300, data = 00
14955 [L2] Cache Allocate: addr = 30c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
14965 [L1] Cache Allocate: addr = 0ce data = 0f0e0d0c0b0a09080706050403020100
14965 [L1] Cache hit from L2: addr = 0ce, data = 0e
14965 [TEST] CPU read @0x1d4
14975 [L1] Cache miss: addr = 1d4
14975 [TEST] CPU read @0x459
14995 [L2] Cache miss: addr = 1d4
15005 [MEM] Mem hit: addr = 1c0, data = c0
15015 [L2] Cache Allocate: addr = 1d4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
15025 [L1] Cache Allocate: addr = 459 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
15025 [L1] Cache hit from L2: addr = 459, data = d9
15025 [TEST] CPU read @0x7b9
15035 [L1] Cache miss: addr = 7b9
15035 [TEST] CPU read @0x0b3
15055 [L2] Cache miss: addr = 7b9
15065 [MEM] Mem hit: addr = 7a0, data = a0
15075 [L2] Cache Allocate: addr = 7b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
15085 [L1] Cache Allocate: addr = 0b3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
15085 [L1] Cache hit from L2: addr = 0b3, data = b3
15085 [TEST] CPU read @0x7f4
15095 [L1] Cache miss: addr = 7f4
15095 [TEST] CPU read @0x275
15115 [L2] Cache miss: addr = 7f4
15125 [MEM] Mem hit: addr = 7e0, data = e0
15135 [L2] Cache Allocate: addr = 7f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
15145 [L1] Cache Allocate: addr = 275 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
15145 [L1] Cache hit from L2: addr = 275, data = f5
15145 [TEST] CPU read @0x10c
15155 [L1] Cache miss: addr = 10c
15155 [TEST] CPU read @0x239
15175 [L2] Cache miss: addr = 10c
15185 [MEM] Mem hit: addr = 100, data = 00
15195 [L2] Cache Allocate: addr = 10c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
15205 [L1] Cache Allocate: addr = 239 data = 0f0e0d0c0b0a09080706050403020100
15205 [L1] Cache hit from L2: addr = 239, data = 09
15205 [TEST] CPU read @0x302
15215 [L1] Cache miss: addr = 302
15215 [TEST] CPU read @0x615
15235 [L2] Cache miss: addr = 302
15245 [MEM] Mem hit: addr = 300, data = 00
15255 [L2] Cache Allocate: addr = 302 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
15265 [L1] Cache Allocate: addr = 615 data = 0f0e0d0c0b0a09080706050403020100
15265 [L1] Cache hit from L2: addr = 615, data = 05
15265 [TEST] CPU read @0x105
15275 [L1] Cache miss: addr = 105
15275 [TEST] CPU read @0x34e
15295 [L2] Cache miss: addr = 105
15305 [MEM] Mem hit: addr = 100, data = 00
15315 [L2] Cache Allocate: addr = 105 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
15325 [L1] Cache Allocate: addr = 34e data = 0f0e0d0c0b0a09080706050403020100
15325 [L1] Cache hit from L2: addr = 34e, data = 0e
15325 [TEST] CPU read @0x102
15335 [L1] Cache miss: addr = 102
15335 [TEST] CPU read @0x1b8
15355 [L2] Cache hit: addr = 102, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
15365 [L1] Cache Allocate: addr = 1b8 data = 0f0e0d0c0b0a09080706050403020100
15365 [L1] Cache hit from L2: addr = 1b8, data = 08
15365 [TEST] CPU read @0x208
15375 [L1] Cache miss: addr = 208
15375 [TEST] CPU read @0x38d
15395 [L2] Cache miss: addr = 208
15405 [MEM] Mem hit: addr = 200, data = 00
15415 [L2] Cache Allocate: addr = 208 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
15425 [L1] Cache Allocate: addr = 38d data = 0f0e0d0c0b0a09080706050403020100
15425 [L1] Cache hit from L2: addr = 38d, data = 0d
15425 [TEST] CPU read @0x6af
15435 [L1] Cache miss: addr = 6af
15435 [TEST] CPU read @0x1e8
15455 [L2] Cache miss: addr = 6af
15465 [MEM] Mem hit: addr = 6a0, data = a0
15475 [L2] Cache Allocate: addr = 6af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
15485 [L1] Cache Allocate: addr = 1e8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
15485 [L1] Cache hit from L2: addr = 1e8, data = a8
15485 [TEST] CPU read @0x190
15495 [L1] Cache miss: addr = 190
15495 [TEST] CPU read @0x3f5
15515 [L2] Cache hit: addr = 190, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
15525 [L1] Cache Allocate: addr = 3f5 data = 8f8e8d8c8b8a89888786858483828180
15525 [L1] Cache hit from L2: addr = 3f5, data = 85
15525 [TEST] CPU read @0x04c
15535 [L1] Cache miss: addr = 04c
15535 [TEST] CPU read @0x57b
15555 [L2] Cache miss: addr = 04c
15565 [MEM] Mem hit: addr = 040, data = 40
15575 [L2] Cache Allocate: addr = 04c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
15585 [L1] Cache Allocate: addr = 57b data = 4f4e4d4c4b4a49484746454443424140
15585 [L1] Cache hit from L2: addr = 57b, data = 4b
15585 [TEST] CPU read @0x640
15595 [L1] Cache miss: addr = 640
15595 [TEST] CPU read @0x325
15615 [L2] Cache miss: addr = 640
15625 [MEM] Mem hit: addr = 640, data = 40
15635 [L2] Cache Allocate: addr = 640 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
15645 [L1] Cache Allocate: addr = 325 data = 4f4e4d4c4b4a49484746454443424140
15645 [L1] Cache hit from L2: addr = 325, data = 45
15645 [TEST] CPU read @0x60d
15655 [L1] Cache miss: addr = 60d
15655 [TEST] CPU read @0x070
15675 [L2] Cache miss: addr = 60d
15685 [MEM] Mem hit: addr = 600, data = 00
15695 [L2] Cache Allocate: addr = 60d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
15705 [L1] Cache Allocate: addr = 070 data = 0f0e0d0c0b0a09080706050403020100
15705 [L1] Cache hit from L2: addr = 070, data = 00
15705 [TEST] CPU read @0x12d
15715 [L1] Cache miss: addr = 12d
15715 [TEST] CPU read @0x029
15735 [L2] Cache hit: addr = 12d, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
15745 [L1] Cache Allocate: addr = 029 data = 2f2e2d2c2b2a29282726252423222120
15745 [L1] Cache hit from L2: addr = 029, data = 29
15745 [TEST] CPU read @0x1bc
15755 [L1] Cache hit: addr = 1bc, data = 0c
15755 [TEST] CPU read @0x030
15765 [L1] Cache miss: addr = 030
15765 [TEST] CPU read @0x5c0
15785 [L2] Cache miss: addr = 030
15795 [MEM] Mem hit: addr = 020, data = 20
15805 [L2] Cache Allocate: addr = 030 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
15815 [L1] Cache Allocate: addr = 5c0 data = 3f3e3d3c3b3a39383736353433323130
15815 [L1] Cache hit from L2: addr = 5c0, data = 30
15815 [TEST] CPU read @0x150
15825 [L1] Cache miss: addr = 150
15825 [TEST] CPU read @0x2a1
15845 [L2] Cache miss: addr = 150
15855 [MEM] Mem hit: addr = 140, data = 40
15865 [L2] Cache Allocate: addr = 150 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
15875 [L1] Cache Allocate: addr = 2a1 data = 5f5e5d5c5b5a59585756555453525150
15875 [L1] Cache hit from L2: addr = 2a1, data = 51
15875 [TEST] CPU read @0x74d
15885 [L1] Cache miss: addr = 74d
15885 [TEST] CPU read @0x6f5
15905 [L2] Cache miss: addr = 74d
15915 [MEM] Mem hit: addr = 740, data = 40
15925 [L2] Cache Allocate: addr = 74d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
15935 [L1] Cache Allocate: addr = 6f5 data = 4f4e4d4c4b4a49484746454443424140
15935 [L1] Cache hit from L2: addr = 6f5, data = 45
15935 [TEST] CPU read @0x7f5
15945 [L1] Cache miss: addr = 7f5
15945 [TEST] CPU read @0x45d
15965 [L2] Cache hit: addr = 7f5, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
15975 [L1] Cache Allocate: addr = 45d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
15975 [L1] Cache hit from L2: addr = 45d, data = ed
15975 [TEST] CPU read @0x294
15985 [L1] Cache miss: addr = 294
15985 [TEST] CPU read @0x66a
16005 [L2] Cache miss: addr = 294
16015 [MEM] Mem hit: addr = 280, data = 80
16025 [L2] Cache Allocate: addr = 294 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
16035 [L1] Cache Allocate: addr = 66a data = 9f9e9d9c9b9a99989796959493929190
16035 [L1] Cache hit from L2: addr = 66a, data = 9a
16035 [TEST] CPU read @0x5bc
16045 [L1] Cache miss: addr = 5bc
16045 [TEST] CPU read @0x0b8
16065 [L2] Cache miss: addr = 5bc
16075 [MEM] Mem hit: addr = 5a0, data = a0
16085 [L2] Cache Allocate: addr = 5bc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
16095 [L1] Cache Allocate: addr = 0b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
16095 [L1] Cache hit from L2: addr = 0b8, data = b8
16095 [TEST] CPU read @0x49e
16105 [L1] Cache miss: addr = 49e
16105 [TEST] CPU read @0x6fa
16125 [L2] Cache miss: addr = 49e
16135 [MEM] Mem hit: addr = 480, data = 80
16145 [L2] Cache Allocate: addr = 49e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
16155 [L1] Cache Allocate: addr = 6fa data = 9f9e9d9c9b9a99989796959493929190
16155 [L1] Cache hit from L2: addr = 6fa, data = 9a
16155 [TEST] CPU read @0x346
16165 [L1] Cache miss: addr = 346
16165 [TEST] CPU read @0x407
16185 [L2] Cache miss: addr = 346
16195 [MEM] Mem hit: addr = 340, data = 40
16205 [L2] Cache Allocate: addr = 346 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
16215 [L1] Cache Allocate: addr = 407 data = 4f4e4d4c4b4a49484746454443424140
16215 [L1] Cache hit from L2: addr = 407, data = 47
16215 [TEST] CPU read @0x493
16225 [L1] Cache miss: addr = 493
16225 [TEST] CPU read @0x455
16245 [L2] Cache hit: addr = 493, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
16255 [L1] Cache Allocate: addr = 455 data = 8f8e8d8c8b8a89888786858483828180
16255 [L1] Cache hit from L2: addr = 455, data = 85
16255 [TEST] CPU read @0x3b7
16265 [L1] Cache miss: addr = 3b7
16265 [TEST] CPU read @0x145
16285 [L2] Cache miss: addr = 3b7
16295 [MEM] Mem hit: addr = 3a0, data = a0
16305 [L2] Cache Allocate: addr = 3b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
16315 [L1] Cache Allocate: addr = 145 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
16315 [L1] Cache hit from L2: addr = 145, data = b5
16315 [TEST] CPU read @0x263
16325 [L1] Cache miss: addr = 263
16325 [TEST] CPU read @0x059
16345 [L2] Cache hit: addr = 263, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
16355 [L1] Cache Allocate: addr = 059 data = 6f6e6d6c6b6a69686766656463626160
16355 [L1] Cache hit from L2: addr = 059, data = 69
16355 [TEST] CPU read @0x626
16365 [L1] Cache miss: addr = 626
16365 [TEST] CPU read @0x668
16385 [L2] Cache miss: addr = 626
16395 [MEM] Mem hit: addr = 620, data = 20
16405 [L2] Cache Allocate: addr = 626 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
16415 [L1] Cache Allocate: addr = 668 data = 2f2e2d2c2b2a29282726252423222120
16415 [L1] Cache hit from L2: addr = 668, data = 28
16415 [TEST] CPU read @0x41e
16425 [L1] Cache miss: addr = 41e
16425 [TEST] CPU read @0x490
16445 [L2] Cache miss: addr = 41e
16455 [MEM] Mem hit: addr = 400, data = 00
16465 [L2] Cache Allocate: addr = 41e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
16475 [L1] Cache Allocate: addr = 490 data = 1f1e1d1c1b1a19181716151413121110
16475 [L1] Cache hit from L2: addr = 490, data = 10
16475 [TEST] CPU read @0x55a
16485 [L1] Cache miss: addr = 55a
16485 [TEST] CPU read @0x51c
16505 [L2] Cache hit: addr = 55a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
16515 [L1] Cache Allocate: addr = 51c data = 4f4e4d4c4b4a49484746454443424140
16515 [L1] Cache hit from L2: addr = 51c, data = 4c
16515 [TEST] CPU read @0x7b9
16525 [L1] Cache miss: addr = 7b9
16525 [TEST] CPU read @0x7ab
16545 [L2] Cache miss: addr = 7b9
16555 [MEM] Mem hit: addr = 7a0, data = a0
16565 [L2] Cache Allocate: addr = 7b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
16575 [L1] Cache Allocate: addr = 7ab data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
16575 [L1] Cache hit from L2: addr = 7ab, data = bb
16575 [TEST] CPU read @0x1d0
16585 [L1] Cache miss: addr = 1d0
16585 [TEST] CPU read @0x56f
16605 [L2] Cache hit: addr = 1d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
16615 [L1] Cache Allocate: addr = 56f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
16615 [L1] Cache hit from L2: addr = 56f, data = cf
16615 [TEST] CPU read @0x5d8
16625 [L1] Cache miss: addr = 5d8
16625 [TEST] CPU read @0x045
16645 [L2] Cache miss: addr = 5d8
16655 [MEM] Mem hit: addr = 5c0, data = c0
16665 [L2] Cache Allocate: addr = 5d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
16675 [L1] Cache Allocate: addr = 045 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
16675 [L1] Cache hit from L2: addr = 045, data = d5
16675 [TEST] CPU read @0x78d
16685 [L1] Cache miss: addr = 78d
16685 [TEST] CPU read @0x38b
16705 [L2] Cache miss: addr = 78d
16715 [MEM] Mem hit: addr = 780, data = 80
16725 [L2] Cache Allocate: addr = 78d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
16735 [L1] Cache Allocate: addr = 38b data = 8f8e8d8c8b8a89888786858483828180
16735 [L1] Cache hit from L2: addr = 38b, data = 8b
16735 [TEST] CPU read @0x1fc
16745 [L1] Cache miss: addr = 1fc
16745 [TEST] CPU read @0x7dc
16765 [L2] Cache miss: addr = 1fc
16775 [MEM] Mem hit: addr = 1e0, data = e0
16785 [L2] Cache Allocate: addr = 1fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
16795 [L1] Cache Allocate: addr = 7dc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
16795 [L1] Cache hit from L2: addr = 7dc, data = fc
16795 [TEST] CPU read @0x2a4
16805 [L1] Cache miss: addr = 2a4
16805 [TEST] CPU read @0x519
16825 [L2] Cache miss: addr = 2a4
16835 [MEM] Mem hit: addr = 2a0, data = a0
16845 [L2] Cache Allocate: addr = 2a4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
16855 [L1] Cache Allocate: addr = 519 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
16855 [L1] Cache hit from L2: addr = 519, data = a9
16855 [TEST] CPU read @0x3a5
16865 [L1] Cache miss: addr = 3a5
16865 [TEST] CPU read @0x63e
16885 [L2] Cache miss: addr = 3a5
16895 [MEM] Mem hit: addr = 3a0, data = a0
16905 [L2] Cache Allocate: addr = 3a5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
16915 [L1] Cache Allocate: addr = 63e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
16915 [L1] Cache hit from L2: addr = 63e, data = ae
16915 [TEST] CPU read @0x0f3
16925 [L1] Cache miss: addr = 0f3
16925 [TEST] CPU read @0x458
16945 [L2] Cache miss: addr = 0f3
16955 [MEM] Mem hit: addr = 0e0, data = e0
16965 [L2] Cache Allocate: addr = 0f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
16975 [L1] Cache Allocate: addr = 458 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
16975 [L1] Cache hit from L2: addr = 458, data = f8
16975 [TEST] CPU read @0x3c4
16985 [L1] Cache miss: addr = 3c4
16985 [TEST] CPU read @0x35c
17005 [L2] Cache miss: addr = 3c4
17015 [MEM] Mem hit: addr = 3c0, data = c0
17025 [L2] Cache Allocate: addr = 3c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
17035 [L1] Cache Allocate: addr = 35c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
17035 [L1] Cache hit from L2: addr = 35c, data = cc
17035 [TEST] CPU read @0x506
17045 [L1] Cache miss: addr = 506
17045 [TEST] CPU read @0x09a
17065 [L2] Cache hit: addr = 506, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
17075 [L1] Cache Allocate: addr = 09a data = 0f0e0d0c0b0a09080706050403020100
17075 [L1] Cache hit from L2: addr = 09a, data = 0a
17075 [TEST] CPU read @0x118
17085 [L1] Cache miss: addr = 118
17085 [TEST] CPU read @0x6c5
17105 [L2] Cache miss: addr = 118
17115 [MEM] Mem hit: addr = 100, data = 00
17125 [L2] Cache Allocate: addr = 118 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
17135 [L1] Cache Allocate: addr = 6c5 data = 1f1e1d1c1b1a19181716151413121110
17135 [L1] Cache hit from L2: addr = 6c5, data = 15
17135 [TEST] CPU read @0x1aa
17145 [L1] Cache miss: addr = 1aa
17145 [TEST] CPU read @0x31a
17165 [L2] Cache miss: addr = 1aa
17175 [MEM] Mem hit: addr = 1a0, data = a0
17185 [L2] Cache Allocate: addr = 1aa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
17195 [L1] Cache Allocate: addr = 31a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
17195 [L1] Cache hit from L2: addr = 31a, data = aa
17195 [TEST] CPU read @0x5c3
17205 [L1] Cache miss: addr = 5c3
17205 [TEST] CPU read @0x1b2
17225 [L2] Cache miss: addr = 5c3
17235 [MEM] Mem hit: addr = 5c0, data = c0
17245 [L2] Cache Allocate: addr = 5c3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
17255 [L1] Cache Allocate: addr = 1b2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
17255 [L1] Cache hit from L2: addr = 1b2, data = c2
17255 [TEST] CPU read @0x30c
17265 [L1] Cache miss: addr = 30c
17265 [TEST] CPU read @0x6e9
17285 [L2] Cache miss: addr = 30c
17295 [MEM] Mem hit: addr = 300, data = 00
17305 [L2] Cache Allocate: addr = 30c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
17315 [L1] Cache Allocate: addr = 6e9 data = 0f0e0d0c0b0a09080706050403020100
17315 [L1] Cache hit from L2: addr = 6e9, data = 09
17315 [TEST] CPU read @0x5c3
17325 [L1] Cache miss: addr = 5c3
17325 [TEST] CPU read @0x3eb
17345 [L2] Cache hit: addr = 5c3, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
17355 [L1] Cache Allocate: addr = 3eb data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
17355 [L1] Cache hit from L2: addr = 3eb, data = cb
17355 [TEST] CPU read @0x1f8
17365 [L1] Cache miss: addr = 1f8
17365 [TEST] CPU read @0x3f2
17385 [L2] Cache miss: addr = 1f8
17395 [MEM] Mem hit: addr = 1e0, data = e0
17405 [L2] Cache Allocate: addr = 1f8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
17415 [L1] Cache Allocate: addr = 3f2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
17415 [L1] Cache hit from L2: addr = 3f2, data = f2
17415 [TEST] CPU read @0x589
17425 [L1] Cache miss: addr = 589
17425 [TEST] CPU read @0x36f
17445 [L2] Cache miss: addr = 589
17455 [MEM] Mem hit: addr = 580, data = 80
17465 [L2] Cache Allocate: addr = 589 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
17475 [L1] Cache Allocate: addr = 36f data = 8f8e8d8c8b8a89888786858483828180
17475 [L1] Cache hit from L2: addr = 36f, data = 8f
17475 [TEST] CPU read @0x31b
17485 [L1] Cache hit: addr = 31b, data = ab
17485 [TEST] CPU read @0x0ad
17495 [L1] Cache miss: addr = 0ad
17495 [TEST] CPU read @0x168
17515 [L2] Cache hit: addr = 0ad, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
17525 [L1] Cache Allocate: addr = 168 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
17525 [L1] Cache hit from L2: addr = 168, data = a8
17525 [TEST] CPU read @0x225
17535 [L1] Cache miss: addr = 225
17535 [TEST] CPU read @0x7cf
17555 [L2] Cache miss: addr = 225
17565 [MEM] Mem hit: addr = 220, data = 20
17575 [L2] Cache Allocate: addr = 225 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
17585 [L1] Cache Allocate: addr = 7cf data = 2f2e2d2c2b2a29282726252423222120
17585 [L1] Cache hit from L2: addr = 7cf, data = 2f
17585 [TEST] CPU read @0x5ab
17595 [L1] Cache miss: addr = 5ab
17595 [TEST] CPU read @0x21b
17615 [L2] Cache miss: addr = 5ab
17625 [MEM] Mem hit: addr = 5a0, data = a0
17635 [L2] Cache Allocate: addr = 5ab data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
17645 [L1] Cache Allocate: addr = 21b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
17645 [L1] Cache hit from L2: addr = 21b, data = ab
17645 [TEST] CPU read @0x680
17655 [L1] Cache miss: addr = 680
17655 [TEST] CPU read @0x15d
17675 [L2] Cache miss: addr = 680
17685 [MEM] Mem hit: addr = 680, data = 80
17695 [L2] Cache Allocate: addr = 680 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
17705 [L1] Cache Allocate: addr = 15d data = 8f8e8d8c8b8a89888786858483828180
17705 [L1] Cache hit from L2: addr = 15d, data = 8d
17705 [TEST] CPU read @0x582
17715 [L1] Cache miss: addr = 582
17715 [TEST] CPU read @0x204
17735 [L2] Cache miss: addr = 582
17745 [MEM] Mem hit: addr = 580, data = 80
17755 [L2] Cache Allocate: addr = 582 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
17765 [L1] Cache Allocate: addr = 204 data = 8f8e8d8c8b8a89888786858483828180
17765 [L1] Cache hit from L2: addr = 204, data = 84
17765 [TEST] CPU read @0x557
17775 [L1] Cache miss: addr = 557
17775 [TEST] CPU read @0x336
17795 [L2] Cache hit: addr = 557, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
17805 [L1] Cache Allocate: addr = 336 data = 4f4e4d4c4b4a49484746454443424140
17805 [L1] Cache hit from L2: addr = 336, data = 46
17805 [TEST] CPU read @0x332
17815 [L1] Cache hit: addr = 332, data = 42
17815 [TEST] CPU read @0x079
17825 [L1] Cache miss: addr = 079
17825 [TEST] CPU read @0x6e4
17845 [L2] Cache miss: addr = 079
17855 [MEM] Mem hit: addr = 060, data = 60
17865 [L2] Cache Allocate: addr = 079 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
17875 [L1] Cache Allocate: addr = 6e4 data = 7f7e7d7c7b7a79787776757473727170
17875 [L1] Cache hit from L2: addr = 6e4, data = 74
17875 [TEST] CPU read @0x416
17885 [L1] Cache miss: addr = 416
17885 [TEST] CPU read @0x4aa
17905 [L2] Cache miss: addr = 416
17915 [MEM] Mem hit: addr = 400, data = 00
17925 [L2] Cache Allocate: addr = 416 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
17935 [L1] Cache Allocate: addr = 4aa data = 1f1e1d1c1b1a19181716151413121110
17935 [L1] Cache hit from L2: addr = 4aa, data = 1a
17935 [TEST] CPU read @0x5c0
17945 [L1] Cache miss: addr = 5c0
17945 [TEST] CPU read @0x02e
17965 [L2] Cache hit: addr = 5c0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
17975 [L1] Cache Allocate: addr = 02e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
17975 [L1] Cache hit from L2: addr = 02e, data = ce
17975 [TEST] CPU read @0x78c
17985 [L1] Cache miss: addr = 78c
17985 [TEST] CPU read @0x271
18005 [L2] Cache miss: addr = 78c
18015 [MEM] Mem hit: addr = 780, data = 80
18025 [L2] Cache Allocate: addr = 78c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
18035 [L1] Cache Allocate: addr = 271 data = 8f8e8d8c8b8a89888786858483828180
18035 [L1] Cache hit from L2: addr = 271, data = 81
18035 [TEST] CPU read @0x7fb
18045 [L1] Cache miss: addr = 7fb
18045 [TEST] CPU read @0x1bc
18065 [L2] Cache miss: addr = 7fb
18075 [MEM] Mem hit: addr = 7e0, data = e0
18085 [L2] Cache Allocate: addr = 7fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
18095 [L1] Cache Allocate: addr = 1bc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
18095 [L1] Cache hit from L2: addr = 1bc, data = fc
18095 [TEST] CPU read @0x0dc
18105 [L1] Cache miss: addr = 0dc
18105 [TEST] CPU read @0x717
18125 [L2] Cache miss: addr = 0dc
18135 [MEM] Mem hit: addr = 0c0, data = c0
18145 [L2] Cache Allocate: addr = 0dc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
18155 [L1] Cache Allocate: addr = 717 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
18155 [L1] Cache hit from L2: addr = 717, data = d7
18155 [TEST] CPU read @0x4c1
18165 [L1] Cache miss: addr = 4c1
18165 [TEST] CPU read @0x1eb
18185 [L2] Cache miss: addr = 4c1
18195 [MEM] Mem hit: addr = 4c0, data = c0
18205 [L2] Cache Allocate: addr = 4c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
18215 [L1] Cache Allocate: addr = 1eb data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
18215 [L1] Cache hit from L2: addr = 1eb, data = cb
18215 [TEST] CPU read @0x3b5
18225 [L1] Cache miss: addr = 3b5
18225 [TEST] CPU read @0x689
18245 [L2] Cache miss: addr = 3b5
18255 [MEM] Mem hit: addr = 3a0, data = a0
18265 [L2] Cache Allocate: addr = 3b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
18275 [L1] Cache Allocate: addr = 689 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
18275 [L1] Cache hit from L2: addr = 689, data = b9
18275 [TEST] CPU read @0x28f
18285 [L1] Cache miss: addr = 28f
18285 [TEST] CPU read @0x6bf
18305 [L2] Cache miss: addr = 28f
18315 [MEM] Mem hit: addr = 280, data = 80
18325 [L2] Cache Allocate: addr = 28f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
18335 [L1] Cache Allocate: addr = 6bf data = 8f8e8d8c8b8a89888786858483828180
18335 [L1] Cache hit from L2: addr = 6bf, data = 8f
18335 [TEST] CPU read @0x2b0
18345 [L1] Cache miss: addr = 2b0
18345 [TEST] CPU read @0x2d3
18365 [L2] Cache miss: addr = 2b0
18375 [MEM] Mem hit: addr = 2a0, data = a0
18385 [L2] Cache Allocate: addr = 2b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
18395 [L1] Cache Allocate: addr = 2d3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
18395 [L1] Cache hit from L2: addr = 2d3, data = b3
18395 [TEST] CPU read @0x2d6
18405 [L1] Cache hit: addr = 2d6, data = b6
18405 [TEST] CPU read @0x482
18415 [L1] Cache miss: addr = 482
18415 [TEST] CPU read @0x51a
18435 [L2] Cache miss: addr = 482
18445 [MEM] Mem hit: addr = 480, data = 80
18455 [L2] Cache Allocate: addr = 482 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
18465 [L1] Cache Allocate: addr = 51a data = 8f8e8d8c8b8a89888786858483828180
18465 [L1] Cache hit from L2: addr = 51a, data = 8a
18465 [TEST] CPU read @0x771
18475 [L1] Cache miss: addr = 771
18475 [TEST] CPU read @0x4d7
18495 [L2] Cache miss: addr = 771
18505 [MEM] Mem hit: addr = 760, data = 60
18515 [L2] Cache Allocate: addr = 771 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
18525 [L1] Cache Allocate: addr = 4d7 data = 7f7e7d7c7b7a79787776757473727170
18525 [L1] Cache hit from L2: addr = 4d7, data = 77
18525 [TEST] CPU read @0x60e
18535 [L1] Cache miss: addr = 60e
18535 [TEST] CPU read @0x4f1
18555 [L2] Cache miss: addr = 60e
18565 [MEM] Mem hit: addr = 600, data = 00
18575 [L2] Cache Allocate: addr = 60e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
18585 [L1] Cache Allocate: addr = 4f1 data = 0f0e0d0c0b0a09080706050403020100
18585 [L1] Cache hit from L2: addr = 4f1, data = 01
18585 [TEST] CPU read @0x5cd
18595 [L1] Cache miss: addr = 5cd
18595 [TEST] CPU read @0x305
18615 [L2] Cache miss: addr = 5cd
18625 [MEM] Mem hit: addr = 5c0, data = c0
18635 [L2] Cache Allocate: addr = 5cd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
18645 [L1] Cache Allocate: addr = 305 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
18645 [L1] Cache hit from L2: addr = 305, data = c5
18645 [TEST] CPU read @0x31c
18655 [L1] Cache miss: addr = 31c
18655 [TEST] CPU read @0x798
18675 [L2] Cache miss: addr = 31c
18685 [MEM] Mem hit: addr = 300, data = 00
18695 [L2] Cache Allocate: addr = 31c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
18705 [L1] Cache Allocate: addr = 798 data = 1f1e1d1c1b1a19181716151413121110
18705 [L1] Cache hit from L2: addr = 798, data = 18
18705 [TEST] CPU read @0x0ec
18715 [L1] Cache miss: addr = 0ec
18715 [TEST] CPU read @0x62a
18735 [L2] Cache miss: addr = 0ec
18745 [MEM] Mem hit: addr = 0e0, data = e0
18755 [L2] Cache Allocate: addr = 0ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
18765 [L1] Cache Allocate: addr = 62a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
18765 [L1] Cache hit from L2: addr = 62a, data = ea
18765 [TEST] CPU read @0x265
18775 [L1] Cache miss: addr = 265
18775 [TEST] CPU read @0x537
18795 [L2] Cache hit: addr = 265, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
18805 [L1] Cache Allocate: addr = 537 data = 6f6e6d6c6b6a69686766656463626160
18805 [L1] Cache hit from L2: addr = 537, data = 67
18805 [TEST] CPU read @0x603
18815 [L1] Cache miss: addr = 603
18815 [TEST] CPU read @0x6fe
18835 [L2] Cache miss: addr = 603
18845 [MEM] Mem hit: addr = 600, data = 00
18855 [L2] Cache Allocate: addr = 603 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
18865 [L1] Cache Allocate: addr = 6fe data = 0f0e0d0c0b0a09080706050403020100
18865 [L1] Cache hit from L2: addr = 6fe, data = 0e
18865 [TEST] CPU read @0x4fd
18875 [L1] Cache miss: addr = 4fd
18875 [TEST] CPU read @0x63e
18895 [L2] Cache miss: addr = 4fd
18905 [MEM] Mem hit: addr = 4e0, data = e0
18915 [L2] Cache Allocate: addr = 4fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
18925 [L1] Cache Allocate: addr = 63e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
18925 [L1] Cache hit from L2: addr = 63e, data = fe
18925 [TEST] CPU read @0x4e8
18935 [L1] Cache miss: addr = 4e8
18935 [TEST] CPU read @0x074
18955 [L2] Cache hit: addr = 4e8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
18965 [L1] Cache Allocate: addr = 074 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
18965 [L1] Cache hit from L2: addr = 074, data = e4
18965 [TEST] CPU read @0x1b0
18975 [L1] Cache miss: addr = 1b0
18975 [TEST] CPU read @0x406
18995 [L2] Cache miss: addr = 1b0
19005 [MEM] Mem hit: addr = 1a0, data = a0
19015 [L2] Cache Allocate: addr = 1b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
19025 [L1] Cache Allocate: addr = 406 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
19025 [L1] Cache hit from L2: addr = 406, data = b6
19025 [TEST] CPU read @0x512
19035 [L1] Cache miss: addr = 512
19035 [TEST] CPU read @0x468
19055 [L2] Cache hit: addr = 512, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
19065 [L1] Cache Allocate: addr = 468 data = 0f0e0d0c0b0a09080706050403020100
19065 [L1] Cache hit from L2: addr = 468, data = 08
19065 [TEST] CPU read @0x0c5
19075 [L1] Cache miss: addr = 0c5
19075 [TEST] CPU read @0x6fe
19095 [L2] Cache miss: addr = 0c5
19105 [MEM] Mem hit: addr = 0c0, data = c0
19115 [L2] Cache Allocate: addr = 0c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
19125 [L1] Cache Allocate: addr = 6fe data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
19125 [L1] Cache hit from L2: addr = 6fe, data = ce
19125 [TEST] CPU read @0x536
19135 [L1] Cache miss: addr = 536
19135 [TEST] CPU read @0x1f3
19155 [L2] Cache miss: addr = 536
19165 [MEM] Mem hit: addr = 520, data = 20
19175 [L2] Cache Allocate: addr = 536 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
19185 [L1] Cache Allocate: addr = 1f3 data = 3f3e3d3c3b3a39383736353433323130
19185 [L1] Cache hit from L2: addr = 1f3, data = 33
19185 [TEST] CPU read @0x3fb
19195 [L1] Cache miss: addr = 3fb
19195 [TEST] CPU read @0x46b
19215 [L2] Cache miss: addr = 3fb
19225 [MEM] Mem hit: addr = 3e0, data = e0
19235 [L2] Cache Allocate: addr = 3fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
19245 [L1] Cache Allocate: addr = 46b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
19245 [L1] Cache hit from L2: addr = 46b, data = fb
19245 [TEST] CPU read @0x717
19255 [L1] Cache miss: addr = 717
19255 [TEST] CPU read @0x60f
19275 [L2] Cache miss: addr = 717
19285 [MEM] Mem hit: addr = 700, data = 00
19295 [L2] Cache Allocate: addr = 717 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
19305 [L1] Cache Allocate: addr = 60f data = 1f1e1d1c1b1a19181716151413121110
19305 [L1] Cache hit from L2: addr = 60f, data = 1f
19305 [TEST] CPU read @0x614
19315 [L1] Cache miss: addr = 614
19315 [TEST] CPU read @0x52a
19335 [L2] Cache miss: addr = 614
19345 [MEM] Mem hit: addr = 600, data = 00
19355 [L2] Cache Allocate: addr = 614 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
19365 [L1] Cache Allocate: addr = 52a data = 1f1e1d1c1b1a19181716151413121110
19365 [L1] Cache hit from L2: addr = 52a, data = 1a
19365 [TEST] CPU read @0x6a6
19375 [L1] Cache miss: addr = 6a6
19375 [TEST] CPU read @0x6d4
19395 [L2] Cache miss: addr = 6a6
19405 [MEM] Mem hit: addr = 6a0, data = a0
19415 [L2] Cache Allocate: addr = 6a6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
19425 [L1] Cache Allocate: addr = 6d4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
19425 [L1] Cache hit from L2: addr = 6d4, data = a4
19425 [TEST] CPU read @0x0cb
19435 [L1] Cache miss: addr = 0cb
19435 [TEST] CPU read @0x26b
19455 [L2] Cache hit: addr = 0cb, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
19465 [L1] Cache Allocate: addr = 26b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
19465 [L1] Cache hit from L2: addr = 26b, data = cb
19465 [TEST] CPU read @0x304
19475 [L1] Cache miss: addr = 304
19475 [TEST] CPU read @0x2f4
19495 [L2] Cache miss: addr = 304
19505 [MEM] Mem hit: addr = 300, data = 00
19515 [L2] Cache Allocate: addr = 304 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
19525 [L1] Cache Allocate: addr = 2f4 data = 0f0e0d0c0b0a09080706050403020100
19525 [L1] Cache hit from L2: addr = 2f4, data = 04
19525 [TEST] CPU read @0x18d
19535 [L1] Cache miss: addr = 18d
19535 [TEST] CPU read @0x0e1
19555 [L2] Cache hit: addr = 18d, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
19565 [L1] Cache Allocate: addr = 0e1 data = 8f8e8d8c8b8a89888786858483828180
19565 [L1] Cache hit from L2: addr = 0e1, data = 81
19565 [TEST] CPU read @0x585
19575 [L1] Cache miss: addr = 585
19575 [TEST] CPU read @0x4b9
19595 [L2] Cache miss: addr = 585
19605 [MEM] Mem hit: addr = 580, data = 80
19615 [L2] Cache Allocate: addr = 585 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
19625 [L1] Cache Allocate: addr = 4b9 data = 8f8e8d8c8b8a89888786858483828180
19625 [L1] Cache hit from L2: addr = 4b9, data = 89
19625 [TEST] CPU read @0x6c9
19635 [L1] Cache miss: addr = 6c9
19635 [TEST] CPU read @0x660
19655 [L2] Cache hit: addr = 6c9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
19665 [L1] Cache Allocate: addr = 660 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
19665 [L1] Cache hit from L2: addr = 660, data = c0
19665 [TEST] CPU read @0x246
19675 [L1] Cache miss: addr = 246
19675 [TEST] CPU read @0x33c
19695 [L2] Cache miss: addr = 246
19705 [MEM] Mem hit: addr = 240, data = 40
19715 [L2] Cache Allocate: addr = 246 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
19725 [L1] Cache Allocate: addr = 33c data = 4f4e4d4c4b4a49484746454443424140
19725 [L1] Cache hit from L2: addr = 33c, data = 4c
19725 [TEST] CPU read @0x737
19735 [L1] Cache miss: addr = 737
19735 [TEST] CPU read @0x558
19755 [L2] Cache miss: addr = 737
19765 [MEM] Mem hit: addr = 720, data = 20
19775 [L2] Cache Allocate: addr = 737 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
19785 [L1] Cache Allocate: addr = 558 data = 3f3e3d3c3b3a39383736353433323130
19785 [L1] Cache hit from L2: addr = 558, data = 38
19785 [TEST] CPU read @0x773
19795 [L1] Cache miss: addr = 773
19795 [TEST] CPU read @0x20e
19815 [L2] Cache hit: addr = 773, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
19825 [L1] Cache Allocate: addr = 20e data = 6f6e6d6c6b6a69686766656463626160
19825 [L1] Cache hit from L2: addr = 20e, data = 6e
19825 [TEST] CPU read @0x3dc
19835 [L1] Cache miss: addr = 3dc
19835 [TEST] CPU read @0x330
19855 [L2] Cache miss: addr = 3dc
19865 [MEM] Mem hit: addr = 3c0, data = c0
19875 [L2] Cache Allocate: addr = 3dc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
19885 [L1] Cache Allocate: addr = 330 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
19885 [L1] Cache hit from L2: addr = 330, data = d0
19885 [TEST] CPU read @0x5d0
19895 [L1] Cache miss: addr = 5d0
19895 [TEST] CPU read @0x500
19915 [L2] Cache miss: addr = 5d0
19925 [MEM] Mem hit: addr = 5c0, data = c0
19935 [L2] Cache Allocate: addr = 5d0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
19945 [L1] Cache Allocate: addr = 500 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
19945 [L1] Cache hit from L2: addr = 500, data = d0
19945 [TEST] CPU read @0x743
19955 [L1] Cache miss: addr = 743
19955 [TEST] CPU read @0x1f8
19975 [L2] Cache miss: addr = 743
19985 [MEM] Mem hit: addr = 740, data = 40
19995 [L2] Cache Allocate: addr = 743 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
20005 [L1] Cache Allocate: addr = 1f8 data = 4f4e4d4c4b4a49484746454443424140
20005 [L1] Cache hit from L2: addr = 1f8, data = 48
20005 [TEST] CPU read @0x2a1
20015 [L1] Cache miss: addr = 2a1
20015 [TEST] CPU read @0x753
20035 [L2] Cache miss: addr = 2a1
20045 [MEM] Mem hit: addr = 2a0, data = a0
20055 [L2] Cache Allocate: addr = 2a1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
20065 [L1] Cache Allocate: addr = 753 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
20065 [L1] Cache hit from L2: addr = 753, data = a3
20065 [TEST] CPU read @0x798
20075 [L1] Cache hit: addr = 798, data = 18
20075 [TEST] CPU read @0x55f
20085 [L1] Cache miss: addr = 55f
20085 [TEST] CPU read @0x287
20105 [L2] Cache hit: addr = 55f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
20115 [L1] Cache Allocate: addr = 287 data = 4f4e4d4c4b4a49484746454443424140
20115 [L1] Cache hit from L2: addr = 287, data = 47
20115 [TEST] CPU read @0x2fa
20125 [L1] Cache miss: addr = 2fa
20125 [TEST] CPU read @0x12d
20145 [L2] Cache miss: addr = 2fa
20155 [MEM] Mem hit: addr = 2e0, data = e0
20165 [L2] Cache Allocate: addr = 2fa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
20175 [L1] Cache Allocate: addr = 12d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
20175 [L1] Cache hit from L2: addr = 12d, data = fd
20175 [TEST] CPU read @0x270
20185 [L1] Cache miss: addr = 270
20185 [TEST] CPU read @0x06b
20205 [L2] Cache hit: addr = 270, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
20215 [L1] Cache Allocate: addr = 06b data = 6f6e6d6c6b6a69686766656463626160
20215 [L1] Cache hit from L2: addr = 06b, data = 6b
20215 [TEST] CPU read @0x031
20225 [L1] Cache miss: addr = 031
20225 [TEST] CPU read @0x012
20245 [L2] Cache miss: addr = 031
20255 [MEM] Mem hit: addr = 020, data = 20
20265 [L2] Cache Allocate: addr = 031 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
20275 [L1] Cache Allocate: addr = 012 data = 3f3e3d3c3b3a39383736353433323130
20275 [L1] Cache hit from L2: addr = 012, data = 32
20275 [TEST] CPU read @0x70c
20285 [L1] Cache miss: addr = 70c
20285 [TEST] CPU read @0x30d
20305 [L2] Cache miss: addr = 70c
20315 [MEM] Mem hit: addr = 700, data = 00
20325 [L2] Cache Allocate: addr = 70c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
20335 [L1] Cache Allocate: addr = 30d data = 0f0e0d0c0b0a09080706050403020100
20335 [L1] Cache hit from L2: addr = 30d, data = 0d
20335 [TEST] CPU read @0x315
20345 [L1] Cache miss: addr = 315
20345 [TEST] CPU read @0x740
20365 [L2] Cache miss: addr = 315
20375 [MEM] Mem hit: addr = 300, data = 00
20385 [L2] Cache Allocate: addr = 315 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
20395 [L1] Cache Allocate: addr = 740 data = 1f1e1d1c1b1a19181716151413121110
20395 [L1] Cache hit from L2: addr = 740, data = 10
20395 [TEST] CPU read @0x594
20405 [L1] Cache miss: addr = 594
20405 [TEST] CPU read @0x354
20425 [L2] Cache hit: addr = 594, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
20435 [L1] Cache Allocate: addr = 354 data = 8f8e8d8c8b8a89888786858483828180
20435 [L1] Cache hit from L2: addr = 354, data = 84
20435 [TEST] CPU read @0x280
20445 [L1] Cache miss: addr = 280
20445 [TEST] CPU read @0x513
20465 [L2] Cache miss: addr = 280
20475 [MEM] Mem hit: addr = 280, data = 80
20485 [L2] Cache Allocate: addr = 280 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
20495 [L1] Cache Allocate: addr = 513 data = 8f8e8d8c8b8a89888786858483828180
20495 [L1] Cache hit from L2: addr = 513, data = 83
20495 [TEST] CPU read @0x6c3
20505 [L1] Cache miss: addr = 6c3
20505 [TEST] CPU read @0x6ed
20525 [L2] Cache hit: addr = 6c3, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
20535 [L1] Cache Allocate: addr = 6ed data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
20535 [L1] Cache hit from L2: addr = 6ed, data = cd
20535 [TEST] CPU read @0x6dc
20545 [L1] Cache miss: addr = 6dc
20545 [TEST] CPU read @0x078
20565 [L2] Cache hit: addr = 6dc, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
20575 [L1] Cache Allocate: addr = 078 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
20575 [L1] Cache hit from L2: addr = 078, data = c8
20575 [TEST] CPU read @0x527
20585 [L1] Cache miss: addr = 527
20585 [TEST] CPU read @0x65f
20605 [L2] Cache miss: addr = 527
20615 [MEM] Mem hit: addr = 520, data = 20
20625 [L2] Cache Allocate: addr = 527 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
20635 [L1] Cache Allocate: addr = 65f data = 2f2e2d2c2b2a29282726252423222120
20635 [L1] Cache hit from L2: addr = 65f, data = 2f
20635 [TEST] CPU read @0x323
20645 [L1] Cache miss: addr = 323
20645 [TEST] CPU read @0x3ab
20665 [L2] Cache miss: addr = 323
20675 [MEM] Mem hit: addr = 320, data = 20
20685 [L2] Cache Allocate: addr = 323 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
20695 [L1] Cache Allocate: addr = 3ab data = 2f2e2d2c2b2a29282726252423222120
20695 [L1] Cache hit from L2: addr = 3ab, data = 2b
20695 [TEST] CPU read @0x738
20705 [L1] Cache miss: addr = 738
20705 [TEST] CPU read @0x522
20725 [L2] Cache miss: addr = 738
20735 [MEM] Mem hit: addr = 720, data = 20
20745 [L2] Cache Allocate: addr = 738 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
20755 [L1] Cache Allocate: addr = 522 data = 3f3e3d3c3b3a39383736353433323130
20755 [L1] Cache hit from L2: addr = 522, data = 32
20755 [TEST] CPU read @0x5c9
20765 [L1] Cache miss: addr = 5c9
20765 [TEST] CPU read @0x4c7
20785 [L2] Cache hit: addr = 5c9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
20795 [L1] Cache Allocate: addr = 4c7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
20795 [L1] Cache hit from L2: addr = 4c7, data = c7
20795 [TEST] CPU read @0x282
20805 [L1] Cache miss: addr = 282
20805 [TEST] CPU read @0x7ce
20825 [L2] Cache hit: addr = 282, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
20835 [L1] Cache Allocate: addr = 7ce data = 8f8e8d8c8b8a89888786858483828180
20835 [L1] Cache hit from L2: addr = 7ce, data = 8e
20835 [TEST] CPU read @0x2c7
20845 [L1] Cache miss: addr = 2c7
20845 [TEST] CPU read @0x424
20865 [L2] Cache miss: addr = 2c7
20875 [MEM] Mem hit: addr = 2c0, data = c0
20885 [L2] Cache Allocate: addr = 2c7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
20895 [L1] Cache Allocate: addr = 424 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
20895 [L1] Cache hit from L2: addr = 424, data = c4
20895 [TEST] CPU read @0x7db
20905 [L1] Cache miss: addr = 7db
20905 [TEST] CPU read @0x408
20925 [L2] Cache miss: addr = 7db
20935 [MEM] Mem hit: addr = 7c0, data = c0
20945 [L2] Cache Allocate: addr = 7db data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
20955 [L1] Cache Allocate: addr = 408 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
20955 [L1] Cache hit from L2: addr = 408, data = d8
20955 [TEST] CPU read @0x775
20965 [L1] Cache miss: addr = 775
20965 [TEST] CPU read @0x5b5
20985 [L2] Cache hit: addr = 775, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
20995 [L1] Cache Allocate: addr = 5b5 data = 6f6e6d6c6b6a69686766656463626160
20995 [L1] Cache hit from L2: addr = 5b5, data = 65
20995 [TEST] CPU read @0x21a
21005 [L1] Cache miss: addr = 21a
21005 [TEST] CPU read @0x338
21025 [L2] Cache miss: addr = 21a
21035 [MEM] Mem hit: addr = 200, data = 00
21045 [L2] Cache Allocate: addr = 21a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
21055 [L1] Cache Allocate: addr = 338 data = 1f1e1d1c1b1a19181716151413121110
21055 [L1] Cache hit from L2: addr = 338, data = 18
21055 [TEST] CPU read @0x282
21065 [L1] Cache miss: addr = 282
21065 [TEST] CPU read @0x058
21085 [L2] Cache hit: addr = 282, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
21095 [L1] Cache Allocate: addr = 058 data = 8f8e8d8c8b8a89888786858483828180
21095 [L1] Cache hit from L2: addr = 058, data = 88
21095 [TEST] CPU read @0x250
21105 [L1] Cache miss: addr = 250
21105 [TEST] CPU read @0x2a3
21125 [L2] Cache miss: addr = 250
21135 [MEM] Mem hit: addr = 240, data = 40
21145 [L2] Cache Allocate: addr = 250 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
21155 [L1] Cache Allocate: addr = 2a3 data = 5f5e5d5c5b5a59585756555453525150
21155 [L1] Cache hit from L2: addr = 2a3, data = 53
21155 [TEST] CPU read @0x3a4
21165 [L1] Cache miss: addr = 3a4
21165 [TEST] CPU read @0x765
21185 [L2] Cache miss: addr = 3a4
21195 [MEM] Mem hit: addr = 3a0, data = a0
21205 [L2] Cache Allocate: addr = 3a4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
21215 [L1] Cache Allocate: addr = 765 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
21215 [L1] Cache hit from L2: addr = 765, data = a5
21215 [TEST] CPU read @0x7ea
21225 [L1] Cache miss: addr = 7ea
21225 [TEST] CPU read @0x106
21245 [L2] Cache miss: addr = 7ea
21255 [MEM] Mem hit: addr = 7e0, data = e0
21265 [L2] Cache Allocate: addr = 7ea data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
21275 [L1] Cache Allocate: addr = 106 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
21275 [L1] Cache hit from L2: addr = 106, data = e6
21275 [TEST] CPU read @0x054
21285 [L1] Cache hit: addr = 054, data = 84
21285 [TEST] CPU read @0x05b
21295 [L1] Cache hit: addr = 05b, data = 8b
21295 [TEST] CPU read @0x0c8
21305 [L1] Cache miss: addr = 0c8
21305 [TEST] CPU read @0x148
21325 [L2] Cache miss: addr = 0c8
21335 [MEM] Mem hit: addr = 0c0, data = c0
21345 [L2] Cache Allocate: addr = 0c8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
21355 [L1] Cache Allocate: addr = 148 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
21355 [L1] Cache hit from L2: addr = 148, data = c8
21355 [TEST] CPU read @0x237
21365 [L1] Cache miss: addr = 237
21365 [TEST] CPU read @0x3f8
21385 [L2] Cache miss: addr = 237
21395 [MEM] Mem hit: addr = 220, data = 20
21405 [L2] Cache Allocate: addr = 237 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
21415 [L1] Cache Allocate: addr = 3f8 data = 3f3e3d3c3b3a39383736353433323130
21415 [L1] Cache hit from L2: addr = 3f8, data = 38
21415 [TEST] CPU read @0x2b5
21425 [L1] Cache miss: addr = 2b5
21425 [TEST] CPU read @0x151
21445 [L2] Cache miss: addr = 2b5
21455 [MEM] Mem hit: addr = 2a0, data = a0
21465 [L2] Cache Allocate: addr = 2b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
21475 [L1] Cache Allocate: addr = 151 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
21475 [L1] Cache hit from L2: addr = 151, data = b1
21475 [TEST] CPU read @0x583
21485 [L1] Cache miss: addr = 583
21485 [TEST] CPU read @0x39b
21505 [L2] Cache miss: addr = 583
21515 [MEM] Mem hit: addr = 580, data = 80
21525 [L2] Cache Allocate: addr = 583 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
21535 [L1] Cache Allocate: addr = 39b data = 8f8e8d8c8b8a89888786858483828180
21535 [L1] Cache hit from L2: addr = 39b, data = 8b
21535 [TEST] CPU read @0x535
21545 [L1] Cache miss: addr = 535
21545 [TEST] CPU read @0x3b0
21565 [L2] Cache miss: addr = 535
21575 [MEM] Mem hit: addr = 520, data = 20
21585 [L2] Cache Allocate: addr = 535 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
21595 [L1] Cache Allocate: addr = 3b0 data = 3f3e3d3c3b3a39383736353433323130
21595 [L1] Cache hit from L2: addr = 3b0, data = 30
21595 [TEST] CPU read @0x2fb
21605 [L1] Cache miss: addr = 2fb
21605 [TEST] CPU read @0x34f
21625 [L2] Cache miss: addr = 2fb
21635 [MEM] Mem hit: addr = 2e0, data = e0
21645 [L2] Cache Allocate: addr = 2fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
21655 [L1] Cache Allocate: addr = 34f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
21655 [L1] Cache hit from L2: addr = 34f, data = ff
21655 [TEST] CPU read @0x630
21665 [L1] Cache miss: addr = 630
21665 [TEST] CPU read @0x418
21685 [L2] Cache miss: addr = 630
21695 [MEM] Mem hit: addr = 620, data = 20
21705 [L2] Cache Allocate: addr = 630 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
21715 [L1] Cache Allocate: addr = 418 data = 3f3e3d3c3b3a39383736353433323130
21715 [L1] Cache hit from L2: addr = 418, data = 38
21715 [TEST] CPU read @0x0dd
21725 [L1] Cache miss: addr = 0dd
21725 [TEST] CPU read @0x046
21745 [L2] Cache hit: addr = 0dd, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
21755 [L1] Cache Allocate: addr = 046 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
21755 [L1] Cache hit from L2: addr = 046, data = c6
21755 [TEST] CPU read @0x761
21765 [L1] Cache hit: addr = 761, data = a1
21765 [TEST] CPU read @0x059
21775 [L1] Cache miss: addr = 059
21775 [TEST] CPU read @0x355
21795 [L2] Cache miss: addr = 059
21805 [MEM] Mem hit: addr = 040, data = 40
21815 [L2] Cache Allocate: addr = 059 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
21825 [L1] Cache Allocate: addr = 355 data = 5f5e5d5c5b5a59585756555453525150
21825 [L1] Cache hit from L2: addr = 355, data = 55
21825 [TEST] CPU read @0x72f
21835 [L1] Cache miss: addr = 72f
21835 [TEST] CPU read @0x00b
21855 [L2] Cache miss: addr = 72f
21865 [MEM] Mem hit: addr = 720, data = 20
21875 [L2] Cache Allocate: addr = 72f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
21885 [L1] Cache Allocate: addr = 00b data = 2f2e2d2c2b2a29282726252423222120
21885 [L1] Cache hit from L2: addr = 00b, data = 2b
21885 [TEST] CPU read @0x2de
21895 [L1] Cache miss: addr = 2de
21895 [TEST] CPU read @0x4d3
21915 [L2] Cache miss: addr = 2de
21925 [MEM] Mem hit: addr = 2c0, data = c0
21935 [L2] Cache Allocate: addr = 2de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
21945 [L1] Cache Allocate: addr = 4d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
21945 [L1] Cache hit from L2: addr = 4d3, data = d3
21945 [TEST] CPU read @0x128
21955 [L1] Cache miss: addr = 128
21955 [TEST] CPU read @0x1e9
21975 [L2] Cache hit: addr = 128, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
21985 [L1] Cache Allocate: addr = 1e9 data = 2f2e2d2c2b2a29282726252423222120
21985 [L1] Cache hit from L2: addr = 1e9, data = 29
21985 [TEST] CPU read @0x158
21995 [L1] Cache miss: addr = 158
21995 [TEST] CPU read @0x1d5
22015 [L2] Cache miss: addr = 158
22025 [MEM] Mem hit: addr = 140, data = 40
22035 [L2] Cache Allocate: addr = 158 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
22045 [L1] Cache Allocate: addr = 1d5 data = 5f5e5d5c5b5a59585756555453525150
22045 [L1] Cache hit from L2: addr = 1d5, data = 55
22045 [TEST] CPU read @0x5c3
22055 [L1] Cache miss: addr = 5c3
22055 [TEST] CPU read @0x3d4
22075 [L2] Cache miss: addr = 5c3
22085 [MEM] Mem hit: addr = 5c0, data = c0
22095 [L2] Cache Allocate: addr = 5c3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
22105 [L1] Cache Allocate: addr = 3d4 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
22105 [L1] Cache hit from L2: addr = 3d4, data = c4
22105 [TEST] CPU read @0x5a4
22115 [L1] Cache miss: addr = 5a4
22115 [TEST] CPU read @0x77e
22135 [L2] Cache miss: addr = 5a4
22145 [MEM] Mem hit: addr = 5a0, data = a0
22155 [L2] Cache Allocate: addr = 5a4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
22165 [L1] Cache Allocate: addr = 77e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
22165 [L1] Cache hit from L2: addr = 77e, data = ae
22165 [TEST] CPU read @0x5d6
22175 [L1] Cache miss: addr = 5d6
22175 [TEST] CPU read @0x00f
22195 [L2] Cache hit: addr = 5d6, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
22205 [L1] Cache Allocate: addr = 00f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
22205 [L1] Cache hit from L2: addr = 00f, data = cf
22205 [TEST] CPU read @0x483
22215 [L1] Cache miss: addr = 483
22215 [TEST] CPU read @0x7a0
22235 [L2] Cache miss: addr = 483
22245 [MEM] Mem hit: addr = 480, data = 80
22255 [L2] Cache Allocate: addr = 483 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
22265 [L1] Cache Allocate: addr = 7a0 data = 8f8e8d8c8b8a89888786858483828180
22265 [L1] Cache hit from L2: addr = 7a0, data = 80
22265 [TEST] CPU read @0x482
22275 [L1] Cache miss: addr = 482
22275 [TEST] CPU read @0x3bf
22295 [L2] Cache hit: addr = 482, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
22305 [L1] Cache Allocate: addr = 3bf data = 8f8e8d8c8b8a89888786858483828180
22305 [L1] Cache hit from L2: addr = 3bf, data = 8f
22305 [TEST] CPU read @0x345
22315 [L1] Cache miss: addr = 345
22315 [TEST] CPU read @0x677
22335 [L2] Cache miss: addr = 345
22345 [MEM] Mem hit: addr = 340, data = 40
22355 [L2] Cache Allocate: addr = 345 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
22365 [L1] Cache Allocate: addr = 677 data = 4f4e4d4c4b4a49484746454443424140
22365 [L1] Cache hit from L2: addr = 677, data = 47
22365 [TEST] CPU read @0x345
22375 [L1] Cache miss: addr = 345
22375 [TEST] CPU read @0x075
22395 [L2] Cache hit: addr = 345, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
22405 [L1] Cache Allocate: addr = 075 data = 4f4e4d4c4b4a49484746454443424140
22405 [L1] Cache hit from L2: addr = 075, data = 45
22405 [TEST] CPU read @0x2f8
22415 [L1] Cache miss: addr = 2f8
22415 [TEST] CPU read @0x3c6
22435 [L2] Cache hit: addr = 2f8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
22445 [L1] Cache Allocate: addr = 3c6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
22445 [L1] Cache hit from L2: addr = 3c6, data = e6
22445 [TEST] CPU read @0x16c
22455 [L1] Cache miss: addr = 16c
22455 [TEST] CPU read @0x050
22475 [L2] Cache miss: addr = 16c
22485 [MEM] Mem hit: addr = 160, data = 60
22495 [L2] Cache Allocate: addr = 16c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
22505 [L1] Cache Allocate: addr = 050 data = 6f6e6d6c6b6a69686766656463626160
22505 [L1] Cache hit from L2: addr = 050, data = 60
22505 [TEST] CPU read @0x331
22515 [L1] Cache miss: addr = 331
22515 [TEST] CPU read @0x69c
22535 [L2] Cache miss: addr = 331
22545 [MEM] Mem hit: addr = 320, data = 20
22555 [L2] Cache Allocate: addr = 331 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
22565 [L1] Cache Allocate: addr = 69c data = 3f3e3d3c3b3a39383736353433323130
22565 [L1] Cache hit from L2: addr = 69c, data = 3c
22565 [TEST] CPU read @0x4bc
22575 [L1] Cache miss: addr = 4bc
22575 [TEST] CPU read @0x6af
22595 [L2] Cache miss: addr = 4bc
22605 [MEM] Mem hit: addr = 4a0, data = a0
22615 [L2] Cache Allocate: addr = 4bc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
22625 [L1] Cache Allocate: addr = 6af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
22625 [L1] Cache hit from L2: addr = 6af, data = bf
22625 [TEST] CPU read @0x40e
22635 [L1] Cache miss: addr = 40e
22635 [TEST] CPU read @0x669
22655 [L2] Cache miss: addr = 40e
22665 [MEM] Mem hit: addr = 400, data = 00
22675 [L2] Cache Allocate: addr = 40e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
22685 [L1] Cache Allocate: addr = 669 data = 0f0e0d0c0b0a09080706050403020100
22685 [L1] Cache hit from L2: addr = 669, data = 09
22685 [TEST] CPU read @0x0b2
22695 [L1] Cache miss: addr = 0b2
22695 [TEST] CPU read @0x6de
22715 [L2] Cache hit: addr = 0b2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
22725 [L1] Cache Allocate: addr = 6de data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
22725 [L1] Cache hit from L2: addr = 6de, data = ae
22725 [TEST] CPU read @0x485
22735 [L1] Cache miss: addr = 485
22735 [TEST] CPU read @0x7aa
22755 [L2] Cache hit: addr = 485, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
22765 [L1] Cache Allocate: addr = 7aa data = 8f8e8d8c8b8a89888786858483828180
22765 [L1] Cache hit from L2: addr = 7aa, data = 8a
22765 [TEST] CPU read @0x128
22775 [L1] Cache miss: addr = 128
22775 [TEST] CPU read @0x5c2
22795 [L2] Cache hit: addr = 128, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
22805 [L1] Cache Allocate: addr = 5c2 data = 2f2e2d2c2b2a29282726252423222120
22805 [L1] Cache hit from L2: addr = 5c2, data = 22
22805 [TEST] CPU read @0x19a
22815 [L1] Cache miss: addr = 19a
22815 [TEST] CPU read @0x1d3
22835 [L2] Cache hit: addr = 19a, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
22845 [L1] Cache Allocate: addr = 1d3 data = 8f8e8d8c8b8a89888786858483828180
22845 [L1] Cache hit from L2: addr = 1d3, data = 83
22845 [TEST] CPU read @0x2ba
22855 [L1] Cache miss: addr = 2ba
22855 [TEST] CPU read @0x4fb
22875 [L2] Cache miss: addr = 2ba
22885 [MEM] Mem hit: addr = 2a0, data = a0
22895 [L2] Cache Allocate: addr = 2ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
22905 [L1] Cache Allocate: addr = 4fb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
22905 [L1] Cache hit from L2: addr = 4fb, data = bb
22905 [TEST] CPU read @0x28b
22915 [L1] Cache miss: addr = 28b
22915 [TEST] CPU read @0x5c2
22935 [L2] Cache miss: addr = 28b
22945 [MEM] Mem hit: addr = 280, data = 80
22955 [L2] Cache Allocate: addr = 28b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
22965 [L1] Cache Allocate: addr = 5c2 data = 8f8e8d8c8b8a89888786858483828180
22965 [L1] Cache hit from L2: addr = 5c2, data = 82
22965 [TEST] CPU read @0x0cc
22975 [L1] Cache miss: addr = 0cc
22975 [TEST] CPU read @0x371
22995 [L2] Cache miss: addr = 0cc
23005 [MEM] Mem hit: addr = 0c0, data = c0
23015 [L2] Cache Allocate: addr = 0cc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
23025 [L1] Cache Allocate: addr = 371 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
23025 [L1] Cache hit from L2: addr = 371, data = c1
23025 [TEST] CPU read @0x19e
23035 [L1] Cache miss: addr = 19e
23035 [TEST] CPU read @0x361
23055 [L2] Cache hit: addr = 19e, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
23065 [L1] Cache Allocate: addr = 361 data = 8f8e8d8c8b8a89888786858483828180
23065 [L1] Cache hit from L2: addr = 361, data = 81
23065 [TEST] CPU read @0x07b
23075 [L1] Cache miss: addr = 07b
23075 [TEST] CPU read @0x0bf
23095 [L2] Cache miss: addr = 07b
23105 [MEM] Mem hit: addr = 060, data = 60
23115 [L2] Cache Allocate: addr = 07b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
23125 [L1] Cache Allocate: addr = 0bf data = 7f7e7d7c7b7a79787776757473727170
23125 [L1] Cache hit from L2: addr = 0bf, data = 7f
23125 [TEST] CPU read @0x491
23135 [L1] Cache miss: addr = 491
23135 [TEST] CPU read @0x0c0
23155 [L2] Cache miss: addr = 491
23165 [MEM] Mem hit: addr = 480, data = 80
23175 [L2] Cache Allocate: addr = 491 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
23185 [L1] Cache Allocate: addr = 0c0 data = 9f9e9d9c9b9a99989796959493929190
23185 [L1] Cache hit from L2: addr = 0c0, data = 90
23185 [TEST] CPU read @0x359
23195 [L1] Cache miss: addr = 359
23195 [TEST] CPU read @0x47e
23215 [L2] Cache hit: addr = 359, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
23225 [L1] Cache Allocate: addr = 47e data = 4f4e4d4c4b4a49484746454443424140
23225 [L1] Cache hit from L2: addr = 47e, data = 4e
23225 [TEST] CPU read @0x354
23235 [L1] Cache miss: addr = 354
23235 [TEST] CPU read @0x251
23255 [L2] Cache hit: addr = 354, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
23265 [L1] Cache Allocate: addr = 251 data = 4f4e4d4c4b4a49484746454443424140
23265 [L1] Cache hit from L2: addr = 251, data = 41
23265 [TEST] CPU read @0x049
23275 [L1] Cache miss: addr = 049
23275 [TEST] CPU read @0x5e7
23295 [L2] Cache miss: addr = 049
23305 [MEM] Mem hit: addr = 040, data = 40
23315 [L2] Cache Allocate: addr = 049 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
23325 [L1] Cache Allocate: addr = 5e7 data = 4f4e4d4c4b4a49484746454443424140
23325 [L1] Cache hit from L2: addr = 5e7, data = 47
23325 [TEST] CPU read @0x724
23335 [L1] Cache miss: addr = 724
23335 [TEST] CPU read @0x583
23355 [L2] Cache miss: addr = 724
23365 [MEM] Mem hit: addr = 720, data = 20
23375 [L2] Cache Allocate: addr = 724 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
23385 [L1] Cache Allocate: addr = 583 data = 2f2e2d2c2b2a29282726252423222120
23385 [L1] Cache hit from L2: addr = 583, data = 23
23385 [TEST] CPU read @0x05b
23395 [L1] Cache miss: addr = 05b
23395 [TEST] CPU read @0x1b9
23415 [L2] Cache hit: addr = 05b, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
23425 [L1] Cache Allocate: addr = 1b9 data = 4f4e4d4c4b4a49484746454443424140
23425 [L1] Cache hit from L2: addr = 1b9, data = 49
23425 [TEST] CPU read @0x795
23435 [L1] Cache miss: addr = 795
23435 [TEST] CPU read @0x277
23455 [L2] Cache miss: addr = 795
23465 [MEM] Mem hit: addr = 780, data = 80
23475 [L2] Cache Allocate: addr = 795 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
23485 [L1] Cache Allocate: addr = 277 data = 9f9e9d9c9b9a99989796959493929190
23485 [L1] Cache hit from L2: addr = 277, data = 97
23485 [TEST] CPU read @0x2f1
23495 [L1] Cache miss: addr = 2f1
23495 [TEST] CPU read @0x7e6
23515 [L2] Cache hit: addr = 2f1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
23525 [L1] Cache Allocate: addr = 7e6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
23525 [L1] Cache hit from L2: addr = 7e6, data = e6
23525 [TEST] CPU read @0x6af
23535 [L1] Cache miss: addr = 6af
23535 [TEST] CPU read @0x104
23555 [L2] Cache miss: addr = 6af
23565 [MEM] Mem hit: addr = 6a0, data = a0
23575 [L2] Cache Allocate: addr = 6af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
23585 [L1] Cache Allocate: addr = 104 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
23585 [L1] Cache hit from L2: addr = 104, data = a4
23585 [TEST] CPU read @0x012
23595 [L1] Cache miss: addr = 012
23595 [TEST] CPU read @0x3fc
23615 [L2] Cache miss: addr = 012
23625 [MEM] Mem hit: addr = 000, data = 00
23635 [L2] Cache Allocate: addr = 012 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
23645 [L1] Cache Allocate: addr = 3fc data = 1f1e1d1c1b1a19181716151413121110
23645 [L1] Cache hit from L2: addr = 3fc, data = 1c
23645 [TEST] CPU read @0x0ab
23655 [L1] Cache miss: addr = 0ab
23655 [TEST] CPU read @0x0c4
23675 [L2] Cache hit: addr = 0ab, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
23685 [L1] Cache Allocate: addr = 0c4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
23685 [L1] Cache hit from L2: addr = 0c4, data = a4
23685 [TEST] CPU read @0x13f
23695 [L1] Cache miss: addr = 13f
23695 [TEST] CPU read @0x6c2
23715 [L2] Cache hit: addr = 13f, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
23725 [L1] Cache Allocate: addr = 6c2 data = 2f2e2d2c2b2a29282726252423222120
23725 [L1] Cache hit from L2: addr = 6c2, data = 22
23725 [TEST] CPU read @0x173
23735 [L1] Cache miss: addr = 173
23735 [TEST] CPU read @0x35a
23755 [L2] Cache miss: addr = 173
23765 [MEM] Mem hit: addr = 160, data = 60
23775 [L2] Cache Allocate: addr = 173 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
23785 [L1] Cache Allocate: addr = 35a data = 7f7e7d7c7b7a79787776757473727170
23785 [L1] Cache hit from L2: addr = 35a, data = 7a
23785 [TEST] CPU read @0x4a0
23795 [L1] Cache miss: addr = 4a0
23795 [TEST] CPU read @0x2fe
23815 [L2] Cache miss: addr = 4a0
23825 [MEM] Mem hit: addr = 4a0, data = a0
23835 [L2] Cache Allocate: addr = 4a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
23845 [L1] Cache Allocate: addr = 2fe data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
23845 [L1] Cache hit from L2: addr = 2fe, data = ae
23845 [TEST] CPU read @0x374
23855 [L1] Cache miss: addr = 374
23855 [TEST] CPU read @0x7bb
23875 [L2] Cache miss: addr = 374
23885 [MEM] Mem hit: addr = 360, data = 60
23895 [L2] Cache Allocate: addr = 374 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
23905 [L1] Cache Allocate: addr = 7bb data = 7f7e7d7c7b7a79787776757473727170
23905 [L1] Cache hit from L2: addr = 7bb, data = 7b
23905 [TEST] CPU read @0x3e2
23915 [L1] Cache miss: addr = 3e2
23915 [TEST] CPU read @0x0e2
23935 [L2] Cache miss: addr = 3e2
23945 [MEM] Mem hit: addr = 3e0, data = e0
23955 [L2] Cache Allocate: addr = 3e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
23965 [L1] Cache Allocate: addr = 0e2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
23965 [L1] Cache hit from L2: addr = 0e2, data = e2
23965 [TEST] CPU read @0x4df
23975 [L1] Cache miss: addr = 4df
23975 [TEST] CPU read @0x298
23995 [L2] Cache miss: addr = 4df
24005 [MEM] Mem hit: addr = 4c0, data = c0
24015 [L2] Cache Allocate: addr = 4df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
24025 [L1] Cache Allocate: addr = 298 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
24025 [L1] Cache hit from L2: addr = 298, data = d8
24025 [TEST] CPU read @0x59f
24035 [L1] Cache miss: addr = 59f
24035 [TEST] CPU read @0x310
24055 [L2] Cache miss: addr = 59f
24065 [MEM] Mem hit: addr = 580, data = 80
24075 [L2] Cache Allocate: addr = 59f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
24085 [L1] Cache Allocate: addr = 310 data = 9f9e9d9c9b9a99989796959493929190
24085 [L1] Cache hit from L2: addr = 310, data = 90
24085 [TEST] CPU read @0x1f2
24095 [L1] Cache miss: addr = 1f2
24095 [TEST] CPU read @0x3bd
24115 [L2] Cache miss: addr = 1f2
24125 [MEM] Mem hit: addr = 1e0, data = e0
24135 [L2] Cache Allocate: addr = 1f2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
24145 [L1] Cache Allocate: addr = 3bd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
24145 [L1] Cache hit from L2: addr = 3bd, data = fd
24145 [TEST] CPU read @0x7ab
24155 [L1] Cache hit: addr = 7ab, data = 8b
24155 [TEST] CPU read @0x7b4
24165 [L1] Cache miss: addr = 7b4
24165 [TEST] CPU read @0x454
24185 [L2] Cache miss: addr = 7b4
24195 [MEM] Mem hit: addr = 7a0, data = a0
24205 [L2] Cache Allocate: addr = 7b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
24215 [L1] Cache Allocate: addr = 454 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
24215 [L1] Cache hit from L2: addr = 454, data = b4
24215 [TEST] CPU read @0x389
24225 [L1] Cache miss: addr = 389
24225 [TEST] CPU read @0x413
24245 [L2] Cache miss: addr = 389
24255 [MEM] Mem hit: addr = 380, data = 80
24265 [L2] Cache Allocate: addr = 389 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
24275 [L1] Cache Allocate: addr = 413 data = 8f8e8d8c8b8a89888786858483828180
24275 [L1] Cache hit from L2: addr = 413, data = 83
24275 [TEST] CPU read @0x1ac
24285 [L1] Cache miss: addr = 1ac
24285 [TEST] CPU read @0x335
24305 [L2] Cache miss: addr = 1ac
24315 [MEM] Mem hit: addr = 1a0, data = a0
24325 [L2] Cache Allocate: addr = 1ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
24335 [L1] Cache Allocate: addr = 335 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
24335 [L1] Cache hit from L2: addr = 335, data = a5
24335 [TEST] CPU read @0x73b
24345 [L1] Cache miss: addr = 73b
24345 [TEST] CPU read @0x435
24365 [L2] Cache hit: addr = 73b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
24375 [L1] Cache Allocate: addr = 435 data = 2f2e2d2c2b2a29282726252423222120
24375 [L1] Cache hit from L2: addr = 435, data = 25
24375 [TEST] CPU read @0x52f
24385 [L1] Cache miss: addr = 52f
24385 [TEST] CPU read @0x134
24405 [L2] Cache miss: addr = 52f
24415 [MEM] Mem hit: addr = 520, data = 20
24425 [L2] Cache Allocate: addr = 52f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
24435 [L1] Cache Allocate: addr = 134 data = 2f2e2d2c2b2a29282726252423222120
24435 [L1] Cache hit from L2: addr = 134, data = 24
24435 [TEST] CPU read @0x255
24445 [L1] Cache miss: addr = 255
24445 [TEST] CPU read @0x2bc
24465 [L2] Cache miss: addr = 255
24475 [MEM] Mem hit: addr = 240, data = 40
24485 [L2] Cache Allocate: addr = 255 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
24495 [L1] Cache Allocate: addr = 2bc data = 5f5e5d5c5b5a59585756555453525150
24495 [L1] Cache hit from L2: addr = 2bc, data = 5c
24495 [TEST] CPU read @0x6f2
24505 [L1] Cache miss: addr = 6f2
24505 [TEST] CPU read @0x6a7
24525 [L2] Cache miss: addr = 6f2
24535 [MEM] Mem hit: addr = 6e0, data = e0
24545 [L2] Cache Allocate: addr = 6f2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
24555 [L1] Cache Allocate: addr = 6a7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
24555 [L1] Cache hit from L2: addr = 6a7, data = f7
24555 [TEST] CPU read @0x0c1
24565 [L1] Cache miss: addr = 0c1
24565 [TEST] CPU read @0x6e4
24585 [L2] Cache miss: addr = 0c1
24595 [MEM] Mem hit: addr = 0c0, data = c0
24605 [L2] Cache Allocate: addr = 0c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
24615 [L1] Cache Allocate: addr = 6e4 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
24615 [L1] Cache hit from L2: addr = 6e4, data = c4
24615 [TEST] CPU read @0x241
24625 [L1] Cache miss: addr = 241
24625 [TEST] CPU read @0x469
24645 [L2] Cache hit: addr = 241, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
24655 [L1] Cache Allocate: addr = 469 data = 4f4e4d4c4b4a49484746454443424140
24655 [L1] Cache hit from L2: addr = 469, data = 49
24655 [TEST] CPU read @0x0fa
24665 [L1] Cache miss: addr = 0fa
24665 [TEST] CPU read @0x0cd
24685 [L2] Cache miss: addr = 0fa
24695 [MEM] Mem hit: addr = 0e0, data = e0
24705 [L2] Cache Allocate: addr = 0fa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
24715 [L1] Cache Allocate: addr = 0cd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
24715 [L1] Cache hit from L2: addr = 0cd, data = fd
24715 [TEST] CPU read @0x3ff
24725 [L1] Cache miss: addr = 3ff
24725 [TEST] CPU read @0x6b5
24745 [L2] Cache miss: addr = 3ff
24755 [MEM] Mem hit: addr = 3e0, data = e0
24765 [L2] Cache Allocate: addr = 3ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
24775 [L1] Cache Allocate: addr = 6b5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
24775 [L1] Cache hit from L2: addr = 6b5, data = f5
24775 [TEST] CPU read @0x2e8
24785 [L1] Cache miss: addr = 2e8
24785 [TEST] CPU read @0x44b
24805 [L2] Cache miss: addr = 2e8
24815 [MEM] Mem hit: addr = 2e0, data = e0
24825 [L2] Cache Allocate: addr = 2e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
24835 [L1] Cache Allocate: addr = 44b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
24835 [L1] Cache hit from L2: addr = 44b, data = eb
24835 [TEST] CPU read @0x612
24845 [L1] Cache miss: addr = 612
24845 [TEST] CPU read @0x737
24865 [L2] Cache miss: addr = 612
24875 [MEM] Mem hit: addr = 600, data = 00
24885 [L2] Cache Allocate: addr = 612 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
24895 [L1] Cache Allocate: addr = 737 data = 1f1e1d1c1b1a19181716151413121110
24895 [L1] Cache hit from L2: addr = 737, data = 17
24895 [TEST] CPU read @0x5ae
24905 [L1] Cache miss: addr = 5ae
24905 [TEST] CPU read @0x4f8
24925 [L2] Cache miss: addr = 5ae
24935 [MEM] Mem hit: addr = 5a0, data = a0
24945 [L2] Cache Allocate: addr = 5ae data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
24955 [L1] Cache Allocate: addr = 4f8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
24955 [L1] Cache hit from L2: addr = 4f8, data = a8
24955 [TEST] CPU read @0x620
24965 [L1] Cache miss: addr = 620
24965 [TEST] CPU read @0x0da
24985 [L2] Cache miss: addr = 620
24995 [MEM] Mem hit: addr = 620, data = 20
25005 [L2] Cache Allocate: addr = 620 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
25015 [L1] Cache Allocate: addr = 0da data = 2f2e2d2c2b2a29282726252423222120
25015 [L1] Cache hit from L2: addr = 0da, data = 2a
25015 [TEST] CPU read @0x222
25025 [L1] Cache miss: addr = 222
25025 [TEST] CPU read @0x5ec
25045 [L2] Cache miss: addr = 222
25055 [MEM] Mem hit: addr = 220, data = 20
25065 [L2] Cache Allocate: addr = 222 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
25075 [L1] Cache Allocate: addr = 5ec data = 2f2e2d2c2b2a29282726252423222120
25075 [L1] Cache hit from L2: addr = 5ec, data = 2c
25075 [TEST] CPU read @0x22a
25085 [L1] Cache miss: addr = 22a
25085 [TEST] CPU read @0x37a
25105 [L2] Cache hit: addr = 22a, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
25115 [L1] Cache Allocate: addr = 37a data = 2f2e2d2c2b2a29282726252423222120
25115 [L1] Cache hit from L2: addr = 37a, data = 2a
25115 [TEST] CPU read @0x11e
25125 [L1] Cache miss: addr = 11e
25125 [TEST] CPU read @0x2e9
25145 [L2] Cache miss: addr = 11e
25155 [MEM] Mem hit: addr = 100, data = 00
25165 [L2] Cache Allocate: addr = 11e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
25175 [L1] Cache Allocate: addr = 2e9 data = 1f1e1d1c1b1a19181716151413121110
25175 [L1] Cache hit from L2: addr = 2e9, data = 19
25175 [TEST] CPU read @0x2eb
25185 [L1] Cache hit: addr = 2eb, data = 1b
25185 [TEST] CPU read @0x70b
25195 [L1] Cache miss: addr = 70b
25195 [TEST] CPU read @0x26e
25215 [L2] Cache miss: addr = 70b
25225 [MEM] Mem hit: addr = 700, data = 00
25235 [L2] Cache Allocate: addr = 70b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
25245 [L1] Cache Allocate: addr = 26e data = 0f0e0d0c0b0a09080706050403020100
25245 [L1] Cache hit from L2: addr = 26e, data = 0e
25245 [TEST] CPU read @0x65e
25255 [L1] Cache miss: addr = 65e
25255 [TEST] CPU read @0x57c
25275 [L2] Cache miss: addr = 65e
25285 [MEM] Mem hit: addr = 640, data = 40
25295 [L2] Cache Allocate: addr = 65e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
25305 [L1] Cache Allocate: addr = 57c data = 5f5e5d5c5b5a59585756555453525150
25305 [L1] Cache hit from L2: addr = 57c, data = 5c
25305 [TEST] CPU read @0x145
25315 [L1] Cache miss: addr = 145
25315 [TEST] CPU read @0x48b
25335 [L2] Cache miss: addr = 145
25345 [MEM] Mem hit: addr = 140, data = 40
25355 [L2] Cache Allocate: addr = 145 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
25365 [L1] Cache Allocate: addr = 48b data = 4f4e4d4c4b4a49484746454443424140
25365 [L1] Cache hit from L2: addr = 48b, data = 4b
25365 [TEST] CPU read @0x312
25375 [L1] Cache miss: addr = 312
25375 [TEST] CPU read @0x537
25395 [L2] Cache miss: addr = 312
25405 [MEM] Mem hit: addr = 300, data = 00
25415 [L2] Cache Allocate: addr = 312 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
25425 [L1] Cache Allocate: addr = 537 data = 1f1e1d1c1b1a19181716151413121110
25425 [L1] Cache hit from L2: addr = 537, data = 17
25425 [TEST] CPU read @0x683
25435 [L1] Cache miss: addr = 683
25435 [TEST] CPU read @0x0e1
25455 [L2] Cache miss: addr = 683
25465 [MEM] Mem hit: addr = 680, data = 80
25475 [L2] Cache Allocate: addr = 683 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
25485 [L1] Cache Allocate: addr = 0e1 data = 8f8e8d8c8b8a89888786858483828180
25485 [L1] Cache hit from L2: addr = 0e1, data = 81
25485 [TEST] CPU read @0x7ce
25495 [L1] Cache miss: addr = 7ce
25495 [TEST] CPU read @0x44a
25515 [L2] Cache miss: addr = 7ce
25525 [MEM] Mem hit: addr = 7c0, data = c0
25535 [L2] Cache Allocate: addr = 7ce data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
25545 [L1] Cache Allocate: addr = 44a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
25545 [L1] Cache hit from L2: addr = 44a, data = ca
25545 [TEST] CPU read @0x3d5
25555 [L1] Cache miss: addr = 3d5
25555 [TEST] CPU read @0x7cd
25575 [L2] Cache miss: addr = 3d5
25585 [MEM] Mem hit: addr = 3c0, data = c0
25595 [L2] Cache Allocate: addr = 3d5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
25605 [L1] Cache Allocate: addr = 7cd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
25605 [L1] Cache hit from L2: addr = 7cd, data = dd
25605 [TEST] CPU read @0x6e4
25615 [L1] Cache miss: addr = 6e4
25615 [TEST] CPU read @0x4f4
25635 [L2] Cache miss: addr = 6e4
25645 [MEM] Mem hit: addr = 6e0, data = e0
25655 [L2] Cache Allocate: addr = 6e4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
25665 [L1] Cache Allocate: addr = 4f4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
25665 [L1] Cache hit from L2: addr = 4f4, data = e4
25665 [TEST] CPU read @0x3ec
25675 [L1] Cache miss: addr = 3ec
25675 [TEST] CPU read @0x71a
25695 [L2] Cache miss: addr = 3ec
25705 [MEM] Mem hit: addr = 3e0, data = e0
25715 [L2] Cache Allocate: addr = 3ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
25725 [L1] Cache Allocate: addr = 71a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
25725 [L1] Cache hit from L2: addr = 71a, data = ea
25725 [TEST] CPU read @0x6e3
25735 [L1] Cache miss: addr = 6e3
25735 [TEST] CPU read @0x4ec
25755 [L2] Cache miss: addr = 6e3
25765 [MEM] Mem hit: addr = 6e0, data = e0
25775 [L2] Cache Allocate: addr = 6e3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
25785 [L1] Cache Allocate: addr = 4ec data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
25785 [L1] Cache hit from L2: addr = 4ec, data = ec
25785 [TEST] CPU read @0x1f3
25795 [L1] Cache miss: addr = 1f3
25795 [TEST] CPU read @0x72d
25815 [L2] Cache miss: addr = 1f3
25825 [MEM] Mem hit: addr = 1e0, data = e0
25835 [L2] Cache Allocate: addr = 1f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
25845 [L1] Cache Allocate: addr = 72d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
25845 [L1] Cache hit from L2: addr = 72d, data = fd
25845 [TEST] CPU read @0x55c
25855 [L1] Cache miss: addr = 55c
25855 [TEST] CPU read @0x5dd
25875 [L2] Cache hit: addr = 55c, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
25885 [L1] Cache Allocate: addr = 5dd data = 4f4e4d4c4b4a49484746454443424140
25885 [L1] Cache hit from L2: addr = 5dd, data = 4d
25885 [TEST] CPU read @0x0ec
25895 [L1] Cache miss: addr = 0ec
25895 [TEST] CPU read @0x28f
25915 [L2] Cache miss: addr = 0ec
25925 [MEM] Mem hit: addr = 0e0, data = e0
25935 [L2] Cache Allocate: addr = 0ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
25945 [L1] Cache Allocate: addr = 28f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
25945 [L1] Cache hit from L2: addr = 28f, data = ef
25945 [TEST] CPU read @0x3ff
25955 [L1] Cache miss: addr = 3ff
25955 [TEST] CPU read @0x578
25975 [L2] Cache miss: addr = 3ff
25985 [MEM] Mem hit: addr = 3e0, data = e0
25995 [L2] Cache Allocate: addr = 3ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
26005 [L1] Cache Allocate: addr = 578 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
26005 [L1] Cache hit from L2: addr = 578, data = f8
26005 [TEST] CPU read @0x1ab
26015 [L1] Cache miss: addr = 1ab
26015 [TEST] CPU read @0x727
26035 [L2] Cache miss: addr = 1ab
26045 [MEM] Mem hit: addr = 1a0, data = a0
26055 [L2] Cache Allocate: addr = 1ab data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
26065 [L1] Cache Allocate: addr = 727 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
26065 [L1] Cache hit from L2: addr = 727, data = a7
26065 [TEST] CPU read @0x7fb
26075 [L1] Cache miss: addr = 7fb
26075 [TEST] CPU read @0x313
26095 [L2] Cache miss: addr = 7fb
26105 [MEM] Mem hit: addr = 7e0, data = e0
26115 [L2] Cache Allocate: addr = 7fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
26125 [L1] Cache Allocate: addr = 313 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
26125 [L1] Cache hit from L2: addr = 313, data = f3
26125 [TEST] CPU read @0x30c
26135 [L1] Cache miss: addr = 30c
26135 [TEST] CPU read @0x7bb
26155 [L2] Cache hit: addr = 30c, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
26165 [L1] Cache Allocate: addr = 7bb data = 0f0e0d0c0b0a09080706050403020100
26165 [L1] Cache hit from L2: addr = 7bb, data = 0b
26165 [TEST] CPU read @0x2e6
26175 [L1] Cache miss: addr = 2e6
26175 [TEST] CPU read @0x249
26195 [L2] Cache miss: addr = 2e6
26205 [MEM] Mem hit: addr = 2e0, data = e0
26215 [L2] Cache Allocate: addr = 2e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
26225 [L1] Cache Allocate: addr = 249 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
26225 [L1] Cache hit from L2: addr = 249, data = e9
26225 [TEST] CPU read @0x36a
26235 [L1] Cache miss: addr = 36a
26235 [TEST] CPU read @0x60a
26255 [L2] Cache hit: addr = 36a, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
26265 [L1] Cache Allocate: addr = 60a data = 6f6e6d6c6b6a69686766656463626160
26265 [L1] Cache hit from L2: addr = 60a, data = 6a
26265 [TEST] CPU read @0x218
26275 [L1] Cache miss: addr = 218
26275 [TEST] CPU read @0x196
26295 [L2] Cache miss: addr = 218
26305 [MEM] Mem hit: addr = 200, data = 00
26315 [L2] Cache Allocate: addr = 218 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
26325 [L1] Cache Allocate: addr = 196 data = 1f1e1d1c1b1a19181716151413121110
26325 [L1] Cache hit from L2: addr = 196, data = 16
26325 [TEST] CPU read @0x609
26335 [L1] Cache hit: addr = 609, data = 69
26335 [TEST] CPU read @0x12e
26345 [L1] Cache miss: addr = 12e
26345 [TEST] CPU read @0x4bd
26365 [L2] Cache hit: addr = 12e, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
26375 [L1] Cache Allocate: addr = 4bd data = 2f2e2d2c2b2a29282726252423222120
26375 [L1] Cache hit from L2: addr = 4bd, data = 2d
26375 [TEST] CPU read @0x166
26385 [L1] Cache miss: addr = 166
26385 [TEST] CPU read @0x076
26405 [L2] Cache miss: addr = 166
26415 [MEM] Mem hit: addr = 160, data = 60
26425 [L2] Cache Allocate: addr = 166 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
26435 [L1] Cache Allocate: addr = 076 data = 6f6e6d6c6b6a69686766656463626160
26435 [L1] Cache hit from L2: addr = 076, data = 66
26435 [TEST] CPU read @0x575
26445 [L1] Cache miss: addr = 575
26445 [TEST] CPU read @0x28f
26465 [L2] Cache miss: addr = 575
26475 [MEM] Mem hit: addr = 560, data = 60
26485 [L2] Cache Allocate: addr = 575 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
26495 [L1] Cache Allocate: addr = 28f data = 7f7e7d7c7b7a79787776757473727170
26495 [L1] Cache hit from L2: addr = 28f, data = 7f
26495 [TEST] CPU read @0x595
26505 [L1] Cache miss: addr = 595
26505 [TEST] CPU read @0x57b
26525 [L2] Cache miss: addr = 595
26535 [MEM] Mem hit: addr = 580, data = 80
26545 [L2] Cache Allocate: addr = 595 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
26555 [L1] Cache Allocate: addr = 57b data = 9f9e9d9c9b9a99989796959493929190
26555 [L1] Cache hit from L2: addr = 57b, data = 9b
26555 [TEST] CPU read @0x27c
26565 [L1] Cache miss: addr = 27c
26565 [TEST] CPU read @0x06f
26585 [L2] Cache hit: addr = 27c, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
26595 [L1] Cache Allocate: addr = 06f data = 6f6e6d6c6b6a69686766656463626160
26595 [L1] Cache hit from L2: addr = 06f, data = 6f
26595 [TEST] CPU read @0x4c9
26605 [L1] Cache miss: addr = 4c9
26605 [TEST] CPU read @0x0c9
26625 [L2] Cache miss: addr = 4c9
26635 [MEM] Mem hit: addr = 4c0, data = c0
26645 [L2] Cache Allocate: addr = 4c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
26655 [L1] Cache Allocate: addr = 0c9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
26655 [L1] Cache hit from L2: addr = 0c9, data = c9
26655 [TEST] CPU read @0x1b4
26665 [L1] Cache miss: addr = 1b4
26665 [TEST] CPU read @0x5da
26685 [L2] Cache hit: addr = 1b4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
26695 [L1] Cache Allocate: addr = 5da data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
26695 [L1] Cache hit from L2: addr = 5da, data = aa
26695 [TEST] CPU read @0x0ad
26705 [L1] Cache miss: addr = 0ad
26705 [TEST] CPU read @0x1df
26725 [L2] Cache hit: addr = 0ad, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
26735 [L1] Cache Allocate: addr = 1df data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
26735 [L1] Cache hit from L2: addr = 1df, data = af
26735 [TEST] CPU read @0x30d
26745 [L1] Cache miss: addr = 30d
26745 [TEST] CPU read @0x170
26765 [L2] Cache miss: addr = 30d
26775 [MEM] Mem hit: addr = 300, data = 00
26785 [L2] Cache Allocate: addr = 30d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
26795 [L1] Cache Allocate: addr = 170 data = 0f0e0d0c0b0a09080706050403020100
26795 [L1] Cache hit from L2: addr = 170, data = 00
26795 [TEST] CPU read @0x783
26805 [L1] Cache miss: addr = 783
26805 [TEST] CPU read @0x451
26825 [L2] Cache miss: addr = 783
26835 [MEM] Mem hit: addr = 780, data = 80
26845 [L2] Cache Allocate: addr = 783 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
26855 [L1] Cache Allocate: addr = 451 data = 8f8e8d8c8b8a89888786858483828180
26855 [L1] Cache hit from L2: addr = 451, data = 81
26855 [TEST] CPU read @0x504
26865 [L1] Cache miss: addr = 504
26865 [TEST] CPU read @0x280
26885 [L2] Cache hit: addr = 504, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
26895 [L1] Cache Allocate: addr = 280 data = 0f0e0d0c0b0a09080706050403020100
26895 [L1] Cache hit from L2: addr = 280, data = 00
26895 [TEST] CPU read @0x4f9
26905 [L1] Cache miss: addr = 4f9
26905 [TEST] CPU read @0x506
26925 [L2] Cache miss: addr = 4f9
26935 [MEM] Mem hit: addr = 4e0, data = e0
26945 [L2] Cache Allocate: addr = 4f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
26955 [L1] Cache Allocate: addr = 506 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
26955 [L1] Cache hit from L2: addr = 506, data = f6
26955 [TEST] CPU read @0x2ca
26965 [L1] Cache miss: addr = 2ca
26965 [TEST] CPU read @0x4df
26985 [L2] Cache miss: addr = 2ca
26995 [MEM] Mem hit: addr = 2c0, data = c0
27005 [L2] Cache Allocate: addr = 2ca data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
27015 [L1] Cache Allocate: addr = 4df data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
27015 [L1] Cache hit from L2: addr = 4df, data = cf
27015 [TEST] CPU read @0x3c9
27025 [L1] Cache miss: addr = 3c9
27025 [TEST] CPU read @0x584
27045 [L2] Cache miss: addr = 3c9
27055 [MEM] Mem hit: addr = 3c0, data = c0
27065 [L2] Cache Allocate: addr = 3c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
27075 [L1] Cache Allocate: addr = 584 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
27075 [L1] Cache hit from L2: addr = 584, data = c4
27075 [TEST] CPU read @0x0b0
27085 [L1] Cache miss: addr = 0b0
27085 [TEST] CPU read @0x3e9
27105 [L2] Cache hit: addr = 0b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
27115 [L1] Cache Allocate: addr = 3e9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
27115 [L1] Cache hit from L2: addr = 3e9, data = a9
27115 [TEST] CPU read @0x510
27125 [L1] Cache miss: addr = 510
27125 [TEST] CPU read @0x5de
27145 [L2] Cache hit: addr = 510, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
27155 [L1] Cache Allocate: addr = 5de data = 0f0e0d0c0b0a09080706050403020100
27155 [L1] Cache hit from L2: addr = 5de, data = 0e
27155 [TEST] CPU read @0x0ac
27165 [L1] Cache miss: addr = 0ac
27165 [TEST] CPU read @0x309
27185 [L2] Cache hit: addr = 0ac, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
27195 [L1] Cache Allocate: addr = 309 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
27195 [L1] Cache hit from L2: addr = 309, data = a9
27195 [TEST] CPU read @0x3d7
27205 [L1] Cache miss: addr = 3d7
27205 [TEST] CPU read @0x761
27225 [L2] Cache hit: addr = 3d7, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
27235 [L1] Cache Allocate: addr = 761 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
27235 [L1] Cache hit from L2: addr = 761, data = c1
27235 [TEST] CPU read @0x20d
27245 [L1] Cache miss: addr = 20d
27245 [TEST] CPU read @0x791
27265 [L2] Cache miss: addr = 20d
27275 [MEM] Mem hit: addr = 200, data = 00
27285 [L2] Cache Allocate: addr = 20d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
27295 [L1] Cache Allocate: addr = 791 data = 0f0e0d0c0b0a09080706050403020100
27295 [L1] Cache hit from L2: addr = 791, data = 01
27295 [TEST] CPU read @0x6d3
27305 [L1] Cache miss: addr = 6d3
27305 [TEST] CPU read @0x19a
27325 [L2] Cache hit: addr = 6d3, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
27335 [L1] Cache Allocate: addr = 19a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
27335 [L1] Cache hit from L2: addr = 19a, data = ca
27335 [TEST] CPU read @0x72f
27345 [L1] Cache hit: addr = 72f, data = af
27345 [TEST] CPU read @0x34e
27355 [L1] Cache miss: addr = 34e
27355 [TEST] CPU read @0x3b7
27375 [L2] Cache miss: addr = 34e
27385 [MEM] Mem hit: addr = 340, data = 40
27395 [L2] Cache Allocate: addr = 34e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
27405 [L1] Cache Allocate: addr = 3b7 data = 4f4e4d4c4b4a49484746454443424140
27405 [L1] Cache hit from L2: addr = 3b7, data = 47
27405 [TEST] CPU read @0x2c6
27415 [L1] Cache miss: addr = 2c6
27415 [TEST] CPU read @0x35d
27435 [L2] Cache miss: addr = 2c6
27445 [MEM] Mem hit: addr = 2c0, data = c0
27455 [L2] Cache Allocate: addr = 2c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
27465 [L1] Cache Allocate: addr = 35d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
27465 [L1] Cache hit from L2: addr = 35d, data = cd
27465 [TEST] CPU read @0x49c
27475 [L1] Cache miss: addr = 49c
27475 [TEST] CPU read @0x72f
27495 [L2] Cache miss: addr = 49c
27505 [MEM] Mem hit: addr = 480, data = 80
27515 [L2] Cache Allocate: addr = 49c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
27525 [L1] Cache Allocate: addr = 72f data = 9f9e9d9c9b9a99989796959493929190
27525 [L1] Cache hit from L2: addr = 72f, data = 9f
27525 [TEST] CPU read @0x644
27535 [L1] Cache miss: addr = 644
27535 [TEST] CPU read @0x29b
27555 [L2] Cache miss: addr = 644
27565 [MEM] Mem hit: addr = 640, data = 40
27575 [L2] Cache Allocate: addr = 644 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
27585 [L1] Cache Allocate: addr = 29b data = 4f4e4d4c4b4a49484746454443424140
27585 [L1] Cache hit from L2: addr = 29b, data = 4b
27585 [TEST] CPU read @0x062
27595 [L1] Cache miss: addr = 062
27595 [TEST] CPU read @0x3e9
27615 [L2] Cache miss: addr = 062
27625 [MEM] Mem hit: addr = 060, data = 60
27635 [L2] Cache Allocate: addr = 062 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
27645 [L1] Cache Allocate: addr = 3e9 data = 6f6e6d6c6b6a69686766656463626160
27645 [L1] Cache hit from L2: addr = 3e9, data = 69
27645 [TEST] CPU read @0x32e
27655 [L1] Cache miss: addr = 32e
27655 [TEST] CPU read @0x28d
27675 [L2] Cache miss: addr = 32e
27685 [MEM] Mem hit: addr = 320, data = 20
27695 [L2] Cache Allocate: addr = 32e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
27705 [L1] Cache Allocate: addr = 28d data = 2f2e2d2c2b2a29282726252423222120
27705 [L1] Cache hit from L2: addr = 28d, data = 2d
27705 [TEST] CPU read @0x7c6
27715 [L1] Cache miss: addr = 7c6
27715 [TEST] CPU read @0x4aa
27735 [L2] Cache miss: addr = 7c6
27745 [MEM] Mem hit: addr = 7c0, data = c0
27755 [L2] Cache Allocate: addr = 7c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
27765 [L1] Cache Allocate: addr = 4aa data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
27765 [L1] Cache hit from L2: addr = 4aa, data = ca
27765 [TEST] CPU read @0x0a0
27775 [L1] Cache miss: addr = 0a0
27775 [TEST] CPU read @0x737
27795 [L2] Cache hit: addr = 0a0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
27805 [L1] Cache Allocate: addr = 737 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
27805 [L1] Cache hit from L2: addr = 737, data = a7
27805 [TEST] CPU read @0x6f0
27815 [L1] Cache miss: addr = 6f0
27815 [TEST] CPU read @0x0e8
27835 [L2] Cache miss: addr = 6f0
27845 [MEM] Mem hit: addr = 6e0, data = e0
27855 [L2] Cache Allocate: addr = 6f0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
27865 [L1] Cache Allocate: addr = 0e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
27865 [L1] Cache hit from L2: addr = 0e8, data = f8
27865 [TEST] CPU read @0x4cd
27875 [L1] Cache miss: addr = 4cd
27875 [TEST] CPU read @0x1d1
27895 [L2] Cache miss: addr = 4cd
27905 [MEM] Mem hit: addr = 4c0, data = c0
27915 [L2] Cache Allocate: addr = 4cd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
27925 [L1] Cache Allocate: addr = 1d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
27925 [L1] Cache hit from L2: addr = 1d1, data = c1
27925 [TEST] CPU read @0x3bb
27935 [L1] Cache miss: addr = 3bb
27935 [TEST] CPU read @0x2df
27955 [L2] Cache miss: addr = 3bb
27965 [MEM] Mem hit: addr = 3a0, data = a0
27975 [L2] Cache Allocate: addr = 3bb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
27985 [L1] Cache Allocate: addr = 2df data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
27985 [L1] Cache hit from L2: addr = 2df, data = bf
27985 [TEST] CPU read @0x57d
27995 [L1] Cache miss: addr = 57d
27995 [TEST] CPU read @0x158
28015 [L2] Cache miss: addr = 57d
28025 [MEM] Mem hit: addr = 560, data = 60
28035 [L2] Cache Allocate: addr = 57d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
28045 [L1] Cache Allocate: addr = 158 data = 7f7e7d7c7b7a79787776757473727170
28045 [L1] Cache hit from L2: addr = 158, data = 78
28045 [TEST] CPU read @0x09f
28055 [L1] Cache miss: addr = 09f
28055 [TEST] CPU read @0x797
28075 [L2] Cache miss: addr = 09f
28085 [MEM] Mem hit: addr = 080, data = 80
28095 [L2] Cache Allocate: addr = 09f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
28105 [L1] Cache Allocate: addr = 797 data = 9f9e9d9c9b9a99989796959493929190
28105 [L1] Cache hit from L2: addr = 797, data = 97
28105 [TEST] CPU read @0x206
28115 [L1] Cache miss: addr = 206
28115 [TEST] CPU read @0x629
28135 [L2] Cache hit: addr = 206, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
28145 [L1] Cache Allocate: addr = 629 data = 0f0e0d0c0b0a09080706050403020100
28145 [L1] Cache hit from L2: addr = 629, data = 09
28145 [TEST] CPU read @0x3c4
28155 [L1] Cache miss: addr = 3c4
28155 [TEST] CPU read @0x6d7
28175 [L2] Cache miss: addr = 3c4
28185 [MEM] Mem hit: addr = 3c0, data = c0
28195 [L2] Cache Allocate: addr = 3c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
28205 [L1] Cache Allocate: addr = 6d7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
28205 [L1] Cache hit from L2: addr = 6d7, data = c7
28205 [TEST] CPU read @0x45d
28215 [L1] Cache miss: addr = 45d
28215 [TEST] CPU read @0x34d
28235 [L2] Cache miss: addr = 45d
28245 [MEM] Mem hit: addr = 440, data = 40
28255 [L2] Cache Allocate: addr = 45d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
28265 [L1] Cache Allocate: addr = 34d data = 5f5e5d5c5b5a59585756555453525150
28265 [L1] Cache hit from L2: addr = 34d, data = 5d
28265 [TEST] CPU read @0x773
28275 [L1] Cache miss: addr = 773
28275 [TEST] CPU read @0x27f
28295 [L2] Cache miss: addr = 773
28305 [MEM] Mem hit: addr = 760, data = 60
28315 [L2] Cache Allocate: addr = 773 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
28325 [L1] Cache Allocate: addr = 27f data = 7f7e7d7c7b7a79787776757473727170
28325 [L1] Cache hit from L2: addr = 27f, data = 7f
28325 [TEST] CPU read @0x44e
28335 [L1] Cache miss: addr = 44e
28335 [TEST] CPU read @0x5b9
28355 [L2] Cache hit: addr = 44e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
28365 [L1] Cache Allocate: addr = 5b9 data = 4f4e4d4c4b4a49484746454443424140
28365 [L1] Cache hit from L2: addr = 5b9, data = 49
28365 [TEST] CPU read @0x4e0
28375 [L1] Cache miss: addr = 4e0
28375 [TEST] CPU read @0x239
28395 [L2] Cache miss: addr = 4e0
28405 [MEM] Mem hit: addr = 4e0, data = e0
28415 [L2] Cache Allocate: addr = 4e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
28425 [L1] Cache Allocate: addr = 239 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
28425 [L1] Cache hit from L2: addr = 239, data = e9
28425 [TEST] CPU read @0x781
28435 [L1] Cache miss: addr = 781
28435 [TEST] CPU read @0x331
28455 [L2] Cache miss: addr = 781
28465 [MEM] Mem hit: addr = 780, data = 80
28475 [L2] Cache Allocate: addr = 781 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
28485 [L1] Cache Allocate: addr = 331 data = 8f8e8d8c8b8a89888786858483828180
28485 [L1] Cache hit from L2: addr = 331, data = 81
28485 [TEST] CPU read @0x78f
28495 [L1] Cache miss: addr = 78f
28495 [TEST] CPU read @0x5fe
28515 [L2] Cache hit: addr = 78f, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
28525 [L1] Cache Allocate: addr = 5fe data = 8f8e8d8c8b8a89888786858483828180
28525 [L1] Cache hit from L2: addr = 5fe, data = 8e
28525 [TEST] CPU read @0x05d
28535 [L1] Cache miss: addr = 05d
28535 [TEST] CPU read @0x00f
28555 [L2] Cache miss: addr = 05d
28565 [MEM] Mem hit: addr = 040, data = 40
28575 [L2] Cache Allocate: addr = 05d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
28585 [L1] Cache Allocate: addr = 00f data = 5f5e5d5c5b5a59585756555453525150
28585 [L1] Cache hit from L2: addr = 00f, data = 5f
28585 [TEST] CPU read @0x333
28595 [L1] Cache hit: addr = 333, data = 83
28595 [TEST] CPU read @0x569
28605 [L1] Cache miss: addr = 569
28605 [TEST] CPU read @0x556
28625 [L2] Cache miss: addr = 569
28635 [MEM] Mem hit: addr = 560, data = 60
28645 [L2] Cache Allocate: addr = 569 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
28655 [L1] Cache Allocate: addr = 556 data = 6f6e6d6c6b6a69686766656463626160
28655 [L1] Cache hit from L2: addr = 556, data = 66
28655 [TEST] CPU read @0x29a
28665 [L1] Cache miss: addr = 29a
28665 [TEST] CPU read @0x15c
28685 [L2] Cache miss: addr = 29a
28695 [MEM] Mem hit: addr = 280, data = 80
28705 [L2] Cache Allocate: addr = 29a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
28715 [L1] Cache Allocate: addr = 15c data = 9f9e9d9c9b9a99989796959493929190
28715 [L1] Cache hit from L2: addr = 15c, data = 9c
28715 [TEST] CPU read @0x749
28725 [L1] Cache miss: addr = 749
28725 [TEST] CPU read @0x7d3
28745 [L2] Cache miss: addr = 749
28755 [MEM] Mem hit: addr = 740, data = 40
28765 [L2] Cache Allocate: addr = 749 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
28775 [L1] Cache Allocate: addr = 7d3 data = 4f4e4d4c4b4a49484746454443424140
28775 [L1] Cache hit from L2: addr = 7d3, data = 43
28775 [TEST] CPU read @0x23a
28785 [L1] Cache miss: addr = 23a
28785 [TEST] CPU read @0x5d8
28805 [L2] Cache miss: addr = 23a
28815 [MEM] Mem hit: addr = 220, data = 20
28825 [L2] Cache Allocate: addr = 23a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
28835 [L1] Cache Allocate: addr = 5d8 data = 3f3e3d3c3b3a39383736353433323130
28835 [L1] Cache hit from L2: addr = 5d8, data = 38
28835 [TEST] CPU read @0x678
28845 [L1] Cache miss: addr = 678
28845 [TEST] CPU read @0x539
28865 [L2] Cache miss: addr = 678
28875 [MEM] Mem hit: addr = 660, data = 60
28885 [L2] Cache Allocate: addr = 678 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
28895 [L1] Cache Allocate: addr = 539 data = 7f7e7d7c7b7a79787776757473727170
28895 [L1] Cache hit from L2: addr = 539, data = 79
28895 [TEST] CPU read @0x025
28905 [L1] Cache miss: addr = 025
28905 [TEST] CPU read @0x609
28925 [L2] Cache miss: addr = 025
28935 [MEM] Mem hit: addr = 020, data = 20
28945 [L2] Cache Allocate: addr = 025 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
28955 [L1] Cache Allocate: addr = 609 data = 2f2e2d2c2b2a29282726252423222120
28955 [L1] Cache hit from L2: addr = 609, data = 29
28955 [TEST] CPU read @0x056
28965 [L1] Cache miss: addr = 056
28965 [TEST] CPU read @0x02c
28985 [L2] Cache miss: addr = 056
28995 [MEM] Mem hit: addr = 040, data = 40
29005 [L2] Cache Allocate: addr = 056 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
29015 [L1] Cache Allocate: addr = 02c data = 5f5e5d5c5b5a59585756555453525150
29015 [L1] Cache hit from L2: addr = 02c, data = 5c
29015 [TEST] CPU read @0x4d3
29025 [L1] Cache miss: addr = 4d3
29025 [TEST] CPU read @0x71a
29045 [L2] Cache miss: addr = 4d3
29055 [MEM] Mem hit: addr = 4c0, data = c0
29065 [L2] Cache Allocate: addr = 4d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
29075 [L1] Cache Allocate: addr = 71a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
29075 [L1] Cache hit from L2: addr = 71a, data = da
29075 [TEST] CPU read @0x100
29085 [L1] Cache miss: addr = 100
29085 [TEST] CPU read @0x7ac
29105 [L2] Cache miss: addr = 100
29115 [MEM] Mem hit: addr = 100, data = 00
29125 [L2] Cache Allocate: addr = 100 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
29135 [L1] Cache Allocate: addr = 7ac data = 0f0e0d0c0b0a09080706050403020100
29135 [L1] Cache hit from L2: addr = 7ac, data = 0c
29135 [TEST] CPU read @0x6e8
29145 [L1] Cache miss: addr = 6e8
29145 [TEST] CPU read @0x06c
29165 [L2] Cache miss: addr = 6e8
29175 [MEM] Mem hit: addr = 6e0, data = e0
29185 [L2] Cache Allocate: addr = 6e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
29195 [L1] Cache Allocate: addr = 06c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
29195 [L1] Cache hit from L2: addr = 06c, data = ec
29195 [TEST] CPU read @0x0a0
29205 [L1] Cache miss: addr = 0a0
29205 [TEST] CPU read @0x51d
29225 [L2] Cache hit: addr = 0a0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
29235 [L1] Cache Allocate: addr = 51d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
29235 [L1] Cache hit from L2: addr = 51d, data = ad
29235 [TEST] CPU read @0x7d1
29245 [L1] Cache miss: addr = 7d1
29245 [TEST] CPU read @0x700
29265 [L2] Cache miss: addr = 7d1
29275 [MEM] Mem hit: addr = 7c0, data = c0
29285 [L2] Cache Allocate: addr = 7d1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
29295 [L1] Cache Allocate: addr = 700 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
29295 [L1] Cache hit from L2: addr = 700, data = d0
29295 [TEST] CPU read @0x0da
29305 [L1] Cache miss: addr = 0da
29305 [TEST] CPU read @0x7d8
29325 [L2] Cache miss: addr = 0da
29335 [MEM] Mem hit: addr = 0c0, data = c0
29345 [L2] Cache Allocate: addr = 0da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
29355 [L1] Cache Allocate: addr = 7d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
29355 [L1] Cache hit from L2: addr = 7d8, data = d8
29355 [TEST] CPU read @0x3c0
29365 [L1] Cache miss: addr = 3c0
29365 [TEST] CPU read @0x44c
29385 [L2] Cache miss: addr = 3c0
29395 [MEM] Mem hit: addr = 3c0, data = c0
29405 [L2] Cache Allocate: addr = 3c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
29415 [L1] Cache Allocate: addr = 44c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
29415 [L1] Cache hit from L2: addr = 44c, data = cc
29415 [TEST] CPU read @0x0d1
29425 [L1] Cache miss: addr = 0d1
29425 [TEST] CPU read @0x451
29445 [L2] Cache miss: addr = 0d1
29455 [MEM] Mem hit: addr = 0c0, data = c0
29465 [L2] Cache Allocate: addr = 0d1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
29475 [L1] Cache Allocate: addr = 451 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
29475 [L1] Cache hit from L2: addr = 451, data = d1
29475 [TEST] CPU read @0x651
29485 [L1] Cache miss: addr = 651
29485 [TEST] CPU read @0x645
29505 [L2] Cache miss: addr = 651
29515 [MEM] Mem hit: addr = 640, data = 40
29525 [L2] Cache Allocate: addr = 651 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
29535 [L1] Cache Allocate: addr = 645 data = 5f5e5d5c5b5a59585756555453525150
29535 [L1] Cache hit from L2: addr = 645, data = 55
29535 [TEST] CPU read @0x7b3
29545 [L1] Cache miss: addr = 7b3
29545 [TEST] CPU read @0x67e
29565 [L2] Cache miss: addr = 7b3
29575 [MEM] Mem hit: addr = 7a0, data = a0
29585 [L2] Cache Allocate: addr = 7b3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
29595 [L1] Cache Allocate: addr = 67e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
29595 [L1] Cache hit from L2: addr = 67e, data = be
29595 [TEST] CPU read @0x680
29605 [L1] Cache miss: addr = 680
29605 [TEST] CPU read @0x3fc
29625 [L2] Cache miss: addr = 680
29635 [MEM] Mem hit: addr = 680, data = 80
29645 [L2] Cache Allocate: addr = 680 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
29655 [L1] Cache Allocate: addr = 3fc data = 8f8e8d8c8b8a89888786858483828180
29655 [L1] Cache hit from L2: addr = 3fc, data = 8c
29655 [TEST] CPU read @0x748
29665 [L1] Cache miss: addr = 748
29665 [TEST] CPU read @0x081
29685 [L2] Cache miss: addr = 748
29695 [MEM] Mem hit: addr = 740, data = 40
29705 [L2] Cache Allocate: addr = 748 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
29715 [L1] Cache Allocate: addr = 081 data = 4f4e4d4c4b4a49484746454443424140
29715 [L1] Cache hit from L2: addr = 081, data = 41
29715 [TEST] CPU read @0x431
29725 [L1] Cache miss: addr = 431
29725 [TEST] CPU read @0x5a7
29745 [L2] Cache miss: addr = 431
29755 [MEM] Mem hit: addr = 420, data = 20
29765 [L2] Cache Allocate: addr = 431 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
29775 [L1] Cache Allocate: addr = 5a7 data = 3f3e3d3c3b3a39383736353433323130
29775 [L1] Cache hit from L2: addr = 5a7, data = 37
29775 [TEST] CPU read @0x583
29785 [L1] Cache miss: addr = 583
29785 [TEST] CPU read @0x23f
29805 [L2] Cache miss: addr = 583
29815 [MEM] Mem hit: addr = 580, data = 80
29825 [L2] Cache Allocate: addr = 583 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
29835 [L1] Cache Allocate: addr = 23f data = 8f8e8d8c8b8a89888786858483828180
29835 [L1] Cache hit from L2: addr = 23f, data = 8f
29835 [TEST] CPU read @0x100
29845 [L1] Cache miss: addr = 100
29845 [TEST] CPU read @0x464
29865 [L2] Cache hit: addr = 100, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
29875 [L1] Cache Allocate: addr = 464 data = 0f0e0d0c0b0a09080706050403020100
29875 [L1] Cache hit from L2: addr = 464, data = 04
29875 [TEST] CPU read @0x37e
29885 [L1] Cache miss: addr = 37e
29885 [TEST] CPU read @0x7f1
29905 [L2] Cache miss: addr = 37e
29915 [MEM] Mem hit: addr = 360, data = 60
29925 [L2] Cache Allocate: addr = 37e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
29935 [L1] Cache Allocate: addr = 7f1 data = 7f7e7d7c7b7a79787776757473727170
29935 [L1] Cache hit from L2: addr = 7f1, data = 71
29935 [TEST] CPU read @0x38e
29945 [L1] Cache miss: addr = 38e
29945 [TEST] CPU read @0x59e
29965 [L2] Cache miss: addr = 38e
29975 [MEM] Mem hit: addr = 380, data = 80
29985 [L2] Cache Allocate: addr = 38e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
29995 [L1] Cache Allocate: addr = 59e data = 8f8e8d8c8b8a89888786858483828180
29995 [L1] Cache hit from L2: addr = 59e, data = 8e
29995 [TEST] CPU read @0x1e8
30005 [L1] Cache miss: addr = 1e8
30005 [TEST] CPU read @0x349
30025 [L2] Cache miss: addr = 1e8
30035 [MEM] Mem hit: addr = 1e0, data = e0
30045 [L2] Cache Allocate: addr = 1e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
30055 [L1] Cache Allocate: addr = 349 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
30055 [L1] Cache hit from L2: addr = 349, data = e9
30055 [TEST] CPU read @0x20a
30065 [L1] Cache miss: addr = 20a
30065 [TEST] CPU read @0x35f
30085 [L2] Cache miss: addr = 20a
30095 [MEM] Mem hit: addr = 200, data = 00
30105 [L2] Cache Allocate: addr = 20a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
30115 [L1] Cache Allocate: addr = 35f data = 0f0e0d0c0b0a09080706050403020100
30115 [L1] Cache hit from L2: addr = 35f, data = 0f
30115 [TEST] CPU read @0x051
30125 [L1] Cache miss: addr = 051
30125 [TEST] CPU read @0x649
30145 [L2] Cache miss: addr = 051
30155 [MEM] Mem hit: addr = 040, data = 40
30165 [L2] Cache Allocate: addr = 051 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
30175 [L1] Cache Allocate: addr = 649 data = 5f5e5d5c5b5a59585756555453525150
30175 [L1] Cache hit from L2: addr = 649, data = 59
30175 [TEST] CPU read @0x025
30185 [L1] Cache miss: addr = 025
30185 [TEST] CPU read @0x66c
30205 [L2] Cache miss: addr = 025
30215 [MEM] Mem hit: addr = 020, data = 20
30225 [L2] Cache Allocate: addr = 025 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
30235 [L1] Cache Allocate: addr = 66c data = 2f2e2d2c2b2a29282726252423222120
30235 [L1] Cache hit from L2: addr = 66c, data = 2c
30235 [TEST] CPU read @0x458
30245 [L1] Cache miss: addr = 458
30245 [TEST] CPU read @0x45e
30265 [L2] Cache miss: addr = 458
30275 [MEM] Mem hit: addr = 440, data = 40
30285 [L2] Cache Allocate: addr = 458 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
30295 [L1] Cache Allocate: addr = 45e data = 5f5e5d5c5b5a59585756555453525150
30295 [L1] Cache hit from L2: addr = 45e, data = 5e
30295 [TEST] CPU read @0x22f
30305 [L1] Cache miss: addr = 22f
30305 [TEST] CPU read @0x283
30325 [L2] Cache miss: addr = 22f
30335 [MEM] Mem hit: addr = 220, data = 20
30345 [L2] Cache Allocate: addr = 22f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
30355 [L1] Cache Allocate: addr = 283 data = 2f2e2d2c2b2a29282726252423222120
30355 [L1] Cache hit from L2: addr = 283, data = 23
30355 [TEST] CPU read @0x327
30365 [L1] Cache miss: addr = 327
30365 [TEST] CPU read @0x3d4
30385 [L2] Cache miss: addr = 327
30395 [MEM] Mem hit: addr = 320, data = 20
30405 [L2] Cache Allocate: addr = 327 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
30415 [L1] Cache Allocate: addr = 3d4 data = 2f2e2d2c2b2a29282726252423222120
30415 [L1] Cache hit from L2: addr = 3d4, data = 24
30415 [TEST] CPU read @0x494
30425 [L1] Cache miss: addr = 494
30425 [TEST] CPU read @0x492
30445 [L2] Cache miss: addr = 494
30455 [MEM] Mem hit: addr = 480, data = 80
30465 [L2] Cache Allocate: addr = 494 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
30475 [L1] Cache Allocate: addr = 492 data = 9f9e9d9c9b9a99989796959493929190
30475 [L1] Cache hit from L2: addr = 492, data = 92
30475 [TEST] CPU read @0x73c
30485 [L1] Cache miss: addr = 73c
30485 [TEST] CPU read @0x346
30505 [L2] Cache miss: addr = 73c
30515 [MEM] Mem hit: addr = 720, data = 20
30525 [L2] Cache Allocate: addr = 73c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
30535 [L1] Cache Allocate: addr = 346 data = 3f3e3d3c3b3a39383736353433323130
30535 [L1] Cache hit from L2: addr = 346, data = 36
30535 [TEST] CPU read @0x26f
30545 [L1] Cache miss: addr = 26f
30545 [TEST] CPU read @0x641
30565 [L2] Cache hit: addr = 26f, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
30575 [L1] Cache Allocate: addr = 641 data = 6f6e6d6c6b6a69686766656463626160
30575 [L1] Cache hit from L2: addr = 641, data = 61
30575 [TEST] CPU read @0x5f7
30585 [L1] Cache miss: addr = 5f7
30585 [TEST] CPU read @0x016
30605 [L2] Cache hit: addr = 5f7, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
30615 [L1] Cache Allocate: addr = 016 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
30615 [L1] Cache hit from L2: addr = 016, data = e6
30615 [TEST] CPU read @0x772
30625 [L1] Cache miss: addr = 772
30625 [TEST] CPU read @0x5a2
30645 [L2] Cache miss: addr = 772
30655 [MEM] Mem hit: addr = 760, data = 60
30665 [L2] Cache Allocate: addr = 772 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
30675 [L1] Cache Allocate: addr = 5a2 data = 7f7e7d7c7b7a79787776757473727170
30675 [L1] Cache hit from L2: addr = 5a2, data = 72
30675 [TEST] CPU read @0x1e3
30685 [L1] Cache miss: addr = 1e3
30685 [TEST] CPU read @0x292
30705 [L2] Cache hit: addr = 1e3, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
30715 [L1] Cache Allocate: addr = 292 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
30715 [L1] Cache hit from L2: addr = 292, data = e2
30715 [TEST] CPU read @0x0cb
30725 [L1] Cache miss: addr = 0cb
30725 [TEST] CPU read @0x568
30745 [L2] Cache hit: addr = 0cb, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
30755 [L1] Cache Allocate: addr = 568 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
30755 [L1] Cache hit from L2: addr = 568, data = c8
30755 [TEST] CPU read @0x631
30765 [L1] Cache miss: addr = 631
30765 [TEST] CPU read @0x3cb
30785 [L2] Cache miss: addr = 631
30795 [MEM] Mem hit: addr = 620, data = 20
30805 [L2] Cache Allocate: addr = 631 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
30815 [L1] Cache Allocate: addr = 3cb data = 3f3e3d3c3b3a39383736353433323130
30815 [L1] Cache hit from L2: addr = 3cb, data = 3b
30815 [TEST] CPU read @0x055
30825 [L1] Cache miss: addr = 055
30825 [TEST] CPU read @0x171
30845 [L2] Cache miss: addr = 055
30855 [MEM] Mem hit: addr = 040, data = 40
30865 [L2] Cache Allocate: addr = 055 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
30875 [L1] Cache Allocate: addr = 171 data = 5f5e5d5c5b5a59585756555453525150
30875 [L1] Cache hit from L2: addr = 171, data = 51
30875 [TEST] CPU read @0x35e
30885 [L1] Cache miss: addr = 35e
30885 [TEST] CPU read @0x6cd
30905 [L2] Cache miss: addr = 35e
30915 [MEM] Mem hit: addr = 340, data = 40
30925 [L2] Cache Allocate: addr = 35e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
30935 [L1] Cache Allocate: addr = 6cd data = 5f5e5d5c5b5a59585756555453525150
30935 [L1] Cache hit from L2: addr = 6cd, data = 5d
30935 [TEST] CPU read @0x6b5
30945 [L1] Cache miss: addr = 6b5
30945 [TEST] CPU read @0x508
30965 [L2] Cache miss: addr = 6b5
30975 [MEM] Mem hit: addr = 6a0, data = a0
30985 [L2] Cache Allocate: addr = 6b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
30995 [L1] Cache Allocate: addr = 508 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
30995 [L1] Cache hit from L2: addr = 508, data = b8
30995 [TEST] CPU read @0x682
31005 [L1] Cache miss: addr = 682
31005 [TEST] CPU read @0x03f
31025 [L2] Cache miss: addr = 682
31035 [MEM] Mem hit: addr = 680, data = 80
31045 [L2] Cache Allocate: addr = 682 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
31055 [L1] Cache Allocate: addr = 03f data = 8f8e8d8c8b8a89888786858483828180
31055 [L1] Cache hit from L2: addr = 03f, data = 8f
31055 [TEST] CPU read @0x2b0
31065 [L1] Cache miss: addr = 2b0
31065 [TEST] CPU read @0x7ac
31085 [L2] Cache miss: addr = 2b0
31095 [MEM] Mem hit: addr = 2a0, data = a0
31105 [L2] Cache Allocate: addr = 2b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
31115 [L1] Cache Allocate: addr = 7ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
31115 [L1] Cache hit from L2: addr = 7ac, data = bc
31115 [TEST] CPU read @0x032
31125 [L1] Cache hit: addr = 032, data = 82
31125 [TEST] CPU read @0x505
31135 [L1] Cache hit: addr = 505, data = b5
31135 [TEST] CPU read @0x35e
31145 [L1] Cache miss: addr = 35e
31145 [TEST] CPU read @0x0b8
31165 [L2] Cache hit: addr = 35e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
31175 [L1] Cache Allocate: addr = 0b8 data = 4f4e4d4c4b4a49484746454443424140
31175 [L1] Cache hit from L2: addr = 0b8, data = 48
31175 [TEST] CPU read @0x77d
31185 [L1] Cache miss: addr = 77d
31185 [TEST] CPU read @0x00a
31205 [L2] Cache hit: addr = 77d, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
31215 [L1] Cache Allocate: addr = 00a data = 6f6e6d6c6b6a69686766656463626160
31215 [L1] Cache hit from L2: addr = 00a, data = 6a
31215 [TEST] CPU read @0x28d
31225 [L1] Cache miss: addr = 28d
31225 [TEST] CPU read @0x1c9
31245 [L2] Cache miss: addr = 28d
31255 [MEM] Mem hit: addr = 280, data = 80
31265 [L2] Cache Allocate: addr = 28d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
31275 [L1] Cache Allocate: addr = 1c9 data = 8f8e8d8c8b8a89888786858483828180
31275 [L1] Cache hit from L2: addr = 1c9, data = 89
31275 [TEST] CPU read @0x0f1
31285 [L1] Cache miss: addr = 0f1
31285 [TEST] CPU read @0x6b4
31305 [L2] Cache miss: addr = 0f1
31315 [MEM] Mem hit: addr = 0e0, data = e0
31325 [L2] Cache Allocate: addr = 0f1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
31335 [L1] Cache Allocate: addr = 6b4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
31335 [L1] Cache hit from L2: addr = 6b4, data = f4
31335 [TEST] CPU read @0x7e5
31345 [L1] Cache miss: addr = 7e5
31345 [TEST] CPU read @0x134
31365 [L2] Cache miss: addr = 7e5
31375 [MEM] Mem hit: addr = 7e0, data = e0
31385 [L2] Cache Allocate: addr = 7e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
31395 [L1] Cache Allocate: addr = 134 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
31395 [L1] Cache hit from L2: addr = 134, data = e4
31395 [TEST] CPU read @0x523
31405 [L1] Cache miss: addr = 523
31405 [TEST] CPU read @0x32d
31425 [L2] Cache miss: addr = 523
31435 [MEM] Mem hit: addr = 520, data = 20
31445 [L2] Cache Allocate: addr = 523 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
31455 [L1] Cache Allocate: addr = 32d data = 2f2e2d2c2b2a29282726252423222120
31455 [L1] Cache hit from L2: addr = 32d, data = 2d
31455 [TEST] CPU read @0x131
31465 [L1] Cache hit: addr = 131, data = e1
31465 [TEST] CPU read @0x55e
31475 [L1] Cache miss: addr = 55e
31475 [TEST] CPU read @0x7b4
31495 [L2] Cache hit: addr = 55e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
31505 [L1] Cache Allocate: addr = 7b4 data = 4f4e4d4c4b4a49484746454443424140
31505 [L1] Cache hit from L2: addr = 7b4, data = 44
31505 [TEST] CPU read @0x30e
31515 [L1] Cache miss: addr = 30e
31515 [TEST] CPU read @0x164
31535 [L2] Cache miss: addr = 30e
31545 [MEM] Mem hit: addr = 300, data = 00
31555 [L2] Cache Allocate: addr = 30e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
31565 [L1] Cache Allocate: addr = 164 data = 0f0e0d0c0b0a09080706050403020100
31565 [L1] Cache hit from L2: addr = 164, data = 04
31565 [TEST] CPU read @0x364
31575 [L1] Cache miss: addr = 364
31575 [TEST] CPU read @0x148
31595 [L2] Cache miss: addr = 364
31605 [MEM] Mem hit: addr = 360, data = 60
31615 [L2] Cache Allocate: addr = 364 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
31625 [L1] Cache Allocate: addr = 148 data = 6f6e6d6c6b6a69686766656463626160
31625 [L1] Cache hit from L2: addr = 148, data = 68
31625 [TEST] CPU read @0x08a
31635 [L1] Cache miss: addr = 08a
31635 [TEST] CPU read @0x79b
31655 [L2] Cache miss: addr = 08a
31665 [MEM] Mem hit: addr = 080, data = 80
31675 [L2] Cache Allocate: addr = 08a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
31685 [L1] Cache Allocate: addr = 79b data = 8f8e8d8c8b8a89888786858483828180
31685 [L1] Cache hit from L2: addr = 79b, data = 8b
31685 [TEST] CPU read @0x4cd
31695 [L1] Cache miss: addr = 4cd
31695 [TEST] CPU read @0x26b
31715 [L2] Cache miss: addr = 4cd
31725 [MEM] Mem hit: addr = 4c0, data = c0
31735 [L2] Cache Allocate: addr = 4cd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
31745 [L1] Cache Allocate: addr = 26b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
31745 [L1] Cache hit from L2: addr = 26b, data = cb
31745 [TEST] CPU read @0x3ab
31755 [L1] Cache miss: addr = 3ab
31755 [TEST] CPU read @0x2e3
31775 [L2] Cache miss: addr = 3ab
31785 [MEM] Mem hit: addr = 3a0, data = a0
31795 [L2] Cache Allocate: addr = 3ab data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
31805 [L1] Cache Allocate: addr = 2e3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
31805 [L1] Cache hit from L2: addr = 2e3, data = a3
31805 [TEST] CPU read @0x7bd
31815 [L1] Cache hit: addr = 7bd, data = 4d
31815 [TEST] CPU read @0x4d9
31825 [L1] Cache miss: addr = 4d9
31825 [TEST] CPU read @0x0c2
31845 [L2] Cache hit: addr = 4d9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
31855 [L1] Cache Allocate: addr = 0c2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
31855 [L1] Cache hit from L2: addr = 0c2, data = c2
31855 [TEST] CPU read @0x4e0
31865 [L1] Cache miss: addr = 4e0
31865 [TEST] CPU read @0x65f
31885 [L2] Cache miss: addr = 4e0
31895 [MEM] Mem hit: addr = 4e0, data = e0
31905 [L2] Cache Allocate: addr = 4e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
31915 [L1] Cache Allocate: addr = 65f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
31915 [L1] Cache hit from L2: addr = 65f, data = ef
31915 [TEST] CPU read @0x61d
31925 [L1] Cache miss: addr = 61d
31925 [TEST] CPU read @0x493
31945 [L2] Cache miss: addr = 61d
31955 [MEM] Mem hit: addr = 600, data = 00
31965 [L2] Cache Allocate: addr = 61d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
31975 [L1] Cache Allocate: addr = 493 data = 1f1e1d1c1b1a19181716151413121110
31975 [L1] Cache hit from L2: addr = 493, data = 13
31975 [TEST] CPU read @0x326
31985 [L1] Cache hit: addr = 326, data = 26
31985 [TEST] CPU read @0x605
31995 [L1] Cache miss: addr = 605
31995 [TEST] CPU read @0x009
32015 [L2] Cache hit: addr = 605, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
32025 [L1] Cache Allocate: addr = 009 data = 0f0e0d0c0b0a09080706050403020100
32025 [L1] Cache hit from L2: addr = 009, data = 09
32025 [TEST] CPU read @0x46c
32035 [L1] Cache miss: addr = 46c
32035 [TEST] CPU read @0x06b
32055 [L2] Cache miss: addr = 46c
32065 [MEM] Mem hit: addr = 460, data = 60
32075 [L2] Cache Allocate: addr = 46c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
32085 [L1] Cache Allocate: addr = 06b data = 6f6e6d6c6b6a69686766656463626160
32085 [L1] Cache hit from L2: addr = 06b, data = 6b
32085 [TEST] CPU read @0x5b0
32095 [L1] Cache miss: addr = 5b0
32095 [TEST] CPU read @0x0f7
32115 [L2] Cache miss: addr = 5b0
32125 [MEM] Mem hit: addr = 5a0, data = a0
32135 [L2] Cache Allocate: addr = 5b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
32145 [L1] Cache Allocate: addr = 0f7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
32145 [L1] Cache hit from L2: addr = 0f7, data = b7
32145 [TEST] CPU read @0x1a5
32155 [L1] Cache miss: addr = 1a5
32155 [TEST] CPU read @0x057
32175 [L2] Cache miss: addr = 1a5
32185 [MEM] Mem hit: addr = 1a0, data = a0
32195 [L2] Cache Allocate: addr = 1a5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
32205 [L1] Cache Allocate: addr = 057 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
32205 [L1] Cache hit from L2: addr = 057, data = a7
32205 [TEST] CPU read @0x376
32215 [L1] Cache miss: addr = 376
32215 [TEST] CPU read @0x34f
32235 [L2] Cache miss: addr = 376
32245 [MEM] Mem hit: addr = 360, data = 60
32255 [L2] Cache Allocate: addr = 376 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
32265 [L1] Cache Allocate: addr = 34f data = 7f7e7d7c7b7a79787776757473727170
32265 [L1] Cache hit from L2: addr = 34f, data = 7f
32265 [TEST] CPU read @0x5b4
32275 [L1] Cache miss: addr = 5b4
32275 [TEST] CPU read @0x21d
32295 [L2] Cache miss: addr = 5b4
32305 [MEM] Mem hit: addr = 5a0, data = a0
32315 [L2] Cache Allocate: addr = 5b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
32325 [L1] Cache Allocate: addr = 21d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
32325 [L1] Cache hit from L2: addr = 21d, data = bd
32325 [TEST] CPU read @0x587
32335 [L1] Cache miss: addr = 587
32335 [TEST] CPU read @0x346
32355 [L2] Cache miss: addr = 587
32365 [MEM] Mem hit: addr = 580, data = 80
32375 [L2] Cache Allocate: addr = 587 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
32385 [L1] Cache Allocate: addr = 346 data = 8f8e8d8c8b8a89888786858483828180
32385 [L1] Cache hit from L2: addr = 346, data = 86
32385 [TEST] CPU read @0x366
32395 [L1] Cache miss: addr = 366
32395 [TEST] CPU read @0x19e
32415 [L2] Cache hit: addr = 366, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
32425 [L1] Cache Allocate: addr = 19e data = 6f6e6d6c6b6a69686766656463626160
32425 [L1] Cache hit from L2: addr = 19e, data = 6e
32425 [TEST] CPU read @0x13f
32435 [L1] Cache miss: addr = 13f
32435 [TEST] CPU read @0x554
32455 [L2] Cache hit: addr = 13f, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
32465 [L1] Cache Allocate: addr = 554 data = 2f2e2d2c2b2a29282726252423222120
32465 [L1] Cache hit from L2: addr = 554, data = 24
32465 [TEST] CPU read @0x754
32475 [L1] Cache miss: addr = 754
32475 [TEST] CPU read @0x44c
32495 [L2] Cache miss: addr = 754
32505 [MEM] Mem hit: addr = 740, data = 40
32515 [L2] Cache Allocate: addr = 754 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
32525 [L1] Cache Allocate: addr = 44c data = 5f5e5d5c5b5a59585756555453525150
32525 [L1] Cache hit from L2: addr = 44c, data = 5c
32525 [TEST] CPU read @0x006
32535 [L1] Cache hit: addr = 006, data = 06
32535 [TEST] CPU read @0x350
32545 [L1] Cache miss: addr = 350
32545 [TEST] CPU read @0x52d
32565 [L2] Cache miss: addr = 350
32575 [MEM] Mem hit: addr = 340, data = 40
32585 [L2] Cache Allocate: addr = 350 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
32595 [L1] Cache Allocate: addr = 52d data = 5f5e5d5c5b5a59585756555453525150
32595 [L1] Cache hit from L2: addr = 52d, data = 5d
32595 [TEST] CPU read @0x486
32605 [L1] Cache miss: addr = 486
32605 [TEST] CPU read @0x36a
32625 [L2] Cache miss: addr = 486
32635 [MEM] Mem hit: addr = 480, data = 80
32645 [L2] Cache Allocate: addr = 486 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
32655 [L1] Cache Allocate: addr = 36a data = 8f8e8d8c8b8a89888786858483828180
32655 [L1] Cache hit from L2: addr = 36a, data = 8a
32655 [TEST] CPU read @0x5b8
32665 [L1] Cache miss: addr = 5b8
32665 [TEST] CPU read @0x2ef
32685 [L2] Cache hit: addr = 5b8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
32695 [L1] Cache Allocate: addr = 2ef data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
32695 [L1] Cache hit from L2: addr = 2ef, data = af
32695 [TEST] CPU read @0x7a0
32705 [L1] Cache miss: addr = 7a0
32705 [TEST] CPU read @0x73f
32725 [L2] Cache miss: addr = 7a0
32735 [MEM] Mem hit: addr = 7a0, data = a0
32745 [L2] Cache Allocate: addr = 7a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
32755 [L1] Cache Allocate: addr = 73f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
32755 [L1] Cache hit from L2: addr = 73f, data = af
32755 [TEST] CPU read @0x209
32765 [L1] Cache miss: addr = 209
32765 [TEST] CPU read @0x2a8
32785 [L2] Cache miss: addr = 209
32795 [MEM] Mem hit: addr = 200, data = 00
32805 [L2] Cache Allocate: addr = 209 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
32815 [L1] Cache Allocate: addr = 2a8 data = 0f0e0d0c0b0a09080706050403020100
32815 [L1] Cache hit from L2: addr = 2a8, data = 08
32815 [TEST] CPU read @0x255
32825 [L1] Cache miss: addr = 255
32825 [TEST] CPU read @0x61e
32845 [L2] Cache miss: addr = 255
32855 [MEM] Mem hit: addr = 240, data = 40
32865 [L2] Cache Allocate: addr = 255 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
32875 [L1] Cache Allocate: addr = 61e data = 5f5e5d5c5b5a59585756555453525150
32875 [L1] Cache hit from L2: addr = 61e, data = 5e
32875 [TEST] CPU read @0x4b8
32885 [L1] Cache miss: addr = 4b8
32885 [TEST] CPU read @0x2ce
32905 [L2] Cache miss: addr = 4b8
32915 [MEM] Mem hit: addr = 4a0, data = a0
32925 [L2] Cache Allocate: addr = 4b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
32935 [L1] Cache Allocate: addr = 2ce data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
32935 [L1] Cache hit from L2: addr = 2ce, data = be
32935 [TEST] CPU read @0x6d6
32945 [L1] Cache miss: addr = 6d6
32945 [TEST] CPU read @0x025
32965 [L2] Cache hit: addr = 6d6, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
32975 [L1] Cache Allocate: addr = 025 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
32975 [L1] Cache hit from L2: addr = 025, data = c5
32975 [TEST] CPU read @0x2a9
32985 [L1] Cache miss: addr = 2a9
32985 [TEST] CPU read @0x4cf
33005 [L2] Cache miss: addr = 2a9
33015 [MEM] Mem hit: addr = 2a0, data = a0
33025 [L2] Cache Allocate: addr = 2a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
33035 [L1] Cache Allocate: addr = 4cf data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
33035 [L1] Cache hit from L2: addr = 4cf, data = af
33035 [TEST] CPU read @0x535
33045 [L1] Cache miss: addr = 535
33045 [TEST] CPU read @0x540
33065 [L2] Cache hit: addr = 535, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
33075 [L1] Cache Allocate: addr = 540 data = 2f2e2d2c2b2a29282726252423222120
33075 [L1] Cache hit from L2: addr = 540, data = 20
33075 [TEST] CPU read @0x3b6
33085 [L1] Cache miss: addr = 3b6
33085 [TEST] CPU read @0x4f5
33105 [L2] Cache miss: addr = 3b6
33115 [MEM] Mem hit: addr = 3a0, data = a0
33125 [L2] Cache Allocate: addr = 3b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
33135 [L1] Cache Allocate: addr = 4f5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
33135 [L1] Cache hit from L2: addr = 4f5, data = b5
33135 [TEST] CPU read @0x45a
33145 [L1] Cache miss: addr = 45a
33145 [TEST] CPU read @0x7e1
33165 [L2] Cache miss: addr = 45a
33175 [MEM] Mem hit: addr = 440, data = 40
33185 [L2] Cache Allocate: addr = 45a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
33195 [L1] Cache Allocate: addr = 7e1 data = 5f5e5d5c5b5a59585756555453525150
33195 [L1] Cache hit from L2: addr = 7e1, data = 51
33195 [TEST] CPU read @0x125
33205 [L1] Cache miss: addr = 125
33205 [TEST] CPU read @0x027
33225 [L2] Cache hit: addr = 125, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
33235 [L1] Cache Allocate: addr = 027 data = 2f2e2d2c2b2a29282726252423222120
33235 [L1] Cache hit from L2: addr = 027, data = 27
33235 [TEST] CPU read @0x144
33245 [L1] Cache miss: addr = 144
33245 [TEST] CPU read @0x679
33265 [L2] Cache miss: addr = 144
33275 [MEM] Mem hit: addr = 140, data = 40
33285 [L2] Cache Allocate: addr = 144 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
33295 [L1] Cache Allocate: addr = 679 data = 4f4e4d4c4b4a49484746454443424140
33295 [L1] Cache hit from L2: addr = 679, data = 49
33295 [TEST] CPU read @0x69f
33305 [L1] Cache miss: addr = 69f
33305 [TEST] CPU read @0x3a8
33325 [L2] Cache miss: addr = 69f
33335 [MEM] Mem hit: addr = 680, data = 80
33345 [L2] Cache Allocate: addr = 69f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
33355 [L1] Cache Allocate: addr = 3a8 data = 9f9e9d9c9b9a99989796959493929190
33355 [L1] Cache hit from L2: addr = 3a8, data = 98
33355 [TEST] CPU read @0x3c9
33365 [L1] Cache miss: addr = 3c9
33365 [TEST] CPU read @0x585
33385 [L2] Cache miss: addr = 3c9
33395 [MEM] Mem hit: addr = 3c0, data = c0
33405 [L2] Cache Allocate: addr = 3c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
33415 [L1] Cache Allocate: addr = 585 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
33415 [L1] Cache hit from L2: addr = 585, data = c5
33415 [TEST] CPU read @0x585
33425 [L1] Cache hit: addr = 585, data = c5
33425 [TEST] CPU read @0x073
33435 [L1] Cache miss: addr = 073
33435 [TEST] CPU read @0x188
33455 [L2] Cache miss: addr = 073
33465 [MEM] Mem hit: addr = 060, data = 60
33475 [L2] Cache Allocate: addr = 073 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
33485 [L1] Cache Allocate: addr = 188 data = 7f7e7d7c7b7a79787776757473727170
33485 [L1] Cache hit from L2: addr = 188, data = 78
33485 [TEST] CPU read @0x596
33495 [L1] Cache miss: addr = 596
33495 [TEST] CPU read @0x234
33515 [L2] Cache miss: addr = 596
33525 [MEM] Mem hit: addr = 580, data = 80
33535 [L2] Cache Allocate: addr = 596 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
33545 [L1] Cache Allocate: addr = 234 data = 9f9e9d9c9b9a99989796959493929190
33545 [L1] Cache hit from L2: addr = 234, data = 94
33545 [TEST] CPU read @0x53d
33555 [L1] Cache miss: addr = 53d
33555 [TEST] CPU read @0x151
33575 [L2] Cache hit: addr = 53d, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
33585 [L1] Cache Allocate: addr = 151 data = 2f2e2d2c2b2a29282726252423222120
33585 [L1] Cache hit from L2: addr = 151, data = 21
33585 [TEST] CPU read @0x01b
33595 [L1] Cache miss: addr = 01b
33595 [TEST] CPU read @0x01c
33615 [L2] Cache miss: addr = 01b
33625 [MEM] Mem hit: addr = 000, data = 00
33635 [L2] Cache Allocate: addr = 01b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
33645 [L1] Cache Allocate: addr = 01c data = 1f1e1d1c1b1a19181716151413121110
33645 [L1] Cache hit from L2: addr = 01c, data = 1c
33645 [TEST] CPU read @0x3bd
33655 [L1] Cache miss: addr = 3bd
33655 [TEST] CPU read @0x2b4
33675 [L2] Cache hit: addr = 3bd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
33685 [L1] Cache Allocate: addr = 2b4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
33685 [L1] Cache hit from L2: addr = 2b4, data = a4
33685 [TEST] CPU read @0x54e
33695 [L1] Cache hit: addr = 54e, data = 2e
33695 [TEST] CPU read @0x72f
33705 [L1] Cache miss: addr = 72f
33705 [TEST] CPU read @0x159
33725 [L2] Cache miss: addr = 72f
33735 [MEM] Mem hit: addr = 720, data = 20
33745 [L2] Cache Allocate: addr = 72f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
33755 [L1] Cache Allocate: addr = 159 data = 2f2e2d2c2b2a29282726252423222120
33755 [L1] Cache hit from L2: addr = 159, data = 29
33755 [TEST] CPU read @0x4ec
33765 [L1] Cache miss: addr = 4ec
33765 [TEST] CPU read @0x51e
33785 [L2] Cache hit: addr = 4ec, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
33795 [L1] Cache Allocate: addr = 51e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
33795 [L1] Cache hit from L2: addr = 51e, data = ee
33795 [TEST] CPU read @0x29d
33805 [L1] Cache miss: addr = 29d
33805 [TEST] CPU read @0x0c0
33825 [L2] Cache miss: addr = 29d
33835 [MEM] Mem hit: addr = 280, data = 80
33845 [L2] Cache Allocate: addr = 29d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
33855 [L1] Cache Allocate: addr = 0c0 data = 9f9e9d9c9b9a99989796959493929190
33855 [L1] Cache hit from L2: addr = 0c0, data = 90
33855 [TEST] CPU read @0x1e3
33865 [L1] Cache miss: addr = 1e3
33865 [TEST] CPU read @0x664
33885 [L2] Cache miss: addr = 1e3
33895 [MEM] Mem hit: addr = 1e0, data = e0
33905 [L2] Cache Allocate: addr = 1e3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
33915 [L1] Cache Allocate: addr = 664 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
33915 [L1] Cache hit from L2: addr = 664, data = e4
33915 [TEST] CPU read @0x04b
33925 [L1] Cache miss: addr = 04b
33925 [TEST] CPU read @0x791
33945 [L2] Cache miss: addr = 04b
33955 [MEM] Mem hit: addr = 040, data = 40
33965 [L2] Cache Allocate: addr = 04b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
33975 [L1] Cache Allocate: addr = 791 data = 4f4e4d4c4b4a49484746454443424140
33975 [L1] Cache hit from L2: addr = 791, data = 41
33975 [TEST] CPU read @0x784
33985 [L1] Cache miss: addr = 784
33985 [TEST] CPU read @0x749
34005 [L2] Cache miss: addr = 784
34015 [MEM] Mem hit: addr = 780, data = 80
34025 [L2] Cache Allocate: addr = 784 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
34035 [L1] Cache Allocate: addr = 749 data = 8f8e8d8c8b8a89888786858483828180
34035 [L1] Cache hit from L2: addr = 749, data = 89
34035 [TEST] CPU read @0x413
34045 [L1] Cache miss: addr = 413
34045 [TEST] CPU read @0x0b3
34065 [L2] Cache miss: addr = 413
34075 [MEM] Mem hit: addr = 400, data = 00
34085 [L2] Cache Allocate: addr = 413 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
34095 [L1] Cache Allocate: addr = 0b3 data = 1f1e1d1c1b1a19181716151413121110
34095 [L1] Cache hit from L2: addr = 0b3, data = 13
34095 [TEST] CPU read @0x11c
34105 [L1] Cache miss: addr = 11c
34105 [TEST] CPU read @0x528
34125 [L2] Cache miss: addr = 11c
34135 [MEM] Mem hit: addr = 100, data = 00
34145 [L2] Cache Allocate: addr = 11c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
34155 [L1] Cache Allocate: addr = 528 data = 1f1e1d1c1b1a19181716151413121110
34155 [L1] Cache hit from L2: addr = 528, data = 18
34155 [TEST] CPU read @0x32a
34165 [L1] Cache miss: addr = 32a
34165 [TEST] CPU read @0x15d
34185 [L2] Cache miss: addr = 32a
34195 [MEM] Mem hit: addr = 320, data = 20
34205 [L2] Cache Allocate: addr = 32a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
34215 [L1] Cache Allocate: addr = 15d data = 2f2e2d2c2b2a29282726252423222120
34215 [L1] Cache hit from L2: addr = 15d, data = 2d
34215 [TEST] CPU read @0x1ee
34225 [L1] Cache miss: addr = 1ee
34225 [TEST] CPU read @0x3cc
34245 [L2] Cache hit: addr = 1ee, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
34255 [L1] Cache Allocate: addr = 3cc data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
34255 [L1] Cache hit from L2: addr = 3cc, data = ec
34255 [TEST] CPU read @0x5bb
34265 [L1] Cache miss: addr = 5bb
34265 [TEST] CPU read @0x478
34285 [L2] Cache miss: addr = 5bb
34295 [MEM] Mem hit: addr = 5a0, data = a0
34305 [L2] Cache Allocate: addr = 5bb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
34315 [L1] Cache Allocate: addr = 478 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
34315 [L1] Cache hit from L2: addr = 478, data = b8
34315 [TEST] CPU read @0x5ca
34325 [L1] Cache miss: addr = 5ca
34325 [TEST] CPU read @0x75d
34345 [L2] Cache miss: addr = 5ca
34355 [MEM] Mem hit: addr = 5c0, data = c0
34365 [L2] Cache Allocate: addr = 5ca data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
34375 [L1] Cache Allocate: addr = 75d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
34375 [L1] Cache hit from L2: addr = 75d, data = cd
34375 [TEST] CPU read @0x21e
34385 [L1] Cache miss: addr = 21e
34385 [TEST] CPU read @0x576
34405 [L2] Cache miss: addr = 21e
34415 [MEM] Mem hit: addr = 200, data = 00
34425 [L2] Cache Allocate: addr = 21e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
34435 [L1] Cache Allocate: addr = 576 data = 1f1e1d1c1b1a19181716151413121110
34435 [L1] Cache hit from L2: addr = 576, data = 16
34435 [TEST] CPU read @0x1cb
34445 [L1] Cache miss: addr = 1cb
34445 [TEST] CPU read @0x1db
34465 [L2] Cache miss: addr = 1cb
34475 [MEM] Mem hit: addr = 1c0, data = c0
34485 [L2] Cache Allocate: addr = 1cb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
34495 [L1] Cache Allocate: addr = 1db data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
34495 [L1] Cache hit from L2: addr = 1db, data = cb
34495 [TEST] CPU read @0x4b4
34505 [L1] Cache miss: addr = 4b4
34505 [TEST] CPU read @0x320
34525 [L2] Cache miss: addr = 4b4
34535 [MEM] Mem hit: addr = 4a0, data = a0
34545 [L2] Cache Allocate: addr = 4b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
34555 [L1] Cache Allocate: addr = 320 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
34555 [L1] Cache hit from L2: addr = 320, data = b0
34555 [TEST] CPU read @0x304
34565 [L1] Cache miss: addr = 304
34565 [TEST] CPU read @0x279
34585 [L2] Cache miss: addr = 304
34595 [MEM] Mem hit: addr = 300, data = 00
34605 [L2] Cache Allocate: addr = 304 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
34615 [L1] Cache Allocate: addr = 279 data = 0f0e0d0c0b0a09080706050403020100
34615 [L1] Cache hit from L2: addr = 279, data = 09
34615 [TEST] CPU read @0x0cd
34625 [L1] Cache miss: addr = 0cd
34625 [TEST] CPU read @0x492
34645 [L2] Cache miss: addr = 0cd
34655 [MEM] Mem hit: addr = 0c0, data = c0
34665 [L2] Cache Allocate: addr = 0cd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
34675 [L1] Cache Allocate: addr = 492 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
34675 [L1] Cache hit from L2: addr = 492, data = c2
34675 [TEST] CPU read @0x045
34685 [L1] Cache miss: addr = 045
34685 [TEST] CPU read @0x2a9
34705 [L2] Cache hit: addr = 045, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
34715 [L1] Cache Allocate: addr = 2a9 data = 4f4e4d4c4b4a49484746454443424140
34715 [L1] Cache hit from L2: addr = 2a9, data = 49
34715 [TEST] CPU read @0x49e
34725 [L1] Cache hit: addr = 49e, data = ce
34725 [TEST] CPU read @0x3dd
34735 [L1] Cache miss: addr = 3dd
34735 [TEST] CPU read @0x5c0
34755 [L2] Cache miss: addr = 3dd
34765 [MEM] Mem hit: addr = 3c0, data = c0
34775 [L2] Cache Allocate: addr = 3dd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
34785 [L1] Cache Allocate: addr = 5c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
34785 [L1] Cache hit from L2: addr = 5c0, data = d0
34785 [TEST] CPU read @0x24b
34795 [L1] Cache miss: addr = 24b
34795 [TEST] CPU read @0x1bb
34815 [L2] Cache miss: addr = 24b
34825 [MEM] Mem hit: addr = 240, data = 40
34835 [L2] Cache Allocate: addr = 24b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
34845 [L1] Cache Allocate: addr = 1bb data = 4f4e4d4c4b4a49484746454443424140
34845 [L1] Cache hit from L2: addr = 1bb, data = 4b
34845 [TEST] CPU read @0x181
34855 [L1] Cache hit: addr = 181, data = 71
34855 [TEST] CPU read @0x0b2
34865 [L1] Cache miss: addr = 0b2
34865 [TEST] CPU read @0x7b3
34885 [L2] Cache hit: addr = 0b2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
34895 [L1] Cache Allocate: addr = 7b3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
34895 [L1] Cache hit from L2: addr = 7b3, data = a3
34895 [TEST] CPU read @0x10b
34905 [L1] Cache miss: addr = 10b
34905 [TEST] CPU read @0x148
34925 [L2] Cache miss: addr = 10b
34935 [MEM] Mem hit: addr = 100, data = 00
34945 [L2] Cache Allocate: addr = 10b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
34955 [L1] Cache Allocate: addr = 148 data = 0f0e0d0c0b0a09080706050403020100
34955 [L1] Cache hit from L2: addr = 148, data = 08
34955 [TEST] CPU read @0x0e1
34965 [L1] Cache miss: addr = 0e1
34965 [TEST] CPU read @0x5fc
34985 [L2] Cache miss: addr = 0e1
34995 [MEM] Mem hit: addr = 0e0, data = e0
35005 [L2] Cache Allocate: addr = 0e1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
35015 [L1] Cache Allocate: addr = 5fc data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
35015 [L1] Cache hit from L2: addr = 5fc, data = ec
35015 [TEST] CPU read @0x4af
35025 [L1] Cache miss: addr = 4af
35025 [TEST] CPU read @0x6a0
35045 [L2] Cache hit: addr = 4af, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
35055 [L1] Cache Allocate: addr = 6a0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
35055 [L1] Cache hit from L2: addr = 6a0, data = a0
35055 [TEST] CPU read @0x70e
35065 [L1] Cache miss: addr = 70e
35065 [TEST] CPU read @0x775
35085 [L2] Cache miss: addr = 70e
35095 [MEM] Mem hit: addr = 700, data = 00
35105 [L2] Cache Allocate: addr = 70e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
35115 [L1] Cache Allocate: addr = 775 data = 0f0e0d0c0b0a09080706050403020100
35115 [L1] Cache hit from L2: addr = 775, data = 05
35115 [TEST] CPU read @0x7d9
35125 [L1] Cache miss: addr = 7d9
35125 [TEST] CPU read @0x60d
35145 [L2] Cache miss: addr = 7d9
35155 [MEM] Mem hit: addr = 7c0, data = c0
35165 [L2] Cache Allocate: addr = 7d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
35175 [L1] Cache Allocate: addr = 60d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
35175 [L1] Cache hit from L2: addr = 60d, data = dd
35175 [TEST] CPU read @0x127
35185 [L1] Cache miss: addr = 127
35185 [TEST] CPU read @0x174
35205 [L2] Cache hit: addr = 127, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
35215 [L1] Cache Allocate: addr = 174 data = 2f2e2d2c2b2a29282726252423222120
35215 [L1] Cache hit from L2: addr = 174, data = 24
35215 [TEST] CPU read @0x1fc
35225 [L1] Cache miss: addr = 1fc
35225 [TEST] CPU read @0x6bf
35245 [L2] Cache miss: addr = 1fc
35255 [MEM] Mem hit: addr = 1e0, data = e0
35265 [L2] Cache Allocate: addr = 1fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
35275 [L1] Cache Allocate: addr = 6bf data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
35275 [L1] Cache hit from L2: addr = 6bf, data = ff
35275 [TEST] CPU read @0x25f
35285 [L1] Cache miss: addr = 25f
35285 [TEST] CPU read @0x081
35305 [L2] Cache hit: addr = 25f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
35315 [L1] Cache Allocate: addr = 081 data = 4f4e4d4c4b4a49484746454443424140
35315 [L1] Cache hit from L2: addr = 081, data = 41
35315 [TEST] CPU read @0x268
35325 [L1] Cache miss: addr = 268
35325 [TEST] CPU read @0x0fa
35345 [L2] Cache hit: addr = 268, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
35355 [L1] Cache Allocate: addr = 0fa data = 6f6e6d6c6b6a69686766656463626160
35355 [L1] Cache hit from L2: addr = 0fa, data = 6a
35355 [TEST] CPU read @0x0fb
35365 [L1] Cache hit: addr = 0fb, data = 6b
35365 [TEST] CPU read @0x119
35375 [L1] Cache miss: addr = 119
35375 [TEST] CPU read @0x4a6
35395 [L2] Cache miss: addr = 119
35405 [MEM] Mem hit: addr = 100, data = 00
35415 [L2] Cache Allocate: addr = 119 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
35425 [L1] Cache Allocate: addr = 4a6 data = 1f1e1d1c1b1a19181716151413121110
35425 [L1] Cache hit from L2: addr = 4a6, data = 16
35425 [TEST] CPU read @0x353
35435 [L1] Cache miss: addr = 353
35435 [TEST] CPU read @0x6ef
35455 [L2] Cache miss: addr = 353
35465 [MEM] Mem hit: addr = 340, data = 40
35475 [L2] Cache Allocate: addr = 353 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
35485 [L1] Cache Allocate: addr = 6ef data = 5f5e5d5c5b5a59585756555453525150
35485 [L1] Cache hit from L2: addr = 6ef, data = 5f
35485 [TEST] CPU read @0x6ed
35495 [L1] Cache hit: addr = 6ed, data = 5d
35495 [TEST] CPU read @0x5b1
35505 [L1] Cache miss: addr = 5b1
35505 [TEST] CPU read @0x664
35525 [L2] Cache miss: addr = 5b1
35535 [MEM] Mem hit: addr = 5a0, data = a0
35545 [L2] Cache Allocate: addr = 5b1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
35555 [L1] Cache Allocate: addr = 664 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
35555 [L1] Cache hit from L2: addr = 664, data = b4
35555 [TEST] CPU read @0x021
35565 [L1] Cache miss: addr = 021
35565 [TEST] CPU read @0x5f6
35585 [L2] Cache miss: addr = 021
35595 [MEM] Mem hit: addr = 020, data = 20
35605 [L2] Cache Allocate: addr = 021 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
35615 [L1] Cache Allocate: addr = 5f6 data = 2f2e2d2c2b2a29282726252423222120
35615 [L1] Cache hit from L2: addr = 5f6, data = 26
35615 [TEST] CPU read @0x768
35625 [L1] Cache miss: addr = 768
35625 [TEST] CPU read @0x014
35645 [L2] Cache miss: addr = 768
35655 [MEM] Mem hit: addr = 760, data = 60
35665 [L2] Cache Allocate: addr = 768 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
35675 [L1] Cache Allocate: addr = 014 data = 6f6e6d6c6b6a69686766656463626160
35675 [L1] Cache hit from L2: addr = 014, data = 64
35675 [TEST] CPU read @0x26f
35685 [L1] Cache miss: addr = 26f
35685 [TEST] CPU read @0x62a
35705 [L2] Cache hit: addr = 26f, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
35715 [L1] Cache Allocate: addr = 62a data = 6f6e6d6c6b6a69686766656463626160
35715 [L1] Cache hit from L2: addr = 62a, data = 6a
35715 [TEST] CPU read @0x73e
35725 [L1] Cache miss: addr = 73e
35725 [TEST] CPU read @0x6f7
35745 [L2] Cache miss: addr = 73e
35755 [MEM] Mem hit: addr = 720, data = 20
35765 [L2] Cache Allocate: addr = 73e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
35775 [L1] Cache Allocate: addr = 6f7 data = 3f3e3d3c3b3a39383736353433323130
35775 [L1] Cache hit from L2: addr = 6f7, data = 37
35775 [TEST] CPU read @0x746
35785 [L1] Cache miss: addr = 746
35785 [TEST] CPU read @0x23d
35805 [L2] Cache miss: addr = 746
35815 [MEM] Mem hit: addr = 740, data = 40
35825 [L2] Cache Allocate: addr = 746 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
35835 [L1] Cache Allocate: addr = 23d data = 4f4e4d4c4b4a49484746454443424140
35835 [L1] Cache hit from L2: addr = 23d, data = 4d
35835 [TEST] CPU read @0x0a0
35845 [L1] Cache miss: addr = 0a0
35845 [TEST] CPU read @0x3fa
35865 [L2] Cache hit: addr = 0a0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
35875 [L1] Cache Allocate: addr = 3fa data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
35875 [L1] Cache hit from L2: addr = 3fa, data = aa
35875 [TEST] CPU read @0x5f4
35885 [L1] Cache miss: addr = 5f4
35885 [TEST] CPU read @0x333
35905 [L2] Cache hit: addr = 5f4, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
35915 [L1] Cache Allocate: addr = 333 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
35915 [L1] Cache hit from L2: addr = 333, data = e3
35915 [TEST] CPU read @0x700
35925 [L1] Cache miss: addr = 700
35925 [TEST] CPU read @0x3dc
35945 [L2] Cache miss: addr = 700
35955 [MEM] Mem hit: addr = 700, data = 00
35965 [L2] Cache Allocate: addr = 700 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
35975 [L1] Cache Allocate: addr = 3dc data = 0f0e0d0c0b0a09080706050403020100
35975 [L1] Cache hit from L2: addr = 3dc, data = 0c
35975 [TEST] CPU read @0x570
35985 [L1] Cache miss: addr = 570
35985 [TEST] CPU read @0x229
36005 [L2] Cache miss: addr = 570
36015 [MEM] Mem hit: addr = 560, data = 60
36025 [L2] Cache Allocate: addr = 570 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
36035 [L1] Cache Allocate: addr = 229 data = 7f7e7d7c7b7a79787776757473727170
36035 [L1] Cache hit from L2: addr = 229, data = 79
36035 [TEST] CPU read @0x10f
36045 [L1] Cache miss: addr = 10f
36045 [TEST] CPU read @0x196
36065 [L2] Cache miss: addr = 10f
36075 [MEM] Mem hit: addr = 100, data = 00
36085 [L2] Cache Allocate: addr = 10f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
36095 [L1] Cache Allocate: addr = 196 data = 0f0e0d0c0b0a09080706050403020100
36095 [L1] Cache hit from L2: addr = 196, data = 06
36095 [TEST] CPU read @0x5d7
36105 [L1] Cache miss: addr = 5d7
36105 [TEST] CPU read @0x123
36125 [L2] Cache miss: addr = 5d7
36135 [MEM] Mem hit: addr = 5c0, data = c0
36145 [L2] Cache Allocate: addr = 5d7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
36155 [L1] Cache Allocate: addr = 123 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
36155 [L1] Cache hit from L2: addr = 123, data = d3
36155 [TEST] CPU read @0x606
36165 [L1] Cache miss: addr = 606
36165 [TEST] CPU read @0x04a
36185 [L2] Cache miss: addr = 606
36195 [MEM] Mem hit: addr = 600, data = 00
36205 [L2] Cache Allocate: addr = 606 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
36215 [L1] Cache Allocate: addr = 04a data = 0f0e0d0c0b0a09080706050403020100
36215 [L1] Cache hit from L2: addr = 04a, data = 0a
36215 [TEST] CPU read @0x14a
36225 [L1] Cache miss: addr = 14a
36225 [TEST] CPU read @0x741
36245 [L2] Cache miss: addr = 14a
36255 [MEM] Mem hit: addr = 140, data = 40
36265 [L2] Cache Allocate: addr = 14a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
36275 [L1] Cache Allocate: addr = 741 data = 4f4e4d4c4b4a49484746454443424140
36275 [L1] Cache hit from L2: addr = 741, data = 41
36275 [TEST] CPU read @0x788
36285 [L1] Cache miss: addr = 788
36285 [TEST] CPU read @0x0cd
36305 [L2] Cache hit: addr = 788, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
36315 [L1] Cache Allocate: addr = 0cd data = 8f8e8d8c8b8a89888786858483828180
36315 [L1] Cache hit from L2: addr = 0cd, data = 8d
36315 [TEST] CPU read @0x571
36325 [L1] Cache miss: addr = 571
36325 [TEST] CPU read @0x228
36345 [L2] Cache hit: addr = 571, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
36355 [L1] Cache Allocate: addr = 228 data = 6f6e6d6c6b6a69686766656463626160
36355 [L1] Cache hit from L2: addr = 228, data = 68
36355 [TEST] CPU read @0x413
36365 [L1] Cache miss: addr = 413
36365 [TEST] CPU read @0x26c
36385 [L2] Cache miss: addr = 413
36395 [MEM] Mem hit: addr = 400, data = 00
36405 [L2] Cache Allocate: addr = 413 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
36415 [L1] Cache Allocate: addr = 26c data = 1f1e1d1c1b1a19181716151413121110
36415 [L1] Cache hit from L2: addr = 26c, data = 1c
36415 [TEST] CPU read @0x455
36425 [L1] Cache miss: addr = 455
36425 [TEST] CPU read @0x7fe
36445 [L2] Cache miss: addr = 455
36455 [MEM] Mem hit: addr = 440, data = 40
36465 [L2] Cache Allocate: addr = 455 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
36475 [L1] Cache Allocate: addr = 7fe data = 5f5e5d5c5b5a59585756555453525150
36475 [L1] Cache hit from L2: addr = 7fe, data = 5e
36475 [TEST] CPU read @0x56f
36485 [L1] Cache miss: addr = 56f
36485 [TEST] CPU read @0x3f4
36505 [L2] Cache hit: addr = 56f, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
36515 [L1] Cache Allocate: addr = 3f4 data = 6f6e6d6c6b6a69686766656463626160
36515 [L1] Cache hit from L2: addr = 3f4, data = 64
36515 [TEST] CPU read @0x4c1
36525 [L1] Cache miss: addr = 4c1
36525 [TEST] CPU read @0x6d3
36545 [L2] Cache miss: addr = 4c1
36555 [MEM] Mem hit: addr = 4c0, data = c0
36565 [L2] Cache Allocate: addr = 4c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
36575 [L1] Cache Allocate: addr = 6d3 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
36575 [L1] Cache hit from L2: addr = 6d3, data = c3
36575 [TEST] CPU read @0x218
36585 [L1] Cache miss: addr = 218
36585 [TEST] CPU read @0x7ad
36605 [L2] Cache miss: addr = 218
36615 [MEM] Mem hit: addr = 200, data = 00
36625 [L2] Cache Allocate: addr = 218 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
36635 [L1] Cache Allocate: addr = 7ad data = 1f1e1d1c1b1a19181716151413121110
36635 [L1] Cache hit from L2: addr = 7ad, data = 1d
36635 [TEST] CPU read @0x7f9
36645 [L1] Cache miss: addr = 7f9
36645 [TEST] CPU read @0x1c8
36665 [L2] Cache miss: addr = 7f9
36675 [MEM] Mem hit: addr = 7e0, data = e0
36685 [L2] Cache Allocate: addr = 7f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
36695 [L1] Cache Allocate: addr = 1c8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
36695 [L1] Cache hit from L2: addr = 1c8, data = f8
36695 [TEST] CPU read @0x225
36705 [L1] Cache miss: addr = 225
36705 [TEST] CPU read @0x048
36725 [L2] Cache miss: addr = 225
36735 [MEM] Mem hit: addr = 220, data = 20
36745 [L2] Cache Allocate: addr = 225 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
36755 [L1] Cache Allocate: addr = 048 data = 2f2e2d2c2b2a29282726252423222120
36755 [L1] Cache hit from L2: addr = 048, data = 28
36755 [TEST] CPU read @0x3e3
36765 [L1] Cache miss: addr = 3e3
36765 [TEST] CPU read @0x7d0
36785 [L2] Cache miss: addr = 3e3
36795 [MEM] Mem hit: addr = 3e0, data = e0
36805 [L2] Cache Allocate: addr = 3e3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
36815 [L1] Cache Allocate: addr = 7d0 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
36815 [L1] Cache hit from L2: addr = 7d0, data = e0
36815 [TEST] CPU read @0x18a
36825 [L1] Cache miss: addr = 18a
36825 [TEST] CPU read @0x667
36845 [L2] Cache hit: addr = 18a, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
36855 [L1] Cache Allocate: addr = 667 data = 8f8e8d8c8b8a89888786858483828180
36855 [L1] Cache hit from L2: addr = 667, data = 87
36855 [TEST] CPU read @0x070
36865 [L1] Cache miss: addr = 070
36865 [TEST] CPU read @0x760
36885 [L2] Cache miss: addr = 070
36895 [MEM] Mem hit: addr = 060, data = 60
36905 [L2] Cache Allocate: addr = 070 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
36915 [L1] Cache Allocate: addr = 760 data = 7f7e7d7c7b7a79787776757473727170
36915 [L1] Cache hit from L2: addr = 760, data = 70
36915 [TEST] CPU read @0x74e
36925 [L1] Cache miss: addr = 74e
36925 [TEST] CPU read @0x3cf
36945 [L2] Cache miss: addr = 74e
36955 [MEM] Mem hit: addr = 740, data = 40
36965 [L2] Cache Allocate: addr = 74e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
36975 [L1] Cache Allocate: addr = 3cf data = 4f4e4d4c4b4a49484746454443424140
36975 [L1] Cache hit from L2: addr = 3cf, data = 4f
36975 [TEST] CPU read @0x672
36985 [L1] Cache miss: addr = 672
36985 [TEST] CPU read @0x1f2
37005 [L2] Cache miss: addr = 672
37015 [MEM] Mem hit: addr = 660, data = 60
37025 [L2] Cache Allocate: addr = 672 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
37035 [L1] Cache Allocate: addr = 1f2 data = 7f7e7d7c7b7a79787776757473727170
37035 [L1] Cache hit from L2: addr = 1f2, data = 72
37035 [TEST] CPU read @0x294
37045 [L1] Cache miss: addr = 294
37045 [TEST] CPU read @0x0e8
37065 [L2] Cache miss: addr = 294
37075 [MEM] Mem hit: addr = 280, data = 80
37085 [L2] Cache Allocate: addr = 294 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
37095 [L1] Cache Allocate: addr = 0e8 data = 9f9e9d9c9b9a99989796959493929190
37095 [L1] Cache hit from L2: addr = 0e8, data = 98
37095 [TEST] CPU read @0x198
37105 [L1] Cache hit: addr = 198, data = 08
37105 [TEST] CPU read @0x79e
37115 [L1] Cache miss: addr = 79e
37115 [TEST] CPU read @0x3f8
37135 [L2] Cache miss: addr = 79e
37145 [MEM] Mem hit: addr = 780, data = 80
37155 [L2] Cache Allocate: addr = 79e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
37165 [L1] Cache Allocate: addr = 3f8 data = 9f9e9d9c9b9a99989796959493929190
37165 [L1] Cache hit from L2: addr = 3f8, data = 98
37165 [TEST] CPU read @0x48d
37175 [L1] Cache miss: addr = 48d
37175 [TEST] CPU read @0x2cb
37195 [L2] Cache miss: addr = 48d
37205 [MEM] Mem hit: addr = 480, data = 80
37215 [L2] Cache Allocate: addr = 48d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
37225 [L1] Cache Allocate: addr = 2cb data = 8f8e8d8c8b8a89888786858483828180
37225 [L1] Cache hit from L2: addr = 2cb, data = 8b
37225 [TEST] CPU read @0x6af
37235 [L1] Cache miss: addr = 6af
37235 [TEST] CPU read @0x738
37255 [L2] Cache miss: addr = 6af
37265 [MEM] Mem hit: addr = 6a0, data = a0
37275 [L2] Cache Allocate: addr = 6af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
37285 [L1] Cache Allocate: addr = 738 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
37285 [L1] Cache hit from L2: addr = 738, data = a8
37285 [TEST] CPU read @0x5e0
37295 [L1] Cache miss: addr = 5e0
37295 [TEST] CPU read @0x1a1
37315 [L2] Cache hit: addr = 5e0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
37325 [L1] Cache Allocate: addr = 1a1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
37325 [L1] Cache hit from L2: addr = 1a1, data = e1
37325 [TEST] CPU read @0x094
37335 [L1] Cache miss: addr = 094
37335 [TEST] CPU read @0x4a1
37355 [L2] Cache miss: addr = 094
37365 [MEM] Mem hit: addr = 080, data = 80
37375 [L2] Cache Allocate: addr = 094 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
37385 [L1] Cache Allocate: addr = 4a1 data = 9f9e9d9c9b9a99989796959493929190
37385 [L1] Cache hit from L2: addr = 4a1, data = 91
37385 [TEST] CPU read @0x521
37395 [L1] Cache miss: addr = 521
37395 [TEST] CPU read @0x725
37415 [L2] Cache miss: addr = 521
37425 [MEM] Mem hit: addr = 520, data = 20
37435 [L2] Cache Allocate: addr = 521 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
37445 [L1] Cache Allocate: addr = 725 data = 2f2e2d2c2b2a29282726252423222120
37445 [L1] Cache hit from L2: addr = 725, data = 25
37445 [TEST] CPU read @0x6eb
37455 [L1] Cache miss: addr = 6eb
37455 [TEST] CPU read @0x13b
37475 [L2] Cache miss: addr = 6eb
37485 [MEM] Mem hit: addr = 6e0, data = e0
37495 [L2] Cache Allocate: addr = 6eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
37505 [L1] Cache Allocate: addr = 13b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
37505 [L1] Cache hit from L2: addr = 13b, data = eb
37505 [TEST] CPU read @0x62e
37515 [L1] Cache miss: addr = 62e
37515 [TEST] CPU read @0x79c
37535 [L2] Cache miss: addr = 62e
37545 [MEM] Mem hit: addr = 620, data = 20
37555 [L2] Cache Allocate: addr = 62e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
37565 [L1] Cache Allocate: addr = 79c data = 2f2e2d2c2b2a29282726252423222120
37565 [L1] Cache hit from L2: addr = 79c, data = 2c
37565 [TEST] CPU read @0x716
37575 [L1] Cache miss: addr = 716
37575 [TEST] CPU read @0x420
37595 [L2] Cache miss: addr = 716
37605 [MEM] Mem hit: addr = 700, data = 00
37615 [L2] Cache Allocate: addr = 716 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
37625 [L1] Cache Allocate: addr = 420 data = 1f1e1d1c1b1a19181716151413121110
37625 [L1] Cache hit from L2: addr = 420, data = 10
37625 [TEST] CPU read @0x6c2
37635 [L1] Cache miss: addr = 6c2
37635 [TEST] CPU read @0x095
37655 [L2] Cache hit: addr = 6c2, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
37665 [L1] Cache Allocate: addr = 095 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
37665 [L1] Cache hit from L2: addr = 095, data = c5
37665 [TEST] CPU read @0x22d
37675 [L1] Cache miss: addr = 22d
37675 [TEST] CPU read @0x105
37695 [L2] Cache miss: addr = 22d
37705 [MEM] Mem hit: addr = 220, data = 20
37715 [L2] Cache Allocate: addr = 22d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
37725 [L1] Cache Allocate: addr = 105 data = 2f2e2d2c2b2a29282726252423222120
37725 [L1] Cache hit from L2: addr = 105, data = 25
37725 [TEST] CPU read @0x007
37735 [L1] Cache miss: addr = 007
37735 [TEST] CPU read @0x5e8
37755 [L2] Cache miss: addr = 007
37765 [MEM] Mem hit: addr = 000, data = 00
37775 [L2] Cache Allocate: addr = 007 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
37785 [L1] Cache Allocate: addr = 5e8 data = 0f0e0d0c0b0a09080706050403020100
37785 [L1] Cache hit from L2: addr = 5e8, data = 08
37785 [TEST] CPU read @0x098
37795 [L1] Cache hit: addr = 098, data = c8
37795 [TEST] CPU read @0x768
37805 [L1] Cache miss: addr = 768
37805 [TEST] CPU read @0x297
37825 [L2] Cache miss: addr = 768
37835 [MEM] Mem hit: addr = 760, data = 60
37845 [L2] Cache Allocate: addr = 768 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
37855 [L1] Cache Allocate: addr = 297 data = 6f6e6d6c6b6a69686766656463626160
37855 [L1] Cache hit from L2: addr = 297, data = 67
37855 [TEST] CPU read @0x1eb
37865 [L1] Cache miss: addr = 1eb
37865 [TEST] CPU read @0x237
37885 [L2] Cache miss: addr = 1eb
37895 [MEM] Mem hit: addr = 1e0, data = e0
37905 [L2] Cache Allocate: addr = 1eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
37915 [L1] Cache Allocate: addr = 237 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
37915 [L1] Cache hit from L2: addr = 237, data = e7
37915 [TEST] CPU read @0x152
37925 [L1] Cache miss: addr = 152
37925 [TEST] CPU read @0x783
37945 [L2] Cache miss: addr = 152
37955 [MEM] Mem hit: addr = 140, data = 40
37965 [L2] Cache Allocate: addr = 152 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
37975 [L1] Cache Allocate: addr = 783 data = 5f5e5d5c5b5a59585756555453525150
37975 [L1] Cache hit from L2: addr = 783, data = 53
37975 [TEST] CPU read @0x086
37985 [L1] Cache miss: addr = 086
37985 [TEST] CPU read @0x571
38005 [L2] Cache hit: addr = 086, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
38015 [L1] Cache Allocate: addr = 571 data = 8f8e8d8c8b8a89888786858483828180
38015 [L1] Cache hit from L2: addr = 571, data = 81
38015 [TEST] CPU read @0x434
38025 [L1] Cache miss: addr = 434
38025 [TEST] CPU read @0x274
38045 [L2] Cache miss: addr = 434
38055 [MEM] Mem hit: addr = 420, data = 20
38065 [L2] Cache Allocate: addr = 434 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
38075 [L1] Cache Allocate: addr = 274 data = 3f3e3d3c3b3a39383736353433323130
38075 [L1] Cache hit from L2: addr = 274, data = 34
38075 [TEST] CPU read @0x072
38085 [L1] Cache miss: addr = 072
38085 [TEST] CPU read @0x2f2
38105 [L2] Cache miss: addr = 072
38115 [MEM] Mem hit: addr = 060, data = 60
38125 [L2] Cache Allocate: addr = 072 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
38135 [L1] Cache Allocate: addr = 2f2 data = 7f7e7d7c7b7a79787776757473727170
38135 [L1] Cache hit from L2: addr = 2f2, data = 72
38135 [TEST] CPU read @0x7cc
38145 [L1] Cache miss: addr = 7cc
38145 [TEST] CPU read @0x088
38165 [L2] Cache miss: addr = 7cc
38175 [MEM] Mem hit: addr = 7c0, data = c0
38185 [L2] Cache Allocate: addr = 7cc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
38195 [L1] Cache Allocate: addr = 088 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
38195 [L1] Cache hit from L2: addr = 088, data = c8
38195 [TEST] CPU read @0x544
38205 [L1] Cache miss: addr = 544
38205 [TEST] CPU read @0x382
38225 [L2] Cache hit: addr = 544, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
38235 [L1] Cache Allocate: addr = 382 data = 4f4e4d4c4b4a49484746454443424140
38235 [L1] Cache hit from L2: addr = 382, data = 42
38235 [TEST] CPU read @0x28c
38245 [L1] Cache miss: addr = 28c
38245 [TEST] CPU read @0x6f4
38265 [L2] Cache miss: addr = 28c
38275 [MEM] Mem hit: addr = 280, data = 80
38285 [L2] Cache Allocate: addr = 28c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
38295 [L1] Cache Allocate: addr = 6f4 data = 8f8e8d8c8b8a89888786858483828180
38295 [L1] Cache hit from L2: addr = 6f4, data = 84
38295 [TEST] CPU read @0x08f
38305 [L1] Cache miss: addr = 08f
38305 [TEST] CPU read @0x0c5
38325 [L2] Cache miss: addr = 08f
38335 [MEM] Mem hit: addr = 080, data = 80
38345 [L2] Cache Allocate: addr = 08f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
38355 [L1] Cache Allocate: addr = 0c5 data = 8f8e8d8c8b8a89888786858483828180
38355 [L1] Cache hit from L2: addr = 0c5, data = 85
38355 [TEST] CPU read @0x481
38365 [L1] Cache miss: addr = 481
38365 [TEST] CPU read @0x415
38385 [L2] Cache miss: addr = 481
38395 [MEM] Mem hit: addr = 480, data = 80
38405 [L2] Cache Allocate: addr = 481 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
38415 [L1] Cache Allocate: addr = 415 data = 8f8e8d8c8b8a89888786858483828180
38415 [L1] Cache hit from L2: addr = 415, data = 85
38415 [TEST] CPU read @0x7cb
38425 [L1] Cache miss: addr = 7cb
38425 [TEST] CPU read @0x536
38445 [L2] Cache hit: addr = 7cb, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
38455 [L1] Cache Allocate: addr = 536 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
38455 [L1] Cache hit from L2: addr = 536, data = c6
38455 [TEST] CPU read @0x12a
38465 [L1] Cache miss: addr = 12a
38465 [TEST] CPU read @0x2f5
38485 [L2] Cache hit: addr = 12a, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
38495 [L1] Cache Allocate: addr = 2f5 data = 2f2e2d2c2b2a29282726252423222120
38495 [L1] Cache hit from L2: addr = 2f5, data = 25
38495 [TEST] CPU read @0x63d
38505 [L1] Cache miss: addr = 63d
38505 [TEST] CPU read @0x746
38525 [L2] Cache miss: addr = 63d
38535 [MEM] Mem hit: addr = 620, data = 20
38545 [L2] Cache Allocate: addr = 63d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
38555 [L1] Cache Allocate: addr = 746 data = 3f3e3d3c3b3a39383736353433323130
38555 [L1] Cache hit from L2: addr = 746, data = 36
38555 [TEST] CPU read @0x03b
38565 [L1] Cache miss: addr = 03b
38565 [TEST] CPU read @0x4ee
38585 [L2] Cache miss: addr = 03b
38595 [MEM] Mem hit: addr = 020, data = 20
38605 [L2] Cache Allocate: addr = 03b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
38615 [L1] Cache Allocate: addr = 4ee data = 3f3e3d3c3b3a39383736353433323130
38615 [L1] Cache hit from L2: addr = 4ee, data = 3e
38615 [TEST] CPU read @0x193
38625 [L1] Cache miss: addr = 193
38625 [TEST] CPU read @0x2e4
38645 [L2] Cache hit: addr = 193, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
38655 [L1] Cache Allocate: addr = 2e4 data = 8f8e8d8c8b8a89888786858483828180
38655 [L1] Cache hit from L2: addr = 2e4, data = 84
38655 [TEST] CPU read @0x4c4
38665 [L1] Cache miss: addr = 4c4
38665 [TEST] CPU read @0x472
38685 [L2] Cache miss: addr = 4c4
38695 [MEM] Mem hit: addr = 4c0, data = c0
38705 [L2] Cache Allocate: addr = 4c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
38715 [L1] Cache Allocate: addr = 472 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
38715 [L1] Cache hit from L2: addr = 472, data = c2
38715 [TEST] CPU read @0x372
38725 [L1] Cache miss: addr = 372
38725 [TEST] CPU read @0x251
38745 [L2] Cache miss: addr = 372
38755 [MEM] Mem hit: addr = 360, data = 60
38765 [L2] Cache Allocate: addr = 372 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
38775 [L1] Cache Allocate: addr = 251 data = 7f7e7d7c7b7a79787776757473727170
38775 [L1] Cache hit from L2: addr = 251, data = 71
38775 [TEST] CPU read @0x5b5
38785 [L1] Cache miss: addr = 5b5
38785 [TEST] CPU read @0x7a3
38805 [L2] Cache miss: addr = 5b5
38815 [MEM] Mem hit: addr = 5a0, data = a0
38825 [L2] Cache Allocate: addr = 5b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
38835 [L1] Cache Allocate: addr = 7a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
38835 [L1] Cache hit from L2: addr = 7a3, data = b3
38835 [TEST] CPU read @0x1ac
38845 [L1] Cache miss: addr = 1ac
38845 [TEST] CPU read @0x297
38865 [L2] Cache miss: addr = 1ac
38875 [MEM] Mem hit: addr = 1a0, data = a0
38885 [L2] Cache Allocate: addr = 1ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
38895 [L1] Cache Allocate: addr = 297 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
38895 [L1] Cache hit from L2: addr = 297, data = a7
38895 [TEST] CPU read @0x031
38905 [L1] Cache miss: addr = 031
38905 [TEST] CPU read @0x0be
38925 [L2] Cache hit: addr = 031, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
38935 [L1] Cache Allocate: addr = 0be data = 2f2e2d2c2b2a29282726252423222120
38935 [L1] Cache hit from L2: addr = 0be, data = 2e
38935 [TEST] CPU read @0x657
38945 [L1] Cache miss: addr = 657
38945 [TEST] CPU read @0x176
38965 [L2] Cache miss: addr = 657
38975 [MEM] Mem hit: addr = 640, data = 40
38985 [L2] Cache Allocate: addr = 657 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
38995 [L1] Cache Allocate: addr = 176 data = 5f5e5d5c5b5a59585756555453525150
38995 [L1] Cache hit from L2: addr = 176, data = 56
38995 [TEST] CPU read @0x1b4
39005 [L1] Cache miss: addr = 1b4
39005 [TEST] CPU read @0x400
39025 [L2] Cache hit: addr = 1b4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
39035 [L1] Cache Allocate: addr = 400 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
39035 [L1] Cache hit from L2: addr = 400, data = a0
39035 [TEST] CPU read @0x073
39045 [L1] Cache miss: addr = 073
39045 [TEST] CPU read @0x429
39065 [L2] Cache miss: addr = 073
39075 [MEM] Mem hit: addr = 060, data = 60
39085 [L2] Cache Allocate: addr = 073 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
39095 [L1] Cache Allocate: addr = 429 data = 7f7e7d7c7b7a79787776757473727170
39095 [L1] Cache hit from L2: addr = 429, data = 79
39095 [TEST] CPU read @0x372
39105 [L1] Cache miss: addr = 372
39105 [TEST] CPU read @0x61e
39125 [L2] Cache miss: addr = 372
39135 [MEM] Mem hit: addr = 360, data = 60
39145 [L2] Cache Allocate: addr = 372 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
39155 [L1] Cache Allocate: addr = 61e data = 7f7e7d7c7b7a79787776757473727170
39155 [L1] Cache hit from L2: addr = 61e, data = 7e
39155 [TEST] CPU read @0x36d
39165 [L1] Cache miss: addr = 36d
39165 [TEST] CPU read @0x1cd
39185 [L2] Cache hit: addr = 36d, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
39195 [L1] Cache Allocate: addr = 1cd data = 6f6e6d6c6b6a69686766656463626160
39195 [L1] Cache hit from L2: addr = 1cd, data = 6d
39195 [TEST] CPU read @0x3fd
39205 [L1] Cache miss: addr = 3fd
39205 [TEST] CPU read @0x5d7
39225 [L2] Cache miss: addr = 3fd
39235 [MEM] Mem hit: addr = 3e0, data = e0
39245 [L2] Cache Allocate: addr = 3fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
39255 [L1] Cache Allocate: addr = 5d7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
39255 [L1] Cache hit from L2: addr = 5d7, data = f7
39255 [TEST] CPU read @0x71b
39265 [L1] Cache miss: addr = 71b
39265 [TEST] CPU read @0x5ce
39285 [L2] Cache miss: addr = 71b
39295 [MEM] Mem hit: addr = 700, data = 00
39305 [L2] Cache Allocate: addr = 71b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
39315 [L1] Cache Allocate: addr = 5ce data = 1f1e1d1c1b1a19181716151413121110
39315 [L1] Cache hit from L2: addr = 5ce, data = 1e
39315 [TEST] CPU read @0x396
39325 [L1] Cache miss: addr = 396
39325 [TEST] CPU read @0x0ca
39345 [L2] Cache miss: addr = 396
39355 [MEM] Mem hit: addr = 380, data = 80
39365 [L2] Cache Allocate: addr = 396 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
39375 [L1] Cache Allocate: addr = 0ca data = 9f9e9d9c9b9a99989796959493929190
39375 [L1] Cache hit from L2: addr = 0ca, data = 9a
39375 [TEST] CPU read @0x587
39385 [L1] Cache miss: addr = 587
39385 [TEST] CPU read @0x42d
39405 [L2] Cache miss: addr = 587
39415 [MEM] Mem hit: addr = 580, data = 80
39425 [L2] Cache Allocate: addr = 587 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
39435 [L1] Cache Allocate: addr = 42d data = 8f8e8d8c8b8a89888786858483828180
39435 [L1] Cache hit from L2: addr = 42d, data = 8d
39435 [TEST] CPU read @0x32c
39445 [L1] Cache miss: addr = 32c
39445 [TEST] CPU read @0x125
39465 [L2] Cache miss: addr = 32c
39475 [MEM] Mem hit: addr = 320, data = 20
39485 [L2] Cache Allocate: addr = 32c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
39495 [L1] Cache Allocate: addr = 125 data = 2f2e2d2c2b2a29282726252423222120
39495 [L1] Cache hit from L2: addr = 125, data = 25
39495 [TEST] CPU read @0x522
39505 [L1] Cache miss: addr = 522
39505 [TEST] CPU read @0x4f3
39525 [L2] Cache miss: addr = 522
39535 [MEM] Mem hit: addr = 520, data = 20
39545 [L2] Cache Allocate: addr = 522 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
39555 [L1] Cache Allocate: addr = 4f3 data = 2f2e2d2c2b2a29282726252423222120
39555 [L1] Cache hit from L2: addr = 4f3, data = 23
39555 [TEST] CPU read @0x383
39565 [L1] Cache miss: addr = 383
39565 [TEST] CPU read @0x73d
39585 [L2] Cache miss: addr = 383
39595 [MEM] Mem hit: addr = 380, data = 80
39605 [L2] Cache Allocate: addr = 383 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
39615 [L1] Cache Allocate: addr = 73d data = 8f8e8d8c8b8a89888786858483828180
39615 [L1] Cache hit from L2: addr = 73d, data = 8d
39615 [TEST] CPU read @0x5b0
39625 [L1] Cache miss: addr = 5b0
39625 [TEST] CPU read @0x3b9
39645 [L2] Cache miss: addr = 5b0
39655 [MEM] Mem hit: addr = 5a0, data = a0
39665 [L2] Cache Allocate: addr = 5b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
39675 [L1] Cache Allocate: addr = 3b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
39675 [L1] Cache hit from L2: addr = 3b9, data = b9
39675 [TEST] CPU read @0x36c
39685 [L1] Cache miss: addr = 36c
39685 [TEST] CPU read @0x7a8
39705 [L2] Cache hit: addr = 36c, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
39715 [L1] Cache Allocate: addr = 7a8 data = 6f6e6d6c6b6a69686766656463626160
39715 [L1] Cache hit from L2: addr = 7a8, data = 68
39715 [TEST] CPU read @0x19a
39725 [L1] Cache miss: addr = 19a
39725 [TEST] CPU read @0x182
39745 [L2] Cache hit: addr = 19a, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
39755 [L1] Cache Allocate: addr = 182 data = 8f8e8d8c8b8a89888786858483828180
39755 [L1] Cache hit from L2: addr = 182, data = 82
39755 [TEST] CPU read @0x39d
39765 [L1] Cache miss: addr = 39d
39765 [TEST] CPU read @0x7fc
39785 [L2] Cache hit: addr = 39d, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
39795 [L1] Cache Allocate: addr = 7fc data = 8f8e8d8c8b8a89888786858483828180
39795 [L1] Cache hit from L2: addr = 7fc, data = 8c
39795 [TEST] CPU read @0x4df
39805 [L1] Cache miss: addr = 4df
39805 [TEST] CPU read @0x4d9
39825 [L2] Cache hit: addr = 4df, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
39835 [L1] Cache Allocate: addr = 4d9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
39835 [L1] Cache hit from L2: addr = 4d9, data = c9
39835 [TEST] CPU read @0x00c
39845 [L1] Cache miss: addr = 00c
39845 [TEST] CPU read @0x1c0
39865 [L2] Cache miss: addr = 00c
39875 [MEM] Mem hit: addr = 000, data = 00
39885 [L2] Cache Allocate: addr = 00c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
39895 [L1] Cache Allocate: addr = 1c0 data = 0f0e0d0c0b0a09080706050403020100
39895 [L1] Cache hit from L2: addr = 1c0, data = 00
39895 [TEST] CPU read @0x45c
39905 [L1] Cache miss: addr = 45c
39905 [TEST] CPU read @0x181
39925 [L2] Cache miss: addr = 45c
39935 [MEM] Mem hit: addr = 440, data = 40
39945 [L2] Cache Allocate: addr = 45c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
39955 [L1] Cache Allocate: addr = 181 data = 5f5e5d5c5b5a59585756555453525150
39955 [L1] Cache hit from L2: addr = 181, data = 51
39955 [TEST] CPU read @0x04f
39965 [L1] Cache miss: addr = 04f
39965 [TEST] CPU read @0x0a8
39985 [L2] Cache miss: addr = 04f
39995 [MEM] Mem hit: addr = 040, data = 40
40005 [L2] Cache Allocate: addr = 04f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
40015 [L1] Cache Allocate: addr = 0a8 data = 4f4e4d4c4b4a49484746454443424140
40015 [L1] Cache hit from L2: addr = 0a8, data = 48
40015 [TEST] CPU read @0x5a3
40025 [L1] Cache miss: addr = 5a3
40025 [TEST] CPU read @0x088
40045 [L2] Cache hit: addr = 5a3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
40055 [L1] Cache Allocate: addr = 088 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
40055 [L1] Cache hit from L2: addr = 088, data = a8
40055 [TEST] CPU read @0x7f9
40065 [L1] Cache hit: addr = 7f9, data = 89
40065 [TEST] CPU read @0x4bd
40075 [L1] Cache miss: addr = 4bd
40075 [TEST] CPU read @0x718
40095 [L2] Cache miss: addr = 4bd
40105 [MEM] Mem hit: addr = 4a0, data = a0
40115 [L2] Cache Allocate: addr = 4bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
40125 [L1] Cache Allocate: addr = 718 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
40125 [L1] Cache hit from L2: addr = 718, data = b8
40125 [TEST] CPU read @0x31f
40135 [L1] Cache miss: addr = 31f
40135 [TEST] CPU read @0x76b
40155 [L2] Cache miss: addr = 31f
40165 [MEM] Mem hit: addr = 300, data = 00
40175 [L2] Cache Allocate: addr = 31f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
40185 [L1] Cache Allocate: addr = 76b data = 1f1e1d1c1b1a19181716151413121110
40185 [L1] Cache hit from L2: addr = 76b, data = 1b
40185 [TEST] CPU read @0x67d
40195 [L1] Cache miss: addr = 67d
40195 [TEST] CPU read @0x396
40215 [L2] Cache miss: addr = 67d
40225 [MEM] Mem hit: addr = 660, data = 60
40235 [L2] Cache Allocate: addr = 67d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
40245 [L1] Cache Allocate: addr = 396 data = 7f7e7d7c7b7a79787776757473727170
40245 [L1] Cache hit from L2: addr = 396, data = 76
40245 [TEST] CPU read @0x00b
40255 [L1] Cache miss: addr = 00b
40255 [TEST] CPU read @0x311
40275 [L2] Cache miss: addr = 00b
40285 [MEM] Mem hit: addr = 000, data = 00
40295 [L2] Cache Allocate: addr = 00b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
40305 [L1] Cache Allocate: addr = 311 data = 0f0e0d0c0b0a09080706050403020100
40305 [L1] Cache hit from L2: addr = 311, data = 01
40305 [TEST] CPU read @0x28f
40315 [L1] Cache miss: addr = 28f
40315 [TEST] CPU read @0x03f
40335 [L2] Cache miss: addr = 28f
40345 [MEM] Mem hit: addr = 280, data = 80
40355 [L2] Cache Allocate: addr = 28f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
40365 [L1] Cache Allocate: addr = 03f data = 8f8e8d8c8b8a89888786858483828180
40365 [L1] Cache hit from L2: addr = 03f, data = 8f
40365 [TEST] CPU read @0x70a
40375 [L1] Cache miss: addr = 70a
40375 [TEST] CPU read @0x27b
40395 [L2] Cache miss: addr = 70a
40405 [MEM] Mem hit: addr = 700, data = 00
40415 [L2] Cache Allocate: addr = 70a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
40425 [L1] Cache Allocate: addr = 27b data = 0f0e0d0c0b0a09080706050403020100
40425 [L1] Cache hit from L2: addr = 27b, data = 0b
40425 [TEST] CPU read @0x62d
40435 [L1] Cache miss: addr = 62d
40435 [TEST] CPU read @0x6c5
40455 [L2] Cache miss: addr = 62d
40465 [MEM] Mem hit: addr = 620, data = 20
40475 [L2] Cache Allocate: addr = 62d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
40485 [L1] Cache Allocate: addr = 6c5 data = 2f2e2d2c2b2a29282726252423222120
40485 [L1] Cache hit from L2: addr = 6c5, data = 25
40485 [TEST] CPU read @0x2ff
40495 [L1] Cache miss: addr = 2ff
40495 [TEST] CPU read @0x65d
40515 [L2] Cache miss: addr = 2ff
40525 [MEM] Mem hit: addr = 2e0, data = e0
40535 [L2] Cache Allocate: addr = 2ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
40545 [L1] Cache Allocate: addr = 65d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
40545 [L1] Cache hit from L2: addr = 65d, data = fd
40545 [TEST] CPU read @0x6ca
40555 [L1] Cache hit: addr = 6ca, data = 2a
40555 [TEST] CPU read @0x1d7
40565 [L1] Cache miss: addr = 1d7
40565 [TEST] CPU read @0x73d
40585 [L2] Cache miss: addr = 1d7
40595 [MEM] Mem hit: addr = 1c0, data = c0
40605 [L2] Cache Allocate: addr = 1d7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
40615 [L1] Cache Allocate: addr = 73d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
40615 [L1] Cache hit from L2: addr = 73d, data = dd
40615 [TEST] CPU read @0x5dd
40625 [L1] Cache miss: addr = 5dd
40625 [TEST] CPU read @0x31a
40645 [L2] Cache miss: addr = 5dd
40655 [MEM] Mem hit: addr = 5c0, data = c0
40665 [L2] Cache Allocate: addr = 5dd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
40675 [L1] Cache Allocate: addr = 31a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
40675 [L1] Cache hit from L2: addr = 31a, data = da
40675 [TEST] CPU read @0x2eb
40685 [L1] Cache miss: addr = 2eb
40685 [TEST] CPU read @0x1d2
40705 [L2] Cache hit: addr = 2eb, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
40715 [L1] Cache Allocate: addr = 1d2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
40715 [L1] Cache hit from L2: addr = 1d2, data = e2
40715 [TEST] CPU read @0x329
40725 [L1] Cache miss: addr = 329
40725 [TEST] CPU read @0x313
40745 [L2] Cache miss: addr = 329
40755 [MEM] Mem hit: addr = 320, data = 20
40765 [L2] Cache Allocate: addr = 329 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
40775 [L1] Cache Allocate: addr = 313 data = 2f2e2d2c2b2a29282726252423222120
40775 [L1] Cache hit from L2: addr = 313, data = 23
40775 [TEST] CPU read @0x026
40785 [L1] Cache miss: addr = 026
40785 [TEST] CPU read @0x21d
40805 [L2] Cache miss: addr = 026
40815 [MEM] Mem hit: addr = 020, data = 20
40825 [L2] Cache Allocate: addr = 026 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
40835 [L1] Cache Allocate: addr = 21d data = 2f2e2d2c2b2a29282726252423222120
40835 [L1] Cache hit from L2: addr = 21d, data = 2d
40835 [TEST] CPU read @0x0d6
40845 [L1] Cache miss: addr = 0d6
40845 [TEST] CPU read @0x3f2
40865 [L2] Cache miss: addr = 0d6
40875 [MEM] Mem hit: addr = 0c0, data = c0
40885 [L2] Cache Allocate: addr = 0d6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
40895 [L1] Cache Allocate: addr = 3f2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
40895 [L1] Cache hit from L2: addr = 3f2, data = d2
40895 [TEST] CPU read @0x68e
40905 [L1] Cache miss: addr = 68e
40905 [TEST] CPU read @0x092
40925 [L2] Cache miss: addr = 68e
40935 [MEM] Mem hit: addr = 680, data = 80
40945 [L2] Cache Allocate: addr = 68e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
40955 [L1] Cache Allocate: addr = 092 data = 8f8e8d8c8b8a89888786858483828180
40955 [L1] Cache hit from L2: addr = 092, data = 82
40955 [TEST] CPU read @0x2f7
40965 [L1] Cache miss: addr = 2f7
40965 [TEST] CPU read @0x2ee
40985 [L2] Cache hit: addr = 2f7, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
40995 [L1] Cache Allocate: addr = 2ee data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
40995 [L1] Cache hit from L2: addr = 2ee, data = ee
40995 [TEST] CPU read @0x645
41005 [L1] Cache miss: addr = 645
41005 [TEST] CPU read @0x1fe
41025 [L2] Cache miss: addr = 645
41035 [MEM] Mem hit: addr = 640, data = 40
41045 [L2] Cache Allocate: addr = 645 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
41055 [L1] Cache Allocate: addr = 1fe data = 4f4e4d4c4b4a49484746454443424140
41055 [L1] Cache hit from L2: addr = 1fe, data = 4e
41055 [TEST] CPU read @0x06d
41065 [L1] Cache miss: addr = 06d
41065 [TEST] CPU read @0x4a7
41085 [L2] Cache miss: addr = 06d
41095 [MEM] Mem hit: addr = 060, data = 60
41105 [L2] Cache Allocate: addr = 06d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
41115 [L1] Cache Allocate: addr = 4a7 data = 6f6e6d6c6b6a69686766656463626160
41115 [L1] Cache hit from L2: addr = 4a7, data = 67
41115 [TEST] CPU read @0x004
41125 [L1] Cache miss: addr = 004
41125 [TEST] CPU read @0x422
41145 [L2] Cache miss: addr = 004
41155 [MEM] Mem hit: addr = 000, data = 00
41165 [L2] Cache Allocate: addr = 004 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
41175 [L1] Cache Allocate: addr = 422 data = 0f0e0d0c0b0a09080706050403020100
41175 [L1] Cache hit from L2: addr = 422, data = 02
41175 [TEST] CPU read @0x459
41185 [L1] Cache miss: addr = 459
41185 [TEST] CPU read @0x6e6
41205 [L2] Cache miss: addr = 459
41215 [MEM] Mem hit: addr = 440, data = 40
41225 [L2] Cache Allocate: addr = 459 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
41235 [L1] Cache Allocate: addr = 6e6 data = 5f5e5d5c5b5a59585756555453525150
41235 [L1] Cache hit from L2: addr = 6e6, data = 56
41235 [TEST] CPU read @0x48d
41245 [L1] Cache miss: addr = 48d
41245 [TEST] CPU read @0x105
41265 [L2] Cache miss: addr = 48d
41275 [MEM] Mem hit: addr = 480, data = 80
41285 [L2] Cache Allocate: addr = 48d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
41295 [L1] Cache Allocate: addr = 105 data = 8f8e8d8c8b8a89888786858483828180
41295 [L1] Cache hit from L2: addr = 105, data = 85
41295 [TEST] CPU read @0x13b
41305 [L1] Cache miss: addr = 13b
41305 [TEST] CPU read @0x1cf
41325 [L2] Cache hit: addr = 13b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
41335 [L1] Cache Allocate: addr = 1cf data = 2f2e2d2c2b2a29282726252423222120
41335 [L1] Cache hit from L2: addr = 1cf, data = 2f
41335 [TEST] CPU read @0x04c
41345 [L1] Cache miss: addr = 04c
41345 [TEST] CPU read @0x3cb
41365 [L2] Cache miss: addr = 04c
41375 [MEM] Mem hit: addr = 040, data = 40
41385 [L2] Cache Allocate: addr = 04c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
41395 [L1] Cache Allocate: addr = 3cb data = 4f4e4d4c4b4a49484746454443424140
41395 [L1] Cache hit from L2: addr = 3cb, data = 4b
41395 [TEST] CPU read @0x4a7
41405 [L1] Cache miss: addr = 4a7
41405 [TEST] CPU read @0x518
41425 [L2] Cache hit: addr = 4a7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
41435 [L1] Cache Allocate: addr = 518 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
41435 [L1] Cache hit from L2: addr = 518, data = a8
41435 [TEST] CPU read @0x0e3
41445 [L1] Cache miss: addr = 0e3
41445 [TEST] CPU read @0x76c
41465 [L2] Cache miss: addr = 0e3
41475 [MEM] Mem hit: addr = 0e0, data = e0
41485 [L2] Cache Allocate: addr = 0e3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
41495 [L1] Cache Allocate: addr = 76c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
41495 [L1] Cache hit from L2: addr = 76c, data = ec
41495 [TEST] CPU read @0x00f
41505 [L1] Cache miss: addr = 00f
41505 [TEST] CPU read @0x15b
41525 [L2] Cache hit: addr = 00f, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
41535 [L1] Cache Allocate: addr = 15b data = 0f0e0d0c0b0a09080706050403020100
41535 [L1] Cache hit from L2: addr = 15b, data = 0b
41535 [TEST] CPU read @0x1d0
41545 [L1] Cache miss: addr = 1d0
41545 [TEST] CPU read @0x52f
41565 [L2] Cache miss: addr = 1d0
41575 [MEM] Mem hit: addr = 1c0, data = c0
41585 [L2] Cache Allocate: addr = 1d0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
41595 [L1] Cache Allocate: addr = 52f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
41595 [L1] Cache hit from L2: addr = 52f, data = df
41595 [TEST] CPU read @0x297
41605 [L1] Cache miss: addr = 297
41605 [TEST] CPU read @0x720
41625 [L2] Cache miss: addr = 297
41635 [MEM] Mem hit: addr = 280, data = 80
41645 [L2] Cache Allocate: addr = 297 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
41655 [L1] Cache Allocate: addr = 720 data = 9f9e9d9c9b9a99989796959493929190
41655 [L1] Cache hit from L2: addr = 720, data = 90
41655 [TEST] CPU read @0x4ee
41665 [L1] Cache miss: addr = 4ee
41665 [TEST] CPU read @0x425
41685 [L2] Cache miss: addr = 4ee
41695 [MEM] Mem hit: addr = 4e0, data = e0
41705 [L2] Cache Allocate: addr = 4ee data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
41715 [L1] Cache Allocate: addr = 425 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
41715 [L1] Cache hit from L2: addr = 425, data = e5
41715 [TEST] CPU read @0x772
41725 [L1] Cache miss: addr = 772
41725 [TEST] CPU read @0x2b4
41745 [L2] Cache miss: addr = 772
41755 [MEM] Mem hit: addr = 760, data = 60
41765 [L2] Cache Allocate: addr = 772 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
41775 [L1] Cache Allocate: addr = 2b4 data = 7f7e7d7c7b7a79787776757473727170
41775 [L1] Cache hit from L2: addr = 2b4, data = 74
41775 [TEST] CPU read @0x704
41785 [L1] Cache miss: addr = 704
41785 [TEST] CPU read @0x0a0
41805 [L2] Cache miss: addr = 704
41815 [MEM] Mem hit: addr = 700, data = 00
41825 [L2] Cache Allocate: addr = 704 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
41835 [L1] Cache Allocate: addr = 0a0 data = 0f0e0d0c0b0a09080706050403020100
41835 [L1] Cache hit from L2: addr = 0a0, data = 00
41835 [TEST] CPU read @0x1b3
41845 [L1] Cache miss: addr = 1b3
41845 [TEST] CPU read @0x363
41865 [L2] Cache miss: addr = 1b3
41875 [MEM] Mem hit: addr = 1a0, data = a0
41885 [L2] Cache Allocate: addr = 1b3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
41895 [L1] Cache Allocate: addr = 363 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
41895 [L1] Cache hit from L2: addr = 363, data = b3
41895 [TEST] CPU read @0x61f
41905 [L1] Cache miss: addr = 61f
41905 [TEST] CPU read @0x7dc
41925 [L2] Cache miss: addr = 61f
41935 [MEM] Mem hit: addr = 600, data = 00
41945 [L2] Cache Allocate: addr = 61f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
41955 [L1] Cache Allocate: addr = 7dc data = 1f1e1d1c1b1a19181716151413121110
41955 [L1] Cache hit from L2: addr = 7dc, data = 1c
41955 [TEST] CPU read @0x414
41965 [L1] Cache miss: addr = 414
41965 [TEST] CPU read @0x035
41985 [L2] Cache miss: addr = 414
41995 [MEM] Mem hit: addr = 400, data = 00
42005 [L2] Cache Allocate: addr = 414 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
42015 [L1] Cache Allocate: addr = 035 data = 1f1e1d1c1b1a19181716151413121110
42015 [L1] Cache hit from L2: addr = 035, data = 15
42015 [TEST] CPU read @0x4e4
42025 [L1] Cache miss: addr = 4e4
42025 [TEST] CPU read @0x1ce
42045 [L2] Cache hit: addr = 4e4, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
42055 [L1] Cache Allocate: addr = 1ce data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
42055 [L1] Cache hit from L2: addr = 1ce, data = ee
42055 [TEST] CPU read @0x4ae
42065 [L1] Cache miss: addr = 4ae
42065 [TEST] CPU read @0x3b9
42085 [L2] Cache miss: addr = 4ae
42095 [MEM] Mem hit: addr = 4a0, data = a0
42105 [L2] Cache Allocate: addr = 4ae data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
42115 [L1] Cache Allocate: addr = 3b9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
42115 [L1] Cache hit from L2: addr = 3b9, data = a9
42115 [TEST] CPU read @0x1a4
42125 [L1] Cache miss: addr = 1a4
42125 [TEST] CPU read @0x45a
42145 [L2] Cache miss: addr = 1a4
42155 [MEM] Mem hit: addr = 1a0, data = a0
42165 [L2] Cache Allocate: addr = 1a4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
42175 [L1] Cache Allocate: addr = 45a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
42175 [L1] Cache hit from L2: addr = 45a, data = aa
42175 [TEST] CPU read @0x00d
42185 [L1] Cache miss: addr = 00d
42185 [TEST] CPU read @0x206
42205 [L2] Cache miss: addr = 00d
42215 [MEM] Mem hit: addr = 000, data = 00
42225 [L2] Cache Allocate: addr = 00d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
42235 [L1] Cache Allocate: addr = 206 data = 0f0e0d0c0b0a09080706050403020100
42235 [L1] Cache hit from L2: addr = 206, data = 06
42235 [TEST] CPU read @0x354
42245 [L1] Cache miss: addr = 354
42245 [TEST] CPU read @0x2dc
42265 [L2] Cache miss: addr = 354
42275 [MEM] Mem hit: addr = 340, data = 40
42285 [L2] Cache Allocate: addr = 354 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
42295 [L1] Cache Allocate: addr = 2dc data = 5f5e5d5c5b5a59585756555453525150
42295 [L1] Cache hit from L2: addr = 2dc, data = 5c
42295 [TEST] CPU read @0x0a1
42305 [L1] Cache hit: addr = 0a1, data = 01
42305 [TEST] CPU read @0x57a
42315 [L1] Cache miss: addr = 57a
42315 [TEST] CPU read @0x037
42335 [L2] Cache miss: addr = 57a
42345 [MEM] Mem hit: addr = 560, data = 60
42355 [L2] Cache Allocate: addr = 57a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
42365 [L1] Cache Allocate: addr = 037 data = 7f7e7d7c7b7a79787776757473727170
42365 [L1] Cache hit from L2: addr = 037, data = 77
42365 [TEST] CPU read @0x44b
42375 [L1] Cache miss: addr = 44b
42375 [TEST] CPU read @0x307
42395 [L2] Cache miss: addr = 44b
42405 [MEM] Mem hit: addr = 440, data = 40
42415 [L2] Cache Allocate: addr = 44b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
42425 [L1] Cache Allocate: addr = 307 data = 4f4e4d4c4b4a49484746454443424140
42425 [L1] Cache hit from L2: addr = 307, data = 47
42425 [TEST] CPU read @0x659
42435 [L1] Cache miss: addr = 659
42435 [TEST] CPU read @0x75e
42455 [L2] Cache miss: addr = 659
42465 [MEM] Mem hit: addr = 640, data = 40
42475 [L2] Cache Allocate: addr = 659 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
42485 [L1] Cache Allocate: addr = 75e data = 5f5e5d5c5b5a59585756555453525150
42485 [L1] Cache hit from L2: addr = 75e, data = 5e
42485 [TEST] CPU read @0x1d6
42495 [L1] Cache miss: addr = 1d6
42495 [TEST] CPU read @0x31b
42515 [L2] Cache hit: addr = 1d6, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
42525 [L1] Cache Allocate: addr = 31b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
42525 [L1] Cache hit from L2: addr = 31b, data = cb
42525 [TEST] CPU read @0x2e5
42535 [L1] Cache miss: addr = 2e5
42535 [TEST] CPU read @0x1ca
42555 [L2] Cache miss: addr = 2e5
42565 [MEM] Mem hit: addr = 2e0, data = e0
42575 [L2] Cache Allocate: addr = 2e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
42585 [L1] Cache Allocate: addr = 1ca data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
42585 [L1] Cache hit from L2: addr = 1ca, data = ea
42585 [TEST] CPU read @0x75b
42595 [L1] Cache hit: addr = 75b, data = 5b
42595 [TEST] CPU read @0x548
42605 [L1] Cache miss: addr = 548
42605 [TEST] CPU read @0x500
42625 [L2] Cache hit: addr = 548, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
42635 [L1] Cache Allocate: addr = 500 data = 4f4e4d4c4b4a49484746454443424140
42635 [L1] Cache hit from L2: addr = 500, data = 40
42635 [TEST] CPU read @0x151
42645 [L1] Cache miss: addr = 151
42645 [TEST] CPU read @0x27c
42665 [L2] Cache miss: addr = 151
42675 [MEM] Mem hit: addr = 140, data = 40
42685 [L2] Cache Allocate: addr = 151 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
42695 [L1] Cache Allocate: addr = 27c data = 5f5e5d5c5b5a59585756555453525150
42695 [L1] Cache hit from L2: addr = 27c, data = 5c
42695 [TEST] CPU read @0x51d
42705 [L1] Cache miss: addr = 51d
42705 [TEST] CPU read @0x3f1
42725 [L2] Cache hit: addr = 51d, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
42735 [L1] Cache Allocate: addr = 3f1 data = 0f0e0d0c0b0a09080706050403020100
42735 [L1] Cache hit from L2: addr = 3f1, data = 01
42735 [TEST] CPU read @0x719
42745 [L1] Cache miss: addr = 719
42745 [TEST] CPU read @0x4bf
42765 [L2] Cache miss: addr = 719
42775 [MEM] Mem hit: addr = 700, data = 00
42785 [L2] Cache Allocate: addr = 719 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
42795 [L1] Cache Allocate: addr = 4bf data = 1f1e1d1c1b1a19181716151413121110
42795 [L1] Cache hit from L2: addr = 4bf, data = 1f
42795 [TEST] CPU read @0x791
42805 [L1] Cache miss: addr = 791
42805 [TEST] CPU read @0x66f
42825 [L2] Cache miss: addr = 791
42835 [MEM] Mem hit: addr = 780, data = 80
42845 [L2] Cache Allocate: addr = 791 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
42855 [L1] Cache Allocate: addr = 66f data = 9f9e9d9c9b9a99989796959493929190
42855 [L1] Cache hit from L2: addr = 66f, data = 9f
42855 [TEST] CPU read @0x2c2
42865 [L1] Cache miss: addr = 2c2
42865 [TEST] CPU read @0x47f
42885 [L2] Cache miss: addr = 2c2
42895 [MEM] Mem hit: addr = 2c0, data = c0
42905 [L2] Cache Allocate: addr = 2c2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
42915 [L1] Cache Allocate: addr = 47f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
42915 [L1] Cache hit from L2: addr = 47f, data = cf
42915 [TEST] CPU read @0x6f0
42925 [L1] Cache miss: addr = 6f0
42925 [TEST] CPU read @0x475
42945 [L2] Cache miss: addr = 6f0
42955 [MEM] Mem hit: addr = 6e0, data = e0
42965 [L2] Cache Allocate: addr = 6f0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
42975 [L1] Cache Allocate: addr = 475 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
42975 [L1] Cache hit from L2: addr = 475, data = f5
42975 [TEST] CPU read @0x518
42985 [L1] Cache miss: addr = 518
42985 [TEST] CPU read @0x617
43005 [L2] Cache hit: addr = 518, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
43015 [L1] Cache Allocate: addr = 617 data = 0f0e0d0c0b0a09080706050403020100
43015 [L1] Cache hit from L2: addr = 617, data = 07
43015 [TEST] CPU read @0x7ee
43025 [L1] Cache miss: addr = 7ee
43025 [TEST] CPU read @0x211
43045 [L2] Cache miss: addr = 7ee
43055 [MEM] Mem hit: addr = 7e0, data = e0
43065 [L2] Cache Allocate: addr = 7ee data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
43075 [L1] Cache Allocate: addr = 211 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
43075 [L1] Cache hit from L2: addr = 211, data = e1
43075 [TEST] CPU read @0x467
43085 [L1] Cache miss: addr = 467
43085 [TEST] CPU read @0x40d
43105 [L2] Cache miss: addr = 467
43115 [MEM] Mem hit: addr = 460, data = 60
43125 [L2] Cache Allocate: addr = 467 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
43135 [L1] Cache Allocate: addr = 40d data = 6f6e6d6c6b6a69686766656463626160
43135 [L1] Cache hit from L2: addr = 40d, data = 6d
43135 [TEST] CPU read @0x6d8
43145 [L1] Cache miss: addr = 6d8
43145 [TEST] CPU read @0x5af
43165 [L2] Cache hit: addr = 6d8, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
43175 [L1] Cache Allocate: addr = 5af data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
43175 [L1] Cache hit from L2: addr = 5af, data = cf
43175 [TEST] CPU read @0x042
43185 [L1] Cache miss: addr = 042
43185 [TEST] CPU read @0x2ab
43205 [L2] Cache miss: addr = 042
43215 [MEM] Mem hit: addr = 040, data = 40
43225 [L2] Cache Allocate: addr = 042 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
43235 [L1] Cache Allocate: addr = 2ab data = 4f4e4d4c4b4a49484746454443424140
43235 [L1] Cache hit from L2: addr = 2ab, data = 4b
43235 [TEST] CPU read @0x754
43245 [L1] Cache hit: addr = 754, data = 54
43245 [TEST] CPU read @0x206
43255 [L1] Cache miss: addr = 206
43255 [TEST] CPU read @0x5dc
43275 [L2] Cache miss: addr = 206
43285 [MEM] Mem hit: addr = 200, data = 00
43295 [L2] Cache Allocate: addr = 206 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
43305 [L1] Cache Allocate: addr = 5dc data = 0f0e0d0c0b0a09080706050403020100
43305 [L1] Cache hit from L2: addr = 5dc, data = 0c
43305 [TEST] CPU read @0x4c5
43315 [L1] Cache miss: addr = 4c5
43315 [TEST] CPU read @0x4b1
43335 [L2] Cache miss: addr = 4c5
43345 [MEM] Mem hit: addr = 4c0, data = c0
43355 [L2] Cache Allocate: addr = 4c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
43365 [L1] Cache Allocate: addr = 4b1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
43365 [L1] Cache hit from L2: addr = 4b1, data = c1
43365 [TEST] CPU read @0x537
43375 [L1] Cache miss: addr = 537
43375 [TEST] CPU read @0x5c8
43395 [L2] Cache miss: addr = 537
43405 [MEM] Mem hit: addr = 520, data = 20
43415 [L2] Cache Allocate: addr = 537 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
43425 [L1] Cache Allocate: addr = 5c8 data = 3f3e3d3c3b3a39383736353433323130
43425 [L1] Cache hit from L2: addr = 5c8, data = 38
43425 [TEST] CPU read @0x117
43435 [L1] Cache miss: addr = 117
43435 [TEST] CPU read @0x432
43455 [L2] Cache miss: addr = 117
43465 [MEM] Mem hit: addr = 100, data = 00
43475 [L2] Cache Allocate: addr = 117 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
43485 [L1] Cache Allocate: addr = 432 data = 1f1e1d1c1b1a19181716151413121110
43485 [L1] Cache hit from L2: addr = 432, data = 12
43485 [TEST] CPU read @0x63e
43495 [L1] Cache miss: addr = 63e
43495 [TEST] CPU read @0x33b
43515 [L2] Cache miss: addr = 63e
43525 [MEM] Mem hit: addr = 620, data = 20
43535 [L2] Cache Allocate: addr = 63e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
43545 [L1] Cache Allocate: addr = 33b data = 3f3e3d3c3b3a39383736353433323130
43545 [L1] Cache hit from L2: addr = 33b, data = 3b
43545 [TEST] CPU read @0x30d
43555 [L1] Cache miss: addr = 30d
43555 [TEST] CPU read @0x262
43575 [L2] Cache miss: addr = 30d
43585 [MEM] Mem hit: addr = 300, data = 00
43595 [L2] Cache Allocate: addr = 30d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
43605 [L1] Cache Allocate: addr = 262 data = 0f0e0d0c0b0a09080706050403020100
43605 [L1] Cache hit from L2: addr = 262, data = 02
43605 [TEST] CPU read @0x144
43615 [L1] Cache miss: addr = 144
43615 [TEST] CPU read @0x69f
43635 [L2] Cache miss: addr = 144
43645 [MEM] Mem hit: addr = 140, data = 40
43655 [L2] Cache Allocate: addr = 144 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
43665 [L1] Cache Allocate: addr = 69f data = 4f4e4d4c4b4a49484746454443424140
43665 [L1] Cache hit from L2: addr = 69f, data = 4f
43665 [TEST] CPU read @0x348
43675 [L1] Cache miss: addr = 348
43675 [TEST] CPU read @0x1cf
43695 [L2] Cache miss: addr = 348
43705 [MEM] Mem hit: addr = 340, data = 40
43715 [L2] Cache Allocate: addr = 348 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
43725 [L1] Cache Allocate: addr = 1cf data = 4f4e4d4c4b4a49484746454443424140
43725 [L1] Cache hit from L2: addr = 1cf, data = 4f
43725 [TEST] CPU read @0x4f2
43735 [L1] Cache miss: addr = 4f2
43735 [TEST] CPU read @0x0a0
43755 [L2] Cache miss: addr = 4f2
43765 [MEM] Mem hit: addr = 4e0, data = e0
43775 [L2] Cache Allocate: addr = 4f2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
43785 [L1] Cache Allocate: addr = 0a0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
43785 [L1] Cache hit from L2: addr = 0a0, data = f0
43785 [TEST] CPU read @0x3c1
43795 [L1] Cache miss: addr = 3c1
43795 [TEST] CPU read @0x737
43815 [L2] Cache miss: addr = 3c1
43825 [MEM] Mem hit: addr = 3c0, data = c0
43835 [L2] Cache Allocate: addr = 3c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
43845 [L1] Cache Allocate: addr = 737 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
43845 [L1] Cache hit from L2: addr = 737, data = c7
43845 [TEST] CPU read @0x059
43855 [L1] Cache miss: addr = 059
43855 [TEST] CPU read @0x071
43875 [L2] Cache miss: addr = 059
43885 [MEM] Mem hit: addr = 040, data = 40
43895 [L2] Cache Allocate: addr = 059 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
43905 [L1] Cache Allocate: addr = 071 data = 5f5e5d5c5b5a59585756555453525150
43905 [L1] Cache hit from L2: addr = 071, data = 51
43905 [TEST] CPU read @0x0df
43915 [L1] Cache miss: addr = 0df
43915 [TEST] CPU read @0x696
43935 [L2] Cache miss: addr = 0df
43945 [MEM] Mem hit: addr = 0c0, data = c0
43955 [L2] Cache Allocate: addr = 0df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
43965 [L1] Cache Allocate: addr = 696 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
43965 [L1] Cache hit from L2: addr = 696, data = d6
43965 [TEST] CPU read @0x483
43975 [L1] Cache miss: addr = 483
43975 [TEST] CPU read @0x786
43995 [L2] Cache miss: addr = 483
44005 [MEM] Mem hit: addr = 480, data = 80
44015 [L2] Cache Allocate: addr = 483 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
44025 [L1] Cache Allocate: addr = 786 data = 8f8e8d8c8b8a89888786858483828180
44025 [L1] Cache hit from L2: addr = 786, data = 86
44025 [TEST] CPU read @0x44c
44035 [L1] Cache miss: addr = 44c
44035 [TEST] CPU read @0x213
44055 [L2] Cache miss: addr = 44c
44065 [MEM] Mem hit: addr = 440, data = 40
44075 [L2] Cache Allocate: addr = 44c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
44085 [L1] Cache Allocate: addr = 213 data = 4f4e4d4c4b4a49484746454443424140
44085 [L1] Cache hit from L2: addr = 213, data = 43
44085 [TEST] CPU read @0x250
44095 [L1] Cache miss: addr = 250
44095 [TEST] CPU read @0x06c
44115 [L2] Cache miss: addr = 250
44125 [MEM] Mem hit: addr = 240, data = 40
44135 [L2] Cache Allocate: addr = 250 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
44145 [L1] Cache Allocate: addr = 06c data = 5f5e5d5c5b5a59585756555453525150
44145 [L1] Cache hit from L2: addr = 06c, data = 5c
44145 [TEST] CPU read @0x1f9
44155 [L1] Cache miss: addr = 1f9
44155 [TEST] CPU read @0x13b
44175 [L2] Cache miss: addr = 1f9
44185 [MEM] Mem hit: addr = 1e0, data = e0
44195 [L2] Cache Allocate: addr = 1f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
44205 [L1] Cache Allocate: addr = 13b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
44205 [L1] Cache hit from L2: addr = 13b, data = fb
44205 [TEST] CPU read @0x0ae
44215 [L1] Cache hit: addr = 0ae, data = fe
44215 [TEST] CPU read @0x208
44225 [L1] Cache miss: addr = 208
44225 [TEST] CPU read @0x312
44245 [L2] Cache miss: addr = 208
44255 [MEM] Mem hit: addr = 200, data = 00
44265 [L2] Cache Allocate: addr = 208 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
44275 [L1] Cache Allocate: addr = 312 data = 0f0e0d0c0b0a09080706050403020100
44275 [L1] Cache hit from L2: addr = 312, data = 02
44275 [TEST] CPU read @0x48d
44285 [L1] Cache miss: addr = 48d
44285 [TEST] CPU read @0x0c4
44305 [L2] Cache hit: addr = 48d, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
44315 [L1] Cache Allocate: addr = 0c4 data = 8f8e8d8c8b8a89888786858483828180
44315 [L1] Cache hit from L2: addr = 0c4, data = 84
44315 [TEST] CPU read @0x1ed
44325 [L1] Cache miss: addr = 1ed
44325 [TEST] CPU read @0x44b
44345 [L2] Cache hit: addr = 1ed, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
44355 [L1] Cache Allocate: addr = 44b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
44355 [L1] Cache hit from L2: addr = 44b, data = eb
44355 [TEST] CPU read @0x2c4
44365 [L1] Cache miss: addr = 2c4
44365 [TEST] CPU read @0x72f
44385 [L2] Cache miss: addr = 2c4
44395 [MEM] Mem hit: addr = 2c0, data = c0
44405 [L2] Cache Allocate: addr = 2c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
44415 [L1] Cache Allocate: addr = 72f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
44415 [L1] Cache hit from L2: addr = 72f, data = cf
44415 [TEST] CPU read @0x5fd
44425 [L1] Cache miss: addr = 5fd
44425 [TEST] CPU read @0x24c
44445 [L2] Cache hit: addr = 5fd, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
44455 [L1] Cache Allocate: addr = 24c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
44455 [L1] Cache hit from L2: addr = 24c, data = ec
44455 [TEST] CPU read @0x6e3
44465 [L1] Cache miss: addr = 6e3
44465 [TEST] CPU read @0x0df
44485 [L2] Cache miss: addr = 6e3
44495 [MEM] Mem hit: addr = 6e0, data = e0
44505 [L2] Cache Allocate: addr = 6e3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
44515 [L1] Cache Allocate: addr = 0df data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
44515 [L1] Cache hit from L2: addr = 0df, data = ef
44515 [TEST] CPU read @0x715
44525 [L1] Cache miss: addr = 715
44525 [TEST] CPU read @0x2ac
44545 [L2] Cache miss: addr = 715
44555 [MEM] Mem hit: addr = 700, data = 00
44565 [L2] Cache Allocate: addr = 715 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
44575 [L1] Cache Allocate: addr = 2ac data = 1f1e1d1c1b1a19181716151413121110
44575 [L1] Cache hit from L2: addr = 2ac, data = 1c
44575 [TEST] CPU read @0x56e
44585 [L1] Cache miss: addr = 56e
44585 [TEST] CPU read @0x1b7
44605 [L2] Cache miss: addr = 56e
44615 [MEM] Mem hit: addr = 560, data = 60
44625 [L2] Cache Allocate: addr = 56e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
44635 [L1] Cache Allocate: addr = 1b7 data = 6f6e6d6c6b6a69686766656463626160
44635 [L1] Cache hit from L2: addr = 1b7, data = 67
44635 [TEST] CPU read @0x7f9
44645 [L1] Cache miss: addr = 7f9
44645 [TEST] CPU read @0x736
44665 [L2] Cache miss: addr = 7f9
44675 [MEM] Mem hit: addr = 7e0, data = e0
44685 [L2] Cache Allocate: addr = 7f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
44695 [L1] Cache Allocate: addr = 736 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
44695 [L1] Cache hit from L2: addr = 736, data = f6
44695 [TEST] CPU read @0x0d3
44705 [L1] Cache hit: addr = 0d3, data = e3
44705 [TEST] CPU read @0x480
44715 [L1] Cache miss: addr = 480
44715 [TEST] CPU read @0x533
44735 [L2] Cache hit: addr = 480, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
44745 [L1] Cache Allocate: addr = 533 data = 8f8e8d8c8b8a89888786858483828180
44745 [L1] Cache hit from L2: addr = 533, data = 83
44745 [TEST] CPU read @0x2f1
44755 [L1] Cache miss: addr = 2f1
44755 [TEST] CPU read @0x475
44775 [L2] Cache miss: addr = 2f1
44785 [MEM] Mem hit: addr = 2e0, data = e0
44795 [L2] Cache Allocate: addr = 2f1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
44805 [L1] Cache Allocate: addr = 475 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
44805 [L1] Cache hit from L2: addr = 475, data = f5
44805 [TEST] CPU read @0x749
44815 [L1] Cache miss: addr = 749
44815 [TEST] CPU read @0x02a
44835 [L2] Cache miss: addr = 749
44845 [MEM] Mem hit: addr = 740, data = 40
44855 [L2] Cache Allocate: addr = 749 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
44865 [L1] Cache Allocate: addr = 02a data = 4f4e4d4c4b4a49484746454443424140
44865 [L1] Cache hit from L2: addr = 02a, data = 4a
44865 [TEST] CPU read @0x5a2
44875 [L1] Cache miss: addr = 5a2
44875 [TEST] CPU read @0x750
44895 [L2] Cache miss: addr = 5a2
44905 [MEM] Mem hit: addr = 5a0, data = a0
44915 [L2] Cache Allocate: addr = 5a2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
44925 [L1] Cache Allocate: addr = 750 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
44925 [L1] Cache hit from L2: addr = 750, data = a0
44925 [TEST] CPU read @0x2cb
44935 [L1] Cache miss: addr = 2cb
44935 [TEST] CPU read @0x115
44955 [L2] Cache hit: addr = 2cb, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
44965 [L1] Cache Allocate: addr = 115 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
44965 [L1] Cache hit from L2: addr = 115, data = c5
44965 [TEST] CPU read @0x637
44975 [L1] Cache miss: addr = 637
44975 [TEST] CPU read @0x4b9
44995 [L2] Cache hit: addr = 637, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
45005 [L1] Cache Allocate: addr = 4b9 data = 2f2e2d2c2b2a29282726252423222120
45005 [L1] Cache hit from L2: addr = 4b9, data = 29
45005 [TEST] CPU read @0x6f3
45015 [L1] Cache miss: addr = 6f3
45015 [TEST] CPU read @0x11a
45035 [L2] Cache miss: addr = 6f3
45045 [MEM] Mem hit: addr = 6e0, data = e0
45055 [L2] Cache Allocate: addr = 6f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
45065 [L1] Cache Allocate: addr = 11a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
45065 [L1] Cache hit from L2: addr = 11a, data = fa
45065 [TEST] CPU read @0x7ec
45075 [L1] Cache miss: addr = 7ec
45075 [TEST] CPU read @0x71c
45095 [L2] Cache miss: addr = 7ec
45105 [MEM] Mem hit: addr = 7e0, data = e0
45115 [L2] Cache Allocate: addr = 7ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
45125 [L1] Cache Allocate: addr = 71c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
45125 [L1] Cache hit from L2: addr = 71c, data = ec
45125 [TEST] CPU read @0x412
45135 [L1] Cache miss: addr = 412
45135 [TEST] CPU read @0x539
45155 [L2] Cache miss: addr = 412
45165 [MEM] Mem hit: addr = 400, data = 00
45175 [L2] Cache Allocate: addr = 412 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
45185 [L1] Cache Allocate: addr = 539 data = 1f1e1d1c1b1a19181716151413121110
45185 [L1] Cache hit from L2: addr = 539, data = 19
45185 [TEST] CPU read @0x780
45195 [L1] Cache hit: addr = 780, data = 80
45195 [TEST] CPU read @0x24a
45205 [L1] Cache hit: addr = 24a, data = ea
45205 [TEST] CPU read @0x1eb
45215 [L1] Cache miss: addr = 1eb
45215 [TEST] CPU read @0x64e
45235 [L2] Cache miss: addr = 1eb
45245 [MEM] Mem hit: addr = 1e0, data = e0
45255 [L2] Cache Allocate: addr = 1eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
45265 [L1] Cache Allocate: addr = 64e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
45265 [L1] Cache hit from L2: addr = 64e, data = ee
45265 [TEST] CPU read @0x350
45275 [L1] Cache miss: addr = 350
45275 [TEST] CPU read @0x43b
45295 [L2] Cache miss: addr = 350
45305 [MEM] Mem hit: addr = 340, data = 40
45315 [L2] Cache Allocate: addr = 350 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
45325 [L1] Cache Allocate: addr = 43b data = 5f5e5d5c5b5a59585756555453525150
45325 [L1] Cache hit from L2: addr = 43b, data = 5b
45325 [TEST] CPU read @0x11d
45335 [L1] Cache miss: addr = 11d
45335 [TEST] CPU read @0x7d8
45355 [L2] Cache miss: addr = 11d
45365 [MEM] Mem hit: addr = 100, data = 00
45375 [L2] Cache Allocate: addr = 11d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
45385 [L1] Cache Allocate: addr = 7d8 data = 1f1e1d1c1b1a19181716151413121110
45385 [L1] Cache hit from L2: addr = 7d8, data = 18
45385 [TEST] CPU read @0x0bb
45395 [L1] Cache miss: addr = 0bb
45395 [TEST] CPU read @0x6c8
45415 [L2] Cache hit: addr = 0bb, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
45425 [L1] Cache Allocate: addr = 6c8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
45425 [L1] Cache hit from L2: addr = 6c8, data = a8
45425 [TEST] CPU read @0x70b
45435 [L1] Cache miss: addr = 70b
45435 [TEST] CPU read @0x4c0
45455 [L2] Cache miss: addr = 70b
45465 [MEM] Mem hit: addr = 700, data = 00
45475 [L2] Cache Allocate: addr = 70b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
45485 [L1] Cache Allocate: addr = 4c0 data = 0f0e0d0c0b0a09080706050403020100
45485 [L1] Cache hit from L2: addr = 4c0, data = 00
45485 [TEST] CPU read @0x297
45495 [L1] Cache miss: addr = 297
45495 [TEST] CPU read @0x04e
45515 [L2] Cache miss: addr = 297
45525 [MEM] Mem hit: addr = 280, data = 80
45535 [L2] Cache Allocate: addr = 297 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
45545 [L1] Cache Allocate: addr = 04e data = 9f9e9d9c9b9a99989796959493929190
45545 [L1] Cache hit from L2: addr = 04e, data = 9e
45545 [TEST] CPU read @0x1dc
45555 [L1] Cache miss: addr = 1dc
45555 [TEST] CPU read @0x0d6
45575 [L2] Cache miss: addr = 1dc
45585 [MEM] Mem hit: addr = 1c0, data = c0
45595 [L2] Cache Allocate: addr = 1dc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
45605 [L1] Cache Allocate: addr = 0d6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
45605 [L1] Cache hit from L2: addr = 0d6, data = d6
45605 [TEST] CPU read @0x422
45615 [L1] Cache miss: addr = 422
45615 [TEST] CPU read @0x2b2
45635 [L2] Cache miss: addr = 422
45645 [MEM] Mem hit: addr = 420, data = 20
45655 [L2] Cache Allocate: addr = 422 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
45665 [L1] Cache Allocate: addr = 2b2 data = 2f2e2d2c2b2a29282726252423222120
45665 [L1] Cache hit from L2: addr = 2b2, data = 22
45665 [TEST] CPU read @0x7a8
45675 [L1] Cache miss: addr = 7a8
45675 [TEST] CPU read @0x343
45695 [L2] Cache miss: addr = 7a8
45705 [MEM] Mem hit: addr = 7a0, data = a0
45715 [L2] Cache Allocate: addr = 7a8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
45725 [L1] Cache Allocate: addr = 343 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
45725 [L1] Cache hit from L2: addr = 343, data = a3
45725 [TEST] CPU read @0x52e
45735 [L1] Cache miss: addr = 52e
45735 [TEST] CPU read @0x5c7
45755 [L2] Cache miss: addr = 52e
45765 [MEM] Mem hit: addr = 520, data = 20
45775 [L2] Cache Allocate: addr = 52e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
45785 [L1] Cache Allocate: addr = 5c7 data = 2f2e2d2c2b2a29282726252423222120
45785 [L1] Cache hit from L2: addr = 5c7, data = 27
45785 [TEST] CPU read @0x36a
45795 [L1] Cache miss: addr = 36a
45795 [TEST] CPU read @0x196
45815 [L2] Cache miss: addr = 36a
45825 [MEM] Mem hit: addr = 360, data = 60
45835 [L2] Cache Allocate: addr = 36a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
45845 [L1] Cache Allocate: addr = 196 data = 6f6e6d6c6b6a69686766656463626160
45845 [L1] Cache hit from L2: addr = 196, data = 66
45845 [TEST] CPU read @0x401
45855 [L1] Cache miss: addr = 401
45855 [TEST] CPU read @0x784
45875 [L2] Cache miss: addr = 401
45885 [MEM] Mem hit: addr = 400, data = 00
45895 [L2] Cache Allocate: addr = 401 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
45905 [L1] Cache Allocate: addr = 784 data = 0f0e0d0c0b0a09080706050403020100
45905 [L1] Cache hit from L2: addr = 784, data = 04
45905 [TEST] CPU read @0x3d0
45915 [L1] Cache miss: addr = 3d0
45915 [TEST] CPU read @0x6c1
45935 [L2] Cache miss: addr = 3d0
45945 [MEM] Mem hit: addr = 3c0, data = c0
45955 [L2] Cache Allocate: addr = 3d0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
45965 [L1] Cache Allocate: addr = 6c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
45965 [L1] Cache hit from L2: addr = 6c1, data = d1
45965 [TEST] CPU read @0x299
45975 [L1] Cache miss: addr = 299
45975 [TEST] CPU read @0x602
45995 [L2] Cache hit: addr = 299, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
46005 [L1] Cache Allocate: addr = 602 data = 8f8e8d8c8b8a89888786858483828180
46005 [L1] Cache hit from L2: addr = 602, data = 82
46005 [TEST] CPU read @0x77e
46015 [L1] Cache miss: addr = 77e
46015 [TEST] CPU read @0x6a1
46035 [L2] Cache miss: addr = 77e
46045 [MEM] Mem hit: addr = 760, data = 60
46055 [L2] Cache Allocate: addr = 77e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
46065 [L1] Cache Allocate: addr = 6a1 data = 7f7e7d7c7b7a79787776757473727170
46065 [L1] Cache hit from L2: addr = 6a1, data = 71
46065 [TEST] CPU read @0x0d8
46075 [L1] Cache hit: addr = 0d8, data = d8
46075 [TEST] CPU read @0x0c6
46085 [L1] Cache miss: addr = 0c6
46085 [TEST] CPU read @0x3e4
46105 [L2] Cache miss: addr = 0c6
46115 [MEM] Mem hit: addr = 0c0, data = c0
46125 [L2] Cache Allocate: addr = 0c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
46135 [L1] Cache Allocate: addr = 3e4 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
46135 [L1] Cache hit from L2: addr = 3e4, data = c4
46135 [TEST] CPU read @0x059
46145 [L1] Cache miss: addr = 059
46145 [TEST] CPU read @0x244
46165 [L2] Cache miss: addr = 059
46175 [MEM] Mem hit: addr = 040, data = 40
46185 [L2] Cache Allocate: addr = 059 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
46195 [L1] Cache Allocate: addr = 244 data = 5f5e5d5c5b5a59585756555453525150
46195 [L1] Cache hit from L2: addr = 244, data = 54
46195 [TEST] CPU read @0x03c
46205 [L1] Cache miss: addr = 03c
46205 [TEST] CPU read @0x134
46225 [L2] Cache miss: addr = 03c
46235 [MEM] Mem hit: addr = 020, data = 20
46245 [L2] Cache Allocate: addr = 03c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
46255 [L1] Cache Allocate: addr = 134 data = 3f3e3d3c3b3a39383736353433323130
46255 [L1] Cache hit from L2: addr = 134, data = 34
46255 [TEST] CPU read @0x73a
46265 [L1] Cache miss: addr = 73a
46265 [TEST] CPU read @0x7dc
46285 [L2] Cache miss: addr = 73a
46295 [MEM] Mem hit: addr = 720, data = 20
46305 [L2] Cache Allocate: addr = 73a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
46315 [L1] Cache Allocate: addr = 7dc data = 3f3e3d3c3b3a39383736353433323130
46315 [L1] Cache hit from L2: addr = 7dc, data = 3c
46315 [TEST] CPU read @0x3ef
46325 [L1] Cache hit: addr = 3ef, data = cf
46325 [TEST] CPU read @0x595
46335 [L1] Cache miss: addr = 595
46335 [TEST] CPU read @0x360
46355 [L2] Cache miss: addr = 595
46365 [MEM] Mem hit: addr = 580, data = 80
46375 [L2] Cache Allocate: addr = 595 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
46385 [L1] Cache Allocate: addr = 360 data = 9f9e9d9c9b9a99989796959493929190
46385 [L1] Cache hit from L2: addr = 360, data = 90
46385 [TEST] CPU read @0x7b7
46395 [L1] Cache miss: addr = 7b7
46395 [TEST] CPU read @0x167
46415 [L2] Cache hit: addr = 7b7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
46425 [L1] Cache Allocate: addr = 167 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
46425 [L1] Cache hit from L2: addr = 167, data = a7
46425 [TEST] CPU read @0x336
46435 [L1] Cache miss: addr = 336
46435 [TEST] CPU read @0x2ce
46455 [L2] Cache miss: addr = 336
46465 [MEM] Mem hit: addr = 320, data = 20
46475 [L2] Cache Allocate: addr = 336 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
46485 [L1] Cache Allocate: addr = 2ce data = 3f3e3d3c3b3a39383736353433323130
46485 [L1] Cache hit from L2: addr = 2ce, data = 3e
46485 [TEST] CPU read @0x1de
46495 [L1] Cache miss: addr = 1de
46495 [TEST] CPU read @0x32c
46515 [L2] Cache miss: addr = 1de
46525 [MEM] Mem hit: addr = 1c0, data = c0
46535 [L2] Cache Allocate: addr = 1de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
46545 [L1] Cache Allocate: addr = 32c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
46545 [L1] Cache hit from L2: addr = 32c, data = dc
46545 [TEST] CPU read @0x03c
46555 [L1] Cache miss: addr = 03c
46555 [TEST] CPU read @0x53a
46575 [L2] Cache miss: addr = 03c
46585 [MEM] Mem hit: addr = 020, data = 20
46595 [L2] Cache Allocate: addr = 03c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
46605 [L1] Cache Allocate: addr = 53a data = 3f3e3d3c3b3a39383736353433323130
46605 [L1] Cache hit from L2: addr = 53a, data = 3a
46605 [TEST] CPU read @0x52a
46615 [L1] Cache miss: addr = 52a
46615 [TEST] CPU read @0x0e5
46635 [L2] Cache miss: addr = 52a
46645 [MEM] Mem hit: addr = 520, data = 20
46655 [L2] Cache Allocate: addr = 52a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
46665 [L1] Cache Allocate: addr = 0e5 data = 2f2e2d2c2b2a29282726252423222120
46665 [L1] Cache hit from L2: addr = 0e5, data = 25
46665 [TEST] CPU read @0x14b
46675 [L1] Cache miss: addr = 14b
46675 [TEST] CPU read @0x03e
46695 [L2] Cache miss: addr = 14b
46705 [MEM] Mem hit: addr = 140, data = 40
46715 [L2] Cache Allocate: addr = 14b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
46725 [L1] Cache Allocate: addr = 03e data = 4f4e4d4c4b4a49484746454443424140
46725 [L1] Cache hit from L2: addr = 03e, data = 4e
46725 [TEST] CPU read @0x48a
46735 [L1] Cache miss: addr = 48a
46735 [TEST] CPU read @0x309
46755 [L2] Cache miss: addr = 48a
46765 [MEM] Mem hit: addr = 480, data = 80
46775 [L2] Cache Allocate: addr = 48a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
46785 [L1] Cache Allocate: addr = 309 data = 8f8e8d8c8b8a89888786858483828180
46785 [L1] Cache hit from L2: addr = 309, data = 89
46785 [TEST] CPU read @0x097
46795 [L1] Cache miss: addr = 097
46795 [TEST] CPU read @0x523
46815 [L2] Cache miss: addr = 097
46825 [MEM] Mem hit: addr = 080, data = 80
46835 [L2] Cache Allocate: addr = 097 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
46845 [L1] Cache Allocate: addr = 523 data = 9f9e9d9c9b9a99989796959493929190
46845 [L1] Cache hit from L2: addr = 523, data = 93
46845 [TEST] CPU read @0x677
46855 [L1] Cache miss: addr = 677
46855 [TEST] CPU read @0x01c
46875 [L2] Cache miss: addr = 677
46885 [MEM] Mem hit: addr = 660, data = 60
46895 [L2] Cache Allocate: addr = 677 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
46905 [L1] Cache Allocate: addr = 01c data = 7f7e7d7c7b7a79787776757473727170
46905 [L1] Cache hit from L2: addr = 01c, data = 7c
46905 [TEST] CPU read @0x33e
46915 [L1] Cache miss: addr = 33e
46915 [TEST] CPU read @0x312
46935 [L2] Cache miss: addr = 33e
46945 [MEM] Mem hit: addr = 320, data = 20
46955 [L2] Cache Allocate: addr = 33e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
46965 [L1] Cache Allocate: addr = 312 data = 3f3e3d3c3b3a39383736353433323130
46965 [L1] Cache hit from L2: addr = 312, data = 32
46965 [TEST] CPU read @0x20a
46975 [L1] Cache miss: addr = 20a
46975 [TEST] CPU read @0x0f5
46995 [L2] Cache miss: addr = 20a
47005 [MEM] Mem hit: addr = 200, data = 00
47015 [L2] Cache Allocate: addr = 20a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
47025 [L1] Cache Allocate: addr = 0f5 data = 0f0e0d0c0b0a09080706050403020100
47025 [L1] Cache hit from L2: addr = 0f5, data = 05
47025 [TEST] CPU read @0x3e2
47035 [L1] Cache miss: addr = 3e2
47035 [TEST] CPU read @0x3c5
47055 [L2] Cache miss: addr = 3e2
47065 [MEM] Mem hit: addr = 3e0, data = e0
47075 [L2] Cache Allocate: addr = 3e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
47085 [L1] Cache Allocate: addr = 3c5 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
47085 [L1] Cache hit from L2: addr = 3c5, data = e5
47085 [TEST] CPU read @0x46c
47095 [L1] Cache miss: addr = 46c
47095 [TEST] CPU read @0x6f1
47115 [L2] Cache miss: addr = 46c
47125 [MEM] Mem hit: addr = 460, data = 60
47135 [L2] Cache Allocate: addr = 46c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
47145 [L1] Cache Allocate: addr = 6f1 data = 6f6e6d6c6b6a69686766656463626160
47145 [L1] Cache hit from L2: addr = 6f1, data = 61
47145 [TEST] CPU read @0x72d
47155 [L1] Cache miss: addr = 72d
47155 [TEST] CPU read @0x689
47175 [L2] Cache miss: addr = 72d
47185 [MEM] Mem hit: addr = 720, data = 20
47195 [L2] Cache Allocate: addr = 72d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
47205 [L1] Cache Allocate: addr = 689 data = 2f2e2d2c2b2a29282726252423222120
47205 [L1] Cache hit from L2: addr = 689, data = 29
47205 [TEST] CPU read @0x50f
47215 [L1] Cache miss: addr = 50f
47215 [TEST] CPU read @0x4ab
47235 [L2] Cache hit: addr = 50f, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
47245 [L1] Cache Allocate: addr = 4ab data = 0f0e0d0c0b0a09080706050403020100
47245 [L1] Cache hit from L2: addr = 4ab, data = 0b
47245 [TEST] CPU read @0x054
47255 [L1] Cache miss: addr = 054
47255 [TEST] CPU read @0x0bb
47275 [L2] Cache miss: addr = 054
47285 [MEM] Mem hit: addr = 040, data = 40
47295 [L2] Cache Allocate: addr = 054 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
47305 [L1] Cache Allocate: addr = 0bb data = 5f5e5d5c5b5a59585756555453525150
47305 [L1] Cache hit from L2: addr = 0bb, data = 5b
47305 [TEST] CPU read @0x280
47315 [L1] Cache miss: addr = 280
47315 [TEST] CPU read @0x317
47335 [L2] Cache miss: addr = 280
47345 [MEM] Mem hit: addr = 280, data = 80
47355 [L2] Cache Allocate: addr = 280 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
47365 [L1] Cache Allocate: addr = 317 data = 8f8e8d8c8b8a89888786858483828180
47365 [L1] Cache hit from L2: addr = 317, data = 87
47365 [TEST] CPU read @0x72f
47375 [L1] Cache miss: addr = 72f
47375 [TEST] CPU read @0x683
47395 [L2] Cache hit: addr = 72f, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
47405 [L1] Cache Allocate: addr = 683 data = 2f2e2d2c2b2a29282726252423222120
47405 [L1] Cache hit from L2: addr = 683, data = 23
47405 [TEST] CPU read @0x32c
47415 [L1] Cache miss: addr = 32c
47415 [TEST] CPU read @0x07c
47435 [L2] Cache miss: addr = 32c
47445 [MEM] Mem hit: addr = 320, data = 20
47455 [L2] Cache Allocate: addr = 32c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
47465 [L1] Cache Allocate: addr = 07c data = 2f2e2d2c2b2a29282726252423222120
47465 [L1] Cache hit from L2: addr = 07c, data = 2c
47465 [TEST] CPU read @0x2fb
47475 [L1] Cache miss: addr = 2fb
47475 [TEST] CPU read @0x7f1
47495 [L2] Cache miss: addr = 2fb
47505 [MEM] Mem hit: addr = 2e0, data = e0
47515 [L2] Cache Allocate: addr = 2fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
47525 [L1] Cache Allocate: addr = 7f1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
47525 [L1] Cache hit from L2: addr = 7f1, data = f1
47525 [TEST] CPU read @0x6e6
47535 [L1] Cache miss: addr = 6e6
47535 [TEST] CPU read @0x651
47555 [L2] Cache miss: addr = 6e6
47565 [MEM] Mem hit: addr = 6e0, data = e0
47575 [L2] Cache Allocate: addr = 6e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
47585 [L1] Cache Allocate: addr = 651 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
47585 [L1] Cache hit from L2: addr = 651, data = e1
47585 [TEST] CPU read @0x065
47595 [L1] Cache miss: addr = 065
47595 [TEST] CPU read @0x054
47615 [L2] Cache miss: addr = 065
47625 [MEM] Mem hit: addr = 060, data = 60
47635 [L2] Cache Allocate: addr = 065 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
47645 [L1] Cache Allocate: addr = 054 data = 6f6e6d6c6b6a69686766656463626160
47645 [L1] Cache hit from L2: addr = 054, data = 64
47645 [TEST] CPU read @0x39c
47655 [L1] Cache miss: addr = 39c
47655 [TEST] CPU read @0x46d
47675 [L2] Cache miss: addr = 39c
47685 [MEM] Mem hit: addr = 380, data = 80
47695 [L2] Cache Allocate: addr = 39c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
47705 [L1] Cache Allocate: addr = 46d data = 9f9e9d9c9b9a99989796959493929190
47705 [L1] Cache hit from L2: addr = 46d, data = 9d
47705 [TEST] CPU read @0x6f3
47715 [L1] Cache miss: addr = 6f3
47715 [TEST] CPU read @0x2e0
47735 [L2] Cache hit: addr = 6f3, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
47745 [L1] Cache Allocate: addr = 2e0 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
47745 [L1] Cache hit from L2: addr = 2e0, data = e0
47745 [TEST] CPU read @0x2fc
47755 [L1] Cache miss: addr = 2fc
47755 [TEST] CPU read @0x17f
47775 [L2] Cache miss: addr = 2fc
47785 [MEM] Mem hit: addr = 2e0, data = e0
47795 [L2] Cache Allocate: addr = 2fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
47805 [L1] Cache Allocate: addr = 17f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
47805 [L1] Cache hit from L2: addr = 17f, data = ff
47805 [TEST] CPU read @0x760
47815 [L1] Cache miss: addr = 760
47815 [TEST] CPU read @0x773
47835 [L2] Cache miss: addr = 760
47845 [MEM] Mem hit: addr = 760, data = 60
47855 [L2] Cache Allocate: addr = 760 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
47865 [L1] Cache Allocate: addr = 773 data = 6f6e6d6c6b6a69686766656463626160
47865 [L1] Cache hit from L2: addr = 773, data = 63
47865 [TEST] CPU read @0x46a
47875 [L1] Cache miss: addr = 46a
47875 [TEST] CPU read @0x649
47895 [L2] Cache miss: addr = 46a
47905 [MEM] Mem hit: addr = 460, data = 60
47915 [L2] Cache Allocate: addr = 46a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
47925 [L1] Cache Allocate: addr = 649 data = 6f6e6d6c6b6a69686766656463626160
47925 [L1] Cache hit from L2: addr = 649, data = 69
47925 [TEST] CPU read @0x405
47935 [L1] Cache miss: addr = 405
47935 [TEST] CPU read @0x5ae
47955 [L2] Cache miss: addr = 405
47965 [MEM] Mem hit: addr = 400, data = 00
47975 [L2] Cache Allocate: addr = 405 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
47985 [L1] Cache Allocate: addr = 5ae data = 0f0e0d0c0b0a09080706050403020100
47985 [L1] Cache hit from L2: addr = 5ae, data = 0e
47985 [TEST] CPU read @0x425
47995 [L1] Cache miss: addr = 425
47995 [TEST] CPU read @0x29b
48015 [L2] Cache miss: addr = 425
48025 [MEM] Mem hit: addr = 420, data = 20
48035 [L2] Cache Allocate: addr = 425 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
48045 [L1] Cache Allocate: addr = 29b data = 2f2e2d2c2b2a29282726252423222120
48045 [L1] Cache hit from L2: addr = 29b, data = 2b
48045 [TEST] CPU read @0x7ed
48055 [L1] Cache miss: addr = 7ed
48055 [TEST] CPU read @0x607
48075 [L2] Cache miss: addr = 7ed
48085 [MEM] Mem hit: addr = 7e0, data = e0
48095 [L2] Cache Allocate: addr = 7ed data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
48105 [L1] Cache Allocate: addr = 607 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
48105 [L1] Cache hit from L2: addr = 607, data = e7
48105 [TEST] CPU read @0x3eb
48115 [L1] Cache miss: addr = 3eb
48115 [TEST] CPU read @0x07f
48135 [L2] Cache miss: addr = 3eb
48145 [MEM] Mem hit: addr = 3e0, data = e0
48155 [L2] Cache Allocate: addr = 3eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
48165 [L1] Cache Allocate: addr = 07f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
48165 [L1] Cache hit from L2: addr = 07f, data = ef
48165 [TEST] CPU read @0x69f
48175 [L1] Cache miss: addr = 69f
48175 [TEST] CPU read @0x62e
48195 [L2] Cache miss: addr = 69f
48205 [MEM] Mem hit: addr = 680, data = 80
48215 [L2] Cache Allocate: addr = 69f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
48225 [L1] Cache Allocate: addr = 62e data = 9f9e9d9c9b9a99989796959493929190
48225 [L1] Cache hit from L2: addr = 62e, data = 9e
48225 [TEST] CPU read @0x0f5
48235 [L1] Cache miss: addr = 0f5
48235 [TEST] CPU read @0x38f
48255 [L2] Cache miss: addr = 0f5
48265 [MEM] Mem hit: addr = 0e0, data = e0
48275 [L2] Cache Allocate: addr = 0f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
48285 [L1] Cache Allocate: addr = 38f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
48285 [L1] Cache hit from L2: addr = 38f, data = ff
48285 [TEST] CPU read @0x243
48295 [L1] Cache miss: addr = 243
48295 [TEST] CPU read @0x357
48315 [L2] Cache miss: addr = 243
48325 [MEM] Mem hit: addr = 240, data = 40
48335 [L2] Cache Allocate: addr = 243 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
48345 [L1] Cache Allocate: addr = 357 data = 4f4e4d4c4b4a49484746454443424140
48345 [L1] Cache hit from L2: addr = 357, data = 47
48345 [TEST] CPU read @0x4a7
48355 [L1] Cache miss: addr = 4a7
48355 [TEST] CPU read @0x1f0
48375 [L2] Cache miss: addr = 4a7
48385 [MEM] Mem hit: addr = 4a0, data = a0
48395 [L2] Cache Allocate: addr = 4a7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
48405 [L1] Cache Allocate: addr = 1f0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
48405 [L1] Cache hit from L2: addr = 1f0, data = a0
48405 [TEST] CPU read @0x331
48415 [L1] Cache miss: addr = 331
48415 [TEST] CPU read @0x6c1
48435 [L2] Cache miss: addr = 331
48445 [MEM] Mem hit: addr = 320, data = 20
48455 [L2] Cache Allocate: addr = 331 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
48465 [L1] Cache Allocate: addr = 6c1 data = 3f3e3d3c3b3a39383736353433323130
48465 [L1] Cache hit from L2: addr = 6c1, data = 31
48465 [TEST] CPU read @0x6c9
48475 [L1] Cache hit: addr = 6c9, data = 39
48475 [TEST] CPU read @0x3e9
48485 [L1] Cache miss: addr = 3e9
48485 [TEST] CPU read @0x18a
48505 [L2] Cache miss: addr = 3e9
48515 [MEM] Mem hit: addr = 3e0, data = e0
48525 [L2] Cache Allocate: addr = 3e9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
48535 [L1] Cache Allocate: addr = 18a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
48535 [L1] Cache hit from L2: addr = 18a, data = ea
48535 [TEST] CPU read @0x01a
48545 [L1] Cache miss: addr = 01a
48545 [TEST] CPU read @0x19d
48565 [L2] Cache miss: addr = 01a
48575 [MEM] Mem hit: addr = 000, data = 00
48585 [L2] Cache Allocate: addr = 01a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
48595 [L1] Cache Allocate: addr = 19d data = 1f1e1d1c1b1a19181716151413121110
48595 [L1] Cache hit from L2: addr = 19d, data = 1d
48595 [TEST] CPU read @0x68f
48605 [L1] Cache miss: addr = 68f
48605 [TEST] CPU read @0x2e8
48625 [L2] Cache hit: addr = 68f, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
48635 [L1] Cache Allocate: addr = 2e8 data = 8f8e8d8c8b8a89888786858483828180
48635 [L1] Cache hit from L2: addr = 2e8, data = 88
48635 [TEST] CPU read @0x70d
48645 [L1] Cache miss: addr = 70d
48645 [TEST] CPU read @0x1b7
48665 [L2] Cache miss: addr = 70d
48675 [MEM] Mem hit: addr = 700, data = 00
48685 [L2] Cache Allocate: addr = 70d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
48695 [L1] Cache Allocate: addr = 1b7 data = 0f0e0d0c0b0a09080706050403020100
48695 [L1] Cache hit from L2: addr = 1b7, data = 07
48695 [TEST] CPU read @0x376
48705 [L1] Cache miss: addr = 376
48705 [TEST] CPU read @0x1c9
48725 [L2] Cache miss: addr = 376
48735 [MEM] Mem hit: addr = 360, data = 60
48745 [L2] Cache Allocate: addr = 376 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
48755 [L1] Cache Allocate: addr = 1c9 data = 7f7e7d7c7b7a79787776757473727170
48755 [L1] Cache hit from L2: addr = 1c9, data = 79
48755 [TEST] CPU read @0x2a2
48765 [L1] Cache miss: addr = 2a2
48765 [TEST] CPU read @0x0df
48785 [L2] Cache miss: addr = 2a2
48795 [MEM] Mem hit: addr = 2a0, data = a0
48805 [L2] Cache Allocate: addr = 2a2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
48815 [L1] Cache Allocate: addr = 0df data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
48815 [L1] Cache hit from L2: addr = 0df, data = af
48815 [TEST] CPU read @0x6ee
48825 [L1] Cache miss: addr = 6ee
48825 [TEST] CPU read @0x7c7
48845 [L2] Cache miss: addr = 6ee
48855 [MEM] Mem hit: addr = 6e0, data = e0
48865 [L2] Cache Allocate: addr = 6ee data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
48875 [L1] Cache Allocate: addr = 7c7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
48875 [L1] Cache hit from L2: addr = 7c7, data = e7
48875 [TEST] CPU read @0x6a8
48885 [L1] Cache miss: addr = 6a8
48885 [TEST] CPU read @0x4e2
48905 [L2] Cache miss: addr = 6a8
48915 [MEM] Mem hit: addr = 6a0, data = a0
48925 [L2] Cache Allocate: addr = 6a8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
48935 [L1] Cache Allocate: addr = 4e2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
48935 [L1] Cache hit from L2: addr = 4e2, data = a2
48935 [TEST] CPU read @0x7b6
48945 [L1] Cache miss: addr = 7b6
48945 [TEST] CPU read @0x730
48965 [L2] Cache miss: addr = 7b6
48975 [MEM] Mem hit: addr = 7a0, data = a0
48985 [L2] Cache Allocate: addr = 7b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
48995 [L1] Cache Allocate: addr = 730 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
48995 [L1] Cache hit from L2: addr = 730, data = b0
48995 [TEST] CPU read @0x6f2
49005 [L1] Cache miss: addr = 6f2
49005 [TEST] CPU read @0x29e
49025 [L2] Cache hit: addr = 6f2, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
49035 [L1] Cache Allocate: addr = 29e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
49035 [L1] Cache hit from L2: addr = 29e, data = ee
49035 [TEST] CPU read @0x2a4
49045 [L1] Cache miss: addr = 2a4
49045 [TEST] CPU read @0x424
49065 [L2] Cache miss: addr = 2a4
49075 [MEM] Mem hit: addr = 2a0, data = a0
49085 [L2] Cache Allocate: addr = 2a4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
49095 [L1] Cache Allocate: addr = 424 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
49095 [L1] Cache hit from L2: addr = 424, data = a4
49095 [TEST] CPU read @0x58b
49105 [L1] Cache miss: addr = 58b
49105 [TEST] CPU read @0x52f
49125 [L2] Cache miss: addr = 58b
49135 [MEM] Mem hit: addr = 580, data = 80
49145 [L2] Cache Allocate: addr = 58b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
49155 [L1] Cache Allocate: addr = 52f data = 8f8e8d8c8b8a89888786858483828180
49155 [L1] Cache hit from L2: addr = 52f, data = 8f
49155 [TEST] CPU read @0x436
49165 [L1] Cache miss: addr = 436
49165 [TEST] CPU read @0x4c1
49185 [L2] Cache miss: addr = 436
49195 [MEM] Mem hit: addr = 420, data = 20
49205 [L2] Cache Allocate: addr = 436 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
49215 [L1] Cache Allocate: addr = 4c1 data = 3f3e3d3c3b3a39383736353433323130
49215 [L1] Cache hit from L2: addr = 4c1, data = 31
49215 [TEST] CPU read @0x6a6
49225 [L1] Cache miss: addr = 6a6
49225 [TEST] CPU read @0x686
49245 [L2] Cache miss: addr = 6a6
49255 [MEM] Mem hit: addr = 6a0, data = a0
49265 [L2] Cache Allocate: addr = 6a6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
49275 [L1] Cache Allocate: addr = 686 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
49275 [L1] Cache hit from L2: addr = 686, data = a6
49275 [TEST] CPU read @0x78f
49285 [L1] Cache miss: addr = 78f
49285 [TEST] CPU read @0x583
49305 [L2] Cache miss: addr = 78f
49315 [MEM] Mem hit: addr = 780, data = 80
49325 [L2] Cache Allocate: addr = 78f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
49335 [L1] Cache Allocate: addr = 583 data = 8f8e8d8c8b8a89888786858483828180
49335 [L1] Cache hit from L2: addr = 583, data = 83
49335 [TEST] CPU read @0x079
49345 [L1] Cache miss: addr = 079
49345 [TEST] CPU read @0x653
49365 [L2] Cache miss: addr = 079
49375 [MEM] Mem hit: addr = 060, data = 60
49385 [L2] Cache Allocate: addr = 079 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
49395 [L1] Cache Allocate: addr = 653 data = 7f7e7d7c7b7a79787776757473727170
49395 [L1] Cache hit from L2: addr = 653, data = 73
49395 [TEST] CPU read @0x1c4
49405 [L1] Cache miss: addr = 1c4
49405 [TEST] CPU read @0x660
49425 [L2] Cache hit: addr = 1c4, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
49435 [L1] Cache Allocate: addr = 660 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
49435 [L1] Cache hit from L2: addr = 660, data = c0
49435 [TEST] CPU read @0x6c6
49445 [L1] Cache miss: addr = 6c6
49445 [TEST] CPU read @0x785
49465 [L2] Cache hit: addr = 6c6, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
49475 [L1] Cache Allocate: addr = 785 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
49475 [L1] Cache hit from L2: addr = 785, data = c5
49475 [TEST] CPU read @0x203
49485 [L1] Cache miss: addr = 203
49485 [TEST] CPU read @0x0cf
49505 [L2] Cache miss: addr = 203
49515 [MEM] Mem hit: addr = 200, data = 00
49525 [L2] Cache Allocate: addr = 203 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
49535 [L1] Cache Allocate: addr = 0cf data = 0f0e0d0c0b0a09080706050403020100
49535 [L1] Cache hit from L2: addr = 0cf, data = 0f
49535 [TEST] CPU read @0x53c
49545 [L1] Cache miss: addr = 53c
49545 [TEST] CPU read @0x44c
49565 [L2] Cache miss: addr = 53c
49575 [MEM] Mem hit: addr = 520, data = 20
49585 [L2] Cache Allocate: addr = 53c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
49595 [L1] Cache Allocate: addr = 44c data = 3f3e3d3c3b3a39383736353433323130
49595 [L1] Cache hit from L2: addr = 44c, data = 3c
49595 [TEST] CPU read @0x286
49605 [L1] Cache miss: addr = 286
49605 [TEST] CPU read @0x437
49625 [L2] Cache miss: addr = 286
49635 [MEM] Mem hit: addr = 280, data = 80
49645 [L2] Cache Allocate: addr = 286 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
49655 [L1] Cache Allocate: addr = 437 data = 8f8e8d8c8b8a89888786858483828180
49655 [L1] Cache hit from L2: addr = 437, data = 87
49655 [TEST] CPU read @0x774
49665 [L1] Cache miss: addr = 774
49665 [TEST] CPU read @0x3eb
49685 [L2] Cache miss: addr = 774
49695 [MEM] Mem hit: addr = 760, data = 60
49705 [L2] Cache Allocate: addr = 774 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
49715 [L1] Cache Allocate: addr = 3eb data = 7f7e7d7c7b7a79787776757473727170
49715 [L1] Cache hit from L2: addr = 3eb, data = 7b
49715 [TEST] CPU read @0x5c8
49725 [L1] Cache miss: addr = 5c8
49725 [TEST] CPU read @0x7f7
49745 [L2] Cache miss: addr = 5c8
49755 [MEM] Mem hit: addr = 5c0, data = c0
49765 [L2] Cache Allocate: addr = 5c8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
49775 [L1] Cache Allocate: addr = 7f7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
49775 [L1] Cache hit from L2: addr = 7f7, data = c7
49775 [TEST] CPU read @0x0c1
49785 [L1] Cache miss: addr = 0c1
49785 [TEST] CPU read @0x530
49805 [L2] Cache miss: addr = 0c1
49815 [MEM] Mem hit: addr = 0c0, data = c0
49825 [L2] Cache Allocate: addr = 0c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
49835 [L1] Cache Allocate: addr = 530 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
49835 [L1] Cache hit from L2: addr = 530, data = c0
49835 [TEST] CPU read @0x4f5
49845 [L1] Cache miss: addr = 4f5
49845 [TEST] CPU read @0x589
49865 [L2] Cache miss: addr = 4f5
49875 [MEM] Mem hit: addr = 4e0, data = e0
49885 [L2] Cache Allocate: addr = 4f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
49895 [L1] Cache Allocate: addr = 589 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
49895 [L1] Cache hit from L2: addr = 589, data = f9
49895 [TEST] CPU read @0x57c
49905 [L1] Cache miss: addr = 57c
49905 [TEST] CPU read @0x1f1
49925 [L2] Cache miss: addr = 57c
49935 [MEM] Mem hit: addr = 560, data = 60
49945 [L2] Cache Allocate: addr = 57c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
49955 [L1] Cache Allocate: addr = 1f1 data = 7f7e7d7c7b7a79787776757473727170
49955 [L1] Cache hit from L2: addr = 1f1, data = 71
49955 [TEST] CPU read @0x60b
49965 [L1] Cache miss: addr = 60b
49965 [TEST] CPU read @0x0ea
49985 [L2] Cache miss: addr = 60b
49995 [MEM] Mem hit: addr = 600, data = 00
50005 [L2] Cache Allocate: addr = 60b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
50015 [L1] Cache Allocate: addr = 0ea data = 0f0e0d0c0b0a09080706050403020100
50015 [L1] Cache hit from L2: addr = 0ea, data = 0a
50015 [TEST] CPU read @0x31c
50025 [L1] Cache miss: addr = 31c
50025 [TEST] CPU read @0x160
50045 [L2] Cache miss: addr = 31c
50055 [MEM] Mem hit: addr = 300, data = 00
50065 [L2] Cache Allocate: addr = 31c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
50075 [L1] Cache Allocate: addr = 160 data = 1f1e1d1c1b1a19181716151413121110
50075 [L1] Cache hit from L2: addr = 160, data = 10
50075 [TEST] CPU read @0x5ae
50085 [L1] Cache miss: addr = 5ae
50085 [TEST] CPU read @0x0d5
50105 [L2] Cache miss: addr = 5ae
50115 [MEM] Mem hit: addr = 5a0, data = a0
50125 [L2] Cache Allocate: addr = 5ae data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
50135 [L1] Cache Allocate: addr = 0d5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
50135 [L1] Cache hit from L2: addr = 0d5, data = a5
50135 [TEST] CPU read @0x3c0
50145 [L1] Cache miss: addr = 3c0
50145 [TEST] CPU read @0x096
50165 [L2] Cache miss: addr = 3c0
50175 [MEM] Mem hit: addr = 3c0, data = c0
50185 [L2] Cache Allocate: addr = 3c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
50195 [L1] Cache Allocate: addr = 096 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
50195 [L1] Cache hit from L2: addr = 096, data = c6
50195 [TEST] CPU read @0x61a
50205 [L1] Cache miss: addr = 61a
50205 [TEST] CPU read @0x7ec
50225 [L2] Cache miss: addr = 61a
50235 [MEM] Mem hit: addr = 600, data = 00
50245 [L2] Cache Allocate: addr = 61a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
50255 [L1] Cache Allocate: addr = 7ec data = 1f1e1d1c1b1a19181716151413121110
50255 [L1] Cache hit from L2: addr = 7ec, data = 1c
50255 [TEST] CPU read @0x364
50265 [L1] Cache miss: addr = 364
50265 [TEST] CPU read @0x61e
50285 [L2] Cache miss: addr = 364
50295 [MEM] Mem hit: addr = 360, data = 60
50305 [L2] Cache Allocate: addr = 364 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
50315 [L1] Cache Allocate: addr = 61e data = 6f6e6d6c6b6a69686766656463626160
50315 [L1] Cache hit from L2: addr = 61e, data = 6e
50315 [TEST] CPU read @0x430
50325 [L1] Cache miss: addr = 430
50325 [TEST] CPU read @0x767
50345 [L2] Cache miss: addr = 430
50355 [MEM] Mem hit: addr = 420, data = 20
50365 [L2] Cache Allocate: addr = 430 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
50375 [L1] Cache Allocate: addr = 767 data = 3f3e3d3c3b3a39383736353433323130
50375 [L1] Cache hit from L2: addr = 767, data = 37
50375 [TEST] CPU read @0x689
50385 [L1] Cache miss: addr = 689
50385 [TEST] CPU read @0x4e9
50405 [L2] Cache miss: addr = 689
50415 [MEM] Mem hit: addr = 680, data = 80
50425 [L2] Cache Allocate: addr = 689 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
50435 [L1] Cache Allocate: addr = 4e9 data = 8f8e8d8c8b8a89888786858483828180
50435 [L1] Cache hit from L2: addr = 4e9, data = 89
50435 [TEST] CPU read @0x516
50445 [L1] Cache miss: addr = 516
50445 [TEST] CPU read @0x75b
50465 [L2] Cache hit: addr = 516, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
50475 [L1] Cache Allocate: addr = 75b data = 0f0e0d0c0b0a09080706050403020100
50475 [L1] Cache hit from L2: addr = 75b, data = 0b
50475 [TEST] CPU read @0x371
50485 [L1] Cache miss: addr = 371
50485 [TEST] CPU read @0x07c
50505 [L2] Cache hit: addr = 371, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
50515 [L1] Cache Allocate: addr = 07c data = 6f6e6d6c6b6a69686766656463626160
50515 [L1] Cache hit from L2: addr = 07c, data = 6c
50515 [TEST] CPU read @0x26c
50525 [L1] Cache miss: addr = 26c
50525 [TEST] CPU read @0x041
50545 [L2] Cache hit: addr = 26c, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
50555 [L1] Cache Allocate: addr = 041 data = 6f6e6d6c6b6a69686766656463626160
50555 [L1] Cache hit from L2: addr = 041, data = 61
50555 [TEST] CPU read @0x2b8
50565 [L1] Cache miss: addr = 2b8
50565 [TEST] CPU read @0x5a8
50585 [L2] Cache miss: addr = 2b8
50595 [MEM] Mem hit: addr = 2a0, data = a0
50605 [L2] Cache Allocate: addr = 2b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
50615 [L1] Cache Allocate: addr = 5a8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
50615 [L1] Cache hit from L2: addr = 5a8, data = b8
50615 [TEST] CPU read @0x272
50625 [L1] Cache miss: addr = 272
50625 [TEST] CPU read @0x0c0
50645 [L2] Cache hit: addr = 272, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
50655 [L1] Cache Allocate: addr = 0c0 data = 6f6e6d6c6b6a69686766656463626160
50655 [L1] Cache hit from L2: addr = 0c0, data = 60
50655 [TEST] CPU read @0x37e
50665 [L1] Cache miss: addr = 37e
50665 [TEST] CPU read @0x4b3
50685 [L2] Cache hit: addr = 37e, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
50695 [L1] Cache Allocate: addr = 4b3 data = 6f6e6d6c6b6a69686766656463626160
50695 [L1] Cache hit from L2: addr = 4b3, data = 63
50695 [TEST] CPU read @0x140
50705 [L1] Cache miss: addr = 140
50705 [TEST] CPU read @0x464
50725 [L2] Cache miss: addr = 140
50735 [MEM] Mem hit: addr = 140, data = 40
50745 [L2] Cache Allocate: addr = 140 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
50755 [L1] Cache Allocate: addr = 464 data = 4f4e4d4c4b4a49484746454443424140
50755 [L1] Cache hit from L2: addr = 464, data = 44
50755 [TEST] CPU read @0x4d2
50765 [L1] Cache miss: addr = 4d2
50765 [TEST] CPU read @0x741
50785 [L2] Cache miss: addr = 4d2
50795 [MEM] Mem hit: addr = 4c0, data = c0
50805 [L2] Cache Allocate: addr = 4d2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
50815 [L1] Cache Allocate: addr = 741 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
50815 [L1] Cache hit from L2: addr = 741, data = d1
50815 [TEST] CPU read @0x15d
50825 [L1] Cache miss: addr = 15d
50825 [TEST] CPU read @0x74f
50845 [L2] Cache hit: addr = 15d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
50855 [L1] Cache Allocate: addr = 74f data = 4f4e4d4c4b4a49484746454443424140
50855 [L1] Cache hit from L2: addr = 74f, data = 4f
50855 [TEST] CPU read @0x1a5
50865 [L1] Cache miss: addr = 1a5
50865 [TEST] CPU read @0x5d3
50885 [L2] Cache miss: addr = 1a5
50895 [MEM] Mem hit: addr = 1a0, data = a0
50905 [L2] Cache Allocate: addr = 1a5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
50915 [L1] Cache Allocate: addr = 5d3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
50915 [L1] Cache hit from L2: addr = 5d3, data = a3
50915 [TEST] CPU read @0x7cf
50925 [L1] Cache miss: addr = 7cf
50925 [TEST] CPU read @0x47f
50945 [L2] Cache miss: addr = 7cf
50955 [MEM] Mem hit: addr = 7c0, data = c0
50965 [L2] Cache Allocate: addr = 7cf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
50975 [L1] Cache Allocate: addr = 47f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
50975 [L1] Cache hit from L2: addr = 47f, data = cf
50975 [TEST] CPU read @0x7ef
50985 [L1] Cache miss: addr = 7ef
50985 [TEST] CPU read @0x43b
51005 [L2] Cache miss: addr = 7ef
51015 [MEM] Mem hit: addr = 7e0, data = e0
51025 [L2] Cache Allocate: addr = 7ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
51035 [L1] Cache Allocate: addr = 43b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
51035 [L1] Cache hit from L2: addr = 43b, data = eb
51035 [TEST] CPU read @0x508
51045 [L1] Cache miss: addr = 508
51045 [TEST] CPU read @0x1c3
51065 [L2] Cache hit: addr = 508, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
51075 [L1] Cache Allocate: addr = 1c3 data = 0f0e0d0c0b0a09080706050403020100
51075 [L1] Cache hit from L2: addr = 1c3, data = 03
51075 [TEST] CPU read @0x542
51085 [L1] Cache miss: addr = 542
51085 [TEST] CPU read @0x7d8
51105 [L2] Cache hit: addr = 542, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
51115 [L1] Cache Allocate: addr = 7d8 data = 4f4e4d4c4b4a49484746454443424140
51115 [L1] Cache hit from L2: addr = 7d8, data = 48
51115 [TEST] CPU read @0x1b3
51125 [L1] Cache miss: addr = 1b3
51125 [TEST] CPU read @0x7f7
51145 [L2] Cache hit: addr = 1b3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
51155 [L1] Cache Allocate: addr = 7f7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
51155 [L1] Cache hit from L2: addr = 7f7, data = a7
51155 [TEST] CPU read @0x68b
51165 [L1] Cache miss: addr = 68b
51165 [TEST] CPU read @0x5f4
51185 [L2] Cache hit: addr = 68b, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
51195 [L1] Cache Allocate: addr = 5f4 data = 8f8e8d8c8b8a89888786858483828180
51195 [L1] Cache hit from L2: addr = 5f4, data = 84
51195 [TEST] CPU read @0x1d0
51205 [L1] Cache miss: addr = 1d0
51205 [TEST] CPU read @0x397
51225 [L2] Cache miss: addr = 1d0
51235 [MEM] Mem hit: addr = 1c0, data = c0
51245 [L2] Cache Allocate: addr = 1d0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
51255 [L1] Cache Allocate: addr = 397 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
51255 [L1] Cache hit from L2: addr = 397, data = d7
51255 [TEST] CPU read @0x02c
51265 [L1] Cache miss: addr = 02c
51265 [TEST] CPU read @0x41c
51285 [L2] Cache miss: addr = 02c
51295 [MEM] Mem hit: addr = 020, data = 20
51305 [L2] Cache Allocate: addr = 02c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
51315 [L1] Cache Allocate: addr = 41c data = 2f2e2d2c2b2a29282726252423222120
51315 [L1] Cache hit from L2: addr = 41c, data = 2c
51315 [TEST] CPU read @0x41b
51325 [L1] Cache hit: addr = 41b, data = 2b
51325 [TEST] CPU read @0x352
51335 [L1] Cache miss: addr = 352
51335 [TEST] CPU read @0x734
51355 [L2] Cache miss: addr = 352
51365 [MEM] Mem hit: addr = 340, data = 40
51375 [L2] Cache Allocate: addr = 352 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
51385 [L1] Cache Allocate: addr = 734 data = 5f5e5d5c5b5a59585756555453525150
51385 [L1] Cache hit from L2: addr = 734, data = 54
51385 [TEST] CPU read @0x7c6
51395 [L1] Cache miss: addr = 7c6
51395 [TEST] CPU read @0x340
51415 [L2] Cache miss: addr = 7c6
51425 [MEM] Mem hit: addr = 7c0, data = c0
51435 [L2] Cache Allocate: addr = 7c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
51445 [L1] Cache Allocate: addr = 340 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
51445 [L1] Cache hit from L2: addr = 340, data = c0
51445 [TEST] CPU read @0x3a0
51455 [L1] Cache miss: addr = 3a0
51455 [TEST] CPU read @0x5db
51475 [L2] Cache miss: addr = 3a0
51485 [MEM] Mem hit: addr = 3a0, data = a0
51495 [L2] Cache Allocate: addr = 3a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
51505 [L1] Cache Allocate: addr = 5db data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
51505 [L1] Cache hit from L2: addr = 5db, data = ab
51505 [TEST] CPU read @0x427
51515 [L1] Cache miss: addr = 427
51515 [TEST] CPU read @0x7bb
51535 [L2] Cache miss: addr = 427
51545 [MEM] Mem hit: addr = 420, data = 20
51555 [L2] Cache Allocate: addr = 427 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
51565 [L1] Cache Allocate: addr = 7bb data = 2f2e2d2c2b2a29282726252423222120
51565 [L1] Cache hit from L2: addr = 7bb, data = 2b
51565 [TEST] CPU read @0x404
51575 [L1] Cache miss: addr = 404
51575 [TEST] CPU read @0x518
51595 [L2] Cache miss: addr = 404
51605 [MEM] Mem hit: addr = 400, data = 00
51615 [L2] Cache Allocate: addr = 404 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
51625 [L1] Cache Allocate: addr = 518 data = 0f0e0d0c0b0a09080706050403020100
51625 [L1] Cache hit from L2: addr = 518, data = 08
51625 [TEST] CPU read @0x487
51635 [L1] Cache miss: addr = 487
51635 [TEST] CPU read @0x2fc
51655 [L2] Cache miss: addr = 487
51665 [MEM] Mem hit: addr = 480, data = 80
51675 [L2] Cache Allocate: addr = 487 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
51685 [L1] Cache Allocate: addr = 2fc data = 8f8e8d8c8b8a89888786858483828180
51685 [L1] Cache hit from L2: addr = 2fc, data = 8c
51685 [TEST] CPU read @0x40b
51695 [L1] Cache miss: addr = 40b
51695 [TEST] CPU read @0x661
51715 [L2] Cache hit: addr = 40b, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
51725 [L1] Cache Allocate: addr = 661 data = 0f0e0d0c0b0a09080706050403020100
51725 [L1] Cache hit from L2: addr = 661, data = 01
51725 [TEST] CPU read @0x0eb
51735 [L1] Cache miss: addr = 0eb
51735 [TEST] CPU read @0x7a8
51755 [L2] Cache miss: addr = 0eb
51765 [MEM] Mem hit: addr = 0e0, data = e0
51775 [L2] Cache Allocate: addr = 0eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
51785 [L1] Cache Allocate: addr = 7a8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
51785 [L1] Cache hit from L2: addr = 7a8, data = e8
51785 [TEST] CPU read @0x799
51795 [L1] Cache miss: addr = 799
51795 [TEST] CPU read @0x276
51815 [L2] Cache miss: addr = 799
51825 [MEM] Mem hit: addr = 780, data = 80
51835 [L2] Cache Allocate: addr = 799 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
51845 [L1] Cache Allocate: addr = 276 data = 9f9e9d9c9b9a99989796959493929190
51845 [L1] Cache hit from L2: addr = 276, data = 96
51845 [TEST] CPU read @0x674
51855 [L1] Cache miss: addr = 674
51855 [TEST] CPU read @0x488
51875 [L2] Cache miss: addr = 674
51885 [MEM] Mem hit: addr = 660, data = 60
51895 [L2] Cache Allocate: addr = 674 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
51905 [L1] Cache Allocate: addr = 488 data = 7f7e7d7c7b7a79787776757473727170
51905 [L1] Cache hit from L2: addr = 488, data = 78
51905 [TEST] CPU read @0x1b4
51915 [L1] Cache miss: addr = 1b4
51915 [TEST] CPU read @0x74c
51935 [L2] Cache miss: addr = 1b4
51945 [MEM] Mem hit: addr = 1a0, data = a0
51955 [L2] Cache Allocate: addr = 1b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
51965 [L1] Cache Allocate: addr = 74c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
51965 [L1] Cache hit from L2: addr = 74c, data = bc
51965 [TEST] CPU read @0x04b
51975 [L1] Cache miss: addr = 04b
51975 [TEST] CPU read @0x70d
51995 [L2] Cache miss: addr = 04b
52005 [MEM] Mem hit: addr = 040, data = 40
52015 [L2] Cache Allocate: addr = 04b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
52025 [L1] Cache Allocate: addr = 70d data = 4f4e4d4c4b4a49484746454443424140
52025 [L1] Cache hit from L2: addr = 70d, data = 4d
52025 [TEST] CPU read @0x43f
52035 [L1] Cache miss: addr = 43f
52035 [TEST] CPU read @0x6eb
52055 [L2] Cache hit: addr = 43f, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
52065 [L1] Cache Allocate: addr = 6eb data = 2f2e2d2c2b2a29282726252423222120
52065 [L1] Cache hit from L2: addr = 6eb, data = 2b
52065 [TEST] CPU read @0x369
52075 [L1] Cache miss: addr = 369
52075 [TEST] CPU read @0x3ec
52095 [L2] Cache miss: addr = 369
52105 [MEM] Mem hit: addr = 360, data = 60
52115 [L2] Cache Allocate: addr = 369 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
52125 [L1] Cache Allocate: addr = 3ec data = 6f6e6d6c6b6a69686766656463626160
52125 [L1] Cache hit from L2: addr = 3ec, data = 6c
52125 [TEST] CPU read @0x0e6
52135 [L1] Cache miss: addr = 0e6
52135 [TEST] CPU read @0x665
52155 [L2] Cache hit: addr = 0e6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
52165 [L1] Cache Allocate: addr = 665 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
52165 [L1] Cache hit from L2: addr = 665, data = e5
52165 [TEST] CPU read @0x119
52175 [L1] Cache miss: addr = 119
52175 [TEST] CPU read @0x5c1
52195 [L2] Cache miss: addr = 119
52205 [MEM] Mem hit: addr = 100, data = 00
52215 [L2] Cache Allocate: addr = 119 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
52225 [L1] Cache Allocate: addr = 5c1 data = 1f1e1d1c1b1a19181716151413121110
52225 [L1] Cache hit from L2: addr = 5c1, data = 11
52225 [TEST] CPU read @0x6b2
52235 [L1] Cache miss: addr = 6b2
52235 [TEST] CPU read @0x3a4
52255 [L2] Cache miss: addr = 6b2
52265 [MEM] Mem hit: addr = 6a0, data = a0
52275 [L2] Cache Allocate: addr = 6b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
52285 [L1] Cache Allocate: addr = 3a4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
52285 [L1] Cache hit from L2: addr = 3a4, data = b4
52285 [TEST] CPU read @0x18e
52295 [L1] Cache miss: addr = 18e
52295 [TEST] CPU read @0x13c
52315 [L2] Cache hit: addr = 18e, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
52325 [L1] Cache Allocate: addr = 13c data = 8f8e8d8c8b8a89888786858483828180
52325 [L1] Cache hit from L2: addr = 13c, data = 8c
52325 [TEST] CPU read @0x572
52335 [L1] Cache miss: addr = 572
52335 [TEST] CPU read @0x64e
52355 [L2] Cache miss: addr = 572
52365 [MEM] Mem hit: addr = 560, data = 60
52375 [L2] Cache Allocate: addr = 572 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
52385 [L1] Cache Allocate: addr = 64e data = 7f7e7d7c7b7a79787776757473727170
52385 [L1] Cache hit from L2: addr = 64e, data = 7e
52385 [TEST] CPU read @0x761
52395 [L1] Cache miss: addr = 761
52395 [TEST] CPU read @0x3c1
52415 [L2] Cache miss: addr = 761
52425 [MEM] Mem hit: addr = 760, data = 60
52435 [L2] Cache Allocate: addr = 761 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
52445 [L1] Cache Allocate: addr = 3c1 data = 6f6e6d6c6b6a69686766656463626160
52445 [L1] Cache hit from L2: addr = 3c1, data = 61
52445 [TEST] CPU read @0x386
52455 [L1] Cache miss: addr = 386
52455 [TEST] CPU read @0x569
52475 [L2] Cache miss: addr = 386
52485 [MEM] Mem hit: addr = 380, data = 80
52495 [L2] Cache Allocate: addr = 386 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
52505 [L1] Cache Allocate: addr = 569 data = 8f8e8d8c8b8a89888786858483828180
52505 [L1] Cache hit from L2: addr = 569, data = 89
52505 [TEST] CPU read @0x252
52515 [L1] Cache miss: addr = 252
52515 [TEST] CPU read @0x702
52535 [L2] Cache miss: addr = 252
52545 [MEM] Mem hit: addr = 240, data = 40
52555 [L2] Cache Allocate: addr = 252 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
52565 [L1] Cache Allocate: addr = 702 data = 5f5e5d5c5b5a59585756555453525150
52565 [L1] Cache hit from L2: addr = 702, data = 52
52565 [TEST] CPU read @0x02b
52575 [L1] Cache miss: addr = 02b
52575 [TEST] CPU read @0x502
52595 [L2] Cache miss: addr = 02b
52605 [MEM] Mem hit: addr = 020, data = 20
52615 [L2] Cache Allocate: addr = 02b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
52625 [L1] Cache Allocate: addr = 502 data = 2f2e2d2c2b2a29282726252423222120
52625 [L1] Cache hit from L2: addr = 502, data = 22
52625 [TEST] CPU read @0x520
52635 [L1] Cache miss: addr = 520
52635 [TEST] CPU read @0x784
52655 [L2] Cache miss: addr = 520
52665 [MEM] Mem hit: addr = 520, data = 20
52675 [L2] Cache Allocate: addr = 520 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
52685 [L1] Cache Allocate: addr = 784 data = 2f2e2d2c2b2a29282726252423222120
52685 [L1] Cache hit from L2: addr = 784, data = 24
52685 [TEST] CPU read @0x3d6
52695 [L1] Cache miss: addr = 3d6
52695 [TEST] CPU read @0x68e
52715 [L2] Cache miss: addr = 3d6
52725 [MEM] Mem hit: addr = 3c0, data = c0
52735 [L2] Cache Allocate: addr = 3d6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
52745 [L1] Cache Allocate: addr = 68e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
52745 [L1] Cache hit from L2: addr = 68e, data = de
52745 [TEST] CPU read @0x1d4
52755 [L1] Cache miss: addr = 1d4
52755 [TEST] CPU read @0x382
52775 [L2] Cache miss: addr = 1d4
52785 [MEM] Mem hit: addr = 1c0, data = c0
52795 [L2] Cache Allocate: addr = 1d4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
52805 [L1] Cache Allocate: addr = 382 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
52805 [L1] Cache hit from L2: addr = 382, data = d2
52805 [TEST] CPU read @0x3c3
52815 [L1] Cache hit: addr = 3c3, data = 63
52815 [TEST] CPU read @0x033
52825 [L1] Cache miss: addr = 033
52825 [TEST] CPU read @0x157
52845 [L2] Cache miss: addr = 033
52855 [MEM] Mem hit: addr = 020, data = 20
52865 [L2] Cache Allocate: addr = 033 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
52875 [L1] Cache Allocate: addr = 157 data = 3f3e3d3c3b3a39383736353433323130
52875 [L1] Cache hit from L2: addr = 157, data = 37
52875 [TEST] CPU read @0x333
52885 [L1] Cache miss: addr = 333
52885 [TEST] CPU read @0x548
52905 [L2] Cache miss: addr = 333
52915 [MEM] Mem hit: addr = 320, data = 20
52925 [L2] Cache Allocate: addr = 333 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
52935 [L1] Cache Allocate: addr = 548 data = 3f3e3d3c3b3a39383736353433323130
52935 [L1] Cache hit from L2: addr = 548, data = 38
52935 [TEST] CPU read @0x6c3
52945 [L1] Cache miss: addr = 6c3
52945 [TEST] CPU read @0x0a4
52965 [L2] Cache hit: addr = 6c3, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
52975 [L1] Cache Allocate: addr = 0a4 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
52975 [L1] Cache hit from L2: addr = 0a4, data = c4
52975 [TEST] CPU read @0x6e0
52985 [L1] Cache miss: addr = 6e0
52985 [TEST] CPU read @0x702
53005 [L2] Cache miss: addr = 6e0
53015 [MEM] Mem hit: addr = 6e0, data = e0
53025 [L2] Cache Allocate: addr = 6e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
53035 [L1] Cache Allocate: addr = 702 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
53035 [L1] Cache hit from L2: addr = 702, data = e2
53035 [TEST] CPU read @0x58a
53045 [L1] Cache miss: addr = 58a
53045 [TEST] CPU read @0x77b
53065 [L2] Cache miss: addr = 58a
53075 [MEM] Mem hit: addr = 580, data = 80
53085 [L2] Cache Allocate: addr = 58a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
53095 [L1] Cache Allocate: addr = 77b data = 8f8e8d8c8b8a89888786858483828180
53095 [L1] Cache hit from L2: addr = 77b, data = 8b
53095 [TEST] CPU read @0x6c2
53105 [L1] Cache miss: addr = 6c2
53105 [TEST] CPU read @0x37d
53125 [L2] Cache hit: addr = 6c2, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
53135 [L1] Cache Allocate: addr = 37d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
53135 [L1] Cache hit from L2: addr = 37d, data = cd
53135 [TEST] CPU read @0x6c0
53145 [L1] Cache miss: addr = 6c0
53145 [TEST] CPU read @0x3e2
53165 [L2] Cache hit: addr = 6c0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
53175 [L1] Cache Allocate: addr = 3e2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
53175 [L1] Cache hit from L2: addr = 3e2, data = c2
53175 [TEST] CPU read @0x02b
53185 [L1] Cache miss: addr = 02b
53185 [TEST] CPU read @0x465
53205 [L2] Cache miss: addr = 02b
53215 [MEM] Mem hit: addr = 020, data = 20
53225 [L2] Cache Allocate: addr = 02b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
53235 [L1] Cache Allocate: addr = 465 data = 2f2e2d2c2b2a29282726252423222120
53235 [L1] Cache hit from L2: addr = 465, data = 25
53235 [TEST] CPU read @0x0c4
53245 [L1] Cache miss: addr = 0c4
53245 [TEST] CPU read @0x74c
53265 [L2] Cache miss: addr = 0c4
53275 [MEM] Mem hit: addr = 0c0, data = c0
53285 [L2] Cache Allocate: addr = 0c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
53295 [L1] Cache Allocate: addr = 74c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
53295 [L1] Cache hit from L2: addr = 74c, data = cc
53295 [TEST] CPU read @0x0e3
53305 [L1] Cache miss: addr = 0e3
53305 [TEST] CPU read @0x2dd
53325 [L2] Cache miss: addr = 0e3
53335 [MEM] Mem hit: addr = 0e0, data = e0
53345 [L2] Cache Allocate: addr = 0e3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
53355 [L1] Cache Allocate: addr = 2dd data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
53355 [L1] Cache hit from L2: addr = 2dd, data = ed
53355 [TEST] CPU read @0x5da
53365 [L1] Cache miss: addr = 5da
53365 [TEST] CPU read @0x3c9
53385 [L2] Cache miss: addr = 5da
53395 [MEM] Mem hit: addr = 5c0, data = c0
53405 [L2] Cache Allocate: addr = 5da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
53415 [L1] Cache Allocate: addr = 3c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
53415 [L1] Cache hit from L2: addr = 3c9, data = d9
53415 [TEST] CPU read @0x140
53425 [L1] Cache miss: addr = 140
53425 [TEST] CPU read @0x717
53445 [L2] Cache miss: addr = 140
53455 [MEM] Mem hit: addr = 140, data = 40
53465 [L2] Cache Allocate: addr = 140 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
53475 [L1] Cache Allocate: addr = 717 data = 4f4e4d4c4b4a49484746454443424140
53475 [L1] Cache hit from L2: addr = 717, data = 47
53475 [TEST] CPU read @0x3b4
53485 [L1] Cache miss: addr = 3b4
53485 [TEST] CPU read @0x306
53505 [L2] Cache miss: addr = 3b4
53515 [MEM] Mem hit: addr = 3a0, data = a0
53525 [L2] Cache Allocate: addr = 3b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
53535 [L1] Cache Allocate: addr = 306 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
53535 [L1] Cache hit from L2: addr = 306, data = b6
53535 [TEST] CPU read @0x0e1
53545 [L1] Cache miss: addr = 0e1
53545 [TEST] CPU read @0x6be
53565 [L2] Cache hit: addr = 0e1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
53575 [L1] Cache Allocate: addr = 6be data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
53575 [L1] Cache hit from L2: addr = 6be, data = ee
53575 [TEST] CPU read @0x369
53585 [L1] Cache miss: addr = 369
53585 [TEST] CPU read @0x28a
53605 [L2] Cache miss: addr = 369
53615 [MEM] Mem hit: addr = 360, data = 60
53625 [L2] Cache Allocate: addr = 369 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
53635 [L1] Cache Allocate: addr = 28a data = 6f6e6d6c6b6a69686766656463626160
53635 [L1] Cache hit from L2: addr = 28a, data = 6a
53635 [TEST] CPU read @0x194
53645 [L1] Cache miss: addr = 194
53645 [TEST] CPU read @0x54d
53665 [L2] Cache hit: addr = 194, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
53675 [L1] Cache Allocate: addr = 54d data = 8f8e8d8c8b8a89888786858483828180
53675 [L1] Cache hit from L2: addr = 54d, data = 8d
53675 [TEST] CPU read @0x220
53685 [L1] Cache miss: addr = 220
53685 [TEST] CPU read @0x1f3
53705 [L2] Cache miss: addr = 220
53715 [MEM] Mem hit: addr = 220, data = 20
53725 [L2] Cache Allocate: addr = 220 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
53735 [L1] Cache Allocate: addr = 1f3 data = 2f2e2d2c2b2a29282726252423222120
53735 [L1] Cache hit from L2: addr = 1f3, data = 23
53735 [TEST] CPU read @0x154
53745 [L1] Cache miss: addr = 154
53745 [TEST] CPU read @0x4f0
53765 [L2] Cache hit: addr = 154, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
53775 [L1] Cache Allocate: addr = 4f0 data = 4f4e4d4c4b4a49484746454443424140
53775 [L1] Cache hit from L2: addr = 4f0, data = 40
53775 [TEST] CPU read @0x620
53785 [L1] Cache miss: addr = 620
53785 [TEST] CPU read @0x796
53805 [L2] Cache miss: addr = 620
53815 [MEM] Mem hit: addr = 620, data = 20
53825 [L2] Cache Allocate: addr = 620 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
53835 [L1] Cache Allocate: addr = 796 data = 2f2e2d2c2b2a29282726252423222120
53835 [L1] Cache hit from L2: addr = 796, data = 26
53835 [TEST] CPU read @0x1da
53845 [L1] Cache miss: addr = 1da
53845 [TEST] CPU read @0x5fe
53865 [L2] Cache miss: addr = 1da
53875 [MEM] Mem hit: addr = 1c0, data = c0
53885 [L2] Cache Allocate: addr = 1da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
53895 [L1] Cache Allocate: addr = 5fe data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
53895 [L1] Cache hit from L2: addr = 5fe, data = de
53895 [TEST] CPU read @0x381
53905 [L1] Cache miss: addr = 381
53905 [TEST] CPU read @0x35f
53925 [L2] Cache miss: addr = 381
53935 [MEM] Mem hit: addr = 380, data = 80
53945 [L2] Cache Allocate: addr = 381 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
53955 [L1] Cache Allocate: addr = 35f data = 8f8e8d8c8b8a89888786858483828180
53955 [L1] Cache hit from L2: addr = 35f, data = 8f
53955 [TEST] CPU read @0x7ba
53965 [L1] Cache miss: addr = 7ba
53965 [TEST] CPU read @0x6aa
53985 [L2] Cache miss: addr = 7ba
53995 [MEM] Mem hit: addr = 7a0, data = a0
54005 [L2] Cache Allocate: addr = 7ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
54015 [L1] Cache Allocate: addr = 6aa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
54015 [L1] Cache hit from L2: addr = 6aa, data = ba
54015 [TEST] CPU read @0x336
54025 [L1] Cache miss: addr = 336
54025 [TEST] CPU read @0x73b
54045 [L2] Cache miss: addr = 336
54055 [MEM] Mem hit: addr = 320, data = 20
54065 [L2] Cache Allocate: addr = 336 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
54075 [L1] Cache Allocate: addr = 73b data = 3f3e3d3c3b3a39383736353433323130
54075 [L1] Cache hit from L2: addr = 73b, data = 3b
54075 [TEST] CPU read @0x687
54085 [L1] Cache miss: addr = 687
54085 [TEST] CPU read @0x603
54105 [L2] Cache miss: addr = 687
54115 [MEM] Mem hit: addr = 680, data = 80
54125 [L2] Cache Allocate: addr = 687 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
54135 [L1] Cache Allocate: addr = 603 data = 8f8e8d8c8b8a89888786858483828180
54135 [L1] Cache hit from L2: addr = 603, data = 83
54135 [TEST] CPU read @0x2a1
54145 [L1] Cache miss: addr = 2a1
54145 [TEST] CPU read @0x7ed
54165 [L2] Cache miss: addr = 2a1
54175 [MEM] Mem hit: addr = 2a0, data = a0
54185 [L2] Cache Allocate: addr = 2a1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
54195 [L1] Cache Allocate: addr = 7ed data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
54195 [L1] Cache hit from L2: addr = 7ed, data = ad
54195 [TEST] CPU read @0x4ed
54205 [L1] Cache miss: addr = 4ed
54205 [TEST] CPU read @0x2d5
54225 [L2] Cache miss: addr = 4ed
54235 [MEM] Mem hit: addr = 4e0, data = e0
54245 [L2] Cache Allocate: addr = 4ed data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
54255 [L1] Cache Allocate: addr = 2d5 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
54255 [L1] Cache hit from L2: addr = 2d5, data = e5
54255 [TEST] CPU read @0x576
54265 [L1] Cache miss: addr = 576
54265 [TEST] CPU read @0x0aa
54285 [L2] Cache miss: addr = 576
54295 [MEM] Mem hit: addr = 560, data = 60
54305 [L2] Cache Allocate: addr = 576 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
54315 [L1] Cache Allocate: addr = 0aa data = 7f7e7d7c7b7a79787776757473727170
54315 [L1] Cache hit from L2: addr = 0aa, data = 7a
54315 [TEST] CPU read @0x53f
54325 [L1] Cache miss: addr = 53f
54325 [TEST] CPU read @0x48e
54345 [L2] Cache miss: addr = 53f
54355 [MEM] Mem hit: addr = 520, data = 20
54365 [L2] Cache Allocate: addr = 53f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
54375 [L1] Cache Allocate: addr = 48e data = 3f3e3d3c3b3a39383736353433323130
54375 [L1] Cache hit from L2: addr = 48e, data = 3e
54375 [TEST] CPU read @0x119
54385 [L1] Cache miss: addr = 119
54385 [TEST] CPU read @0x747
54405 [L2] Cache hit: addr = 119, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
54415 [L1] Cache Allocate: addr = 747 data = 0f0e0d0c0b0a09080706050403020100
54415 [L1] Cache hit from L2: addr = 747, data = 07
54415 [TEST] CPU read @0x079
54425 [L1] Cache miss: addr = 079
54425 [TEST] CPU read @0x1b3
54445 [L2] Cache miss: addr = 079
54455 [MEM] Mem hit: addr = 060, data = 60
54465 [L2] Cache Allocate: addr = 079 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
54475 [L1] Cache Allocate: addr = 1b3 data = 7f7e7d7c7b7a79787776757473727170
54475 [L1] Cache hit from L2: addr = 1b3, data = 73
54475 [TEST] CPU read @0x632
54485 [L1] Cache miss: addr = 632
54485 [TEST] CPU read @0x45b
54505 [L2] Cache miss: addr = 632
54515 [MEM] Mem hit: addr = 620, data = 20
54525 [L2] Cache Allocate: addr = 632 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
54535 [L1] Cache Allocate: addr = 45b data = 3f3e3d3c3b3a39383736353433323130
54535 [L1] Cache hit from L2: addr = 45b, data = 3b
54535 [TEST] CPU read @0x117
54545 [L1] Cache miss: addr = 117
54545 [TEST] CPU read @0x507
54565 [L2] Cache hit: addr = 117, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
54575 [L1] Cache Allocate: addr = 507 data = 0f0e0d0c0b0a09080706050403020100
54575 [L1] Cache hit from L2: addr = 507, data = 07
54575 [TEST] CPU read @0x4b5
54585 [L1] Cache miss: addr = 4b5
54585 [TEST] CPU read @0x030
54605 [L2] Cache miss: addr = 4b5
54615 [MEM] Mem hit: addr = 4a0, data = a0
54625 [L2] Cache Allocate: addr = 4b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
54635 [L1] Cache Allocate: addr = 030 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
54635 [L1] Cache hit from L2: addr = 030, data = b0
54635 [TEST] CPU read @0x4d7
54645 [L1] Cache miss: addr = 4d7
54645 [TEST] CPU read @0x5f0
54665 [L2] Cache miss: addr = 4d7
54675 [MEM] Mem hit: addr = 4c0, data = c0
54685 [L2] Cache Allocate: addr = 4d7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
54695 [L1] Cache Allocate: addr = 5f0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
54695 [L1] Cache hit from L2: addr = 5f0, data = d0
54695 [TEST] CPU read @0x60c
54705 [L1] Cache miss: addr = 60c
54705 [TEST] CPU read @0x4cc
54725 [L2] Cache miss: addr = 60c
54735 [MEM] Mem hit: addr = 600, data = 00
54745 [L2] Cache Allocate: addr = 60c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
54755 [L1] Cache Allocate: addr = 4cc data = 0f0e0d0c0b0a09080706050403020100
54755 [L1] Cache hit from L2: addr = 4cc, data = 0c
54755 [TEST] CPU read @0x3bf
54765 [L1] Cache miss: addr = 3bf
54765 [TEST] CPU read @0x045
54785 [L2] Cache miss: addr = 3bf
54795 [MEM] Mem hit: addr = 3a0, data = a0
54805 [L2] Cache Allocate: addr = 3bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
54815 [L1] Cache Allocate: addr = 045 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
54815 [L1] Cache hit from L2: addr = 045, data = b5
54815 [TEST] CPU read @0x0ab
54825 [L1] Cache hit: addr = 0ab, data = 7b
54825 [TEST] CPU read @0x6fc
54835 [L1] Cache miss: addr = 6fc
54835 [TEST] CPU read @0x07e
54855 [L2] Cache miss: addr = 6fc
54865 [MEM] Mem hit: addr = 6e0, data = e0
54875 [L2] Cache Allocate: addr = 6fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
54885 [L1] Cache Allocate: addr = 07e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
54885 [L1] Cache hit from L2: addr = 07e, data = fe
54885 [TEST] CPU read @0x107
54895 [L1] Cache miss: addr = 107
54895 [TEST] CPU read @0x7aa
54915 [L2] Cache miss: addr = 107
54925 [MEM] Mem hit: addr = 100, data = 00
54935 [L2] Cache Allocate: addr = 107 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
54945 [L1] Cache Allocate: addr = 7aa data = 0f0e0d0c0b0a09080706050403020100
54945 [L1] Cache hit from L2: addr = 7aa, data = 0a
54945 [TEST] CPU read @0x1aa
54955 [L1] Cache miss: addr = 1aa
54955 [TEST] CPU read @0x785
54975 [L2] Cache miss: addr = 1aa
54985 [MEM] Mem hit: addr = 1a0, data = a0
54995 [L2] Cache Allocate: addr = 1aa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
55005 [L1] Cache Allocate: addr = 785 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
55005 [L1] Cache hit from L2: addr = 785, data = a5
55005 [TEST] CPU read @0x12c
55015 [L1] Cache miss: addr = 12c
55015 [TEST] CPU read @0x4c2
55035 [L2] Cache hit: addr = 12c, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
55045 [L1] Cache Allocate: addr = 4c2 data = 2f2e2d2c2b2a29282726252423222120
55045 [L1] Cache hit from L2: addr = 4c2, data = 22
55045 [TEST] CPU read @0x660
55055 [L1] Cache miss: addr = 660
55055 [TEST] CPU read @0x1e0
55075 [L2] Cache miss: addr = 660
55085 [MEM] Mem hit: addr = 660, data = 60
55095 [L2] Cache Allocate: addr = 660 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
55105 [L1] Cache Allocate: addr = 1e0 data = 6f6e6d6c6b6a69686766656463626160
55105 [L1] Cache hit from L2: addr = 1e0, data = 60
55105 [TEST] CPU read @0x111
55115 [L1] Cache miss: addr = 111
55115 [TEST] CPU read @0x442
55135 [L2] Cache hit: addr = 111, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
55145 [L1] Cache Allocate: addr = 442 data = 0f0e0d0c0b0a09080706050403020100
55145 [L1] Cache hit from L2: addr = 442, data = 02
55145 [TEST] CPU read @0x74e
55155 [L1] Cache miss: addr = 74e
55155 [TEST] CPU read @0x641
55175 [L2] Cache miss: addr = 74e
55185 [MEM] Mem hit: addr = 740, data = 40
55195 [L2] Cache Allocate: addr = 74e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
55205 [L1] Cache Allocate: addr = 641 data = 4f4e4d4c4b4a49484746454443424140
55205 [L1] Cache hit from L2: addr = 641, data = 41
55205 [TEST] CPU read @0x2a6
55215 [L1] Cache miss: addr = 2a6
55215 [TEST] CPU read @0x64d
55235 [L2] Cache miss: addr = 2a6
55245 [MEM] Mem hit: addr = 2a0, data = a0
55255 [L2] Cache Allocate: addr = 2a6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
55265 [L1] Cache Allocate: addr = 64d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
55265 [L1] Cache hit from L2: addr = 64d, data = ad
55265 [TEST] CPU read @0x2a4
55275 [L1] Cache miss: addr = 2a4
55275 [TEST] CPU read @0x23c
55295 [L2] Cache hit: addr = 2a4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
55305 [L1] Cache Allocate: addr = 23c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
55305 [L1] Cache hit from L2: addr = 23c, data = ac
55305 [TEST] CPU read @0x5f0
55315 [L1] Cache miss: addr = 5f0
55315 [TEST] CPU read @0x20a
55335 [L2] Cache hit: addr = 5f0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
55345 [L1] Cache Allocate: addr = 20a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
55345 [L1] Cache hit from L2: addr = 20a, data = ea
55345 [TEST] CPU read @0x6a3
55355 [L1] Cache miss: addr = 6a3
55355 [TEST] CPU read @0x71a
55375 [L2] Cache miss: addr = 6a3
55385 [MEM] Mem hit: addr = 6a0, data = a0
55395 [L2] Cache Allocate: addr = 6a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
55405 [L1] Cache Allocate: addr = 71a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
55405 [L1] Cache hit from L2: addr = 71a, data = aa
55405 [TEST] CPU read @0x6fd
55415 [L1] Cache miss: addr = 6fd
55415 [TEST] CPU read @0x709
55435 [L2] Cache hit: addr = 6fd, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
55445 [L1] Cache Allocate: addr = 709 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
55445 [L1] Cache hit from L2: addr = 709, data = e9
55445 [TEST] CPU read @0x136
55455 [L1] Cache miss: addr = 136
55455 [TEST] CPU read @0x359
55475 [L2] Cache hit: addr = 136, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
55485 [L1] Cache Allocate: addr = 359 data = 2f2e2d2c2b2a29282726252423222120
55485 [L1] Cache hit from L2: addr = 359, data = 29
55485 [TEST] CPU read @0x3d7
55495 [L1] Cache miss: addr = 3d7
55495 [TEST] CPU read @0x687
55515 [L2] Cache miss: addr = 3d7
55525 [MEM] Mem hit: addr = 3c0, data = c0
55535 [L2] Cache Allocate: addr = 3d7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
55545 [L1] Cache Allocate: addr = 687 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
55545 [L1] Cache hit from L2: addr = 687, data = d7
55545 [TEST] CPU read @0x569
55555 [L1] Cache miss: addr = 569
55555 [TEST] CPU read @0x72c
55575 [L2] Cache miss: addr = 569
55585 [MEM] Mem hit: addr = 560, data = 60
55595 [L2] Cache Allocate: addr = 569 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
55605 [L1] Cache Allocate: addr = 72c data = 6f6e6d6c6b6a69686766656463626160
55605 [L1] Cache hit from L2: addr = 72c, data = 6c
55605 [TEST] CPU read @0x699
55615 [L1] Cache miss: addr = 699
55615 [TEST] CPU read @0x7dd
55635 [L2] Cache hit: addr = 699, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
55645 [L1] Cache Allocate: addr = 7dd data = 8f8e8d8c8b8a89888786858483828180
55645 [L1] Cache hit from L2: addr = 7dd, data = 8d
55645 [TEST] CPU read @0x2a0
55655 [L1] Cache miss: addr = 2a0
55655 [TEST] CPU read @0x01a
55675 [L2] Cache miss: addr = 2a0
55685 [MEM] Mem hit: addr = 2a0, data = a0
55695 [L2] Cache Allocate: addr = 2a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
55705 [L1] Cache Allocate: addr = 01a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
55705 [L1] Cache hit from L2: addr = 01a, data = aa
55705 [TEST] CPU read @0x538
55715 [L1] Cache miss: addr = 538
55715 [TEST] CPU read @0x2bc
55735 [L2] Cache miss: addr = 538
55745 [MEM] Mem hit: addr = 520, data = 20
55755 [L2] Cache Allocate: addr = 538 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
55765 [L1] Cache Allocate: addr = 2bc data = 3f3e3d3c3b3a39383736353433323130
55765 [L1] Cache hit from L2: addr = 2bc, data = 3c
55765 [TEST] CPU read @0x2d9
55775 [L1] Cache miss: addr = 2d9
55775 [TEST] CPU read @0x50f
55795 [L2] Cache miss: addr = 2d9
55805 [MEM] Mem hit: addr = 2c0, data = c0
55815 [L2] Cache Allocate: addr = 2d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
55825 [L1] Cache Allocate: addr = 50f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
55825 [L1] Cache hit from L2: addr = 50f, data = df
55825 [TEST] CPU read @0x019
55835 [L1] Cache hit: addr = 019, data = a9
55835 [TEST] CPU read @0x57d
55845 [L1] Cache miss: addr = 57d
55845 [TEST] CPU read @0x6d9
55865 [L2] Cache hit: addr = 57d, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
55875 [L1] Cache Allocate: addr = 6d9 data = 6f6e6d6c6b6a69686766656463626160
55875 [L1] Cache hit from L2: addr = 6d9, data = 69
55875 [TEST] CPU read @0x7f6
55885 [L1] Cache miss: addr = 7f6
55885 [TEST] CPU read @0x00d
55905 [L2] Cache miss: addr = 7f6
55915 [MEM] Mem hit: addr = 7e0, data = e0
55925 [L2] Cache Allocate: addr = 7f6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
55935 [L1] Cache Allocate: addr = 00d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
55935 [L1] Cache hit from L2: addr = 00d, data = fd
55935 [TEST] CPU read @0x53a
55945 [L1] Cache miss: addr = 53a
55945 [TEST] CPU read @0x4a3
55965 [L2] Cache hit: addr = 53a, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
55975 [L1] Cache Allocate: addr = 4a3 data = 2f2e2d2c2b2a29282726252423222120
55975 [L1] Cache hit from L2: addr = 4a3, data = 23
55975 [TEST] CPU read @0x340
55985 [L1] Cache miss: addr = 340
55985 [TEST] CPU read @0x7cd
56005 [L2] Cache miss: addr = 340
56015 [MEM] Mem hit: addr = 340, data = 40
56025 [L2] Cache Allocate: addr = 340 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
56035 [L1] Cache Allocate: addr = 7cd data = 4f4e4d4c4b4a49484746454443424140
56035 [L1] Cache hit from L2: addr = 7cd, data = 4d
56035 [TEST] CPU read @0x2e2
56045 [L1] Cache miss: addr = 2e2
56045 [TEST] CPU read @0x7f8
56065 [L2] Cache miss: addr = 2e2
56075 [MEM] Mem hit: addr = 2e0, data = e0
56085 [L2] Cache Allocate: addr = 2e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
56095 [L1] Cache Allocate: addr = 7f8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
56095 [L1] Cache hit from L2: addr = 7f8, data = e8
56095 [TEST] CPU read @0x352
56105 [L1] Cache miss: addr = 352
56105 [TEST] CPU read @0x085
56125 [L2] Cache hit: addr = 352, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
56135 [L1] Cache Allocate: addr = 085 data = 4f4e4d4c4b4a49484746454443424140
56135 [L1] Cache hit from L2: addr = 085, data = 45
56135 [TEST] CPU read @0x60b
56145 [L1] Cache miss: addr = 60b
56145 [TEST] CPU read @0x258
56165 [L2] Cache miss: addr = 60b
56175 [MEM] Mem hit: addr = 600, data = 00
56185 [L2] Cache Allocate: addr = 60b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
56195 [L1] Cache Allocate: addr = 258 data = 0f0e0d0c0b0a09080706050403020100
56195 [L1] Cache hit from L2: addr = 258, data = 08
56195 [TEST] CPU read @0x765
56205 [L1] Cache miss: addr = 765
56205 [TEST] CPU read @0x094
56225 [L2] Cache miss: addr = 765
56235 [MEM] Mem hit: addr = 760, data = 60
56245 [L2] Cache Allocate: addr = 765 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
56255 [L1] Cache Allocate: addr = 094 data = 6f6e6d6c6b6a69686766656463626160
56255 [L1] Cache hit from L2: addr = 094, data = 64
56255 [TEST] CPU read @0x1ad
56265 [L1] Cache miss: addr = 1ad
56265 [TEST] CPU read @0x145
56285 [L2] Cache miss: addr = 1ad
56295 [MEM] Mem hit: addr = 1a0, data = a0
56305 [L2] Cache Allocate: addr = 1ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
56315 [L1] Cache Allocate: addr = 145 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
56315 [L1] Cache hit from L2: addr = 145, data = a5
56315 [TEST] CPU read @0x6b1
56325 [L1] Cache miss: addr = 6b1
56325 [TEST] CPU read @0x30d
56345 [L2] Cache miss: addr = 6b1
56355 [MEM] Mem hit: addr = 6a0, data = a0
56365 [L2] Cache Allocate: addr = 6b1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
56375 [L1] Cache Allocate: addr = 30d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
56375 [L1] Cache hit from L2: addr = 30d, data = bd
56375 [TEST] CPU read @0x688
56385 [L1] Cache miss: addr = 688
56385 [TEST] CPU read @0x328
56405 [L2] Cache hit: addr = 688, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
56415 [L1] Cache Allocate: addr = 328 data = 8f8e8d8c8b8a89888786858483828180
56415 [L1] Cache hit from L2: addr = 328, data = 88
56415 [TEST] CPU read @0x078
56425 [L1] Cache miss: addr = 078
56425 [TEST] CPU read @0x415
56445 [L2] Cache miss: addr = 078
56455 [MEM] Mem hit: addr = 060, data = 60
56465 [L2] Cache Allocate: addr = 078 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
56475 [L1] Cache Allocate: addr = 415 data = 7f7e7d7c7b7a79787776757473727170
56475 [L1] Cache hit from L2: addr = 415, data = 75
56475 [TEST] CPU read @0x468
56485 [L1] Cache miss: addr = 468
56485 [TEST] CPU read @0x6b1
56505 [L2] Cache miss: addr = 468
56515 [MEM] Mem hit: addr = 460, data = 60
56525 [L2] Cache Allocate: addr = 468 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
56535 [L1] Cache Allocate: addr = 6b1 data = 6f6e6d6c6b6a69686766656463626160
56535 [L1] Cache hit from L2: addr = 6b1, data = 61
56535 [TEST] CPU read @0x0d2
56545 [L1] Cache miss: addr = 0d2
56545 [TEST] CPU read @0x1bc
56565 [L2] Cache miss: addr = 0d2
56575 [MEM] Mem hit: addr = 0c0, data = c0
56585 [L2] Cache Allocate: addr = 0d2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
56595 [L1] Cache Allocate: addr = 1bc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
56595 [L1] Cache hit from L2: addr = 1bc, data = dc
56595 [TEST] CPU read @0x701
56605 [L1] Cache miss: addr = 701
56605 [TEST] CPU read @0x408
56625 [L2] Cache miss: addr = 701
56635 [MEM] Mem hit: addr = 700, data = 00
56645 [L2] Cache Allocate: addr = 701 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
56655 [L1] Cache Allocate: addr = 408 data = 0f0e0d0c0b0a09080706050403020100
56655 [L1] Cache hit from L2: addr = 408, data = 08
56655 [TEST] CPU read @0x3c9
56665 [L1] Cache miss: addr = 3c9
56665 [TEST] CPU read @0x25a
56685 [L2] Cache miss: addr = 3c9
56695 [MEM] Mem hit: addr = 3c0, data = c0
56705 [L2] Cache Allocate: addr = 3c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
56715 [L1] Cache Allocate: addr = 25a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
56715 [L1] Cache hit from L2: addr = 25a, data = ca
56715 [TEST] CPU read @0x69e
56725 [L1] Cache miss: addr = 69e
56725 [TEST] CPU read @0x0a5
56745 [L2] Cache hit: addr = 69e, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
56755 [L1] Cache Allocate: addr = 0a5 data = 8f8e8d8c8b8a89888786858483828180
56755 [L1] Cache hit from L2: addr = 0a5, data = 85
56755 [TEST] CPU read @0x3a4
56765 [L1] Cache miss: addr = 3a4
56765 [TEST] CPU read @0x11d
56785 [L2] Cache miss: addr = 3a4
56795 [MEM] Mem hit: addr = 3a0, data = a0
56805 [L2] Cache Allocate: addr = 3a4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
56815 [L1] Cache Allocate: addr = 11d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
56815 [L1] Cache hit from L2: addr = 11d, data = ad
56815 [TEST] CPU read @0x450
56825 [L1] Cache miss: addr = 450
56825 [TEST] CPU read @0x230
56845 [L2] Cache miss: addr = 450
56855 [MEM] Mem hit: addr = 440, data = 40
56865 [L2] Cache Allocate: addr = 450 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
56875 [L1] Cache Allocate: addr = 230 data = 5f5e5d5c5b5a59585756555453525150
56875 [L1] Cache hit from L2: addr = 230, data = 50
56875 [TEST] CPU read @0x4eb
56885 [L1] Cache miss: addr = 4eb
56885 [TEST] CPU read @0x4cb
56905 [L2] Cache miss: addr = 4eb
56915 [MEM] Mem hit: addr = 4e0, data = e0
56925 [L2] Cache Allocate: addr = 4eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
56935 [L1] Cache Allocate: addr = 4cb data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
56935 [L1] Cache hit from L2: addr = 4cb, data = eb
56935 [TEST] CPU read @0x0e3
56945 [L1] Cache miss: addr = 0e3
56945 [TEST] CPU read @0x235
56965 [L2] Cache miss: addr = 0e3
56975 [MEM] Mem hit: addr = 0e0, data = e0
56985 [L2] Cache Allocate: addr = 0e3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
56995 [L1] Cache Allocate: addr = 235 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
56995 [L1] Cache hit from L2: addr = 235, data = e5
56995 [TEST] CPU read @0x41c
57005 [L1] Cache miss: addr = 41c
57005 [TEST] CPU read @0x25d
57025 [L2] Cache miss: addr = 41c
57035 [MEM] Mem hit: addr = 400, data = 00
57045 [L2] Cache Allocate: addr = 41c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
57055 [L1] Cache Allocate: addr = 25d data = 1f1e1d1c1b1a19181716151413121110
57055 [L1] Cache hit from L2: addr = 25d, data = 1d
57055 [TEST] CPU read @0x347
57065 [L1] Cache miss: addr = 347
57065 [TEST] CPU read @0x407
57085 [L2] Cache miss: addr = 347
57095 [MEM] Mem hit: addr = 340, data = 40
57105 [L2] Cache Allocate: addr = 347 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
57115 [L1] Cache Allocate: addr = 407 data = 4f4e4d4c4b4a49484746454443424140
57115 [L1] Cache hit from L2: addr = 407, data = 47
57115 [TEST] CPU read @0x476
57125 [L1] Cache miss: addr = 476
57125 [TEST] CPU read @0x08a
57145 [L2] Cache hit: addr = 476, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
57155 [L1] Cache Allocate: addr = 08a data = 6f6e6d6c6b6a69686766656463626160
57155 [L1] Cache hit from L2: addr = 08a, data = 6a
57155 [TEST] CPU read @0x2ac
57165 [L1] Cache miss: addr = 2ac
57165 [TEST] CPU read @0x3b6
57185 [L2] Cache miss: addr = 2ac
57195 [MEM] Mem hit: addr = 2a0, data = a0
57205 [L2] Cache Allocate: addr = 2ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
57215 [L1] Cache Allocate: addr = 3b6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
57215 [L1] Cache hit from L2: addr = 3b6, data = a6
57215 [TEST] CPU read @0x4ee
57225 [L1] Cache miss: addr = 4ee
57225 [TEST] CPU read @0x2d2
57245 [L2] Cache miss: addr = 4ee
57255 [MEM] Mem hit: addr = 4e0, data = e0
57265 [L2] Cache Allocate: addr = 4ee data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
57275 [L1] Cache Allocate: addr = 2d2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
57275 [L1] Cache hit from L2: addr = 2d2, data = e2
57275 [TEST] CPU read @0x7ff
57285 [L1] Cache hit: addr = 7ff, data = ef
57285 [TEST] CPU read @0x05c
57295 [L1] Cache miss: addr = 05c
57295 [TEST] CPU read @0x5ae
57315 [L2] Cache miss: addr = 05c
57325 [MEM] Mem hit: addr = 040, data = 40
57335 [L2] Cache Allocate: addr = 05c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
57345 [L1] Cache Allocate: addr = 5ae data = 5f5e5d5c5b5a59585756555453525150
57345 [L1] Cache hit from L2: addr = 5ae, data = 5e
57345 [TEST] CPU read @0x02c
57355 [L1] Cache miss: addr = 02c
57355 [TEST] CPU read @0x210
57375 [L2] Cache miss: addr = 02c
57385 [MEM] Mem hit: addr = 020, data = 20
57395 [L2] Cache Allocate: addr = 02c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
57405 [L1] Cache Allocate: addr = 210 data = 2f2e2d2c2b2a29282726252423222120
57405 [L1] Cache hit from L2: addr = 210, data = 20
57405 [TEST] CPU read @0x3ad
57415 [L1] Cache miss: addr = 3ad
57415 [TEST] CPU read @0x224
57435 [L2] Cache miss: addr = 3ad
57445 [MEM] Mem hit: addr = 3a0, data = a0
57455 [L2] Cache Allocate: addr = 3ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
57465 [L1] Cache Allocate: addr = 224 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
57465 [L1] Cache hit from L2: addr = 224, data = a4
57465 [TEST] CPU read @0x2e8
57475 [L1] Cache miss: addr = 2e8
57475 [TEST] CPU read @0x307
57495 [L2] Cache miss: addr = 2e8
57505 [MEM] Mem hit: addr = 2e0, data = e0
57515 [L2] Cache Allocate: addr = 2e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
57525 [L1] Cache Allocate: addr = 307 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
57525 [L1] Cache hit from L2: addr = 307, data = e7
57525 [TEST] CPU read @0x610
57535 [L1] Cache miss: addr = 610
57535 [TEST] CPU read @0x30f
57555 [L2] Cache miss: addr = 610
57565 [MEM] Mem hit: addr = 600, data = 00
57575 [L2] Cache Allocate: addr = 610 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
57585 [L1] Cache Allocate: addr = 30f data = 1f1e1d1c1b1a19181716151413121110
57585 [L1] Cache hit from L2: addr = 30f, data = 1f
57585 [TEST] CPU read @0x4d8
57595 [L1] Cache miss: addr = 4d8
57595 [TEST] CPU read @0x16a
57615 [L2] Cache miss: addr = 4d8
57625 [MEM] Mem hit: addr = 4c0, data = c0
57635 [L2] Cache Allocate: addr = 4d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
57645 [L1] Cache Allocate: addr = 16a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
57645 [L1] Cache hit from L2: addr = 16a, data = da
57645 [TEST] CPU read @0x027
57655 [L1] Cache miss: addr = 027
57655 [TEST] CPU read @0x192
57675 [L2] Cache hit: addr = 027, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
57685 [L1] Cache Allocate: addr = 192 data = 2f2e2d2c2b2a29282726252423222120
57685 [L1] Cache hit from L2: addr = 192, data = 22
57685 [TEST] CPU read @0x66c
57695 [L1] Cache miss: addr = 66c
57695 [TEST] CPU read @0x472
57715 [L2] Cache miss: addr = 66c
57725 [MEM] Mem hit: addr = 660, data = 60
57735 [L2] Cache Allocate: addr = 66c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
57745 [L1] Cache Allocate: addr = 472 data = 6f6e6d6c6b6a69686766656463626160
57745 [L1] Cache hit from L2: addr = 472, data = 62
57745 [TEST] CPU read @0x016
57755 [L1] Cache miss: addr = 016
57755 [TEST] CPU read @0x7af
57775 [L2] Cache miss: addr = 016
57785 [MEM] Mem hit: addr = 000, data = 00
57795 [L2] Cache Allocate: addr = 016 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
57805 [L1] Cache Allocate: addr = 7af data = 1f1e1d1c1b1a19181716151413121110
57805 [L1] Cache hit from L2: addr = 7af, data = 1f
57805 [TEST] CPU read @0x2be
57815 [L1] Cache miss: addr = 2be
57815 [TEST] CPU read @0x6d3
57835 [L2] Cache miss: addr = 2be
57845 [MEM] Mem hit: addr = 2a0, data = a0
57855 [L2] Cache Allocate: addr = 2be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
57865 [L1] Cache Allocate: addr = 6d3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
57865 [L1] Cache hit from L2: addr = 6d3, data = b3
57865 [TEST] CPU read @0x066
57875 [L1] Cache miss: addr = 066
57875 [TEST] CPU read @0x432
57895 [L2] Cache miss: addr = 066
57905 [MEM] Mem hit: addr = 060, data = 60
57915 [L2] Cache Allocate: addr = 066 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
57925 [L1] Cache Allocate: addr = 432 data = 6f6e6d6c6b6a69686766656463626160
57925 [L1] Cache hit from L2: addr = 432, data = 62
57925 [TEST] CPU read @0x639
57935 [L1] Cache miss: addr = 639
57935 [TEST] CPU read @0x6c8
57955 [L2] Cache miss: addr = 639
57965 [MEM] Mem hit: addr = 620, data = 20
57975 [L2] Cache Allocate: addr = 639 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
57985 [L1] Cache Allocate: addr = 6c8 data = 3f3e3d3c3b3a39383736353433323130
57985 [L1] Cache hit from L2: addr = 6c8, data = 38
57985 [TEST] CPU read @0x7d6
57995 [L1] Cache miss: addr = 7d6
57995 [TEST] CPU read @0x585
58015 [L2] Cache miss: addr = 7d6
58025 [MEM] Mem hit: addr = 7c0, data = c0
58035 [L2] Cache Allocate: addr = 7d6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
58045 [L1] Cache Allocate: addr = 585 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
58045 [L1] Cache hit from L2: addr = 585, data = d5
58045 [TEST] CPU read @0x2f1
58055 [L1] Cache miss: addr = 2f1
58055 [TEST] CPU read @0x585
58075 [L2] Cache hit: addr = 2f1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
58085 [L1] Cache Allocate: addr = 585 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
58085 [L1] Cache hit from L2: addr = 585, data = e5
58085 [TEST] CPU read @0x2f8
58095 [L1] Cache miss: addr = 2f8
58095 [TEST] CPU read @0x056
58115 [L2] Cache hit: addr = 2f8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
58125 [L1] Cache Allocate: addr = 056 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
58125 [L1] Cache hit from L2: addr = 056, data = e6
58125 [TEST] CPU read @0x13d
58135 [L1] Cache miss: addr = 13d
58135 [TEST] CPU read @0x7d5
58155 [L2] Cache hit: addr = 13d, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
58165 [L1] Cache Allocate: addr = 7d5 data = 2f2e2d2c2b2a29282726252423222120
58165 [L1] Cache hit from L2: addr = 7d5, data = 25
58165 [TEST] CPU read @0x7f1
58175 [L1] Cache miss: addr = 7f1
58175 [TEST] CPU read @0x696
58195 [L2] Cache miss: addr = 7f1
58205 [MEM] Mem hit: addr = 7e0, data = e0
58215 [L2] Cache Allocate: addr = 7f1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
58225 [L1] Cache Allocate: addr = 696 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
58225 [L1] Cache hit from L2: addr = 696, data = f6
58225 [TEST] CPU read @0x6a9
58235 [L1] Cache miss: addr = 6a9
58235 [TEST] CPU read @0x117
58255 [L2] Cache miss: addr = 6a9
58265 [MEM] Mem hit: addr = 6a0, data = a0
58275 [L2] Cache Allocate: addr = 6a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
58285 [L1] Cache Allocate: addr = 117 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
58285 [L1] Cache hit from L2: addr = 117, data = a7
58285 [TEST] CPU read @0x02b
58295 [L1] Cache miss: addr = 02b
58295 [TEST] CPU read @0x2c3
58315 [L2] Cache miss: addr = 02b
58325 [MEM] Mem hit: addr = 020, data = 20
58335 [L2] Cache Allocate: addr = 02b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
58345 [L1] Cache Allocate: addr = 2c3 data = 2f2e2d2c2b2a29282726252423222120
58345 [L1] Cache hit from L2: addr = 2c3, data = 23
58345 [TEST] CPU read @0x6ea
58355 [L1] Cache miss: addr = 6ea
58355 [TEST] CPU read @0x754
58375 [L2] Cache miss: addr = 6ea
58385 [MEM] Mem hit: addr = 6e0, data = e0
58395 [L2] Cache Allocate: addr = 6ea data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
58405 [L1] Cache Allocate: addr = 754 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
58405 [L1] Cache hit from L2: addr = 754, data = e4
58405 [TEST] CPU read @0x364
58415 [L1] Cache miss: addr = 364
58415 [TEST] CPU read @0x0f4
58435 [L2] Cache miss: addr = 364
58445 [MEM] Mem hit: addr = 360, data = 60
58455 [L2] Cache Allocate: addr = 364 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
58465 [L1] Cache Allocate: addr = 0f4 data = 6f6e6d6c6b6a69686766656463626160
58465 [L1] Cache hit from L2: addr = 0f4, data = 64
58465 [TEST] CPU read @0x5d5
58475 [L1] Cache miss: addr = 5d5
58475 [TEST] CPU read @0x29f
58495 [L2] Cache miss: addr = 5d5
58505 [MEM] Mem hit: addr = 5c0, data = c0
58515 [L2] Cache Allocate: addr = 5d5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
58525 [L1] Cache Allocate: addr = 29f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
58525 [L1] Cache hit from L2: addr = 29f, data = df
58525 [TEST] CPU read @0x0db
58535 [L1] Cache miss: addr = 0db
58535 [TEST] CPU read @0x4a4
58555 [L2] Cache miss: addr = 0db
58565 [MEM] Mem hit: addr = 0c0, data = c0
58575 [L2] Cache Allocate: addr = 0db data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
58585 [L1] Cache Allocate: addr = 4a4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
58585 [L1] Cache hit from L2: addr = 4a4, data = d4
58585 [TEST] CPU read @0x6ff
58595 [L1] Cache miss: addr = 6ff
58595 [TEST] CPU read @0x583
58615 [L2] Cache hit: addr = 6ff, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
58625 [L1] Cache Allocate: addr = 583 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
58625 [L1] Cache hit from L2: addr = 583, data = e3
58625 [TEST] CPU read @0x10a
58635 [L1] Cache miss: addr = 10a
58635 [TEST] CPU read @0x3aa
58655 [L2] Cache miss: addr = 10a
58665 [MEM] Mem hit: addr = 100, data = 00
58675 [L2] Cache Allocate: addr = 10a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
58685 [L1] Cache Allocate: addr = 3aa data = 0f0e0d0c0b0a09080706050403020100
58685 [L1] Cache hit from L2: addr = 3aa, data = 0a
58685 [TEST] CPU read @0x71c
58695 [L1] Cache miss: addr = 71c
58695 [TEST] CPU read @0x5ae
58715 [L2] Cache miss: addr = 71c
58725 [MEM] Mem hit: addr = 700, data = 00
58735 [L2] Cache Allocate: addr = 71c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
58745 [L1] Cache Allocate: addr = 5ae data = 1f1e1d1c1b1a19181716151413121110
58745 [L1] Cache hit from L2: addr = 5ae, data = 1e
58745 [TEST] CPU read @0x5ac
58755 [L1] Cache hit: addr = 5ac, data = 1c
58755 [TEST] CPU read @0x665
58765 [L1] Cache miss: addr = 665
58765 [TEST] CPU read @0x2b2
58785 [L2] Cache miss: addr = 665
58795 [MEM] Mem hit: addr = 660, data = 60
58805 [L2] Cache Allocate: addr = 665 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
58815 [L1] Cache Allocate: addr = 2b2 data = 6f6e6d6c6b6a69686766656463626160
58815 [L1] Cache hit from L2: addr = 2b2, data = 62
58815 [TEST] CPU read @0x390
58825 [L1] Cache miss: addr = 390
58825 [TEST] CPU read @0x180
58845 [L2] Cache miss: addr = 390
58855 [MEM] Mem hit: addr = 380, data = 80
58865 [L2] Cache Allocate: addr = 390 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
58875 [L1] Cache Allocate: addr = 180 data = 9f9e9d9c9b9a99989796959493929190
58875 [L1] Cache hit from L2: addr = 180, data = 90
58875 [TEST] CPU read @0x282
58885 [L1] Cache miss: addr = 282
58885 [TEST] CPU read @0x538
58905 [L2] Cache miss: addr = 282
58915 [MEM] Mem hit: addr = 280, data = 80
58925 [L2] Cache Allocate: addr = 282 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
58935 [L1] Cache Allocate: addr = 538 data = 8f8e8d8c8b8a89888786858483828180
58935 [L1] Cache hit from L2: addr = 538, data = 88
58935 [TEST] CPU read @0x732
58945 [L1] Cache miss: addr = 732
58945 [TEST] CPU read @0x294
58965 [L2] Cache miss: addr = 732
58975 [MEM] Mem hit: addr = 720, data = 20
58985 [L2] Cache Allocate: addr = 732 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
58995 [L1] Cache Allocate: addr = 294 data = 3f3e3d3c3b3a39383736353433323130
58995 [L1] Cache hit from L2: addr = 294, data = 34
58995 [TEST] CPU read @0x568
59005 [L1] Cache miss: addr = 568
59005 [TEST] CPU read @0x13e
59025 [L2] Cache miss: addr = 568
59035 [MEM] Mem hit: addr = 560, data = 60
59045 [L2] Cache Allocate: addr = 568 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
59055 [L1] Cache Allocate: addr = 13e data = 6f6e6d6c6b6a69686766656463626160
59055 [L1] Cache hit from L2: addr = 13e, data = 6e
59055 [TEST] CPU read @0x7e8
59065 [L1] Cache miss: addr = 7e8
59065 [TEST] CPU read @0x568
59085 [L2] Cache miss: addr = 7e8
59095 [MEM] Mem hit: addr = 7e0, data = e0
59105 [L2] Cache Allocate: addr = 7e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
59115 [L1] Cache Allocate: addr = 568 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
59115 [L1] Cache hit from L2: addr = 568, data = e8
59115 [TEST] CPU read @0x2ac
59125 [L1] Cache miss: addr = 2ac
59125 [TEST] CPU read @0x5ad
59145 [L2] Cache miss: addr = 2ac
59155 [MEM] Mem hit: addr = 2a0, data = a0
59165 [L2] Cache Allocate: addr = 2ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
59175 [L1] Cache Allocate: addr = 5ad data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
59175 [L1] Cache hit from L2: addr = 5ad, data = ad
59175 [TEST] CPU read @0x632
59185 [L1] Cache miss: addr = 632
59185 [TEST] CPU read @0x4d8
59205 [L2] Cache miss: addr = 632
59215 [MEM] Mem hit: addr = 620, data = 20
59225 [L2] Cache Allocate: addr = 632 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
59235 [L1] Cache Allocate: addr = 4d8 data = 3f3e3d3c3b3a39383736353433323130
59235 [L1] Cache hit from L2: addr = 4d8, data = 38
59235 [TEST] CPU read @0x49c
59245 [L1] Cache miss: addr = 49c
59245 [TEST] CPU read @0x3c8
59265 [L2] Cache miss: addr = 49c
59275 [MEM] Mem hit: addr = 480, data = 80
59285 [L2] Cache Allocate: addr = 49c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
59295 [L1] Cache Allocate: addr = 3c8 data = 9f9e9d9c9b9a99989796959493929190
59295 [L1] Cache hit from L2: addr = 3c8, data = 98
59295 [TEST] CPU read @0x266
59305 [L1] Cache miss: addr = 266
59305 [TEST] CPU read @0x40b
59325 [L2] Cache hit: addr = 266, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
59335 [L1] Cache Allocate: addr = 40b data = 6f6e6d6c6b6a69686766656463626160
59335 [L1] Cache hit from L2: addr = 40b, data = 6b
59335 [TEST] CPU read @0x043
59345 [L1] Cache miss: addr = 043
59345 [TEST] CPU read @0x6e8
59365 [L2] Cache hit: addr = 043, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
59375 [L1] Cache Allocate: addr = 6e8 data = 4f4e4d4c4b4a49484746454443424140
59375 [L1] Cache hit from L2: addr = 6e8, data = 48
59375 [TEST] CPU read @0x470
59385 [L1] Cache miss: addr = 470
59385 [TEST] CPU read @0x157
59405 [L2] Cache miss: addr = 470
59415 [MEM] Mem hit: addr = 460, data = 60
59425 [L2] Cache Allocate: addr = 470 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
59435 [L1] Cache Allocate: addr = 157 data = 7f7e7d7c7b7a79787776757473727170
59435 [L1] Cache hit from L2: addr = 157, data = 77
59435 [TEST] CPU read @0x3f3
59445 [L1] Cache miss: addr = 3f3
59445 [TEST] CPU read @0x6b0
59465 [L2] Cache miss: addr = 3f3
59475 [MEM] Mem hit: addr = 3e0, data = e0
59485 [L2] Cache Allocate: addr = 3f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
59495 [L1] Cache Allocate: addr = 6b0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
59495 [L1] Cache hit from L2: addr = 6b0, data = f0
59495 [TEST] CPU read @0x45f
59505 [L1] Cache miss: addr = 45f
59505 [TEST] CPU read @0x65c
59525 [L2] Cache miss: addr = 45f
59535 [MEM] Mem hit: addr = 440, data = 40
59545 [L2] Cache Allocate: addr = 45f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
59555 [L1] Cache Allocate: addr = 65c data = 5f5e5d5c5b5a59585756555453525150
59555 [L1] Cache hit from L2: addr = 65c, data = 5c
59555 [TEST] CPU read @0x4b8
59565 [L1] Cache miss: addr = 4b8
59565 [TEST] CPU read @0x5b6
59585 [L2] Cache miss: addr = 4b8
59595 [MEM] Mem hit: addr = 4a0, data = a0
59605 [L2] Cache Allocate: addr = 4b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
59615 [L1] Cache Allocate: addr = 5b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
59615 [L1] Cache hit from L2: addr = 5b6, data = b6
59615 [TEST] CPU read @0x2e6
59625 [L1] Cache miss: addr = 2e6
59625 [TEST] CPU read @0x141
59645 [L2] Cache miss: addr = 2e6
59655 [MEM] Mem hit: addr = 2e0, data = e0
59665 [L2] Cache Allocate: addr = 2e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
59675 [L1] Cache Allocate: addr = 141 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
59675 [L1] Cache hit from L2: addr = 141, data = e1
59675 [TEST] CPU read @0x6bd
59685 [L1] Cache miss: addr = 6bd
59685 [TEST] CPU read @0x63c
59705 [L2] Cache miss: addr = 6bd
59715 [MEM] Mem hit: addr = 6a0, data = a0
59725 [L2] Cache Allocate: addr = 6bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
59735 [L1] Cache Allocate: addr = 63c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
59735 [L1] Cache hit from L2: addr = 63c, data = bc
59735 [TEST] CPU read @0x699
59745 [L1] Cache miss: addr = 699
59745 [TEST] CPU read @0x25d
59765 [L2] Cache miss: addr = 699
59775 [MEM] Mem hit: addr = 680, data = 80
59785 [L2] Cache Allocate: addr = 699 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
59795 [L1] Cache Allocate: addr = 25d data = 9f9e9d9c9b9a99989796959493929190
59795 [L1] Cache hit from L2: addr = 25d, data = 9d
59795 [TEST] CPU read @0x015
59805 [L1] Cache miss: addr = 015
59805 [TEST] CPU read @0x423
59825 [L2] Cache miss: addr = 015
59835 [MEM] Mem hit: addr = 000, data = 00
59845 [L2] Cache Allocate: addr = 015 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
59855 [L1] Cache Allocate: addr = 423 data = 1f1e1d1c1b1a19181716151413121110
59855 [L1] Cache hit from L2: addr = 423, data = 13
59855 [TEST] CPU read @0x023
59865 [L1] Cache miss: addr = 023
59865 [TEST] CPU read @0x32a
59885 [L2] Cache miss: addr = 023
59895 [MEM] Mem hit: addr = 020, data = 20
59905 [L2] Cache Allocate: addr = 023 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
59915 [L1] Cache Allocate: addr = 32a data = 2f2e2d2c2b2a29282726252423222120
59915 [L1] Cache hit from L2: addr = 32a, data = 2a
59915 [TEST] CPU read @0x2da
59925 [L1] Cache miss: addr = 2da
59925 [TEST] CPU read @0x09c
59945 [L2] Cache miss: addr = 2da
59955 [MEM] Mem hit: addr = 2c0, data = c0
59965 [L2] Cache Allocate: addr = 2da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
59975 [L1] Cache Allocate: addr = 09c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
59975 [L1] Cache hit from L2: addr = 09c, data = dc
59975 [TEST] CPU read @0x712
59985 [L1] Cache miss: addr = 712
59985 [TEST] CPU read @0x2df
60005 [L2] Cache miss: addr = 712
60015 [MEM] Mem hit: addr = 700, data = 00
60025 [L2] Cache Allocate: addr = 712 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
60035 [L1] Cache Allocate: addr = 2df data = 1f1e1d1c1b1a19181716151413121110
60035 [L1] Cache hit from L2: addr = 2df, data = 1f
60035 [TEST] CPU read @0x526
60045 [L1] Cache miss: addr = 526
60045 [TEST] CPU read @0x1b5
60065 [L2] Cache miss: addr = 526
60075 [MEM] Mem hit: addr = 520, data = 20
60085 [L2] Cache Allocate: addr = 526 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
60095 [L1] Cache Allocate: addr = 1b5 data = 2f2e2d2c2b2a29282726252423222120
60095 [L1] Cache hit from L2: addr = 1b5, data = 25
60095 [TEST] CPU read @0x491
60105 [L1] Cache miss: addr = 491
60105 [TEST] CPU read @0x07b
60125 [L2] Cache miss: addr = 491
60135 [MEM] Mem hit: addr = 480, data = 80
60145 [L2] Cache Allocate: addr = 491 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
60155 [L1] Cache Allocate: addr = 07b data = 9f9e9d9c9b9a99989796959493929190
60155 [L1] Cache hit from L2: addr = 07b, data = 9b
60155 [TEST] CPU read @0x4d3
60165 [L1] Cache miss: addr = 4d3
60165 [TEST] CPU read @0x55f
60185 [L2] Cache miss: addr = 4d3
60195 [MEM] Mem hit: addr = 4c0, data = c0
60205 [L2] Cache Allocate: addr = 4d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
60215 [L1] Cache Allocate: addr = 55f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
60215 [L1] Cache hit from L2: addr = 55f, data = df
60215 [TEST] CPU read @0x4b2
60225 [L1] Cache miss: addr = 4b2
60225 [TEST] CPU read @0x7a8
60245 [L2] Cache miss: addr = 4b2
60255 [MEM] Mem hit: addr = 4a0, data = a0
60265 [L2] Cache Allocate: addr = 4b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
60275 [L1] Cache Allocate: addr = 7a8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
60275 [L1] Cache hit from L2: addr = 7a8, data = b8
60275 [TEST] CPU read @0x680
60285 [L1] Cache miss: addr = 680
60285 [TEST] CPU read @0x102
60305 [L2] Cache miss: addr = 680
60315 [MEM] Mem hit: addr = 680, data = 80
60325 [L2] Cache Allocate: addr = 680 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
60335 [L1] Cache Allocate: addr = 102 data = 8f8e8d8c8b8a89888786858483828180
60335 [L1] Cache hit from L2: addr = 102, data = 82
60335 [TEST] CPU read @0x68c
60345 [L1] Cache miss: addr = 68c
60345 [TEST] CPU read @0x146
60365 [L2] Cache hit: addr = 68c, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
60375 [L1] Cache Allocate: addr = 146 data = 8f8e8d8c8b8a89888786858483828180
60375 [L1] Cache hit from L2: addr = 146, data = 86
60375 [TEST] CPU read @0x6d3
60385 [L1] Cache miss: addr = 6d3
60385 [TEST] CPU read @0x634
60405 [L2] Cache hit: addr = 6d3, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
60415 [L1] Cache Allocate: addr = 634 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
60415 [L1] Cache hit from L2: addr = 634, data = c4
60415 [TEST] CPU read @0x4db
60425 [L1] Cache miss: addr = 4db
60425 [TEST] CPU read @0x5f4
60445 [L2] Cache hit: addr = 4db, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
60455 [L1] Cache Allocate: addr = 5f4 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
60455 [L1] Cache hit from L2: addr = 5f4, data = c4
60455 [TEST] CPU read @0x069
60465 [L1] Cache miss: addr = 069
60465 [TEST] CPU read @0x2b0
60485 [L2] Cache miss: addr = 069
60495 [MEM] Mem hit: addr = 060, data = 60
60505 [L2] Cache Allocate: addr = 069 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
60515 [L1] Cache Allocate: addr = 2b0 data = 6f6e6d6c6b6a69686766656463626160
60515 [L1] Cache hit from L2: addr = 2b0, data = 60
60515 [TEST] CPU read @0x065
60525 [L1] Cache miss: addr = 065
60525 [TEST] CPU read @0x479
60545 [L2] Cache hit: addr = 065, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
60555 [L1] Cache Allocate: addr = 479 data = 6f6e6d6c6b6a69686766656463626160
60555 [L1] Cache hit from L2: addr = 479, data = 69
60555 [TEST] CPU read @0x67a
60565 [L1] Cache miss: addr = 67a
60565 [TEST] CPU read @0x11e
60585 [L2] Cache miss: addr = 67a
60595 [MEM] Mem hit: addr = 660, data = 60
60605 [L2] Cache Allocate: addr = 67a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
60615 [L1] Cache Allocate: addr = 11e data = 7f7e7d7c7b7a79787776757473727170
60615 [L1] Cache hit from L2: addr = 11e, data = 7e
60615 [TEST] CPU read @0x0d5
60625 [L1] Cache miss: addr = 0d5
60625 [TEST] CPU read @0x758
60645 [L2] Cache miss: addr = 0d5
60655 [MEM] Mem hit: addr = 0c0, data = c0
60665 [L2] Cache Allocate: addr = 0d5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
60675 [L1] Cache Allocate: addr = 758 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
60675 [L1] Cache hit from L2: addr = 758, data = d8
60675 [TEST] CPU read @0x19b
60685 [L1] Cache miss: addr = 19b
60685 [TEST] CPU read @0x7cf
60705 [L2] Cache hit: addr = 19b, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
60715 [L1] Cache Allocate: addr = 7cf data = 8f8e8d8c8b8a89888786858483828180
60715 [L1] Cache hit from L2: addr = 7cf, data = 8f
60715 [TEST] CPU read @0x242
60725 [L1] Cache miss: addr = 242
60725 [TEST] CPU read @0x272
60745 [L2] Cache miss: addr = 242
60755 [MEM] Mem hit: addr = 240, data = 40
60765 [L2] Cache Allocate: addr = 242 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
60775 [L1] Cache Allocate: addr = 272 data = 4f4e4d4c4b4a49484746454443424140
60775 [L1] Cache hit from L2: addr = 272, data = 42
60775 [TEST] CPU read @0x79a
60785 [L1] Cache miss: addr = 79a
60785 [TEST] CPU read @0x7f8
60805 [L2] Cache miss: addr = 79a
60815 [MEM] Mem hit: addr = 780, data = 80
60825 [L2] Cache Allocate: addr = 79a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
60835 [L1] Cache Allocate: addr = 7f8 data = 9f9e9d9c9b9a99989796959493929190
60835 [L1] Cache hit from L2: addr = 7f8, data = 98
60835 [TEST] CPU read @0x722
60845 [L1] Cache miss: addr = 722
60845 [TEST] CPU read @0x307
60865 [L2] Cache miss: addr = 722
60875 [MEM] Mem hit: addr = 720, data = 20
60885 [L2] Cache Allocate: addr = 722 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
60895 [L1] Cache Allocate: addr = 307 data = 2f2e2d2c2b2a29282726252423222120
60895 [L1] Cache hit from L2: addr = 307, data = 27
60895 [TEST] CPU read @0x0f0
60905 [L1] Cache miss: addr = 0f0
60905 [TEST] CPU read @0x792
60925 [L2] Cache miss: addr = 0f0
60935 [MEM] Mem hit: addr = 0e0, data = e0
60945 [L2] Cache Allocate: addr = 0f0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
60955 [L1] Cache Allocate: addr = 792 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
60955 [L1] Cache hit from L2: addr = 792, data = f2
60955 [TEST] CPU read @0x3da
60965 [L1] Cache miss: addr = 3da
60965 [TEST] CPU read @0x5f2
60985 [L2] Cache miss: addr = 3da
60995 [MEM] Mem hit: addr = 3c0, data = c0
61005 [L2] Cache Allocate: addr = 3da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
61015 [L1] Cache Allocate: addr = 5f2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
61015 [L1] Cache hit from L2: addr = 5f2, data = d2
61015 [TEST] CPU read @0x7c5
61025 [L1] Cache hit: addr = 7c5, data = 85
61025 [TEST] CPU read @0x165
61035 [L1] Cache miss: addr = 165
61035 [TEST] CPU read @0x0a8
61055 [L2] Cache miss: addr = 165
61065 [MEM] Mem hit: addr = 160, data = 60
61075 [L2] Cache Allocate: addr = 165 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
61085 [L1] Cache Allocate: addr = 0a8 data = 6f6e6d6c6b6a69686766656463626160
61085 [L1] Cache hit from L2: addr = 0a8, data = 68
61085 [TEST] CPU read @0x173
61095 [L1] Cache miss: addr = 173
61095 [TEST] CPU read @0x7e6
61115 [L2] Cache hit: addr = 173, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
61125 [L1] Cache Allocate: addr = 7e6 data = 6f6e6d6c6b6a69686766656463626160
61125 [L1] Cache hit from L2: addr = 7e6, data = 66
61125 [TEST] CPU read @0x06c
61135 [L1] Cache miss: addr = 06c
61135 [TEST] CPU read @0x016
61155 [L2] Cache miss: addr = 06c
61165 [MEM] Mem hit: addr = 060, data = 60
61175 [L2] Cache Allocate: addr = 06c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
61185 [L1] Cache Allocate: addr = 016 data = 6f6e6d6c6b6a69686766656463626160
61185 [L1] Cache hit from L2: addr = 016, data = 66
61185 [TEST] CPU read @0x36c
61195 [L1] Cache miss: addr = 36c
61195 [TEST] CPU read @0x4cd
61215 [L2] Cache miss: addr = 36c
61225 [MEM] Mem hit: addr = 360, data = 60
61235 [L2] Cache Allocate: addr = 36c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
61245 [L1] Cache Allocate: addr = 4cd data = 6f6e6d6c6b6a69686766656463626160
61245 [L1] Cache hit from L2: addr = 4cd, data = 6d
61245 [TEST] CPU read @0x516
61255 [L1] Cache miss: addr = 516
61255 [TEST] CPU read @0x5c1
61275 [L2] Cache hit: addr = 516, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
61285 [L1] Cache Allocate: addr = 5c1 data = 0f0e0d0c0b0a09080706050403020100
61285 [L1] Cache hit from L2: addr = 5c1, data = 01
61285 [TEST] CPU read @0x250
61295 [L1] Cache miss: addr = 250
61295 [TEST] CPU read @0x207
61315 [L2] Cache hit: addr = 250, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
61325 [L1] Cache Allocate: addr = 207 data = 4f4e4d4c4b4a49484746454443424140
61325 [L1] Cache hit from L2: addr = 207, data = 47
61325 [TEST] CPU read @0x68a
61335 [L1] Cache miss: addr = 68a
61335 [TEST] CPU read @0x690
61355 [L2] Cache miss: addr = 68a
61365 [MEM] Mem hit: addr = 680, data = 80
61375 [L2] Cache Allocate: addr = 68a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
61385 [L1] Cache Allocate: addr = 690 data = 8f8e8d8c8b8a89888786858483828180
61385 [L1] Cache hit from L2: addr = 690, data = 80
61385 [TEST] CPU read @0x0bd
61395 [L1] Cache miss: addr = 0bd
61395 [TEST] CPU read @0x016
61415 [L2] Cache hit: addr = 0bd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
61425 [L1] Cache Allocate: addr = 016 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
61425 [L1] Cache hit from L2: addr = 016, data = a6
61425 [TEST] CPU read @0x57b
61435 [L1] Cache miss: addr = 57b
61435 [TEST] CPU read @0x52e
61455 [L2] Cache miss: addr = 57b
61465 [MEM] Mem hit: addr = 560, data = 60
61475 [L2] Cache Allocate: addr = 57b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
61485 [L1] Cache Allocate: addr = 52e data = 7f7e7d7c7b7a79787776757473727170
61485 [L1] Cache hit from L2: addr = 52e, data = 7e
61485 [TEST] CPU read @0x0f8
61495 [L1] Cache miss: addr = 0f8
61495 [TEST] CPU read @0x72e
61515 [L2] Cache hit: addr = 0f8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
61525 [L1] Cache Allocate: addr = 72e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
61525 [L1] Cache hit from L2: addr = 72e, data = ee
61525 [TEST] CPU read @0x1af
61535 [L1] Cache miss: addr = 1af
61535 [TEST] CPU read @0x4ef
61555 [L2] Cache miss: addr = 1af
61565 [MEM] Mem hit: addr = 1a0, data = a0
61575 [L2] Cache Allocate: addr = 1af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
61585 [L1] Cache Allocate: addr = 4ef data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
61585 [L1] Cache hit from L2: addr = 4ef, data = af
61585 [TEST] CPU read @0x53d
61595 [L1] Cache miss: addr = 53d
61595 [TEST] CPU read @0x4ce
61615 [L2] Cache miss: addr = 53d
61625 [MEM] Mem hit: addr = 520, data = 20
61635 [L2] Cache Allocate: addr = 53d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
61645 [L1] Cache Allocate: addr = 4ce data = 3f3e3d3c3b3a39383736353433323130
61645 [L1] Cache hit from L2: addr = 4ce, data = 3e
61645 [TEST] CPU read @0x6c9
61655 [L1] Cache miss: addr = 6c9
61655 [TEST] CPU read @0x6e0
61675 [L2] Cache hit: addr = 6c9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
61685 [L1] Cache Allocate: addr = 6e0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
61685 [L1] Cache hit from L2: addr = 6e0, data = c0
61685 [TEST] CPU read @0x12d
61695 [L1] Cache miss: addr = 12d
61695 [TEST] CPU read @0x2b2
61715 [L2] Cache hit: addr = 12d, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
61725 [L1] Cache Allocate: addr = 2b2 data = 2f2e2d2c2b2a29282726252423222120
61725 [L1] Cache hit from L2: addr = 2b2, data = 22
61725 [TEST] CPU read @0x46f
61735 [L1] Cache miss: addr = 46f
61735 [TEST] CPU read @0x02d
61755 [L2] Cache miss: addr = 46f
61765 [MEM] Mem hit: addr = 460, data = 60
61775 [L2] Cache Allocate: addr = 46f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
61785 [L1] Cache Allocate: addr = 02d data = 6f6e6d6c6b6a69686766656463626160
61785 [L1] Cache hit from L2: addr = 02d, data = 6d
61785 [TEST] CPU read @0x033
61795 [L1] Cache miss: addr = 033
61795 [TEST] CPU read @0x706
61815 [L2] Cache miss: addr = 033
61825 [MEM] Mem hit: addr = 020, data = 20
61835 [L2] Cache Allocate: addr = 033 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
61845 [L1] Cache Allocate: addr = 706 data = 3f3e3d3c3b3a39383736353433323130
61845 [L1] Cache hit from L2: addr = 706, data = 36
61845 [TEST] CPU read @0x567
61855 [L1] Cache miss: addr = 567
61855 [TEST] CPU read @0x4ac
61875 [L2] Cache miss: addr = 567
61885 [MEM] Mem hit: addr = 560, data = 60
61895 [L2] Cache Allocate: addr = 567 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
61905 [L1] Cache Allocate: addr = 4ac data = 6f6e6d6c6b6a69686766656463626160
61905 [L1] Cache hit from L2: addr = 4ac, data = 6c
61905 [TEST] CPU read @0x23e
61915 [L1] Cache miss: addr = 23e
61915 [TEST] CPU read @0x569
61935 [L2] Cache miss: addr = 23e
61945 [MEM] Mem hit: addr = 220, data = 20
61955 [L2] Cache Allocate: addr = 23e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
61965 [L1] Cache Allocate: addr = 569 data = 3f3e3d3c3b3a39383736353433323130
61965 [L1] Cache hit from L2: addr = 569, data = 39
61965 [TEST] CPU read @0x2c6
61975 [L1] Cache miss: addr = 2c6
61975 [TEST] CPU read @0x3ad
61995 [L2] Cache miss: addr = 2c6
62005 [MEM] Mem hit: addr = 2c0, data = c0
62015 [L2] Cache Allocate: addr = 2c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
62025 [L1] Cache Allocate: addr = 3ad data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
62025 [L1] Cache hit from L2: addr = 3ad, data = cd
62025 [TEST] CPU read @0x3a5
62035 [L1] Cache hit: addr = 3a5, data = c5
62035 [TEST] CPU read @0x1a4
62045 [L1] Cache miss: addr = 1a4
62045 [TEST] CPU read @0x5ba
62065 [L2] Cache hit: addr = 1a4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
62075 [L1] Cache Allocate: addr = 5ba data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
62075 [L1] Cache hit from L2: addr = 5ba, data = aa
62075 [TEST] CPU read @0x4d6
62085 [L1] Cache miss: addr = 4d6
62085 [TEST] CPU read @0x088
62105 [L2] Cache miss: addr = 4d6
62115 [MEM] Mem hit: addr = 4c0, data = c0
62125 [L2] Cache Allocate: addr = 4d6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
62135 [L1] Cache Allocate: addr = 088 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
62135 [L1] Cache hit from L2: addr = 088, data = d8
62135 [TEST] CPU read @0x693
62145 [L1] Cache miss: addr = 693
62145 [TEST] CPU read @0x41b
62165 [L2] Cache hit: addr = 693, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
62175 [L1] Cache Allocate: addr = 41b data = 8f8e8d8c8b8a89888786858483828180
62175 [L1] Cache hit from L2: addr = 41b, data = 8b
62175 [TEST] CPU read @0x440
62185 [L1] Cache miss: addr = 440
62185 [TEST] CPU read @0x78f
62205 [L2] Cache miss: addr = 440
62215 [MEM] Mem hit: addr = 440, data = 40
62225 [L2] Cache Allocate: addr = 440 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
62235 [L1] Cache Allocate: addr = 78f data = 4f4e4d4c4b4a49484746454443424140
62235 [L1] Cache hit from L2: addr = 78f, data = 4f
62235 [TEST] CPU read @0x140
62245 [L1] Cache miss: addr = 140
62245 [TEST] CPU read @0x14d
62265 [L2] Cache miss: addr = 140
62275 [MEM] Mem hit: addr = 140, data = 40
62285 [L2] Cache Allocate: addr = 140 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
62295 [L1] Cache Allocate: addr = 14d data = 4f4e4d4c4b4a49484746454443424140
62295 [L1] Cache hit from L2: addr = 14d, data = 4d
62295 [TEST] CPU read @0x085
62305 [L1] Cache miss: addr = 085
62305 [TEST] CPU read @0x358
62325 [L2] Cache miss: addr = 085
62335 [MEM] Mem hit: addr = 080, data = 80
62345 [L2] Cache Allocate: addr = 085 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
62355 [L1] Cache Allocate: addr = 358 data = 8f8e8d8c8b8a89888786858483828180
62355 [L1] Cache hit from L2: addr = 358, data = 88
62355 [TEST] CPU read @0x79c
62365 [L1] Cache miss: addr = 79c
62365 [TEST] CPU read @0x092
62385 [L2] Cache miss: addr = 79c
62395 [MEM] Mem hit: addr = 780, data = 80
62405 [L2] Cache Allocate: addr = 79c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
62415 [L1] Cache Allocate: addr = 092 data = 9f9e9d9c9b9a99989796959493929190
62415 [L1] Cache hit from L2: addr = 092, data = 92
62415 [TEST] CPU read @0x504
62425 [L1] Cache miss: addr = 504
62425 [TEST] CPU read @0x572
62445 [L2] Cache hit: addr = 504, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
62455 [L1] Cache Allocate: addr = 572 data = 0f0e0d0c0b0a09080706050403020100
62455 [L1] Cache hit from L2: addr = 572, data = 02
62455 [TEST] CPU read @0x1d7
62465 [L1] Cache miss: addr = 1d7
62465 [TEST] CPU read @0x75f
62485 [L2] Cache miss: addr = 1d7
62495 [MEM] Mem hit: addr = 1c0, data = c0
62505 [L2] Cache Allocate: addr = 1d7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
62515 [L1] Cache Allocate: addr = 75f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
62515 [L1] Cache hit from L2: addr = 75f, data = df
62515 [TEST] CPU read @0x60c
62525 [L1] Cache miss: addr = 60c
62525 [TEST] CPU read @0x733
62545 [L2] Cache miss: addr = 60c
62555 [MEM] Mem hit: addr = 600, data = 00
62565 [L2] Cache Allocate: addr = 60c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
62575 [L1] Cache Allocate: addr = 733 data = 0f0e0d0c0b0a09080706050403020100
62575 [L1] Cache hit from L2: addr = 733, data = 03
62575 [TEST] CPU read @0x4c7
62585 [L1] Cache miss: addr = 4c7
62585 [TEST] CPU read @0x1cf
62605 [L2] Cache miss: addr = 4c7
62615 [MEM] Mem hit: addr = 4c0, data = c0
62625 [L2] Cache Allocate: addr = 4c7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
62635 [L1] Cache Allocate: addr = 1cf data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
62635 [L1] Cache hit from L2: addr = 1cf, data = cf
62635 [TEST] CPU read @0x420
62645 [L1] Cache miss: addr = 420
62645 [TEST] CPU read @0x64c
62665 [L2] Cache miss: addr = 420
62675 [MEM] Mem hit: addr = 420, data = 20
62685 [L2] Cache Allocate: addr = 420 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
62695 [L1] Cache Allocate: addr = 64c data = 2f2e2d2c2b2a29282726252423222120
62695 [L1] Cache hit from L2: addr = 64c, data = 2c
62695 [TEST] CPU read @0x163
62705 [L1] Cache miss: addr = 163
62705 [TEST] CPU read @0x6cd
62725 [L2] Cache miss: addr = 163
62735 [MEM] Mem hit: addr = 160, data = 60
62745 [L2] Cache Allocate: addr = 163 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
62755 [L1] Cache Allocate: addr = 6cd data = 6f6e6d6c6b6a69686766656463626160
62755 [L1] Cache hit from L2: addr = 6cd, data = 6d
62755 [TEST] CPU read @0x11c
62765 [L1] Cache miss: addr = 11c
62765 [TEST] CPU read @0x672
62785 [L2] Cache miss: addr = 11c
62795 [MEM] Mem hit: addr = 100, data = 00
62805 [L2] Cache Allocate: addr = 11c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
62815 [L1] Cache Allocate: addr = 672 data = 1f1e1d1c1b1a19181716151413121110
62815 [L1] Cache hit from L2: addr = 672, data = 12
62815 [TEST] CPU read @0x4b4
62825 [L1] Cache miss: addr = 4b4
62825 [TEST] CPU read @0x50a
62845 [L2] Cache miss: addr = 4b4
62855 [MEM] Mem hit: addr = 4a0, data = a0
62865 [L2] Cache Allocate: addr = 4b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
62875 [L1] Cache Allocate: addr = 50a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
62875 [L1] Cache hit from L2: addr = 50a, data = ba
62875 [TEST] CPU read @0x564
62885 [L1] Cache hit: addr = 564, data = 34
62885 [TEST] CPU read @0x2e6
62895 [L1] Cache miss: addr = 2e6
62895 [TEST] CPU read @0x553
62915 [L2] Cache miss: addr = 2e6
62925 [MEM] Mem hit: addr = 2e0, data = e0
62935 [L2] Cache Allocate: addr = 2e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
62945 [L1] Cache Allocate: addr = 553 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
62945 [L1] Cache hit from L2: addr = 553, data = e3
62945 [TEST] CPU read @0x55c
62955 [L1] Cache hit: addr = 55c, data = ec
62955 [TEST] CPU read @0x4d6
62965 [L1] Cache miss: addr = 4d6
62965 [TEST] CPU read @0x04a
62985 [L2] Cache hit: addr = 4d6, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
62995 [L1] Cache Allocate: addr = 04a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
62995 [L1] Cache hit from L2: addr = 04a, data = ca
62995 [TEST] CPU read @0x0c7
63005 [L1] Cache miss: addr = 0c7
63005 [TEST] CPU read @0x291
63025 [L2] Cache miss: addr = 0c7
63035 [MEM] Mem hit: addr = 0c0, data = c0
63045 [L2] Cache Allocate: addr = 0c7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
63055 [L1] Cache Allocate: addr = 291 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
63055 [L1] Cache hit from L2: addr = 291, data = c1
63055 [TEST] CPU read @0x2c9
63065 [L1] Cache miss: addr = 2c9
63065 [TEST] CPU read @0x289
63085 [L2] Cache miss: addr = 2c9
63095 [MEM] Mem hit: addr = 2c0, data = c0
63105 [L2] Cache Allocate: addr = 2c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
63115 [L1] Cache Allocate: addr = 289 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
63115 [L1] Cache hit from L2: addr = 289, data = c9
63115 [TEST] CPU read @0x2e1
63125 [L1] Cache miss: addr = 2e1
63125 [TEST] CPU read @0x265
63145 [L2] Cache hit: addr = 2e1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
63155 [L1] Cache Allocate: addr = 265 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
63155 [L1] Cache hit from L2: addr = 265, data = e5
63155 [TEST] CPU read @0x5b5
63165 [L1] Cache miss: addr = 5b5
63165 [TEST] CPU read @0x42f
63185 [L2] Cache miss: addr = 5b5
63195 [MEM] Mem hit: addr = 5a0, data = a0
63205 [L2] Cache Allocate: addr = 5b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
63215 [L1] Cache Allocate: addr = 42f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
63215 [L1] Cache hit from L2: addr = 42f, data = bf
63215 [TEST] CPU read @0x46d
63225 [L1] Cache miss: addr = 46d
63225 [TEST] CPU read @0x29b
63245 [L2] Cache miss: addr = 46d
63255 [MEM] Mem hit: addr = 460, data = 60
63265 [L2] Cache Allocate: addr = 46d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
63275 [L1] Cache Allocate: addr = 29b data = 6f6e6d6c6b6a69686766656463626160
63275 [L1] Cache hit from L2: addr = 29b, data = 6b
63275 [TEST] CPU read @0x6d1
63285 [L1] Cache miss: addr = 6d1
63285 [TEST] CPU read @0x412
63305 [L2] Cache hit: addr = 6d1, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
63315 [L1] Cache Allocate: addr = 412 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
63315 [L1] Cache hit from L2: addr = 412, data = c2
63315 [TEST] CPU read @0x649
63325 [L1] Cache miss: addr = 649
63325 [TEST] CPU read @0x4e1
63345 [L2] Cache miss: addr = 649
63355 [MEM] Mem hit: addr = 640, data = 40
63365 [L2] Cache Allocate: addr = 649 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
63375 [L1] Cache Allocate: addr = 4e1 data = 4f4e4d4c4b4a49484746454443424140
63375 [L1] Cache hit from L2: addr = 4e1, data = 41
63375 [TEST] CPU read @0x55d
63385 [L1] Cache hit: addr = 55d, data = ed
63385 [TEST] CPU read @0x594
63395 [L1] Cache miss: addr = 594
63395 [TEST] CPU read @0x146
63415 [L2] Cache miss: addr = 594
63425 [MEM] Mem hit: addr = 580, data = 80
63435 [L2] Cache Allocate: addr = 594 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
63445 [L1] Cache Allocate: addr = 146 data = 9f9e9d9c9b9a99989796959493929190
63445 [L1] Cache hit from L2: addr = 146, data = 96
63445 [TEST] CPU read @0x78c
63455 [L1] Cache miss: addr = 78c
63455 [TEST] CPU read @0x2c2
63475 [L2] Cache miss: addr = 78c
63485 [MEM] Mem hit: addr = 780, data = 80
63495 [L2] Cache Allocate: addr = 78c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
63505 [L1] Cache Allocate: addr = 2c2 data = 8f8e8d8c8b8a89888786858483828180
63505 [L1] Cache hit from L2: addr = 2c2, data = 82
63505 [TEST] CPU read @0x364
63515 [L1] Cache miss: addr = 364
63515 [TEST] CPU read @0x0e0
63535 [L2] Cache miss: addr = 364
63545 [MEM] Mem hit: addr = 360, data = 60
63555 [L2] Cache Allocate: addr = 364 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
63565 [L1] Cache Allocate: addr = 0e0 data = 6f6e6d6c6b6a69686766656463626160
63565 [L1] Cache hit from L2: addr = 0e0, data = 60
63565 [TEST] CPU read @0x2d2
63575 [L1] Cache miss: addr = 2d2
63575 [TEST] CPU read @0x450
63595 [L2] Cache hit: addr = 2d2, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
63605 [L1] Cache Allocate: addr = 450 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
63605 [L1] Cache hit from L2: addr = 450, data = c0
63605 [TEST] CPU read @0x00f
63615 [L1] Cache miss: addr = 00f
63615 [TEST] CPU read @0x22b
63635 [L2] Cache miss: addr = 00f
63645 [MEM] Mem hit: addr = 000, data = 00
63655 [L2] Cache Allocate: addr = 00f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
63665 [L1] Cache Allocate: addr = 22b data = 0f0e0d0c0b0a09080706050403020100
63665 [L1] Cache hit from L2: addr = 22b, data = 0b
63665 [TEST] CPU read @0x588
63675 [L1] Cache miss: addr = 588
63675 [TEST] CPU read @0x6c9
63695 [L2] Cache miss: addr = 588
63705 [MEM] Mem hit: addr = 580, data = 80
63715 [L2] Cache Allocate: addr = 588 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
63725 [L1] Cache Allocate: addr = 6c9 data = 8f8e8d8c8b8a89888786858483828180
63725 [L1] Cache hit from L2: addr = 6c9, data = 89
63725 [TEST] CPU read @0x33b
63735 [L1] Cache miss: addr = 33b
63735 [TEST] CPU read @0x20b
63755 [L2] Cache miss: addr = 33b
63765 [MEM] Mem hit: addr = 320, data = 20
63775 [L2] Cache Allocate: addr = 33b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
63785 [L1] Cache Allocate: addr = 20b data = 3f3e3d3c3b3a39383736353433323130
63785 [L1] Cache hit from L2: addr = 20b, data = 3b
63785 [TEST] CPU read @0x20e
63795 [L1] Cache hit: addr = 20e, data = 3e
63795 [TEST] CPU read @0x375
63805 [L1] Cache miss: addr = 375
63805 [TEST] CPU read @0x7df
63825 [L2] Cache hit: addr = 375, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
63835 [L1] Cache Allocate: addr = 7df data = 6f6e6d6c6b6a69686766656463626160
63835 [L1] Cache hit from L2: addr = 7df, data = 6f
63835 [TEST] CPU read @0x514
63845 [L1] Cache miss: addr = 514
63845 [TEST] CPU read @0x772
63865 [L2] Cache hit: addr = 514, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
63875 [L1] Cache Allocate: addr = 772 data = 0f0e0d0c0b0a09080706050403020100
63875 [L1] Cache hit from L2: addr = 772, data = 02
63875 [TEST] CPU read @0x1f6
63885 [L1] Cache miss: addr = 1f6
63885 [TEST] CPU read @0x75e
63905 [L2] Cache miss: addr = 1f6
63915 [MEM] Mem hit: addr = 1e0, data = e0
63925 [L2] Cache Allocate: addr = 1f6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
63935 [L1] Cache Allocate: addr = 75e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
63935 [L1] Cache hit from L2: addr = 75e, data = fe
63935 [TEST] CPU read @0x319
63945 [L1] Cache miss: addr = 319
63945 [TEST] CPU read @0x66d
63965 [L2] Cache miss: addr = 319
63975 [MEM] Mem hit: addr = 300, data = 00
63985 [L2] Cache Allocate: addr = 319 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
63995 [L1] Cache Allocate: addr = 66d data = 1f1e1d1c1b1a19181716151413121110
63995 [L1] Cache hit from L2: addr = 66d, data = 1d
63995 [TEST] CPU read @0x18f
64005 [L1] Cache miss: addr = 18f
64005 [TEST] CPU read @0x6ca
64025 [L2] Cache hit: addr = 18f, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
64035 [L1] Cache Allocate: addr = 6ca data = 8f8e8d8c8b8a89888786858483828180
64035 [L1] Cache hit from L2: addr = 6ca, data = 8a
64035 [TEST] CPU read @0x5e0
64045 [L1] Cache miss: addr = 5e0
64045 [TEST] CPU read @0x548
64065 [L2] Cache hit: addr = 5e0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
64075 [L1] Cache Allocate: addr = 548 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
64075 [L1] Cache hit from L2: addr = 548, data = e8
64075 [TEST] CPU read @0x01f
64085 [L1] Cache miss: addr = 01f
64085 [TEST] CPU read @0x535
64105 [L2] Cache miss: addr = 01f
64115 [MEM] Mem hit: addr = 000, data = 00
64125 [L2] Cache Allocate: addr = 01f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
64135 [L1] Cache Allocate: addr = 535 data = 1f1e1d1c1b1a19181716151413121110
64135 [L1] Cache hit from L2: addr = 535, data = 15
64135 [TEST] CPU read @0x3f3
64145 [L1] Cache miss: addr = 3f3
64145 [TEST] CPU read @0x54f
64165 [L2] Cache miss: addr = 3f3
64175 [MEM] Mem hit: addr = 3e0, data = e0
64185 [L2] Cache Allocate: addr = 3f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
64195 [L1] Cache Allocate: addr = 54f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
64195 [L1] Cache hit from L2: addr = 54f, data = ff
64195 [TEST] CPU read @0x484
64205 [L1] Cache miss: addr = 484
64205 [TEST] CPU read @0x364
64225 [L2] Cache miss: addr = 484
64235 [MEM] Mem hit: addr = 480, data = 80
64245 [L2] Cache Allocate: addr = 484 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
64255 [L1] Cache Allocate: addr = 364 data = 8f8e8d8c8b8a89888786858483828180
64255 [L1] Cache hit from L2: addr = 364, data = 84
64255 [TEST] CPU read @0x3fc
64265 [L1] Cache miss: addr = 3fc
64265 [TEST] CPU read @0x5da
64285 [L2] Cache hit: addr = 3fc, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
64295 [L1] Cache Allocate: addr = 5da data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
64295 [L1] Cache hit from L2: addr = 5da, data = ea
64295 [TEST] CPU read @0x19a
64305 [L1] Cache miss: addr = 19a
64305 [TEST] CPU read @0x6b9
64325 [L2] Cache hit: addr = 19a, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
64335 [L1] Cache Allocate: addr = 6b9 data = 8f8e8d8c8b8a89888786858483828180
64335 [L1] Cache hit from L2: addr = 6b9, data = 89
64335 [TEST] CPU read @0x0b9
64345 [L1] Cache miss: addr = 0b9
64345 [TEST] CPU read @0x68d
64365 [L2] Cache hit: addr = 0b9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
64375 [L1] Cache Allocate: addr = 68d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
64375 [L1] Cache hit from L2: addr = 68d, data = ad
64375 [TEST] CPU read @0x094
64385 [L1] Cache miss: addr = 094
64385 [TEST] CPU read @0x2b0
64405 [L2] Cache miss: addr = 094
64415 [MEM] Mem hit: addr = 080, data = 80
64425 [L2] Cache Allocate: addr = 094 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
64435 [L1] Cache Allocate: addr = 2b0 data = 9f9e9d9c9b9a99989796959493929190
64435 [L1] Cache hit from L2: addr = 2b0, data = 90
64435 [TEST] CPU read @0x0e9
64445 [L1] Cache miss: addr = 0e9
64445 [TEST] CPU read @0x7e9
64465 [L2] Cache miss: addr = 0e9
64475 [MEM] Mem hit: addr = 0e0, data = e0
64485 [L2] Cache Allocate: addr = 0e9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
64495 [L1] Cache Allocate: addr = 7e9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
64495 [L1] Cache hit from L2: addr = 7e9, data = e9
64495 [TEST] CPU read @0x0e0
64505 [L1] Cache miss: addr = 0e0
64505 [TEST] CPU read @0x3c8
64525 [L2] Cache hit: addr = 0e0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
64535 [L1] Cache Allocate: addr = 3c8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
64535 [L1] Cache hit from L2: addr = 3c8, data = e8
64535 [TEST] CPU read @0x639
64545 [L1] Cache miss: addr = 639
64545 [TEST] CPU read @0x2be
64565 [L2] Cache miss: addr = 639
64575 [MEM] Mem hit: addr = 620, data = 20
64585 [L2] Cache Allocate: addr = 639 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
64595 [L1] Cache Allocate: addr = 2be data = 3f3e3d3c3b3a39383736353433323130
64595 [L1] Cache hit from L2: addr = 2be, data = 3e
64595 [TEST] CPU read @0x35f
64605 [L1] Cache miss: addr = 35f
64605 [TEST] CPU read @0x425
64625 [L2] Cache miss: addr = 35f
64635 [MEM] Mem hit: addr = 340, data = 40
64645 [L2] Cache Allocate: addr = 35f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
64655 [L1] Cache Allocate: addr = 425 data = 5f5e5d5c5b5a59585756555453525150
64655 [L1] Cache hit from L2: addr = 425, data = 55
64655 [TEST] CPU read @0x7a4
64665 [L1] Cache miss: addr = 7a4
64665 [TEST] CPU read @0x49f
64685 [L2] Cache miss: addr = 7a4
64695 [MEM] Mem hit: addr = 7a0, data = a0
64705 [L2] Cache Allocate: addr = 7a4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
64715 [L1] Cache Allocate: addr = 49f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
64715 [L1] Cache hit from L2: addr = 49f, data = af
64715 [TEST] CPU read @0x60a
64725 [L1] Cache miss: addr = 60a
64725 [TEST] CPU read @0x3d8
64745 [L2] Cache miss: addr = 60a
64755 [MEM] Mem hit: addr = 600, data = 00
64765 [L2] Cache Allocate: addr = 60a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
64775 [L1] Cache Allocate: addr = 3d8 data = 0f0e0d0c0b0a09080706050403020100
64775 [L1] Cache hit from L2: addr = 3d8, data = 08
64775 [TEST] CPU read @0x541
64785 [L1] Cache miss: addr = 541
64785 [TEST] CPU read @0x2e6
64805 [L2] Cache hit: addr = 541, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
64815 [L1] Cache Allocate: addr = 2e6 data = 4f4e4d4c4b4a49484746454443424140
64815 [L1] Cache hit from L2: addr = 2e6, data = 46
64815 [TEST] CPU read @0x4de
64825 [L1] Cache miss: addr = 4de
64825 [TEST] CPU read @0x20d
64845 [L2] Cache miss: addr = 4de
64855 [MEM] Mem hit: addr = 4c0, data = c0
64865 [L2] Cache Allocate: addr = 4de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
64875 [L1] Cache Allocate: addr = 20d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
64875 [L1] Cache hit from L2: addr = 20d, data = dd
64875 [TEST] CPU read @0x2ed
64885 [L1] Cache hit: addr = 2ed, data = 4d
64885 [TEST] CPU read @0x76d
64895 [L1] Cache miss: addr = 76d
64895 [TEST] CPU read @0x230
64915 [L2] Cache miss: addr = 76d
64925 [MEM] Mem hit: addr = 760, data = 60
64935 [L2] Cache Allocate: addr = 76d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
64945 [L1] Cache Allocate: addr = 230 data = 6f6e6d6c6b6a69686766656463626160
64945 [L1] Cache hit from L2: addr = 230, data = 60
64945 [TEST] CPU read @0x40b
64955 [L1] Cache miss: addr = 40b
64955 [TEST] CPU read @0x6db
64975 [L2] Cache miss: addr = 40b
64985 [MEM] Mem hit: addr = 400, data = 00
64995 [L2] Cache Allocate: addr = 40b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
65005 [L1] Cache Allocate: addr = 6db data = 0f0e0d0c0b0a09080706050403020100
65005 [L1] Cache hit from L2: addr = 6db, data = 0b
65005 [TEST] CPU read @0x581
65015 [L1] Cache miss: addr = 581
65015 [TEST] CPU read @0x42a
65035 [L2] Cache miss: addr = 581
65045 [MEM] Mem hit: addr = 580, data = 80
65055 [L2] Cache Allocate: addr = 581 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
65065 [L1] Cache Allocate: addr = 42a data = 8f8e8d8c8b8a89888786858483828180
65065 [L1] Cache hit from L2: addr = 42a, data = 8a
65065 [TEST] CPU read @0x24d
65075 [L1] Cache miss: addr = 24d
65075 [TEST] CPU read @0x66e
65095 [L2] Cache miss: addr = 24d
65105 [MEM] Mem hit: addr = 240, data = 40
65115 [L2] Cache Allocate: addr = 24d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
65125 [L1] Cache Allocate: addr = 66e data = 4f4e4d4c4b4a49484746454443424140
65125 [L1] Cache hit from L2: addr = 66e, data = 4e
65125 [TEST] CPU read @0x143
65135 [L1] Cache miss: addr = 143
65135 [TEST] CPU read @0x6a8
65155 [L2] Cache miss: addr = 143
65165 [MEM] Mem hit: addr = 140, data = 40
65175 [L2] Cache Allocate: addr = 143 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
65185 [L1] Cache Allocate: addr = 6a8 data = 4f4e4d4c4b4a49484746454443424140
65185 [L1] Cache hit from L2: addr = 6a8, data = 48
65185 [TEST] CPU read @0x3a0
65195 [L1] Cache miss: addr = 3a0
65195 [TEST] CPU read @0x363
65215 [L2] Cache miss: addr = 3a0
65225 [MEM] Mem hit: addr = 3a0, data = a0
65235 [L2] Cache Allocate: addr = 3a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
65245 [L1] Cache Allocate: addr = 363 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
65245 [L1] Cache hit from L2: addr = 363, data = a3
65245 [TEST] CPU read @0x0eb
65255 [L1] Cache miss: addr = 0eb
65255 [TEST] CPU read @0x42e
65275 [L2] Cache hit: addr = 0eb, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
65285 [L1] Cache Allocate: addr = 42e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
65285 [L1] Cache hit from L2: addr = 42e, data = ee
65285 [TEST] CPU read @0x585
65295 [L1] Cache miss: addr = 585
65295 [TEST] CPU read @0x0c1
65315 [L2] Cache hit: addr = 585, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
65325 [L1] Cache Allocate: addr = 0c1 data = 8f8e8d8c8b8a89888786858483828180
65325 [L1] Cache hit from L2: addr = 0c1, data = 81
65325 [TEST] CPU read @0x12d
65335 [L1] Cache miss: addr = 12d
65335 [TEST] CPU read @0x228
65355 [L2] Cache hit: addr = 12d, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
65365 [L1] Cache Allocate: addr = 228 data = 2f2e2d2c2b2a29282726252423222120
65365 [L1] Cache hit from L2: addr = 228, data = 28
65365 [TEST] CPU read @0x2c9
65375 [L1] Cache miss: addr = 2c9
65375 [TEST] CPU read @0x47c
65395 [L2] Cache miss: addr = 2c9
65405 [MEM] Mem hit: addr = 2c0, data = c0
65415 [L2] Cache Allocate: addr = 2c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
65425 [L1] Cache Allocate: addr = 47c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
65425 [L1] Cache hit from L2: addr = 47c, data = cc
65425 [TEST] CPU read @0x32e
65435 [L1] Cache miss: addr = 32e
65435 [TEST] CPU read @0x238
65455 [L2] Cache miss: addr = 32e
65465 [MEM] Mem hit: addr = 320, data = 20
65475 [L2] Cache Allocate: addr = 32e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
65485 [L1] Cache Allocate: addr = 238 data = 2f2e2d2c2b2a29282726252423222120
65485 [L1] Cache hit from L2: addr = 238, data = 28
65485 [TEST] CPU read @0x293
65495 [L1] Cache miss: addr = 293
65495 [TEST] CPU read @0x058
65515 [L2] Cache miss: addr = 293
65525 [MEM] Mem hit: addr = 280, data = 80
65535 [L2] Cache Allocate: addr = 293 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
65545 [L1] Cache Allocate: addr = 058 data = 9f9e9d9c9b9a99989796959493929190
65545 [L1] Cache hit from L2: addr = 058, data = 98
65545 [TEST] CPU read @0x24d
65555 [L1] Cache miss: addr = 24d
65555 [TEST] CPU read @0x5bf
65575 [L2] Cache miss: addr = 24d
65585 [MEM] Mem hit: addr = 240, data = 40
65595 [L2] Cache Allocate: addr = 24d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
65605 [L1] Cache Allocate: addr = 5bf data = 4f4e4d4c4b4a49484746454443424140
65605 [L1] Cache hit from L2: addr = 5bf, data = 4f
65605 [TEST] CPU read @0x7d9
65615 [L1] Cache miss: addr = 7d9
65615 [TEST] CPU read @0x5e9
65635 [L2] Cache miss: addr = 7d9
65645 [MEM] Mem hit: addr = 7c0, data = c0
65655 [L2] Cache Allocate: addr = 7d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
65665 [L1] Cache Allocate: addr = 5e9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
65665 [L1] Cache hit from L2: addr = 5e9, data = d9
65665 [TEST] CPU read @0x52b
65675 [L1] Cache miss: addr = 52b
65675 [TEST] CPU read @0x063
65695 [L2] Cache miss: addr = 52b
65705 [MEM] Mem hit: addr = 520, data = 20
65715 [L2] Cache Allocate: addr = 52b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
65725 [L1] Cache Allocate: addr = 063 data = 2f2e2d2c2b2a29282726252423222120
65725 [L1] Cache hit from L2: addr = 063, data = 23
65725 [TEST] CPU read @0x476
65735 [L1] Cache hit: addr = 476, data = c6
65735 [TEST] CPU read @0x343
65745 [L1] Cache miss: addr = 343
65745 [TEST] CPU read @0x736
65765 [L2] Cache miss: addr = 343
65775 [MEM] Mem hit: addr = 340, data = 40
65785 [L2] Cache Allocate: addr = 343 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
65795 [L1] Cache Allocate: addr = 736 data = 4f4e4d4c4b4a49484746454443424140
65795 [L1] Cache hit from L2: addr = 736, data = 46
65795 [TEST] CPU read @0x5bb
65805 [L1] Cache miss: addr = 5bb
65805 [TEST] CPU read @0x6dc
65825 [L2] Cache miss: addr = 5bb
65835 [MEM] Mem hit: addr = 5a0, data = a0
65845 [L2] Cache Allocate: addr = 5bb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
65855 [L1] Cache Allocate: addr = 6dc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
65855 [L1] Cache hit from L2: addr = 6dc, data = bc
65855 [TEST] CPU read @0x541
65865 [L1] Cache miss: addr = 541
65865 [TEST] CPU read @0x327
65885 [L2] Cache hit: addr = 541, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
65895 [L1] Cache Allocate: addr = 327 data = 4f4e4d4c4b4a49484746454443424140
65895 [L1] Cache hit from L2: addr = 327, data = 47
65895 [TEST] CPU read @0x5ec
65905 [L1] Cache miss: addr = 5ec
65905 [TEST] CPU read @0x094
65925 [L2] Cache hit: addr = 5ec, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
65935 [L1] Cache Allocate: addr = 094 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
65935 [L1] Cache hit from L2: addr = 094, data = e4
65935 [TEST] CPU read @0x1da
65945 [L1] Cache miss: addr = 1da
65945 [TEST] CPU read @0x6a9
65965 [L2] Cache miss: addr = 1da
65975 [MEM] Mem hit: addr = 1c0, data = c0
65985 [L2] Cache Allocate: addr = 1da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
65995 [L1] Cache Allocate: addr = 6a9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
65995 [L1] Cache hit from L2: addr = 6a9, data = d9
65995 [TEST] CPU read @0x462
66005 [L1] Cache miss: addr = 462
66005 [TEST] CPU read @0x789
66025 [L2] Cache miss: addr = 462
66035 [MEM] Mem hit: addr = 460, data = 60
66045 [L2] Cache Allocate: addr = 462 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
66055 [L1] Cache Allocate: addr = 789 data = 6f6e6d6c6b6a69686766656463626160
66055 [L1] Cache hit from L2: addr = 789, data = 69
66055 [TEST] CPU read @0x28b
66065 [L1] Cache miss: addr = 28b
66065 [TEST] CPU read @0x4b3
66085 [L2] Cache hit: addr = 28b, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
66095 [L1] Cache Allocate: addr = 4b3 data = 8f8e8d8c8b8a89888786858483828180
66095 [L1] Cache hit from L2: addr = 4b3, data = 83
66095 [TEST] CPU read @0x15d
66105 [L1] Cache miss: addr = 15d
66105 [TEST] CPU read @0x758
66125 [L2] Cache miss: addr = 15d
66135 [MEM] Mem hit: addr = 140, data = 40
66145 [L2] Cache Allocate: addr = 15d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
66155 [L1] Cache Allocate: addr = 758 data = 5f5e5d5c5b5a59585756555453525150
66155 [L1] Cache hit from L2: addr = 758, data = 58
66155 [TEST] CPU read @0x63f
66165 [L1] Cache miss: addr = 63f
66165 [TEST] CPU read @0x3ad
66185 [L2] Cache miss: addr = 63f
66195 [MEM] Mem hit: addr = 620, data = 20
66205 [L2] Cache Allocate: addr = 63f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
66215 [L1] Cache Allocate: addr = 3ad data = 3f3e3d3c3b3a39383736353433323130
66215 [L1] Cache hit from L2: addr = 3ad, data = 3d
66215 [TEST] CPU read @0x494
66225 [L1] Cache miss: addr = 494
66225 [TEST] CPU read @0x592
66245 [L2] Cache miss: addr = 494
66255 [MEM] Mem hit: addr = 480, data = 80
66265 [L2] Cache Allocate: addr = 494 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
66275 [L1] Cache Allocate: addr = 592 data = 9f9e9d9c9b9a99989796959493929190
66275 [L1] Cache hit from L2: addr = 592, data = 92
66275 [TEST] CPU read @0x1b2
66285 [L1] Cache miss: addr = 1b2
66285 [TEST] CPU read @0x1fb
66305 [L2] Cache miss: addr = 1b2
66315 [MEM] Mem hit: addr = 1a0, data = a0
66325 [L2] Cache Allocate: addr = 1b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
66335 [L1] Cache Allocate: addr = 1fb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
66335 [L1] Cache hit from L2: addr = 1fb, data = bb
66335 [TEST] CPU read @0x29b
66345 [L1] Cache miss: addr = 29b
66345 [TEST] CPU read @0x139
66365 [L2] Cache miss: addr = 29b
66375 [MEM] Mem hit: addr = 280, data = 80
66385 [L2] Cache Allocate: addr = 29b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
66395 [L1] Cache Allocate: addr = 139 data = 9f9e9d9c9b9a99989796959493929190
66395 [L1] Cache hit from L2: addr = 139, data = 99
66395 [TEST] CPU read @0x4c9
66405 [L1] Cache miss: addr = 4c9
66405 [TEST] CPU read @0x70a
66425 [L2] Cache miss: addr = 4c9
66435 [MEM] Mem hit: addr = 4c0, data = c0
66445 [L2] Cache Allocate: addr = 4c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
66455 [L1] Cache Allocate: addr = 70a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
66455 [L1] Cache hit from L2: addr = 70a, data = ca
66455 [TEST] CPU read @0x249
66465 [L1] Cache miss: addr = 249
66465 [TEST] CPU read @0x35b
66485 [L2] Cache miss: addr = 249
66495 [MEM] Mem hit: addr = 240, data = 40
66505 [L2] Cache Allocate: addr = 249 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
66515 [L1] Cache Allocate: addr = 35b data = 4f4e4d4c4b4a49484746454443424140
66515 [L1] Cache hit from L2: addr = 35b, data = 4b
66515 [TEST] CPU read @0x4d9
66525 [L1] Cache miss: addr = 4d9
66525 [TEST] CPU read @0x06d
66545 [L2] Cache hit: addr = 4d9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
66555 [L1] Cache Allocate: addr = 06d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
66555 [L1] Cache hit from L2: addr = 06d, data = cd
66555 [TEST] CPU read @0x4d9
66565 [L1] Cache miss: addr = 4d9
66565 [TEST] CPU read @0x61b
66585 [L2] Cache hit: addr = 4d9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
66595 [L1] Cache Allocate: addr = 61b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
66595 [L1] Cache hit from L2: addr = 61b, data = cb
66595 [TEST] CPU read @0x14a
66605 [L1] Cache miss: addr = 14a
66605 [TEST] CPU read @0x029
66625 [L2] Cache miss: addr = 14a
66635 [MEM] Mem hit: addr = 140, data = 40
66645 [L2] Cache Allocate: addr = 14a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
66655 [L1] Cache Allocate: addr = 029 data = 4f4e4d4c4b4a49484746454443424140
66655 [L1] Cache hit from L2: addr = 029, data = 49
66655 [TEST] CPU read @0x6f3
66665 [L1] Cache miss: addr = 6f3
66665 [TEST] CPU read @0x709
66685 [L2] Cache miss: addr = 6f3
66695 [MEM] Mem hit: addr = 6e0, data = e0
66705 [L2] Cache Allocate: addr = 6f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
66715 [L1] Cache Allocate: addr = 709 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
66715 [L1] Cache hit from L2: addr = 709, data = f9
66715 [TEST] CPU read @0x19a
66725 [L1] Cache miss: addr = 19a
66725 [TEST] CPU read @0x2c8
66745 [L2] Cache hit: addr = 19a, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
66755 [L1] Cache Allocate: addr = 2c8 data = 8f8e8d8c8b8a89888786858483828180
66755 [L1] Cache hit from L2: addr = 2c8, data = 88
66755 [TEST] CPU read @0x465
66765 [L1] Cache miss: addr = 465
66765 [TEST] CPU read @0x713
66785 [L2] Cache hit: addr = 465, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
66795 [L1] Cache Allocate: addr = 713 data = 6f6e6d6c6b6a69686766656463626160
66795 [L1] Cache hit from L2: addr = 713, data = 63
66795 [TEST] CPU read @0x535
66805 [L1] Cache miss: addr = 535
66805 [TEST] CPU read @0x548
66825 [L2] Cache miss: addr = 535
66835 [MEM] Mem hit: addr = 520, data = 20
66845 [L2] Cache Allocate: addr = 535 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
66855 [L1] Cache Allocate: addr = 548 data = 3f3e3d3c3b3a39383736353433323130
66855 [L1] Cache hit from L2: addr = 548, data = 38
66855 [TEST] CPU read @0x3b7
66865 [L1] Cache miss: addr = 3b7
66865 [TEST] CPU read @0x5f9
66885 [L2] Cache miss: addr = 3b7
66895 [MEM] Mem hit: addr = 3a0, data = a0
66905 [L2] Cache Allocate: addr = 3b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
66915 [L1] Cache Allocate: addr = 5f9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
66915 [L1] Cache hit from L2: addr = 5f9, data = b9
66915 [TEST] CPU read @0x515
66925 [L1] Cache miss: addr = 515
66925 [TEST] CPU read @0x082
66945 [L2] Cache hit: addr = 515, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
66955 [L1] Cache Allocate: addr = 082 data = 0f0e0d0c0b0a09080706050403020100
66955 [L1] Cache hit from L2: addr = 082, data = 02
66955 [TEST] CPU read @0x456
66965 [L1] Cache miss: addr = 456
66965 [TEST] CPU read @0x08a
66985 [L2] Cache miss: addr = 456
66995 [MEM] Mem hit: addr = 440, data = 40
67005 [L2] Cache Allocate: addr = 456 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
67015 [L1] Cache Allocate: addr = 08a data = 5f5e5d5c5b5a59585756555453525150
67015 [L1] Cache hit from L2: addr = 08a, data = 5a
67015 [TEST] CPU read @0x6a6
67025 [L1] Cache miss: addr = 6a6
67025 [TEST] CPU read @0x319
67045 [L2] Cache miss: addr = 6a6
67055 [MEM] Mem hit: addr = 6a0, data = a0
67065 [L2] Cache Allocate: addr = 6a6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
67075 [L1] Cache Allocate: addr = 319 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
67075 [L1] Cache hit from L2: addr = 319, data = a9
67075 [TEST] CPU read @0x791
67085 [L1] Cache miss: addr = 791
67085 [TEST] CPU read @0x490
67105 [L2] Cache miss: addr = 791
67115 [MEM] Mem hit: addr = 780, data = 80
67125 [L2] Cache Allocate: addr = 791 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
67135 [L1] Cache Allocate: addr = 490 data = 9f9e9d9c9b9a99989796959493929190
67135 [L1] Cache hit from L2: addr = 490, data = 90
67135 [TEST] CPU read @0x6ea
67145 [L1] Cache miss: addr = 6ea
67145 [TEST] CPU read @0x098
67165 [L2] Cache hit: addr = 6ea, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
67175 [L1] Cache Allocate: addr = 098 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
67175 [L1] Cache hit from L2: addr = 098, data = e8
67175 [TEST] CPU read @0x21c
67185 [L1] Cache miss: addr = 21c
67185 [TEST] CPU read @0x0be
67205 [L2] Cache miss: addr = 21c
67215 [MEM] Mem hit: addr = 200, data = 00
67225 [L2] Cache Allocate: addr = 21c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
67235 [L1] Cache Allocate: addr = 0be data = 1f1e1d1c1b1a19181716151413121110
67235 [L1] Cache hit from L2: addr = 0be, data = 1e
67235 [TEST] CPU read @0x649
67245 [L1] Cache miss: addr = 649
67245 [TEST] CPU read @0x5bf
67265 [L2] Cache miss: addr = 649
67275 [MEM] Mem hit: addr = 640, data = 40
67285 [L2] Cache Allocate: addr = 649 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
67295 [L1] Cache Allocate: addr = 5bf data = 4f4e4d4c4b4a49484746454443424140
67295 [L1] Cache hit from L2: addr = 5bf, data = 4f
67295 [TEST] CPU read @0x153
67305 [L1] Cache miss: addr = 153
67305 [TEST] CPU read @0x070
67325 [L2] Cache miss: addr = 153
67335 [MEM] Mem hit: addr = 140, data = 40
67345 [L2] Cache Allocate: addr = 153 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
67355 [L1] Cache Allocate: addr = 070 data = 5f5e5d5c5b5a59585756555453525150
67355 [L1] Cache hit from L2: addr = 070, data = 50
67355 [TEST] CPU read @0x713
67365 [L1] Cache miss: addr = 713
67365 [TEST] CPU read @0x5b6
67385 [L2] Cache miss: addr = 713
67395 [MEM] Mem hit: addr = 700, data = 00
67405 [L2] Cache Allocate: addr = 713 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
67415 [L1] Cache Allocate: addr = 5b6 data = 1f1e1d1c1b1a19181716151413121110
67415 [L1] Cache hit from L2: addr = 5b6, data = 16
67415 [TEST] CPU read @0x0f1
67425 [L1] Cache miss: addr = 0f1
67425 [TEST] CPU read @0x0a8
67445 [L2] Cache miss: addr = 0f1
67455 [MEM] Mem hit: addr = 0e0, data = e0
67465 [L2] Cache Allocate: addr = 0f1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
67475 [L1] Cache Allocate: addr = 0a8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
67475 [L1] Cache hit from L2: addr = 0a8, data = f8
67475 [TEST] CPU read @0x621
67485 [L1] Cache miss: addr = 621
67485 [TEST] CPU read @0x322
67505 [L2] Cache miss: addr = 621
67515 [MEM] Mem hit: addr = 620, data = 20
67525 [L2] Cache Allocate: addr = 621 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
67535 [L1] Cache Allocate: addr = 322 data = 2f2e2d2c2b2a29282726252423222120
67535 [L1] Cache hit from L2: addr = 322, data = 22
67535 [TEST] CPU read @0x17f
67545 [L1] Cache miss: addr = 17f
67545 [TEST] CPU read @0x709
67565 [L2] Cache miss: addr = 17f
67575 [MEM] Mem hit: addr = 160, data = 60
67585 [L2] Cache Allocate: addr = 17f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
67595 [L1] Cache Allocate: addr = 709 data = 7f7e7d7c7b7a79787776757473727170
67595 [L1] Cache hit from L2: addr = 709, data = 79
67595 [TEST] CPU read @0x695
67605 [L1] Cache miss: addr = 695
67605 [TEST] CPU read @0x3c3
67625 [L2] Cache miss: addr = 695
67635 [MEM] Mem hit: addr = 680, data = 80
67645 [L2] Cache Allocate: addr = 695 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
67655 [L1] Cache Allocate: addr = 3c3 data = 9f9e9d9c9b9a99989796959493929190
67655 [L1] Cache hit from L2: addr = 3c3, data = 93
67655 [TEST] CPU read @0x523
67665 [L1] Cache miss: addr = 523
67665 [TEST] CPU read @0x53d
67685 [L2] Cache miss: addr = 523
67695 [MEM] Mem hit: addr = 520, data = 20
67705 [L2] Cache Allocate: addr = 523 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
67715 [L1] Cache Allocate: addr = 53d data = 2f2e2d2c2b2a29282726252423222120
67715 [L1] Cache hit from L2: addr = 53d, data = 2d
67715 [TEST] CPU read @0x72d
67725 [L1] Cache miss: addr = 72d
67725 [TEST] CPU read @0x2b2
67745 [L2] Cache miss: addr = 72d
67755 [MEM] Mem hit: addr = 720, data = 20
67765 [L2] Cache Allocate: addr = 72d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
67775 [L1] Cache Allocate: addr = 2b2 data = 2f2e2d2c2b2a29282726252423222120
67775 [L1] Cache hit from L2: addr = 2b2, data = 22
67775 [TEST] CPU read @0x00d
67785 [L1] Cache miss: addr = 00d
67785 [TEST] CPU read @0x08e
67805 [L2] Cache miss: addr = 00d
67815 [MEM] Mem hit: addr = 000, data = 00
67825 [L2] Cache Allocate: addr = 00d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
67835 [L1] Cache Allocate: addr = 08e data = 0f0e0d0c0b0a09080706050403020100
67835 [L1] Cache hit from L2: addr = 08e, data = 0e
67835 [TEST] CPU read @0x51d
67845 [L1] Cache miss: addr = 51d
67845 [TEST] CPU read @0x4cd
67865 [L2] Cache hit: addr = 51d, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
67875 [L1] Cache Allocate: addr = 4cd data = 0f0e0d0c0b0a09080706050403020100
67875 [L1] Cache hit from L2: addr = 4cd, data = 0d
67875 [TEST] CPU read @0x147
67885 [L1] Cache miss: addr = 147
67885 [TEST] CPU read @0x513
67905 [L2] Cache hit: addr = 147, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
67915 [L1] Cache Allocate: addr = 513 data = 4f4e4d4c4b4a49484746454443424140
67915 [L1] Cache hit from L2: addr = 513, data = 43
67915 [TEST] CPU read @0x5f2
67925 [L1] Cache miss: addr = 5f2
67925 [TEST] CPU read @0x47c
67945 [L2] Cache hit: addr = 5f2, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
67955 [L1] Cache Allocate: addr = 47c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
67955 [L1] Cache hit from L2: addr = 47c, data = ec
67955 [TEST] CPU read @0x005
67965 [L1] Cache miss: addr = 005
67965 [TEST] CPU read @0x547
67985 [L2] Cache hit: addr = 005, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
67995 [L1] Cache Allocate: addr = 547 data = 0f0e0d0c0b0a09080706050403020100
67995 [L1] Cache hit from L2: addr = 547, data = 07
67995 [TEST] CPU read @0x371
68005 [L1] Cache miss: addr = 371
68005 [TEST] CPU read @0x150
68025 [L2] Cache miss: addr = 371
68035 [MEM] Mem hit: addr = 360, data = 60
68045 [L2] Cache Allocate: addr = 371 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
68055 [L1] Cache Allocate: addr = 150 data = 7f7e7d7c7b7a79787776757473727170
68055 [L1] Cache hit from L2: addr = 150, data = 70
68055 [TEST] CPU read @0x349
68065 [L1] Cache miss: addr = 349
68065 [TEST] CPU read @0x660
68085 [L2] Cache miss: addr = 349
68095 [MEM] Mem hit: addr = 340, data = 40
68105 [L2] Cache Allocate: addr = 349 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
68115 [L1] Cache Allocate: addr = 660 data = 4f4e4d4c4b4a49484746454443424140
68115 [L1] Cache hit from L2: addr = 660, data = 40
68115 [TEST] CPU read @0x3e2
68125 [L1] Cache miss: addr = 3e2
68125 [TEST] CPU read @0x3a8
68145 [L2] Cache miss: addr = 3e2
68155 [MEM] Mem hit: addr = 3e0, data = e0
68165 [L2] Cache Allocate: addr = 3e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
68175 [L1] Cache Allocate: addr = 3a8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
68175 [L1] Cache hit from L2: addr = 3a8, data = e8
68175 [TEST] CPU read @0x6fe
68185 [L1] Cache miss: addr = 6fe
68185 [TEST] CPU read @0x543
68205 [L2] Cache miss: addr = 6fe
68215 [MEM] Mem hit: addr = 6e0, data = e0
68225 [L2] Cache Allocate: addr = 6fe data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
68235 [L1] Cache Allocate: addr = 543 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
68235 [L1] Cache hit from L2: addr = 543, data = f3
68235 [TEST] CPU read @0x6ce
68245 [L1] Cache miss: addr = 6ce
68245 [TEST] CPU read @0x7e7
68265 [L2] Cache hit: addr = 6ce, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
68275 [L1] Cache Allocate: addr = 7e7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
68275 [L1] Cache hit from L2: addr = 7e7, data = c7
68275 [TEST] CPU read @0x555
68285 [L1] Cache miss: addr = 555
68285 [TEST] CPU read @0x362
68305 [L2] Cache hit: addr = 555, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
68315 [L1] Cache Allocate: addr = 362 data = 4f4e4d4c4b4a49484746454443424140
68315 [L1] Cache hit from L2: addr = 362, data = 42
68315 [TEST] CPU read @0x79f
68325 [L1] Cache miss: addr = 79f
68325 [TEST] CPU read @0x255
68345 [L2] Cache miss: addr = 79f
68355 [MEM] Mem hit: addr = 780, data = 80
68365 [L2] Cache Allocate: addr = 79f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
68375 [L1] Cache Allocate: addr = 255 data = 9f9e9d9c9b9a99989796959493929190
68375 [L1] Cache hit from L2: addr = 255, data = 95
68375 [TEST] CPU read @0x282
68385 [L1] Cache miss: addr = 282
68385 [TEST] CPU read @0x66d
68405 [L2] Cache miss: addr = 282
68415 [MEM] Mem hit: addr = 280, data = 80
68425 [L2] Cache Allocate: addr = 282 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
68435 [L1] Cache Allocate: addr = 66d data = 8f8e8d8c8b8a89888786858483828180
68435 [L1] Cache hit from L2: addr = 66d, data = 8d
68435 [TEST] CPU read @0x319
68445 [L1] Cache miss: addr = 319
68445 [TEST] CPU read @0x251
68465 [L2] Cache miss: addr = 319
68475 [MEM] Mem hit: addr = 300, data = 00
68485 [L2] Cache Allocate: addr = 319 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
68495 [L1] Cache Allocate: addr = 251 data = 1f1e1d1c1b1a19181716151413121110
68495 [L1] Cache hit from L2: addr = 251, data = 11
68495 [TEST] CPU read @0x4ae
68505 [L1] Cache miss: addr = 4ae
68505 [TEST] CPU read @0x31e
68525 [L2] Cache miss: addr = 4ae
68535 [MEM] Mem hit: addr = 4a0, data = a0
68545 [L2] Cache Allocate: addr = 4ae data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
68555 [L1] Cache Allocate: addr = 31e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
68555 [L1] Cache hit from L2: addr = 31e, data = ae
68555 [TEST] CPU read @0x027
68565 [L1] Cache miss: addr = 027
68565 [TEST] CPU read @0x6d1
68585 [L2] Cache miss: addr = 027
68595 [MEM] Mem hit: addr = 020, data = 20
68605 [L2] Cache Allocate: addr = 027 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
68615 [L1] Cache Allocate: addr = 6d1 data = 2f2e2d2c2b2a29282726252423222120
68615 [L1] Cache hit from L2: addr = 6d1, data = 21
68615 [TEST] CPU read @0x745
68625 [L1] Cache miss: addr = 745
68625 [TEST] CPU read @0x4ff
68645 [L2] Cache miss: addr = 745
68655 [MEM] Mem hit: addr = 740, data = 40
68665 [L2] Cache Allocate: addr = 745 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
68675 [L1] Cache Allocate: addr = 4ff data = 4f4e4d4c4b4a49484746454443424140
68675 [L1] Cache hit from L2: addr = 4ff, data = 4f
68675 [TEST] CPU read @0x7f7
68685 [L1] Cache miss: addr = 7f7
68685 [TEST] CPU read @0x7e2
68705 [L2] Cache miss: addr = 7f7
68715 [MEM] Mem hit: addr = 7e0, data = e0
68725 [L2] Cache Allocate: addr = 7f7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
68735 [L1] Cache Allocate: addr = 7e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
68735 [L1] Cache hit from L2: addr = 7e2, data = f2
68735 [TEST] CPU read @0x457
68745 [L1] Cache miss: addr = 457
68745 [TEST] CPU read @0x685
68765 [L2] Cache miss: addr = 457
68775 [MEM] Mem hit: addr = 440, data = 40
68785 [L2] Cache Allocate: addr = 457 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
68795 [L1] Cache Allocate: addr = 685 data = 5f5e5d5c5b5a59585756555453525150
68795 [L1] Cache hit from L2: addr = 685, data = 55
68795 [TEST] CPU read @0x4d7
68805 [L1] Cache miss: addr = 4d7
68805 [TEST] CPU read @0x634
68825 [L2] Cache hit: addr = 4d7, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
68835 [L1] Cache Allocate: addr = 634 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
68835 [L1] Cache hit from L2: addr = 634, data = c4
68835 [TEST] CPU read @0x24c
68845 [L1] Cache miss: addr = 24c
68845 [TEST] CPU read @0x453
68865 [L2] Cache miss: addr = 24c
68875 [MEM] Mem hit: addr = 240, data = 40
68885 [L2] Cache Allocate: addr = 24c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
68895 [L1] Cache Allocate: addr = 453 data = 4f4e4d4c4b4a49484746454443424140
68895 [L1] Cache hit from L2: addr = 453, data = 43
68895 [TEST] CPU read @0x6c9
68905 [L1] Cache miss: addr = 6c9
68905 [TEST] CPU read @0x748
68925 [L2] Cache hit: addr = 6c9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
68935 [L1] Cache Allocate: addr = 748 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
68935 [L1] Cache hit from L2: addr = 748, data = c8
68935 [TEST] CPU read @0x3a3
68945 [L1] Cache hit: addr = 3a3, data = e3
68945 [TEST] CPU read @0x5f8
68955 [L1] Cache miss: addr = 5f8
68955 [TEST] CPU read @0x454
68975 [L2] Cache hit: addr = 5f8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
68985 [L1] Cache Allocate: addr = 454 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
68985 [L1] Cache hit from L2: addr = 454, data = e4
68985 [TEST] CPU read @0x05e
68995 [L1] Cache miss: addr = 05e
68995 [TEST] CPU read @0x5e8
69015 [L2] Cache miss: addr = 05e
69025 [MEM] Mem hit: addr = 040, data = 40
69035 [L2] Cache Allocate: addr = 05e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
69045 [L1] Cache Allocate: addr = 5e8 data = 5f5e5d5c5b5a59585756555453525150
69045 [L1] Cache hit from L2: addr = 5e8, data = 58
69045 [TEST] CPU read @0x016
69055 [L1] Cache miss: addr = 016
69055 [TEST] CPU read @0x17b
69075 [L2] Cache miss: addr = 016
69085 [MEM] Mem hit: addr = 000, data = 00
69095 [L2] Cache Allocate: addr = 016 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
69105 [L1] Cache Allocate: addr = 17b data = 1f1e1d1c1b1a19181716151413121110
69105 [L1] Cache hit from L2: addr = 17b, data = 1b
69105 [TEST] CPU read @0x3ba
69115 [L1] Cache miss: addr = 3ba
69115 [TEST] CPU read @0x0a8
69135 [L2] Cache miss: addr = 3ba
69145 [MEM] Mem hit: addr = 3a0, data = a0
69155 [L2] Cache Allocate: addr = 3ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
69165 [L1] Cache Allocate: addr = 0a8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
69165 [L1] Cache hit from L2: addr = 0a8, data = b8
69165 [TEST] CPU read @0x527
69175 [L1] Cache miss: addr = 527
69175 [TEST] CPU read @0x454
69195 [L2] Cache miss: addr = 527
69205 [MEM] Mem hit: addr = 520, data = 20
69215 [L2] Cache Allocate: addr = 527 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
69225 [L1] Cache Allocate: addr = 454 data = 2f2e2d2c2b2a29282726252423222120
69225 [L1] Cache hit from L2: addr = 454, data = 24
69225 [TEST] CPU read @0x551
69235 [L1] Cache miss: addr = 551
69235 [TEST] CPU read @0x493
69255 [L2] Cache hit: addr = 551, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
69265 [L1] Cache Allocate: addr = 493 data = 4f4e4d4c4b4a49484746454443424140
69265 [L1] Cache hit from L2: addr = 493, data = 43
69265 [TEST] CPU read @0x7de
69275 [L1] Cache miss: addr = 7de
69275 [TEST] CPU read @0x043
69295 [L2] Cache miss: addr = 7de
69305 [MEM] Mem hit: addr = 7c0, data = c0
69315 [L2] Cache Allocate: addr = 7de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
69325 [L1] Cache Allocate: addr = 043 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
69325 [L1] Cache hit from L2: addr = 043, data = d3
69325 [TEST] CPU read @0x182
69335 [L1] Cache miss: addr = 182
69335 [TEST] CPU read @0x487
69355 [L2] Cache hit: addr = 182, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
69365 [L1] Cache Allocate: addr = 487 data = 8f8e8d8c8b8a89888786858483828180
69365 [L1] Cache hit from L2: addr = 487, data = 87
69365 [TEST] CPU read @0x359
69375 [L1] Cache miss: addr = 359
69375 [TEST] CPU read @0x440
69395 [L2] Cache miss: addr = 359
69405 [MEM] Mem hit: addr = 340, data = 40
69415 [L2] Cache Allocate: addr = 359 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
69425 [L1] Cache Allocate: addr = 440 data = 5f5e5d5c5b5a59585756555453525150
69425 [L1] Cache hit from L2: addr = 440, data = 50
69425 [TEST] CPU read @0x5e9
69435 [L1] Cache hit: addr = 5e9, data = 59
69435 [TEST] CPU read @0x5b5
69445 [L1] Cache miss: addr = 5b5
69445 [TEST] CPU read @0x11a
69465 [L2] Cache miss: addr = 5b5
69475 [MEM] Mem hit: addr = 5a0, data = a0
69485 [L2] Cache Allocate: addr = 5b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
69495 [L1] Cache Allocate: addr = 11a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
69495 [L1] Cache hit from L2: addr = 11a, data = ba
69495 [TEST] CPU read @0x631
69505 [L1] Cache hit: addr = 631, data = c1
69505 [TEST] CPU read @0x3e7
69515 [L1] Cache miss: addr = 3e7
69515 [TEST] CPU read @0x1a2
69535 [L2] Cache miss: addr = 3e7
69545 [MEM] Mem hit: addr = 3e0, data = e0
69555 [L2] Cache Allocate: addr = 3e7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
69565 [L1] Cache Allocate: addr = 1a2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
69565 [L1] Cache hit from L2: addr = 1a2, data = e2
69565 [TEST] CPU read @0x00a
69575 [L1] Cache miss: addr = 00a
69575 [TEST] CPU read @0x2bf
69595 [L2] Cache hit: addr = 00a, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
69605 [L1] Cache Allocate: addr = 2bf data = 0f0e0d0c0b0a09080706050403020100
69605 [L1] Cache hit from L2: addr = 2bf, data = 0f
69605 [TEST] CPU read @0x7fb
69615 [L1] Cache miss: addr = 7fb
69615 [TEST] CPU read @0x23c
69635 [L2] Cache miss: addr = 7fb
69645 [MEM] Mem hit: addr = 7e0, data = e0
69655 [L2] Cache Allocate: addr = 7fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
69665 [L1] Cache Allocate: addr = 23c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
69665 [L1] Cache hit from L2: addr = 23c, data = fc
69665 [TEST] CPU read @0x567
69675 [L1] Cache miss: addr = 567
69675 [TEST] CPU read @0x4ab
69695 [L2] Cache miss: addr = 567
69705 [MEM] Mem hit: addr = 560, data = 60
69715 [L2] Cache Allocate: addr = 567 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
69725 [L1] Cache Allocate: addr = 4ab data = 6f6e6d6c6b6a69686766656463626160
69725 [L1] Cache hit from L2: addr = 4ab, data = 6b
69725 [TEST] CPU read @0x67b
69735 [L1] Cache miss: addr = 67b
69735 [TEST] CPU read @0x3a8
69755 [L2] Cache miss: addr = 67b
69765 [MEM] Mem hit: addr = 660, data = 60
69775 [L2] Cache Allocate: addr = 67b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
69785 [L1] Cache Allocate: addr = 3a8 data = 7f7e7d7c7b7a79787776757473727170
69785 [L1] Cache hit from L2: addr = 3a8, data = 78
69785 [TEST] CPU read @0x3f4
69795 [L1] Cache miss: addr = 3f4
69795 [TEST] CPU read @0x01a
69815 [L2] Cache miss: addr = 3f4
69825 [MEM] Mem hit: addr = 3e0, data = e0
69835 [L2] Cache Allocate: addr = 3f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
69845 [L1] Cache Allocate: addr = 01a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
69845 [L1] Cache hit from L2: addr = 01a, data = fa
69845 [TEST] CPU read @0x5cf
69855 [L1] Cache miss: addr = 5cf
69855 [TEST] CPU read @0x121
69875 [L2] Cache miss: addr = 5cf
69885 [MEM] Mem hit: addr = 5c0, data = c0
69895 [L2] Cache Allocate: addr = 5cf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
69905 [L1] Cache Allocate: addr = 121 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
69905 [L1] Cache hit from L2: addr = 121, data = c1
69905 [TEST] CPU read @0x542
69915 [L1] Cache miss: addr = 542
69915 [TEST] CPU read @0x1c3
69935 [L2] Cache hit: addr = 542, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
69945 [L1] Cache Allocate: addr = 1c3 data = 4f4e4d4c4b4a49484746454443424140
69945 [L1] Cache hit from L2: addr = 1c3, data = 43
69945 [TEST] CPU read @0x7c1
69955 [L1] Cache miss: addr = 7c1
69955 [TEST] CPU read @0x582
69975 [L2] Cache miss: addr = 7c1
69985 [MEM] Mem hit: addr = 7c0, data = c0
69995 [L2] Cache Allocate: addr = 7c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
70005 [L1] Cache Allocate: addr = 582 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
70005 [L1] Cache hit from L2: addr = 582, data = c2
70005 [TEST] CPU read @0x06c
70015 [L1] Cache miss: addr = 06c
70015 [TEST] CPU read @0x588
70035 [L2] Cache miss: addr = 06c
70045 [MEM] Mem hit: addr = 060, data = 60
70055 [L2] Cache Allocate: addr = 06c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
70065 [L1] Cache Allocate: addr = 588 data = 6f6e6d6c6b6a69686766656463626160
70065 [L1] Cache hit from L2: addr = 588, data = 68
70065 [TEST] CPU read @0x6f8
70075 [L1] Cache miss: addr = 6f8
70075 [TEST] CPU read @0x7c4
70095 [L2] Cache miss: addr = 6f8
70105 [MEM] Mem hit: addr = 6e0, data = e0
70115 [L2] Cache Allocate: addr = 6f8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
70125 [L1] Cache Allocate: addr = 7c4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
70125 [L1] Cache hit from L2: addr = 7c4, data = f4
70125 [TEST] CPU read @0x71a
70135 [L1] Cache miss: addr = 71a
70135 [TEST] CPU read @0x56a
70155 [L2] Cache miss: addr = 71a
70165 [MEM] Mem hit: addr = 700, data = 00
70175 [L2] Cache Allocate: addr = 71a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
70185 [L1] Cache Allocate: addr = 56a data = 1f1e1d1c1b1a19181716151413121110
70185 [L1] Cache hit from L2: addr = 56a, data = 1a
70185 [TEST] CPU read @0x13c
70195 [L1] Cache miss: addr = 13c
70195 [TEST] CPU read @0x525
70215 [L2] Cache hit: addr = 13c, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
70225 [L1] Cache Allocate: addr = 525 data = 2f2e2d2c2b2a29282726252423222120
70225 [L1] Cache hit from L2: addr = 525, data = 25
70225 [TEST] CPU read @0x128
70235 [L1] Cache miss: addr = 128
70235 [TEST] CPU read @0x74f
70255 [L2] Cache hit: addr = 128, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
70265 [L1] Cache Allocate: addr = 74f data = 2f2e2d2c2b2a29282726252423222120
70265 [L1] Cache hit from L2: addr = 74f, data = 2f
70265 [TEST] CPU read @0x293
70275 [L1] Cache miss: addr = 293
70275 [TEST] CPU read @0x22b
70295 [L2] Cache hit: addr = 293, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
70305 [L1] Cache Allocate: addr = 22b data = 8f8e8d8c8b8a89888786858483828180
70305 [L1] Cache hit from L2: addr = 22b, data = 8b
70305 [TEST] CPU read @0x4c5
70315 [L1] Cache miss: addr = 4c5
70315 [TEST] CPU read @0x78e
70335 [L2] Cache miss: addr = 4c5
70345 [MEM] Mem hit: addr = 4c0, data = c0
70355 [L2] Cache Allocate: addr = 4c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
70365 [L1] Cache Allocate: addr = 78e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
70365 [L1] Cache hit from L2: addr = 78e, data = ce
70365 [TEST] CPU read @0x6da
70375 [L1] Cache miss: addr = 6da
70375 [TEST] CPU read @0x540
70395 [L2] Cache hit: addr = 6da, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
70405 [L1] Cache Allocate: addr = 540 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
70405 [L1] Cache hit from L2: addr = 540, data = c0
70405 [TEST] CPU read @0x263
70415 [L1] Cache miss: addr = 263
70415 [TEST] CPU read @0x1ce
70435 [L2] Cache hit: addr = 263, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
70445 [L1] Cache Allocate: addr = 1ce data = 6f6e6d6c6b6a69686766656463626160
70445 [L1] Cache hit from L2: addr = 1ce, data = 6e
70445 [TEST] CPU read @0x0e2
70455 [L1] Cache miss: addr = 0e2
70455 [TEST] CPU read @0x521
70475 [L2] Cache miss: addr = 0e2
70485 [MEM] Mem hit: addr = 0e0, data = e0
70495 [L2] Cache Allocate: addr = 0e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
70505 [L1] Cache Allocate: addr = 521 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
70505 [L1] Cache hit from L2: addr = 521, data = e1
70505 [TEST] CPU read @0x752
70515 [L1] Cache miss: addr = 752
70515 [TEST] CPU read @0x10b
70535 [L2] Cache miss: addr = 752
70545 [MEM] Mem hit: addr = 740, data = 40
70555 [L2] Cache Allocate: addr = 752 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
70565 [L1] Cache Allocate: addr = 10b data = 5f5e5d5c5b5a59585756555453525150
70565 [L1] Cache hit from L2: addr = 10b, data = 5b
70565 [TEST] CPU read @0x7bc
70575 [L1] Cache miss: addr = 7bc
70575 [TEST] CPU read @0x2cc
70595 [L2] Cache miss: addr = 7bc
70605 [MEM] Mem hit: addr = 7a0, data = a0
70615 [L2] Cache Allocate: addr = 7bc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
70625 [L1] Cache Allocate: addr = 2cc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
70625 [L1] Cache hit from L2: addr = 2cc, data = bc
70625 [TEST] CPU read @0x15c
70635 [L1] Cache miss: addr = 15c
70635 [TEST] CPU read @0x365
70655 [L2] Cache miss: addr = 15c
70665 [MEM] Mem hit: addr = 140, data = 40
70675 [L2] Cache Allocate: addr = 15c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
70685 [L1] Cache Allocate: addr = 365 data = 5f5e5d5c5b5a59585756555453525150
70685 [L1] Cache hit from L2: addr = 365, data = 55
70685 [TEST] CPU read @0x240
70695 [L1] Cache miss: addr = 240
70695 [TEST] CPU read @0x636
70715 [L2] Cache miss: addr = 240
70725 [MEM] Mem hit: addr = 240, data = 40
70735 [L2] Cache Allocate: addr = 240 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
70745 [L1] Cache Allocate: addr = 636 data = 4f4e4d4c4b4a49484746454443424140
70745 [L1] Cache hit from L2: addr = 636, data = 46
70745 [TEST] CPU read @0x13b
70755 [L1] Cache miss: addr = 13b
70755 [TEST] CPU read @0x385
70775 [L2] Cache hit: addr = 13b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
70785 [L1] Cache Allocate: addr = 385 data = 2f2e2d2c2b2a29282726252423222120
70785 [L1] Cache hit from L2: addr = 385, data = 25
70785 [TEST] CPU read @0x065
70795 [L1] Cache miss: addr = 065
70795 [TEST] CPU read @0x077
70815 [L2] Cache hit: addr = 065, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
70825 [L1] Cache Allocate: addr = 077 data = 6f6e6d6c6b6a69686766656463626160
70825 [L1] Cache hit from L2: addr = 077, data = 67
70825 [TEST] CPU read @0x33e
70835 [L1] Cache miss: addr = 33e
70835 [TEST] CPU read @0x339
70855 [L2] Cache miss: addr = 33e
70865 [MEM] Mem hit: addr = 320, data = 20
70875 [L2] Cache Allocate: addr = 33e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
70885 [L1] Cache Allocate: addr = 339 data = 3f3e3d3c3b3a39383736353433323130
70885 [L1] Cache hit from L2: addr = 339, data = 39
70885 [TEST] CPU read @0x788
70895 [L1] Cache miss: addr = 788
70895 [TEST] CPU read @0x19e
70915 [L2] Cache miss: addr = 788
70925 [MEM] Mem hit: addr = 780, data = 80
70935 [L2] Cache Allocate: addr = 788 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
70945 [L1] Cache Allocate: addr = 19e data = 8f8e8d8c8b8a89888786858483828180
70945 [L1] Cache hit from L2: addr = 19e, data = 8e
70945 [TEST] CPU read @0x0fb
70955 [L1] Cache miss: addr = 0fb
70955 [TEST] CPU read @0x21d
70975 [L2] Cache hit: addr = 0fb, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
70985 [L1] Cache Allocate: addr = 21d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
70985 [L1] Cache hit from L2: addr = 21d, data = ed
70985 [TEST] CPU read @0x040
70995 [L1] Cache miss: addr = 040
70995 [TEST] CPU read @0x5f9
71015 [L2] Cache miss: addr = 040
71025 [MEM] Mem hit: addr = 040, data = 40
71035 [L2] Cache Allocate: addr = 040 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
71045 [L1] Cache Allocate: addr = 5f9 data = 4f4e4d4c4b4a49484746454443424140
71045 [L1] Cache hit from L2: addr = 5f9, data = 49
71045 [TEST] CPU read @0x660
71055 [L1] Cache miss: addr = 660
71055 [TEST] CPU read @0x2df
71075 [L2] Cache miss: addr = 660
71085 [MEM] Mem hit: addr = 660, data = 60
71095 [L2] Cache Allocate: addr = 660 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
71105 [L1] Cache Allocate: addr = 2df data = 6f6e6d6c6b6a69686766656463626160
71105 [L1] Cache hit from L2: addr = 2df, data = 6f
71105 [TEST] CPU read @0x7c4
71115 [L1] Cache miss: addr = 7c4
71115 [TEST] CPU read @0x1ef
71135 [L2] Cache miss: addr = 7c4
71145 [MEM] Mem hit: addr = 7c0, data = c0
71155 [L2] Cache Allocate: addr = 7c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
71165 [L1] Cache Allocate: addr = 1ef data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
71165 [L1] Cache hit from L2: addr = 1ef, data = cf
71165 [TEST] CPU read @0x1fe
71175 [L1] Cache miss: addr = 1fe
71175 [TEST] CPU read @0x10c
71195 [L2] Cache miss: addr = 1fe
71205 [MEM] Mem hit: addr = 1e0, data = e0
71215 [L2] Cache Allocate: addr = 1fe data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
71225 [L1] Cache Allocate: addr = 10c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
71225 [L1] Cache hit from L2: addr = 10c, data = fc
71225 [TEST] CPU read @0x090
71235 [L1] Cache miss: addr = 090
71235 [TEST] CPU read @0x13e
71255 [L2] Cache miss: addr = 090
71265 [MEM] Mem hit: addr = 080, data = 80
71275 [L2] Cache Allocate: addr = 090 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
71285 [L1] Cache Allocate: addr = 13e data = 9f9e9d9c9b9a99989796959493929190
71285 [L1] Cache hit from L2: addr = 13e, data = 9e
71285 [TEST] CPU read @0x5e8
71295 [L1] Cache miss: addr = 5e8
71295 [TEST] CPU read @0x0df
71315 [L2] Cache hit: addr = 5e8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
71325 [L1] Cache Allocate: addr = 0df data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
71325 [L1] Cache hit from L2: addr = 0df, data = ef
71325 [TEST] CPU read @0x350
71335 [L1] Cache miss: addr = 350
71335 [TEST] CPU read @0x7c0
71355 [L2] Cache miss: addr = 350
71365 [MEM] Mem hit: addr = 340, data = 40
71375 [L2] Cache Allocate: addr = 350 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
71385 [L1] Cache Allocate: addr = 7c0 data = 5f5e5d5c5b5a59585756555453525150
71385 [L1] Cache hit from L2: addr = 7c0, data = 50
71385 [TEST] CPU read @0x7f5
71395 [L1] Cache miss: addr = 7f5
71395 [TEST] CPU read @0x613
71415 [L2] Cache miss: addr = 7f5
71425 [MEM] Mem hit: addr = 7e0, data = e0
71435 [L2] Cache Allocate: addr = 7f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
71445 [L1] Cache Allocate: addr = 613 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
71445 [L1] Cache hit from L2: addr = 613, data = f3
71445 [TEST] CPU read @0x4b8
71455 [L1] Cache miss: addr = 4b8
71455 [TEST] CPU read @0x379
71475 [L2] Cache miss: addr = 4b8
71485 [MEM] Mem hit: addr = 4a0, data = a0
71495 [L2] Cache Allocate: addr = 4b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
71505 [L1] Cache Allocate: addr = 379 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
71505 [L1] Cache hit from L2: addr = 379, data = b9
71505 [TEST] CPU read @0x7ce
71515 [L1] Cache hit: addr = 7ce, data = 5e
71515 [TEST] CPU read @0x41d
71525 [L1] Cache miss: addr = 41d
71525 [TEST] CPU read @0x052
71545 [L2] Cache miss: addr = 41d
71555 [MEM] Mem hit: addr = 400, data = 00
71565 [L2] Cache Allocate: addr = 41d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
71575 [L1] Cache Allocate: addr = 052 data = 1f1e1d1c1b1a19181716151413121110
71575 [L1] Cache hit from L2: addr = 052, data = 12
71575 [TEST] CPU read @0x529
71585 [L1] Cache hit: addr = 529, data = e9
71585 [TEST] CPU read @0x68a
71595 [L1] Cache miss: addr = 68a
71595 [TEST] CPU read @0x3db
71615 [L2] Cache miss: addr = 68a
71625 [MEM] Mem hit: addr = 680, data = 80
71635 [L2] Cache Allocate: addr = 68a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
71645 [L1] Cache Allocate: addr = 3db data = 8f8e8d8c8b8a89888786858483828180
71645 [L1] Cache hit from L2: addr = 3db, data = 8b
71645 [TEST] CPU read @0x5e8
71655 [L1] Cache miss: addr = 5e8
71655 [TEST] CPU read @0x40f
71675 [L2] Cache hit: addr = 5e8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
71685 [L1] Cache Allocate: addr = 40f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
71685 [L1] Cache hit from L2: addr = 40f, data = ef
71685 [TEST] CPU read @0x542
71695 [L1] Cache miss: addr = 542
71695 [TEST] CPU read @0x220
71715 [L2] Cache hit: addr = 542, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
71725 [L1] Cache Allocate: addr = 220 data = 4f4e4d4c4b4a49484746454443424140
71725 [L1] Cache hit from L2: addr = 220, data = 40
71725 [TEST] CPU read @0x096
71735 [L1] Cache miss: addr = 096
71735 [TEST] CPU read @0x322
71755 [L2] Cache miss: addr = 096
71765 [MEM] Mem hit: addr = 080, data = 80
71775 [L2] Cache Allocate: addr = 096 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
71785 [L1] Cache Allocate: addr = 322 data = 9f9e9d9c9b9a99989796959493929190
71785 [L1] Cache hit from L2: addr = 322, data = 92
71785 [TEST] CPU read @0x171
71795 [L1] Cache miss: addr = 171
71795 [TEST] CPU read @0x623
71815 [L2] Cache miss: addr = 171
71825 [MEM] Mem hit: addr = 160, data = 60
71835 [L2] Cache Allocate: addr = 171 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
71845 [L1] Cache Allocate: addr = 623 data = 7f7e7d7c7b7a79787776757473727170
71845 [L1] Cache hit from L2: addr = 623, data = 73
71845 [TEST] CPU read @0x625
71855 [L1] Cache hit: addr = 625, data = 75
71855 [TEST] CPU read @0x569
71865 [L1] Cache miss: addr = 569
71865 [TEST] CPU read @0x56b
71885 [L2] Cache miss: addr = 569
71895 [MEM] Mem hit: addr = 560, data = 60
71905 [L2] Cache Allocate: addr = 569 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
71915 [L1] Cache Allocate: addr = 56b data = 6f6e6d6c6b6a69686766656463626160
71915 [L1] Cache hit from L2: addr = 56b, data = 6b
71915 [TEST] CPU read @0x438
71925 [L1] Cache miss: addr = 438
71925 [TEST] CPU read @0x4c5
71945 [L2] Cache miss: addr = 438
71955 [MEM] Mem hit: addr = 420, data = 20
71965 [L2] Cache Allocate: addr = 438 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
71975 [L1] Cache Allocate: addr = 4c5 data = 3f3e3d3c3b3a39383736353433323130
71975 [L1] Cache hit from L2: addr = 4c5, data = 35
71975 [TEST] CPU read @0x6c0
71985 [L1] Cache miss: addr = 6c0
71985 [TEST] CPU read @0x6dc
72005 [L2] Cache hit: addr = 6c0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
72015 [L1] Cache Allocate: addr = 6dc data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
72015 [L1] Cache hit from L2: addr = 6dc, data = cc
72015 [TEST] CPU read @0x0dd
72025 [L1] Cache miss: addr = 0dd
72025 [TEST] CPU read @0x4b7
72045 [L2] Cache miss: addr = 0dd
72055 [MEM] Mem hit: addr = 0c0, data = c0
72065 [L2] Cache Allocate: addr = 0dd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
72075 [L1] Cache Allocate: addr = 4b7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
72075 [L1] Cache hit from L2: addr = 4b7, data = d7
72075 [TEST] CPU read @0x5a2
72085 [L1] Cache miss: addr = 5a2
72085 [TEST] CPU read @0x08b
72105 [L2] Cache miss: addr = 5a2
72115 [MEM] Mem hit: addr = 5a0, data = a0
72125 [L2] Cache Allocate: addr = 5a2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
72135 [L1] Cache Allocate: addr = 08b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
72135 [L1] Cache hit from L2: addr = 08b, data = ab
72135 [TEST] CPU read @0x787
72145 [L1] Cache miss: addr = 787
72145 [TEST] CPU read @0x308
72165 [L2] Cache miss: addr = 787
72175 [MEM] Mem hit: addr = 780, data = 80
72185 [L2] Cache Allocate: addr = 787 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
72195 [L1] Cache Allocate: addr = 308 data = 8f8e8d8c8b8a89888786858483828180
72195 [L1] Cache hit from L2: addr = 308, data = 88
72195 [TEST] CPU read @0x056
72205 [L1] Cache miss: addr = 056
72205 [TEST] CPU read @0x64f
72225 [L2] Cache miss: addr = 056
72235 [MEM] Mem hit: addr = 040, data = 40
72245 [L2] Cache Allocate: addr = 056 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
72255 [L1] Cache Allocate: addr = 64f data = 5f5e5d5c5b5a59585756555453525150
72255 [L1] Cache hit from L2: addr = 64f, data = 5f
72255 [TEST] CPU read @0x225
72265 [L1] Cache miss: addr = 225
72265 [TEST] CPU read @0x5f2
72285 [L2] Cache miss: addr = 225
72295 [MEM] Mem hit: addr = 220, data = 20
72305 [L2] Cache Allocate: addr = 225 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
72315 [L1] Cache Allocate: addr = 5f2 data = 2f2e2d2c2b2a29282726252423222120
72315 [L1] Cache hit from L2: addr = 5f2, data = 22
72315 [TEST] CPU read @0x315
72325 [L1] Cache miss: addr = 315
72325 [TEST] CPU read @0x783
72345 [L2] Cache miss: addr = 315
72355 [MEM] Mem hit: addr = 300, data = 00
72365 [L2] Cache Allocate: addr = 315 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
72375 [L1] Cache Allocate: addr = 783 data = 1f1e1d1c1b1a19181716151413121110
72375 [L1] Cache hit from L2: addr = 783, data = 13
72375 [TEST] CPU read @0x1e5
72385 [L1] Cache miss: addr = 1e5
72385 [TEST] CPU read @0x4fb
72405 [L2] Cache miss: addr = 1e5
72415 [MEM] Mem hit: addr = 1e0, data = e0
72425 [L2] Cache Allocate: addr = 1e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
72435 [L1] Cache Allocate: addr = 4fb data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
72435 [L1] Cache hit from L2: addr = 4fb, data = eb
72435 [TEST] CPU read @0x275
72445 [L1] Cache miss: addr = 275
72445 [TEST] CPU read @0x3d2
72465 [L2] Cache hit: addr = 275, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
72475 [L1] Cache Allocate: addr = 3d2 data = 6f6e6d6c6b6a69686766656463626160
72475 [L1] Cache hit from L2: addr = 3d2, data = 62
72475 [TEST] CPU read @0x514
72485 [L1] Cache miss: addr = 514
72485 [TEST] CPU read @0x064
72505 [L2] Cache hit: addr = 514, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
72515 [L1] Cache Allocate: addr = 064 data = 0f0e0d0c0b0a09080706050403020100
72515 [L1] Cache hit from L2: addr = 064, data = 04
72515 [TEST] CPU read @0x0ce
72525 [L1] Cache miss: addr = 0ce
72525 [TEST] CPU read @0x7b6
72545 [L2] Cache hit: addr = 0ce, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
72555 [L1] Cache Allocate: addr = 7b6 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
72555 [L1] Cache hit from L2: addr = 7b6, data = c6
72555 [TEST] CPU read @0x1ab
72565 [L1] Cache miss: addr = 1ab
72565 [TEST] CPU read @0x30d
72585 [L2] Cache miss: addr = 1ab
72595 [MEM] Mem hit: addr = 1a0, data = a0
72605 [L2] Cache Allocate: addr = 1ab data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
72615 [L1] Cache Allocate: addr = 30d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
72615 [L1] Cache hit from L2: addr = 30d, data = ad
72615 [TEST] CPU read @0x4c8
72625 [L1] Cache miss: addr = 4c8
72625 [TEST] CPU read @0x183
72645 [L2] Cache miss: addr = 4c8
72655 [MEM] Mem hit: addr = 4c0, data = c0
72665 [L2] Cache Allocate: addr = 4c8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
72675 [L1] Cache Allocate: addr = 183 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
72675 [L1] Cache hit from L2: addr = 183, data = c3
72675 [TEST] CPU read @0x378
72685 [L1] Cache miss: addr = 378
72685 [TEST] CPU read @0x75b
72705 [L2] Cache miss: addr = 378
72715 [MEM] Mem hit: addr = 360, data = 60
72725 [L2] Cache Allocate: addr = 378 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
72735 [L1] Cache Allocate: addr = 75b data = 7f7e7d7c7b7a79787776757473727170
72735 [L1] Cache hit from L2: addr = 75b, data = 7b
72735 [TEST] CPU read @0x4d7
72745 [L1] Cache miss: addr = 4d7
72745 [TEST] CPU read @0x34c
72765 [L2] Cache hit: addr = 4d7, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
72775 [L1] Cache Allocate: addr = 34c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
72775 [L1] Cache hit from L2: addr = 34c, data = cc
72775 [TEST] CPU read @0x056
72785 [L1] Cache miss: addr = 056
72785 [TEST] CPU read @0x339
72805 [L2] Cache hit: addr = 056, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
72815 [L1] Cache Allocate: addr = 339 data = 4f4e4d4c4b4a49484746454443424140
72815 [L1] Cache hit from L2: addr = 339, data = 49
72815 [TEST] CPU read @0x4d4
72825 [L1] Cache miss: addr = 4d4
72825 [TEST] CPU read @0x38c
72845 [L2] Cache hit: addr = 4d4, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
72855 [L1] Cache Allocate: addr = 38c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
72855 [L1] Cache hit from L2: addr = 38c, data = cc
72855 [TEST] CPU read @0x270
72865 [L1] Cache miss: addr = 270
72865 [TEST] CPU read @0x0d5
72885 [L2] Cache hit: addr = 270, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
72895 [L1] Cache Allocate: addr = 0d5 data = 6f6e6d6c6b6a69686766656463626160
72895 [L1] Cache hit from L2: addr = 0d5, data = 65
72895 [TEST] CPU read @0x06a
72905 [L1] Cache hit: addr = 06a, data = 0a
72905 [TEST] CPU read @0x3d5
72915 [L1] Cache miss: addr = 3d5
72915 [TEST] CPU read @0x610
72935 [L2] Cache miss: addr = 3d5
72945 [MEM] Mem hit: addr = 3c0, data = c0
72955 [L2] Cache Allocate: addr = 3d5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
72965 [L1] Cache Allocate: addr = 610 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
72965 [L1] Cache hit from L2: addr = 610, data = d0
72965 [TEST] CPU read @0x521
72975 [L1] Cache miss: addr = 521
72975 [TEST] CPU read @0x299
72995 [L2] Cache miss: addr = 521
73005 [MEM] Mem hit: addr = 520, data = 20
73015 [L2] Cache Allocate: addr = 521 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
73025 [L1] Cache Allocate: addr = 299 data = 2f2e2d2c2b2a29282726252423222120
73025 [L1] Cache hit from L2: addr = 299, data = 29
73025 [TEST] CPU read @0x672
73035 [L1] Cache miss: addr = 672
73035 [TEST] CPU read @0x1dc
73055 [L2] Cache miss: addr = 672
73065 [MEM] Mem hit: addr = 660, data = 60
73075 [L2] Cache Allocate: addr = 672 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
73085 [L1] Cache Allocate: addr = 1dc data = 7f7e7d7c7b7a79787776757473727170
73085 [L1] Cache hit from L2: addr = 1dc, data = 7c
73085 [TEST] CPU read @0x4c6
73095 [L1] Cache miss: addr = 4c6
73095 [TEST] CPU read @0x3fb
73115 [L2] Cache miss: addr = 4c6
73125 [MEM] Mem hit: addr = 4c0, data = c0
73135 [L2] Cache Allocate: addr = 4c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
73145 [L1] Cache Allocate: addr = 3fb data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
73145 [L1] Cache hit from L2: addr = 3fb, data = cb
73145 [TEST] CPU read @0x548
73155 [L1] Cache miss: addr = 548
73155 [TEST] CPU read @0x216
73175 [L2] Cache hit: addr = 548, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
73185 [L1] Cache Allocate: addr = 216 data = 4f4e4d4c4b4a49484746454443424140
73185 [L1] Cache hit from L2: addr = 216, data = 46
73185 [TEST] CPU read @0x389
73195 [L1] Cache hit: addr = 389, data = c9
73195 [TEST] CPU read @0x10d
73205 [L1] Cache miss: addr = 10d
73205 [TEST] CPU read @0x7cc
73225 [L2] Cache miss: addr = 10d
73235 [MEM] Mem hit: addr = 100, data = 00
73245 [L2] Cache Allocate: addr = 10d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
73255 [L1] Cache Allocate: addr = 7cc data = 0f0e0d0c0b0a09080706050403020100
73255 [L1] Cache hit from L2: addr = 7cc, data = 0c
73255 [TEST] CPU read @0x4b9
73265 [L1] Cache miss: addr = 4b9
73265 [TEST] CPU read @0x5cb
73285 [L2] Cache miss: addr = 4b9
73295 [MEM] Mem hit: addr = 4a0, data = a0
73305 [L2] Cache Allocate: addr = 4b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
73315 [L1] Cache Allocate: addr = 5cb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
73315 [L1] Cache hit from L2: addr = 5cb, data = bb
73315 [TEST] CPU read @0x52c
73325 [L1] Cache miss: addr = 52c
73325 [TEST] CPU read @0x16f
73345 [L2] Cache hit: addr = 52c, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
73355 [L1] Cache Allocate: addr = 16f data = 2f2e2d2c2b2a29282726252423222120
73355 [L1] Cache hit from L2: addr = 16f, data = 2f
73355 [TEST] CPU read @0x602
73365 [L1] Cache miss: addr = 602
73365 [TEST] CPU read @0x334
73385 [L2] Cache miss: addr = 602
73395 [MEM] Mem hit: addr = 600, data = 00
73405 [L2] Cache Allocate: addr = 602 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
73415 [L1] Cache Allocate: addr = 334 data = 0f0e0d0c0b0a09080706050403020100
73415 [L1] Cache hit from L2: addr = 334, data = 04
73415 [TEST] CPU read @0x682
73425 [L1] Cache miss: addr = 682
73425 [TEST] CPU read @0x152
73445 [L2] Cache miss: addr = 682
73455 [MEM] Mem hit: addr = 680, data = 80
73465 [L2] Cache Allocate: addr = 682 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
73475 [L1] Cache Allocate: addr = 152 data = 8f8e8d8c8b8a89888786858483828180
73475 [L1] Cache hit from L2: addr = 152, data = 82
73475 [TEST] CPU read @0x055
73485 [L1] Cache miss: addr = 055
73485 [TEST] CPU read @0x72a
73505 [L2] Cache hit: addr = 055, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
73515 [L1] Cache Allocate: addr = 72a data = 4f4e4d4c4b4a49484746454443424140
73515 [L1] Cache hit from L2: addr = 72a, data = 4a
73515 [TEST] CPU read @0x49a
73525 [L1] Cache miss: addr = 49a
73525 [TEST] CPU read @0x1a0
73545 [L2] Cache miss: addr = 49a
73555 [MEM] Mem hit: addr = 480, data = 80
73565 [L2] Cache Allocate: addr = 49a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
73575 [L1] Cache Allocate: addr = 1a0 data = 9f9e9d9c9b9a99989796959493929190
73575 [L1] Cache hit from L2: addr = 1a0, data = 90
73575 [TEST] CPU read @0x3ee
73585 [L1] Cache miss: addr = 3ee
73585 [TEST] CPU read @0x71b
73605 [L2] Cache miss: addr = 3ee
73615 [MEM] Mem hit: addr = 3e0, data = e0
73625 [L2] Cache Allocate: addr = 3ee data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
73635 [L1] Cache Allocate: addr = 71b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
73635 [L1] Cache hit from L2: addr = 71b, data = eb
73635 [TEST] CPU read @0x2db
73645 [L1] Cache miss: addr = 2db
73645 [TEST] CPU read @0x655
73665 [L2] Cache miss: addr = 2db
73675 [MEM] Mem hit: addr = 2c0, data = c0
73685 [L2] Cache Allocate: addr = 2db data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
73695 [L1] Cache Allocate: addr = 655 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
73695 [L1] Cache hit from L2: addr = 655, data = d5
73695 [TEST] CPU read @0x268
73705 [L1] Cache miss: addr = 268
73705 [TEST] CPU read @0x247
73725 [L2] Cache hit: addr = 268, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
73735 [L1] Cache Allocate: addr = 247 data = 6f6e6d6c6b6a69686766656463626160
73735 [L1] Cache hit from L2: addr = 247, data = 67
73735 [TEST] CPU read @0x38b
73745 [L1] Cache hit: addr = 38b, data = cb
73745 [TEST] CPU read @0x4e7
73755 [L1] Cache miss: addr = 4e7
73755 [TEST] CPU read @0x57d
73775 [L2] Cache miss: addr = 4e7
73785 [MEM] Mem hit: addr = 4e0, data = e0
73795 [L2] Cache Allocate: addr = 4e7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
73805 [L1] Cache Allocate: addr = 57d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
73805 [L1] Cache hit from L2: addr = 57d, data = ed
73805 [TEST] CPU read @0x60d
73815 [L1] Cache miss: addr = 60d
73815 [TEST] CPU read @0x5b4
73835 [L2] Cache hit: addr = 60d, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
73845 [L1] Cache Allocate: addr = 5b4 data = 0f0e0d0c0b0a09080706050403020100
73845 [L1] Cache hit from L2: addr = 5b4, data = 04
73845 [TEST] CPU read @0x78b
73855 [L1] Cache miss: addr = 78b
73855 [TEST] CPU read @0x40a
73875 [L2] Cache miss: addr = 78b
73885 [MEM] Mem hit: addr = 780, data = 80
73895 [L2] Cache Allocate: addr = 78b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
73905 [L1] Cache Allocate: addr = 40a data = 8f8e8d8c8b8a89888786858483828180
73905 [L1] Cache hit from L2: addr = 40a, data = 8a
73905 [TEST] CPU read @0x568
73915 [L1] Cache miss: addr = 568
73915 [TEST] CPU read @0x37f
73935 [L2] Cache miss: addr = 568
73945 [MEM] Mem hit: addr = 560, data = 60
73955 [L2] Cache Allocate: addr = 568 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
73965 [L1] Cache Allocate: addr = 37f data = 6f6e6d6c6b6a69686766656463626160
73965 [L1] Cache hit from L2: addr = 37f, data = 6f
73965 [TEST] CPU read @0x286
73975 [L1] Cache miss: addr = 286
73975 [TEST] CPU read @0x7c2
73995 [L2] Cache miss: addr = 286
74005 [MEM] Mem hit: addr = 280, data = 80
74015 [L2] Cache Allocate: addr = 286 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
74025 [L1] Cache Allocate: addr = 7c2 data = 8f8e8d8c8b8a89888786858483828180
74025 [L1] Cache hit from L2: addr = 7c2, data = 82
74025 [TEST] CPU read @0x1a4
74035 [L1] Cache hit: addr = 1a4, data = 94
74035 [TEST] CPU read @0x65d
74045 [L1] Cache hit: addr = 65d, data = dd
74045 [TEST] CPU read @0x34b
74055 [L1] Cache miss: addr = 34b
74055 [TEST] CPU read @0x58b
74075 [L2] Cache miss: addr = 34b
74085 [MEM] Mem hit: addr = 340, data = 40
74095 [L2] Cache Allocate: addr = 34b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
74105 [L1] Cache Allocate: addr = 58b data = 4f4e4d4c4b4a49484746454443424140
74105 [L1] Cache hit from L2: addr = 58b, data = 4b
74105 [TEST] CPU read @0x7e6
74115 [L1] Cache miss: addr = 7e6
74115 [TEST] CPU read @0x79c
74135 [L2] Cache miss: addr = 7e6
74145 [MEM] Mem hit: addr = 7e0, data = e0
74155 [L2] Cache Allocate: addr = 7e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
74165 [L1] Cache Allocate: addr = 79c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
74165 [L1] Cache hit from L2: addr = 79c, data = ec
74165 [TEST] CPU read @0x4d9
74175 [L1] Cache miss: addr = 4d9
74175 [TEST] CPU read @0x605
74195 [L2] Cache miss: addr = 4d9
74205 [MEM] Mem hit: addr = 4c0, data = c0
74215 [L2] Cache Allocate: addr = 4d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
74225 [L1] Cache Allocate: addr = 605 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
74225 [L1] Cache hit from L2: addr = 605, data = d5
74225 [TEST] CPU read @0x4a6
74235 [L1] Cache miss: addr = 4a6
74235 [TEST] CPU read @0x1b8
74255 [L2] Cache hit: addr = 4a6, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
74265 [L1] Cache Allocate: addr = 1b8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
74265 [L1] Cache hit from L2: addr = 1b8, data = a8
74265 [TEST] CPU read @0x017
74275 [L1] Cache miss: addr = 017
74275 [TEST] CPU read @0x527
74295 [L2] Cache miss: addr = 017
74305 [MEM] Mem hit: addr = 000, data = 00
74315 [L2] Cache Allocate: addr = 017 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
74325 [L1] Cache Allocate: addr = 527 data = 1f1e1d1c1b1a19181716151413121110
74325 [L1] Cache hit from L2: addr = 527, data = 17
74325 [TEST] CPU read @0x5b1
74335 [L1] Cache miss: addr = 5b1
74335 [TEST] CPU read @0x402
74355 [L2] Cache miss: addr = 5b1
74365 [MEM] Mem hit: addr = 5a0, data = a0
74375 [L2] Cache Allocate: addr = 5b1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
74385 [L1] Cache Allocate: addr = 402 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
74385 [L1] Cache hit from L2: addr = 402, data = b2
74385 [TEST] CPU read @0x098
74395 [L1] Cache miss: addr = 098
74395 [TEST] CPU read @0x76f
74415 [L2] Cache miss: addr = 098
74425 [MEM] Mem hit: addr = 080, data = 80
74435 [L2] Cache Allocate: addr = 098 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
74445 [L1] Cache Allocate: addr = 76f data = 9f9e9d9c9b9a99989796959493929190
74445 [L1] Cache hit from L2: addr = 76f, data = 9f
74445 [TEST] CPU read @0x4be
74455 [L1] Cache miss: addr = 4be
74455 [TEST] CPU read @0x1fb
74475 [L2] Cache miss: addr = 4be
74485 [MEM] Mem hit: addr = 4a0, data = a0
74495 [L2] Cache Allocate: addr = 4be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
74505 [L1] Cache Allocate: addr = 1fb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
74505 [L1] Cache hit from L2: addr = 1fb, data = bb
74505 [TEST] CPU read @0x395
74515 [L1] Cache miss: addr = 395
74515 [TEST] CPU read @0x4a2
74535 [L2] Cache miss: addr = 395
74545 [MEM] Mem hit: addr = 380, data = 80
74555 [L2] Cache Allocate: addr = 395 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
74565 [L1] Cache Allocate: addr = 4a2 data = 9f9e9d9c9b9a99989796959493929190
74565 [L1] Cache hit from L2: addr = 4a2, data = 92
74565 [TEST] CPU read @0x643
74575 [L1] Cache miss: addr = 643
74575 [TEST] CPU read @0x6f5
74595 [L2] Cache miss: addr = 643
74605 [MEM] Mem hit: addr = 640, data = 40
74615 [L2] Cache Allocate: addr = 643 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
74625 [L1] Cache Allocate: addr = 6f5 data = 4f4e4d4c4b4a49484746454443424140
74625 [L1] Cache hit from L2: addr = 6f5, data = 45
74625 [TEST] CPU read @0x67a
74635 [L1] Cache miss: addr = 67a
74635 [TEST] CPU read @0x58b
74655 [L2] Cache miss: addr = 67a
74665 [MEM] Mem hit: addr = 660, data = 60
74675 [L2] Cache Allocate: addr = 67a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
74685 [L1] Cache Allocate: addr = 58b data = 7f7e7d7c7b7a79787776757473727170
74685 [L1] Cache hit from L2: addr = 58b, data = 7b
74685 [TEST] CPU read @0x793
74695 [L1] Cache hit: addr = 793, data = e3
74695 [TEST] CPU read @0x64d
74705 [L1] Cache miss: addr = 64d
74705 [TEST] CPU read @0x1df
74725 [L2] Cache hit: addr = 64d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
74735 [L1] Cache Allocate: addr = 1df data = 4f4e4d4c4b4a49484746454443424140
74735 [L1] Cache hit from L2: addr = 1df, data = 4f
74735 [TEST] CPU read @0x3ba
74745 [L1] Cache miss: addr = 3ba
74745 [TEST] CPU read @0x2e3
74765 [L2] Cache miss: addr = 3ba
74775 [MEM] Mem hit: addr = 3a0, data = a0
74785 [L2] Cache Allocate: addr = 3ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
74795 [L1] Cache Allocate: addr = 2e3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
74795 [L1] Cache hit from L2: addr = 2e3, data = b3
74795 [TEST] CPU read @0x3ed
74805 [L1] Cache miss: addr = 3ed
74805 [TEST] CPU read @0x13b
74825 [L2] Cache miss: addr = 3ed
74835 [MEM] Mem hit: addr = 3e0, data = e0
74845 [L2] Cache Allocate: addr = 3ed data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
74855 [L1] Cache Allocate: addr = 13b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
74855 [L1] Cache hit from L2: addr = 13b, data = eb
74855 [TEST] CPU read @0x1b1
74865 [L1] Cache miss: addr = 1b1
74865 [TEST] CPU read @0x549
74885 [L2] Cache miss: addr = 1b1
74895 [MEM] Mem hit: addr = 1a0, data = a0
74905 [L2] Cache Allocate: addr = 1b1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
74915 [L1] Cache Allocate: addr = 549 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
74915 [L1] Cache hit from L2: addr = 549, data = b9
74915 [TEST] CPU read @0x446
74925 [L1] Cache miss: addr = 446
74925 [TEST] CPU read @0x739
74945 [L2] Cache miss: addr = 446
74955 [MEM] Mem hit: addr = 440, data = 40
74965 [L2] Cache Allocate: addr = 446 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
74975 [L1] Cache Allocate: addr = 739 data = 4f4e4d4c4b4a49484746454443424140
74975 [L1] Cache hit from L2: addr = 739, data = 49
74975 [TEST] CPU read @0x782
74985 [L1] Cache miss: addr = 782
74985 [TEST] CPU read @0x256
75005 [L2] Cache miss: addr = 782
75015 [MEM] Mem hit: addr = 780, data = 80
75025 [L2] Cache Allocate: addr = 782 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
75035 [L1] Cache Allocate: addr = 256 data = 8f8e8d8c8b8a89888786858483828180
75035 [L1] Cache hit from L2: addr = 256, data = 86
75035 [TEST] CPU read @0x288
75045 [L1] Cache miss: addr = 288
75045 [TEST] CPU read @0x7fa
75065 [L2] Cache miss: addr = 288
75075 [MEM] Mem hit: addr = 280, data = 80
75085 [L2] Cache Allocate: addr = 288 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
75095 [L1] Cache Allocate: addr = 7fa data = 8f8e8d8c8b8a89888786858483828180
75095 [L1] Cache hit from L2: addr = 7fa, data = 8a
75095 [TEST] CPU read @0x54b
75105 [L1] Cache hit: addr = 54b, data = bb
75105 [TEST] CPU read @0x659
75115 [L1] Cache miss: addr = 659
75115 [TEST] CPU read @0x34b
75135 [L2] Cache miss: addr = 659
75145 [MEM] Mem hit: addr = 640, data = 40
75155 [L2] Cache Allocate: addr = 659 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
75165 [L1] Cache Allocate: addr = 34b data = 5f5e5d5c5b5a59585756555453525150
75165 [L1] Cache hit from L2: addr = 34b, data = 5b
75165 [TEST] CPU read @0x221
75175 [L1] Cache miss: addr = 221
75175 [TEST] CPU read @0x295
75195 [L2] Cache miss: addr = 221
75205 [MEM] Mem hit: addr = 220, data = 20
75215 [L2] Cache Allocate: addr = 221 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
75225 [L1] Cache Allocate: addr = 295 data = 2f2e2d2c2b2a29282726252423222120
75225 [L1] Cache hit from L2: addr = 295, data = 25
75225 [TEST] CPU read @0x5e8
75235 [L1] Cache miss: addr = 5e8
75235 [TEST] CPU read @0x557
75255 [L2] Cache hit: addr = 5e8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
75265 [L1] Cache Allocate: addr = 557 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
75265 [L1] Cache hit from L2: addr = 557, data = e7
75265 [TEST] CPU read @0x700
75275 [L1] Cache miss: addr = 700
75275 [TEST] CPU read @0x0fd
75295 [L2] Cache miss: addr = 700
75305 [MEM] Mem hit: addr = 700, data = 00
75315 [L2] Cache Allocate: addr = 700 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
75325 [L1] Cache Allocate: addr = 0fd data = 0f0e0d0c0b0a09080706050403020100
75325 [L1] Cache hit from L2: addr = 0fd, data = 0d
75325 [TEST] CPU read @0x2cb
75335 [L1] Cache miss: addr = 2cb
75335 [TEST] CPU read @0x7d4
75355 [L2] Cache miss: addr = 2cb
75365 [MEM] Mem hit: addr = 2c0, data = c0
75375 [L2] Cache Allocate: addr = 2cb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
75385 [L1] Cache Allocate: addr = 7d4 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
75385 [L1] Cache hit from L2: addr = 7d4, data = c4
75385 [TEST] CPU read @0x7c2
75395 [L1] Cache miss: addr = 7c2
75395 [TEST] CPU read @0x432
75415 [L2] Cache miss: addr = 7c2
75425 [MEM] Mem hit: addr = 7c0, data = c0
75435 [L2] Cache Allocate: addr = 7c2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
75445 [L1] Cache Allocate: addr = 432 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
75445 [L1] Cache hit from L2: addr = 432, data = c2
75445 [TEST] CPU read @0x3d6
75455 [L1] Cache miss: addr = 3d6
75455 [TEST] CPU read @0x28c
75475 [L2] Cache miss: addr = 3d6
75485 [MEM] Mem hit: addr = 3c0, data = c0
75495 [L2] Cache Allocate: addr = 3d6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
75505 [L1] Cache Allocate: addr = 28c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
75505 [L1] Cache hit from L2: addr = 28c, data = dc
75505 [TEST] CPU read @0x0e1
75515 [L1] Cache miss: addr = 0e1
75515 [TEST] CPU read @0x2ad
75535 [L2] Cache miss: addr = 0e1
75545 [MEM] Mem hit: addr = 0e0, data = e0
75555 [L2] Cache Allocate: addr = 0e1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
75565 [L1] Cache Allocate: addr = 2ad data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
75565 [L1] Cache hit from L2: addr = 2ad, data = ed
75565 [TEST] CPU read @0x0d5
75575 [L1] Cache miss: addr = 0d5
75575 [TEST] CPU read @0x081
75595 [L2] Cache miss: addr = 0d5
75605 [MEM] Mem hit: addr = 0c0, data = c0
75615 [L2] Cache Allocate: addr = 0d5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
75625 [L1] Cache Allocate: addr = 081 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
75625 [L1] Cache hit from L2: addr = 081, data = d1
75625 [TEST] CPU read @0x0c9
75635 [L1] Cache miss: addr = 0c9
75635 [TEST] CPU read @0x62e
75655 [L2] Cache hit: addr = 0c9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
75665 [L1] Cache Allocate: addr = 62e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
75665 [L1] Cache hit from L2: addr = 62e, data = ce
75665 [TEST] CPU read @0x31a
75675 [L1] Cache miss: addr = 31a
75675 [TEST] CPU read @0x289
75695 [L2] Cache miss: addr = 31a
75705 [MEM] Mem hit: addr = 300, data = 00
75715 [L2] Cache Allocate: addr = 31a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
75725 [L1] Cache Allocate: addr = 289 data = 1f1e1d1c1b1a19181716151413121110
75725 [L1] Cache hit from L2: addr = 289, data = 19
75725 [TEST] CPU read @0x7ff
75735 [L1] Cache miss: addr = 7ff
75735 [TEST] CPU read @0x466
75755 [L2] Cache miss: addr = 7ff
75765 [MEM] Mem hit: addr = 7e0, data = e0
75775 [L2] Cache Allocate: addr = 7ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
75785 [L1] Cache Allocate: addr = 466 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
75785 [L1] Cache hit from L2: addr = 466, data = f6
75785 [TEST] CPU read @0x2d0
75795 [L1] Cache miss: addr = 2d0
75795 [TEST] CPU read @0x324
75815 [L2] Cache miss: addr = 2d0
75825 [MEM] Mem hit: addr = 2c0, data = c0
75835 [L2] Cache Allocate: addr = 2d0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
75845 [L1] Cache Allocate: addr = 324 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
75845 [L1] Cache hit from L2: addr = 324, data = d4
75845 [TEST] CPU read @0x499
75855 [L1] Cache miss: addr = 499
75855 [TEST] CPU read @0x7ce
75875 [L2] Cache miss: addr = 499
75885 [MEM] Mem hit: addr = 480, data = 80
75895 [L2] Cache Allocate: addr = 499 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
75905 [L1] Cache Allocate: addr = 7ce data = 9f9e9d9c9b9a99989796959493929190
75905 [L1] Cache hit from L2: addr = 7ce, data = 9e
75905 [TEST] CPU read @0x696
75915 [L1] Cache miss: addr = 696
75915 [TEST] CPU read @0x652
75935 [L2] Cache miss: addr = 696
75945 [MEM] Mem hit: addr = 680, data = 80
75955 [L2] Cache Allocate: addr = 696 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
75965 [L1] Cache Allocate: addr = 652 data = 9f9e9d9c9b9a99989796959493929190
75965 [L1] Cache hit from L2: addr = 652, data = 92
75965 [TEST] CPU read @0x070
75975 [L1] Cache miss: addr = 070
75975 [TEST] CPU read @0x423
75995 [L2] Cache miss: addr = 070
76005 [MEM] Mem hit: addr = 060, data = 60
76015 [L2] Cache Allocate: addr = 070 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
76025 [L1] Cache Allocate: addr = 423 data = 7f7e7d7c7b7a79787776757473727170
76025 [L1] Cache hit from L2: addr = 423, data = 73
76025 [TEST] CPU read @0x698
76035 [L1] Cache miss: addr = 698
76035 [TEST] CPU read @0x396
76055 [L2] Cache hit: addr = 698, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
76065 [L1] Cache Allocate: addr = 396 data = 8f8e8d8c8b8a89888786858483828180
76065 [L1] Cache hit from L2: addr = 396, data = 86
76065 [TEST] CPU read @0x2d8
76075 [L1] Cache miss: addr = 2d8
76075 [TEST] CPU read @0x77d
76095 [L2] Cache hit: addr = 2d8, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
76105 [L1] Cache Allocate: addr = 77d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
76105 [L1] Cache hit from L2: addr = 77d, data = cd
76105 [TEST] CPU read @0x59f
76115 [L1] Cache miss: addr = 59f
76115 [TEST] CPU read @0x5d9
76135 [L2] Cache miss: addr = 59f
76145 [MEM] Mem hit: addr = 580, data = 80
76155 [L2] Cache Allocate: addr = 59f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
76165 [L1] Cache Allocate: addr = 5d9 data = 9f9e9d9c9b9a99989796959493929190
76165 [L1] Cache hit from L2: addr = 5d9, data = 99
76165 [TEST] CPU read @0x43b
76175 [L1] Cache hit: addr = 43b, data = cb
76175 [TEST] CPU read @0x277
76185 [L1] Cache miss: addr = 277
76185 [TEST] CPU read @0x647
76205 [L2] Cache hit: addr = 277, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
76215 [L1] Cache Allocate: addr = 647 data = 6f6e6d6c6b6a69686766656463626160
76215 [L1] Cache hit from L2: addr = 647, data = 67
76215 [TEST] CPU read @0x27c
76225 [L1] Cache miss: addr = 27c
76225 [TEST] CPU read @0x56a
76245 [L2] Cache hit: addr = 27c, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
76255 [L1] Cache Allocate: addr = 56a data = 6f6e6d6c6b6a69686766656463626160
76255 [L1] Cache hit from L2: addr = 56a, data = 6a
76255 [TEST] CPU read @0x764
76265 [L1] Cache miss: addr = 764
76265 [TEST] CPU read @0x5e7
76285 [L2] Cache miss: addr = 764
76295 [MEM] Mem hit: addr = 760, data = 60
76305 [L2] Cache Allocate: addr = 764 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
76315 [L1] Cache Allocate: addr = 5e7 data = 6f6e6d6c6b6a69686766656463626160
76315 [L1] Cache hit from L2: addr = 5e7, data = 67
76315 [TEST] CPU read @0x62f
76325 [L1] Cache miss: addr = 62f
76325 [TEST] CPU read @0x403
76345 [L2] Cache miss: addr = 62f
76355 [MEM] Mem hit: addr = 620, data = 20
76365 [L2] Cache Allocate: addr = 62f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
76375 [L1] Cache Allocate: addr = 403 data = 2f2e2d2c2b2a29282726252423222120
76375 [L1] Cache hit from L2: addr = 403, data = 23
76375 [TEST] CPU read @0x20e
76385 [L1] Cache miss: addr = 20e
76385 [TEST] CPU read @0x24b
76405 [L2] Cache miss: addr = 20e
76415 [MEM] Mem hit: addr = 200, data = 00
76425 [L2] Cache Allocate: addr = 20e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
76435 [L1] Cache Allocate: addr = 24b data = 0f0e0d0c0b0a09080706050403020100
76435 [L1] Cache hit from L2: addr = 24b, data = 0b
76435 [TEST] CPU read @0x3e6
76445 [L1] Cache miss: addr = 3e6
76445 [TEST] CPU read @0x0be
76465 [L2] Cache miss: addr = 3e6
76475 [MEM] Mem hit: addr = 3e0, data = e0
76485 [L2] Cache Allocate: addr = 3e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
76495 [L1] Cache Allocate: addr = 0be data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
76495 [L1] Cache hit from L2: addr = 0be, data = ee
76495 [TEST] CPU read @0x2e0
76505 [L1] Cache miss: addr = 2e0
76505 [TEST] CPU read @0x2cb
76525 [L2] Cache miss: addr = 2e0
76535 [MEM] Mem hit: addr = 2e0, data = e0
76545 [L2] Cache Allocate: addr = 2e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
76555 [L1] Cache Allocate: addr = 2cb data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
76555 [L1] Cache hit from L2: addr = 2cb, data = eb
76555 [TEST] CPU read @0x38f
76565 [L1] Cache miss: addr = 38f
76565 [TEST] CPU read @0x601
76585 [L2] Cache miss: addr = 38f
76595 [MEM] Mem hit: addr = 380, data = 80
76605 [L2] Cache Allocate: addr = 38f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
76615 [L1] Cache Allocate: addr = 601 data = 8f8e8d8c8b8a89888786858483828180
76615 [L1] Cache hit from L2: addr = 601, data = 81
76615 [TEST] CPU read @0x619
76625 [L1] Cache miss: addr = 619
76625 [TEST] CPU read @0x0e7
76645 [L2] Cache miss: addr = 619
76655 [MEM] Mem hit: addr = 600, data = 00
76665 [L2] Cache Allocate: addr = 619 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
76675 [L1] Cache Allocate: addr = 0e7 data = 1f1e1d1c1b1a19181716151413121110
76675 [L1] Cache hit from L2: addr = 0e7, data = 17
76675 [TEST] CPU read @0x1ca
76685 [L1] Cache miss: addr = 1ca
76685 [TEST] CPU read @0x084
76705 [L2] Cache miss: addr = 1ca
76715 [MEM] Mem hit: addr = 1c0, data = c0
76725 [L2] Cache Allocate: addr = 1ca data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
76735 [L1] Cache Allocate: addr = 084 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
76735 [L1] Cache hit from L2: addr = 084, data = c4
76735 [TEST] CPU read @0x0d8
76745 [L1] Cache miss: addr = 0d8
76745 [TEST] CPU read @0x1f8
76765 [L2] Cache miss: addr = 0d8
76775 [MEM] Mem hit: addr = 0c0, data = c0
76785 [L2] Cache Allocate: addr = 0d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
76795 [L1] Cache Allocate: addr = 1f8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
76795 [L1] Cache hit from L2: addr = 1f8, data = d8
76795 [TEST] CPU read @0x353
76805 [L1] Cache miss: addr = 353
76805 [TEST] CPU read @0x36e
76825 [L2] Cache miss: addr = 353
76835 [MEM] Mem hit: addr = 340, data = 40
76845 [L2] Cache Allocate: addr = 353 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
76855 [L1] Cache Allocate: addr = 36e data = 5f5e5d5c5b5a59585756555453525150
76855 [L1] Cache hit from L2: addr = 36e, data = 5e
76855 [TEST] CPU read @0x396
76865 [L1] Cache hit: addr = 396, data = 86
76865 [TEST] CPU read @0x10a
76875 [L1] Cache miss: addr = 10a
76875 [TEST] CPU read @0x467
76895 [L2] Cache miss: addr = 10a
76905 [MEM] Mem hit: addr = 100, data = 00
76915 [L2] Cache Allocate: addr = 10a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
76925 [L1] Cache Allocate: addr = 467 data = 0f0e0d0c0b0a09080706050403020100
76925 [L1] Cache hit from L2: addr = 467, data = 07
76925 [TEST] CPU read @0x2bd
76935 [L1] Cache miss: addr = 2bd
76935 [TEST] CPU read @0x4f6
76955 [L2] Cache miss: addr = 2bd
76965 [MEM] Mem hit: addr = 2a0, data = a0
76975 [L2] Cache Allocate: addr = 2bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
76985 [L1] Cache Allocate: addr = 4f6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
76985 [L1] Cache hit from L2: addr = 4f6, data = b6
76985 [TEST] CPU read @0x37e
76995 [L1] Cache miss: addr = 37e
76995 [TEST] CPU read @0x3c0
77015 [L2] Cache miss: addr = 37e
77025 [MEM] Mem hit: addr = 360, data = 60
77035 [L2] Cache Allocate: addr = 37e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
77045 [L1] Cache Allocate: addr = 3c0 data = 7f7e7d7c7b7a79787776757473727170
77045 [L1] Cache hit from L2: addr = 3c0, data = 70
77045 [TEST] CPU read @0x245
77055 [L1] Cache miss: addr = 245
77055 [TEST] CPU read @0x771
77075 [L2] Cache miss: addr = 245
77085 [MEM] Mem hit: addr = 240, data = 40
77095 [L2] Cache Allocate: addr = 245 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
77105 [L1] Cache Allocate: addr = 771 data = 4f4e4d4c4b4a49484746454443424140
77105 [L1] Cache hit from L2: addr = 771, data = 41
77105 [TEST] CPU read @0x48b
77115 [L1] Cache miss: addr = 48b
77115 [TEST] CPU read @0x082
77135 [L2] Cache miss: addr = 48b
77145 [MEM] Mem hit: addr = 480, data = 80
77155 [L2] Cache Allocate: addr = 48b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
77165 [L1] Cache Allocate: addr = 082 data = 8f8e8d8c8b8a89888786858483828180
77165 [L1] Cache hit from L2: addr = 082, data = 82
77165 [TEST] CPU read @0x134
77175 [L1] Cache miss: addr = 134
77175 [TEST] CPU read @0x7be
77195 [L2] Cache hit: addr = 134, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
77205 [L1] Cache Allocate: addr = 7be data = 2f2e2d2c2b2a29282726252423222120
77205 [L1] Cache hit from L2: addr = 7be, data = 2e
77205 [TEST] CPU read @0x134
77215 [L1] Cache miss: addr = 134
77215 [TEST] CPU read @0x3b3
77235 [L2] Cache hit: addr = 134, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
77245 [L1] Cache Allocate: addr = 3b3 data = 2f2e2d2c2b2a29282726252423222120
77245 [L1] Cache hit from L2: addr = 3b3, data = 23
77245 [TEST] CPU read @0x762
77255 [L1] Cache miss: addr = 762
77255 [TEST] CPU read @0x191
77275 [L2] Cache miss: addr = 762
77285 [MEM] Mem hit: addr = 760, data = 60
77295 [L2] Cache Allocate: addr = 762 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
77305 [L1] Cache Allocate: addr = 191 data = 6f6e6d6c6b6a69686766656463626160
77305 [L1] Cache hit from L2: addr = 191, data = 61
77305 [TEST] CPU read @0x3c6
77315 [L1] Cache hit: addr = 3c6, data = 76
77315 [TEST] CPU read @0x586
77325 [L1] Cache miss: addr = 586
77325 [TEST] CPU read @0x14a
77345 [L2] Cache miss: addr = 586
77355 [MEM] Mem hit: addr = 580, data = 80
77365 [L2] Cache Allocate: addr = 586 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
77375 [L1] Cache Allocate: addr = 14a data = 8f8e8d8c8b8a89888786858483828180
77375 [L1] Cache hit from L2: addr = 14a, data = 8a
77375 [TEST] CPU read @0x183
77385 [L1] Cache miss: addr = 183
77385 [TEST] CPU read @0x187
77405 [L2] Cache hit: addr = 183, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
77415 [L1] Cache Allocate: addr = 187 data = 8f8e8d8c8b8a89888786858483828180
77415 [L1] Cache hit from L2: addr = 187, data = 87
77415 [TEST] CPU read @0x033
77425 [L1] Cache miss: addr = 033
77425 [TEST] CPU read @0x508
77445 [L2] Cache miss: addr = 033
77455 [MEM] Mem hit: addr = 020, data = 20
77465 [L2] Cache Allocate: addr = 033 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
77475 [L1] Cache Allocate: addr = 508 data = 3f3e3d3c3b3a39383736353433323130
77475 [L1] Cache hit from L2: addr = 508, data = 38
77475 [TEST] CPU read @0x2bd
77485 [L1] Cache miss: addr = 2bd
77485 [TEST] CPU read @0x495
77505 [L2] Cache hit: addr = 2bd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
77515 [L1] Cache Allocate: addr = 495 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
77515 [L1] Cache hit from L2: addr = 495, data = a5
77515 [TEST] CPU read @0x782
77525 [L1] Cache miss: addr = 782
77525 [TEST] CPU read @0x42c
77545 [L2] Cache miss: addr = 782
77555 [MEM] Mem hit: addr = 780, data = 80
77565 [L2] Cache Allocate: addr = 782 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
77575 [L1] Cache Allocate: addr = 42c data = 8f8e8d8c8b8a89888786858483828180
77575 [L1] Cache hit from L2: addr = 42c, data = 8c
77575 [TEST] CPU read @0x040
77585 [L1] Cache miss: addr = 040
77585 [TEST] CPU read @0x5a4
77605 [L2] Cache miss: addr = 040
77615 [MEM] Mem hit: addr = 040, data = 40
77625 [L2] Cache Allocate: addr = 040 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
77635 [L1] Cache Allocate: addr = 5a4 data = 4f4e4d4c4b4a49484746454443424140
77635 [L1] Cache hit from L2: addr = 5a4, data = 44
77635 [TEST] CPU read @0x7de
77645 [L1] Cache miss: addr = 7de
77645 [TEST] CPU read @0x5c4
77665 [L2] Cache miss: addr = 7de
77675 [MEM] Mem hit: addr = 7c0, data = c0
77685 [L2] Cache Allocate: addr = 7de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
77695 [L1] Cache Allocate: addr = 5c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
77695 [L1] Cache hit from L2: addr = 5c4, data = d4
77695 [TEST] CPU read @0x361
77705 [L1] Cache miss: addr = 361
77705 [TEST] CPU read @0x2a9
77725 [L2] Cache miss: addr = 361
77735 [MEM] Mem hit: addr = 360, data = 60
77745 [L2] Cache Allocate: addr = 361 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
77755 [L1] Cache Allocate: addr = 2a9 data = 6f6e6d6c6b6a69686766656463626160
77755 [L1] Cache hit from L2: addr = 2a9, data = 69
77755 [TEST] CPU read @0x708
77765 [L1] Cache miss: addr = 708
77765 [TEST] CPU read @0x368
77785 [L2] Cache miss: addr = 708
77795 [MEM] Mem hit: addr = 700, data = 00
77805 [L2] Cache Allocate: addr = 708 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
77815 [L1] Cache Allocate: addr = 368 data = 0f0e0d0c0b0a09080706050403020100
77815 [L1] Cache hit from L2: addr = 368, data = 08
77815 [TEST] CPU read @0x04e
77825 [L1] Cache miss: addr = 04e
77825 [TEST] CPU read @0x303
77845 [L2] Cache hit: addr = 04e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
77855 [L1] Cache Allocate: addr = 303 data = 4f4e4d4c4b4a49484746454443424140
77855 [L1] Cache hit from L2: addr = 303, data = 43
77855 [TEST] CPU read @0x23c
77865 [L1] Cache miss: addr = 23c
77865 [TEST] CPU read @0x1b1
77885 [L2] Cache miss: addr = 23c
77895 [MEM] Mem hit: addr = 220, data = 20
77905 [L2] Cache Allocate: addr = 23c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
77915 [L1] Cache Allocate: addr = 1b1 data = 3f3e3d3c3b3a39383736353433323130
77915 [L1] Cache hit from L2: addr = 1b1, data = 31
77915 [TEST] CPU read @0x138
77925 [L1] Cache miss: addr = 138
77925 [TEST] CPU read @0x34a
77945 [L2] Cache hit: addr = 138, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
77955 [L1] Cache Allocate: addr = 34a data = 2f2e2d2c2b2a29282726252423222120
77955 [L1] Cache hit from L2: addr = 34a, data = 2a
77955 [TEST] CPU read @0x6ee
77965 [L1] Cache miss: addr = 6ee
77965 [TEST] CPU read @0x5de
77985 [L2] Cache miss: addr = 6ee
77995 [MEM] Mem hit: addr = 6e0, data = e0
78005 [L2] Cache Allocate: addr = 6ee data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
78015 [L1] Cache Allocate: addr = 5de data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
78015 [L1] Cache hit from L2: addr = 5de, data = ee
78015 [TEST] CPU read @0x7fb
78025 [L1] Cache miss: addr = 7fb
78025 [TEST] CPU read @0x451
78045 [L2] Cache miss: addr = 7fb
78055 [MEM] Mem hit: addr = 7e0, data = e0
78065 [L2] Cache Allocate: addr = 7fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
78075 [L1] Cache Allocate: addr = 451 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
78075 [L1] Cache hit from L2: addr = 451, data = f1
78075 [TEST] CPU read @0x6e7
78085 [L1] Cache miss: addr = 6e7
78085 [TEST] CPU read @0x017
78105 [L2] Cache miss: addr = 6e7
78115 [MEM] Mem hit: addr = 6e0, data = e0
78125 [L2] Cache Allocate: addr = 6e7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
78135 [L1] Cache Allocate: addr = 017 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
78135 [L1] Cache hit from L2: addr = 017, data = e7
78135 [TEST] CPU read @0x7d2
78145 [L1] Cache miss: addr = 7d2
78145 [TEST] CPU read @0x46f
78165 [L2] Cache hit: addr = 7d2, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
78175 [L1] Cache Allocate: addr = 46f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
78175 [L1] Cache hit from L2: addr = 46f, data = cf
78175 [TEST] CPU read @0x7e9
78185 [L1] Cache miss: addr = 7e9
78185 [TEST] CPU read @0x110
78205 [L2] Cache miss: addr = 7e9
78215 [MEM] Mem hit: addr = 7e0, data = e0
78225 [L2] Cache Allocate: addr = 7e9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
78235 [L1] Cache Allocate: addr = 110 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
78235 [L1] Cache hit from L2: addr = 110, data = e0
78235 [TEST] CPU read @0x402
78245 [L1] Cache miss: addr = 402
78245 [TEST] CPU read @0x1bb
78265 [L2] Cache miss: addr = 402
78275 [MEM] Mem hit: addr = 400, data = 00
78285 [L2] Cache Allocate: addr = 402 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
78295 [L1] Cache Allocate: addr = 1bb data = 0f0e0d0c0b0a09080706050403020100
78295 [L1] Cache hit from L2: addr = 1bb, data = 0b
78295 [TEST] CPU read @0x0a0
78305 [L1] Cache miss: addr = 0a0
78305 [TEST] CPU read @0x373
78325 [L2] Cache hit: addr = 0a0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
78335 [L1] Cache Allocate: addr = 373 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
78335 [L1] Cache hit from L2: addr = 373, data = a3
78335 [TEST] CPU read @0x5fa
78345 [L1] Cache miss: addr = 5fa
78345 [TEST] CPU read @0x338
78365 [L2] Cache hit: addr = 5fa, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
78375 [L1] Cache Allocate: addr = 338 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
78375 [L1] Cache hit from L2: addr = 338, data = e8
78375 [TEST] CPU read @0x411
78385 [L1] Cache miss: addr = 411
78385 [TEST] CPU read @0x0dc
78405 [L2] Cache hit: addr = 411, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
78415 [L1] Cache Allocate: addr = 0dc data = 0f0e0d0c0b0a09080706050403020100
78415 [L1] Cache hit from L2: addr = 0dc, data = 0c
78415 [TEST] CPU read @0x2e0
78425 [L1] Cache miss: addr = 2e0
78425 [TEST] CPU read @0x09d
78445 [L2] Cache miss: addr = 2e0
78455 [MEM] Mem hit: addr = 2e0, data = e0
78465 [L2] Cache Allocate: addr = 2e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
78475 [L1] Cache Allocate: addr = 09d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
78475 [L1] Cache hit from L2: addr = 09d, data = ed
78475 [TEST] CPU read @0x23d
78485 [L1] Cache miss: addr = 23d
78485 [TEST] CPU read @0x1d5
78505 [L2] Cache hit: addr = 23d, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
78515 [L1] Cache Allocate: addr = 1d5 data = 2f2e2d2c2b2a29282726252423222120
78515 [L1] Cache hit from L2: addr = 1d5, data = 25
78515 [TEST] CPU read @0x1fd
78525 [L1] Cache miss: addr = 1fd
78525 [TEST] CPU read @0x5cc
78545 [L2] Cache miss: addr = 1fd
78555 [MEM] Mem hit: addr = 1e0, data = e0
78565 [L2] Cache Allocate: addr = 1fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
78575 [L1] Cache Allocate: addr = 5cc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
78575 [L1] Cache hit from L2: addr = 5cc, data = fc
78575 [TEST] CPU read @0x03b
78585 [L1] Cache miss: addr = 03b
78585 [TEST] CPU read @0x38a
78605 [L2] Cache miss: addr = 03b
78615 [MEM] Mem hit: addr = 020, data = 20
78625 [L2] Cache Allocate: addr = 03b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
78635 [L1] Cache Allocate: addr = 38a data = 3f3e3d3c3b3a39383736353433323130
78635 [L1] Cache hit from L2: addr = 38a, data = 3a
78635 [TEST] CPU read @0x50c
78645 [L1] Cache miss: addr = 50c
78645 [TEST] CPU read @0x287
78665 [L2] Cache hit: addr = 50c, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
78675 [L1] Cache Allocate: addr = 287 data = 0f0e0d0c0b0a09080706050403020100
78675 [L1] Cache hit from L2: addr = 287, data = 07
78675 [TEST] CPU read @0x374
78685 [L1] Cache hit: addr = 374, data = a4
78685 [TEST] CPU read @0x1a9
78695 [L1] Cache miss: addr = 1a9
78695 [TEST] CPU read @0x4d3
78715 [L2] Cache miss: addr = 1a9
78725 [MEM] Mem hit: addr = 1a0, data = a0
78735 [L2] Cache Allocate: addr = 1a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
78745 [L1] Cache Allocate: addr = 4d3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
78745 [L1] Cache hit from L2: addr = 4d3, data = a3
78745 [TEST] CPU read @0x690
78755 [L1] Cache miss: addr = 690
78755 [TEST] CPU read @0x53e
78775 [L2] Cache miss: addr = 690
78785 [MEM] Mem hit: addr = 680, data = 80
78795 [L2] Cache Allocate: addr = 690 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
78805 [L1] Cache Allocate: addr = 53e data = 9f9e9d9c9b9a99989796959493929190
78805 [L1] Cache hit from L2: addr = 53e, data = 9e
78805 [TEST] CPU read @0x03d
78815 [L1] Cache miss: addr = 03d
78815 [TEST] CPU read @0x011
78835 [L2] Cache hit: addr = 03d, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
78845 [L1] Cache Allocate: addr = 011 data = 2f2e2d2c2b2a29282726252423222120
78845 [L1] Cache hit from L2: addr = 011, data = 21
78845 [TEST] CPU read @0x7ac
78855 [L1] Cache miss: addr = 7ac
78855 [TEST] CPU read @0x390
78875 [L2] Cache miss: addr = 7ac
78885 [MEM] Mem hit: addr = 7a0, data = a0
78895 [L2] Cache Allocate: addr = 7ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
78905 [L1] Cache Allocate: addr = 390 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
78905 [L1] Cache hit from L2: addr = 390, data = a0
78905 [TEST] CPU read @0x2d3
78915 [L1] Cache miss: addr = 2d3
78915 [TEST] CPU read @0x625
78935 [L2] Cache miss: addr = 2d3
78945 [MEM] Mem hit: addr = 2c0, data = c0
78955 [L2] Cache Allocate: addr = 2d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
78965 [L1] Cache Allocate: addr = 625 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
78965 [L1] Cache hit from L2: addr = 625, data = d5
78965 [TEST] CPU read @0x6c7
78975 [L1] Cache miss: addr = 6c7
78975 [TEST] CPU read @0x10a
78995 [L2] Cache hit: addr = 6c7, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
79005 [L1] Cache Allocate: addr = 10a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
79005 [L1] Cache hit from L2: addr = 10a, data = ca
79005 [TEST] CPU read @0x1ce
79015 [L1] Cache miss: addr = 1ce
79015 [TEST] CPU read @0x27e
79035 [L2] Cache miss: addr = 1ce
79045 [MEM] Mem hit: addr = 1c0, data = c0
79055 [L2] Cache Allocate: addr = 1ce data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
79065 [L1] Cache Allocate: addr = 27e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
79065 [L1] Cache hit from L2: addr = 27e, data = ce
79065 [TEST] CPU read @0x0ac
79075 [L1] Cache miss: addr = 0ac
79075 [TEST] CPU read @0x1fb
79095 [L2] Cache hit: addr = 0ac, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
79105 [L1] Cache Allocate: addr = 1fb data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
79105 [L1] Cache hit from L2: addr = 1fb, data = ab
79105 [TEST] CPU read @0x039
79115 [L1] Cache miss: addr = 039
79115 [TEST] CPU read @0x732
79135 [L2] Cache hit: addr = 039, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
79145 [L1] Cache Allocate: addr = 732 data = 2f2e2d2c2b2a29282726252423222120
79145 [L1] Cache hit from L2: addr = 732, data = 22
79145 [TEST] CPU read @0x088
79155 [L1] Cache miss: addr = 088
79155 [TEST] CPU read @0x3af
79175 [L2] Cache miss: addr = 088
79185 [MEM] Mem hit: addr = 080, data = 80
79195 [L2] Cache Allocate: addr = 088 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
79205 [L1] Cache Allocate: addr = 3af data = 8f8e8d8c8b8a89888786858483828180
79205 [L1] Cache hit from L2: addr = 3af, data = 8f
79205 [TEST] CPU read @0x5f7
79215 [L1] Cache miss: addr = 5f7
79215 [TEST] CPU read @0x2c6
79235 [L2] Cache hit: addr = 5f7, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
79245 [L1] Cache Allocate: addr = 2c6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
79245 [L1] Cache hit from L2: addr = 2c6, data = e6
79245 [TEST] CPU read @0x3bd
79255 [L1] Cache miss: addr = 3bd
79255 [TEST] CPU read @0x6b0
79275 [L2] Cache miss: addr = 3bd
79285 [MEM] Mem hit: addr = 3a0, data = a0
79295 [L2] Cache Allocate: addr = 3bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
79305 [L1] Cache Allocate: addr = 6b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
79305 [L1] Cache hit from L2: addr = 6b0, data = b0
79305 [TEST] CPU read @0x39f
79315 [L1] Cache hit: addr = 39f, data = af
79315 [TEST] CPU read @0x099
79325 [L1] Cache miss: addr = 099
79325 [TEST] CPU read @0x41e
79345 [L2] Cache hit: addr = 099, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
79355 [L1] Cache Allocate: addr = 41e data = 8f8e8d8c8b8a89888786858483828180
79355 [L1] Cache hit from L2: addr = 41e, data = 8e
79355 [TEST] CPU read @0x238
79365 [L1] Cache miss: addr = 238
79365 [TEST] CPU read @0x4e9
79385 [L2] Cache miss: addr = 238
79395 [MEM] Mem hit: addr = 220, data = 20
79405 [L2] Cache Allocate: addr = 238 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
79415 [L1] Cache Allocate: addr = 4e9 data = 3f3e3d3c3b3a39383736353433323130
79415 [L1] Cache hit from L2: addr = 4e9, data = 39
79415 [TEST] CPU read @0x2ee
79425 [L1] Cache miss: addr = 2ee
79425 [TEST] CPU read @0x13a
79445 [L2] Cache miss: addr = 2ee
79455 [MEM] Mem hit: addr = 2e0, data = e0
79465 [L2] Cache Allocate: addr = 2ee data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
79475 [L1] Cache Allocate: addr = 13a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
79475 [L1] Cache hit from L2: addr = 13a, data = ea
79475 [TEST] CPU read @0x289
79485 [L1] Cache miss: addr = 289
79485 [TEST] CPU read @0x7f1
79505 [L2] Cache miss: addr = 289
79515 [MEM] Mem hit: addr = 280, data = 80
79525 [L2] Cache Allocate: addr = 289 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
79535 [L1] Cache Allocate: addr = 7f1 data = 8f8e8d8c8b8a89888786858483828180
79535 [L1] Cache hit from L2: addr = 7f1, data = 81
79535 [TEST] CPU read @0x6ff
79545 [L1] Cache miss: addr = 6ff
79545 [TEST] CPU read @0x4be
79565 [L2] Cache miss: addr = 6ff
79575 [MEM] Mem hit: addr = 6e0, data = e0
79585 [L2] Cache Allocate: addr = 6ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
79595 [L1] Cache Allocate: addr = 4be data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
79595 [L1] Cache hit from L2: addr = 4be, data = fe
79595 [TEST] CPU read @0x368
79605 [L1] Cache miss: addr = 368
79605 [TEST] CPU read @0x541
79625 [L2] Cache hit: addr = 368, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
79635 [L1] Cache Allocate: addr = 541 data = 6f6e6d6c6b6a69686766656463626160
79635 [L1] Cache hit from L2: addr = 541, data = 61
79635 [TEST] CPU read @0x12a
79645 [L1] Cache miss: addr = 12a
79645 [TEST] CPU read @0x38c
79665 [L2] Cache hit: addr = 12a, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
79675 [L1] Cache Allocate: addr = 38c data = 2f2e2d2c2b2a29282726252423222120
79675 [L1] Cache hit from L2: addr = 38c, data = 2c
79675 [TEST] CPU read @0x76d
79685 [L1] Cache miss: addr = 76d
79685 [TEST] CPU read @0x5e1
79705 [L2] Cache miss: addr = 76d
79715 [MEM] Mem hit: addr = 760, data = 60
79725 [L2] Cache Allocate: addr = 76d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
79735 [L1] Cache Allocate: addr = 5e1 data = 6f6e6d6c6b6a69686766656463626160
79735 [L1] Cache hit from L2: addr = 5e1, data = 61
79735 [TEST] CPU read @0x495
79745 [L1] Cache miss: addr = 495
79745 [TEST] CPU read @0x0a5
79765 [L2] Cache miss: addr = 495
79775 [MEM] Mem hit: addr = 480, data = 80
79785 [L2] Cache Allocate: addr = 495 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
79795 [L1] Cache Allocate: addr = 0a5 data = 9f9e9d9c9b9a99989796959493929190
79795 [L1] Cache hit from L2: addr = 0a5, data = 95
79795 [TEST] CPU read @0x25f
79805 [L1] Cache miss: addr = 25f
79805 [TEST] CPU read @0x257
79825 [L2] Cache miss: addr = 25f
79835 [MEM] Mem hit: addr = 240, data = 40
79845 [L2] Cache Allocate: addr = 25f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
79855 [L1] Cache Allocate: addr = 257 data = 5f5e5d5c5b5a59585756555453525150
79855 [L1] Cache hit from L2: addr = 257, data = 57
79855 [TEST] CPU read @0x753
79865 [L1] Cache miss: addr = 753
79865 [TEST] CPU read @0x673
79885 [L2] Cache miss: addr = 753
79895 [MEM] Mem hit: addr = 740, data = 40
79905 [L2] Cache Allocate: addr = 753 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
79915 [L1] Cache Allocate: addr = 673 data = 5f5e5d5c5b5a59585756555453525150
79915 [L1] Cache hit from L2: addr = 673, data = 53
79915 [TEST] CPU read @0x060
79925 [L1] Cache miss: addr = 060
79925 [TEST] CPU read @0x6ea
79945 [L2] Cache miss: addr = 060
79955 [MEM] Mem hit: addr = 060, data = 60
79965 [L2] Cache Allocate: addr = 060 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
79975 [L1] Cache Allocate: addr = 6ea data = 6f6e6d6c6b6a69686766656463626160
79975 [L1] Cache hit from L2: addr = 6ea, data = 6a
79975 [TEST] CPU read @0x37f
79985 [L1] Cache miss: addr = 37f
79985 [TEST] CPU read @0x493
80005 [L2] Cache miss: addr = 37f
80015 [MEM] Mem hit: addr = 360, data = 60
80025 [L2] Cache Allocate: addr = 37f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
80035 [L1] Cache Allocate: addr = 493 data = 7f7e7d7c7b7a79787776757473727170
80035 [L1] Cache hit from L2: addr = 493, data = 73
80035 [TEST] CPU read @0x112
80045 [L1] Cache miss: addr = 112
80045 [TEST] CPU read @0x0f5
80065 [L2] Cache miss: addr = 112
80075 [MEM] Mem hit: addr = 100, data = 00
80085 [L2] Cache Allocate: addr = 112 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
80095 [L1] Cache Allocate: addr = 0f5 data = 1f1e1d1c1b1a19181716151413121110
80095 [L1] Cache hit from L2: addr = 0f5, data = 15
80095 [TEST] CPU read @0x33c
80105 [L1] Cache miss: addr = 33c
80105 [TEST] CPU read @0x7b4
80125 [L2] Cache miss: addr = 33c
80135 [MEM] Mem hit: addr = 320, data = 20
80145 [L2] Cache Allocate: addr = 33c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
80155 [L1] Cache Allocate: addr = 7b4 data = 3f3e3d3c3b3a39383736353433323130
80155 [L1] Cache hit from L2: addr = 7b4, data = 34
80155 [TEST] CPU read @0x374
80165 [L1] Cache miss: addr = 374
80165 [TEST] CPU read @0x4b8
80185 [L2] Cache hit: addr = 374, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
80195 [L1] Cache Allocate: addr = 4b8 data = 6f6e6d6c6b6a69686766656463626160
80195 [L1] Cache hit from L2: addr = 4b8, data = 68
80195 [TEST] CPU read @0x71d
80205 [L1] Cache miss: addr = 71d
80205 [TEST] CPU read @0x6a4
80225 [L2] Cache miss: addr = 71d
80235 [MEM] Mem hit: addr = 700, data = 00
80245 [L2] Cache Allocate: addr = 71d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
80255 [L1] Cache Allocate: addr = 6a4 data = 1f1e1d1c1b1a19181716151413121110
80255 [L1] Cache hit from L2: addr = 6a4, data = 14
80255 [TEST] CPU read @0x4b0
80265 [L1] Cache hit: addr = 4b0, data = 60
80265 [TEST] CPU read @0x467
80275 [L1] Cache miss: addr = 467
80275 [TEST] CPU read @0x7ea
80295 [L2] Cache miss: addr = 467
80305 [MEM] Mem hit: addr = 460, data = 60
80315 [L2] Cache Allocate: addr = 467 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
80325 [L1] Cache Allocate: addr = 7ea data = 6f6e6d6c6b6a69686766656463626160
80325 [L1] Cache hit from L2: addr = 7ea, data = 6a
80325 [TEST] CPU read @0x123
80335 [L1] Cache miss: addr = 123
80335 [TEST] CPU read @0x393
80355 [L2] Cache hit: addr = 123, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
80365 [L1] Cache Allocate: addr = 393 data = 2f2e2d2c2b2a29282726252423222120
80365 [L1] Cache hit from L2: addr = 393, data = 23
80365 [TEST] CPU read @0x4e5
80375 [L1] Cache miss: addr = 4e5
80375 [TEST] CPU read @0x231
80395 [L2] Cache miss: addr = 4e5
80405 [MEM] Mem hit: addr = 4e0, data = e0
80415 [L2] Cache Allocate: addr = 4e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
80425 [L1] Cache Allocate: addr = 231 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
80425 [L1] Cache hit from L2: addr = 231, data = e1
80425 [TEST] CPU read @0x28f
80435 [L1] Cache miss: addr = 28f
80435 [TEST] CPU read @0x1dd
80455 [L2] Cache miss: addr = 28f
80465 [MEM] Mem hit: addr = 280, data = 80
80475 [L2] Cache Allocate: addr = 28f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
80485 [L1] Cache Allocate: addr = 1dd data = 8f8e8d8c8b8a89888786858483828180
80485 [L1] Cache hit from L2: addr = 1dd, data = 8d
80485 [TEST] CPU read @0x3ef
80495 [L1] Cache miss: addr = 3ef
80495 [TEST] CPU read @0x3ad
80515 [L2] Cache miss: addr = 3ef
80525 [MEM] Mem hit: addr = 3e0, data = e0
80535 [L2] Cache Allocate: addr = 3ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
80545 [L1] Cache Allocate: addr = 3ad data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
80545 [L1] Cache hit from L2: addr = 3ad, data = ed
80545 [TEST] CPU read @0x60d
80555 [L1] Cache miss: addr = 60d
80555 [TEST] CPU read @0x233
80575 [L2] Cache miss: addr = 60d
80585 [MEM] Mem hit: addr = 600, data = 00
80595 [L2] Cache Allocate: addr = 60d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
80605 [L1] Cache Allocate: addr = 233 data = 0f0e0d0c0b0a09080706050403020100
80605 [L1] Cache hit from L2: addr = 233, data = 03
80605 [TEST] CPU read @0x71f
80615 [L1] Cache miss: addr = 71f
80615 [TEST] CPU read @0x5e5
80635 [L2] Cache miss: addr = 71f
80645 [MEM] Mem hit: addr = 700, data = 00
80655 [L2] Cache Allocate: addr = 71f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
80665 [L1] Cache Allocate: addr = 5e5 data = 1f1e1d1c1b1a19181716151413121110
80665 [L1] Cache hit from L2: addr = 5e5, data = 15
80665 [TEST] CPU read @0x13b
80675 [L1] Cache miss: addr = 13b
80675 [TEST] CPU read @0x4d4
80695 [L2] Cache hit: addr = 13b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
80705 [L1] Cache Allocate: addr = 4d4 data = 2f2e2d2c2b2a29282726252423222120
80705 [L1] Cache hit from L2: addr = 4d4, data = 24
80705 [TEST] CPU read @0x298
80715 [L1] Cache miss: addr = 298
80715 [TEST] CPU read @0x512
80735 [L2] Cache hit: addr = 298, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
80745 [L1] Cache Allocate: addr = 512 data = 8f8e8d8c8b8a89888786858483828180
80745 [L1] Cache hit from L2: addr = 512, data = 82
80745 [TEST] CPU read @0x605
80755 [L1] Cache miss: addr = 605
80755 [TEST] CPU read @0x0e3
80775 [L2] Cache miss: addr = 605
80785 [MEM] Mem hit: addr = 600, data = 00
80795 [L2] Cache Allocate: addr = 605 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
80805 [L1] Cache Allocate: addr = 0e3 data = 0f0e0d0c0b0a09080706050403020100
80805 [L1] Cache hit from L2: addr = 0e3, data = 03
80805 [TEST] CPU read @0x7ad
80815 [L1] Cache miss: addr = 7ad
80815 [TEST] CPU read @0x5b2
80835 [L2] Cache miss: addr = 7ad
80845 [MEM] Mem hit: addr = 7a0, data = a0
80855 [L2] Cache Allocate: addr = 7ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
80865 [L1] Cache Allocate: addr = 5b2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
80865 [L1] Cache hit from L2: addr = 5b2, data = a2
80865 [TEST] CPU read @0x3bf
80875 [L1] Cache miss: addr = 3bf
80875 [TEST] CPU read @0x763
80895 [L2] Cache miss: addr = 3bf
80905 [MEM] Mem hit: addr = 3a0, data = a0
80915 [L2] Cache Allocate: addr = 3bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
80925 [L1] Cache Allocate: addr = 763 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
80925 [L1] Cache hit from L2: addr = 763, data = b3
80925 [TEST] CPU read @0x76a
80935 [L1] Cache hit: addr = 76a, data = ba
80935 [TEST] CPU read @0x4c2
80945 [L1] Cache miss: addr = 4c2
80945 [TEST] CPU read @0x30d
80965 [L2] Cache miss: addr = 4c2
80975 [MEM] Mem hit: addr = 4c0, data = c0
80985 [L2] Cache Allocate: addr = 4c2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
80995 [L1] Cache Allocate: addr = 30d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
80995 [L1] Cache hit from L2: addr = 30d, data = cd
80995 [TEST] CPU read @0x6b8
81005 [L1] Cache miss: addr = 6b8
81005 [TEST] CPU read @0x64b
81025 [L2] Cache miss: addr = 6b8
81035 [MEM] Mem hit: addr = 6a0, data = a0
81045 [L2] Cache Allocate: addr = 6b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
81055 [L1] Cache Allocate: addr = 64b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
81055 [L1] Cache hit from L2: addr = 64b, data = bb
81055 [TEST] CPU read @0x428
81065 [L1] Cache miss: addr = 428
81065 [TEST] CPU read @0x1bc
81085 [L2] Cache miss: addr = 428
81095 [MEM] Mem hit: addr = 420, data = 20
81105 [L2] Cache Allocate: addr = 428 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
81115 [L1] Cache Allocate: addr = 1bc data = 2f2e2d2c2b2a29282726252423222120
81115 [L1] Cache hit from L2: addr = 1bc, data = 2c
81115 [TEST] CPU read @0x6cc
81125 [L1] Cache miss: addr = 6cc
81125 [TEST] CPU read @0x5fc
81145 [L2] Cache hit: addr = 6cc, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
81155 [L1] Cache Allocate: addr = 5fc data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
81155 [L1] Cache hit from L2: addr = 5fc, data = cc
81155 [TEST] CPU read @0x42f
81165 [L1] Cache miss: addr = 42f
81165 [TEST] CPU read @0x122
81185 [L2] Cache hit: addr = 42f, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
81195 [L1] Cache Allocate: addr = 122 data = 2f2e2d2c2b2a29282726252423222120
81195 [L1] Cache hit from L2: addr = 122, data = 22
81195 [TEST] CPU read @0x3a1
81205 [L1] Cache miss: addr = 3a1
81205 [TEST] CPU read @0x377
81225 [L2] Cache miss: addr = 3a1
81235 [MEM] Mem hit: addr = 3a0, data = a0
81245 [L2] Cache Allocate: addr = 3a1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
81255 [L1] Cache Allocate: addr = 377 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
81255 [L1] Cache hit from L2: addr = 377, data = a7
81255 [TEST] CPU read @0x497
81265 [L1] Cache miss: addr = 497
81265 [TEST] CPU read @0x116
81285 [L2] Cache miss: addr = 497
81295 [MEM] Mem hit: addr = 480, data = 80
81305 [L2] Cache Allocate: addr = 497 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
81315 [L1] Cache Allocate: addr = 116 data = 9f9e9d9c9b9a99989796959493929190
81315 [L1] Cache hit from L2: addr = 116, data = 96
81315 [TEST] CPU read @0x783
81325 [L1] Cache miss: addr = 783
81325 [TEST] CPU read @0x765
81345 [L2] Cache miss: addr = 783
81355 [MEM] Mem hit: addr = 780, data = 80
81365 [L2] Cache Allocate: addr = 783 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
81375 [L1] Cache Allocate: addr = 765 data = 8f8e8d8c8b8a89888786858483828180
81375 [L1] Cache hit from L2: addr = 765, data = 85
81375 [TEST] CPU read @0x334
81385 [L1] Cache miss: addr = 334
81385 [TEST] CPU read @0x326
81405 [L2] Cache miss: addr = 334
81415 [MEM] Mem hit: addr = 320, data = 20
81425 [L2] Cache Allocate: addr = 334 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
81435 [L1] Cache Allocate: addr = 326 data = 3f3e3d3c3b3a39383736353433323130
81435 [L1] Cache hit from L2: addr = 326, data = 36
81435 [TEST] CPU read @0x790
81445 [L1] Cache miss: addr = 790
81445 [TEST] CPU read @0x209
81465 [L2] Cache hit: addr = 790, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
81475 [L1] Cache Allocate: addr = 209 data = 8f8e8d8c8b8a89888786858483828180
81475 [L1] Cache hit from L2: addr = 209, data = 89
81475 [TEST] CPU read @0x391
81485 [L1] Cache miss: addr = 391
81485 [TEST] CPU read @0x311
81505 [L2] Cache miss: addr = 391
81515 [MEM] Mem hit: addr = 380, data = 80
81525 [L2] Cache Allocate: addr = 391 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
81535 [L1] Cache Allocate: addr = 311 data = 9f9e9d9c9b9a99989796959493929190
81535 [L1] Cache hit from L2: addr = 311, data = 91
81535 [TEST] CPU read @0x6cf
81545 [L1] Cache miss: addr = 6cf
81545 [TEST] CPU read @0x395
81565 [L2] Cache hit: addr = 6cf, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
81575 [L1] Cache Allocate: addr = 395 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
81575 [L1] Cache hit from L2: addr = 395, data = c5
81575 [TEST] CPU read @0x087
81585 [L1] Cache miss: addr = 087
81585 [TEST] CPU read @0x72e
81605 [L2] Cache miss: addr = 087
81615 [MEM] Mem hit: addr = 080, data = 80
81625 [L2] Cache Allocate: addr = 087 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
81635 [L1] Cache Allocate: addr = 72e data = 8f8e8d8c8b8a89888786858483828180
81635 [L1] Cache hit from L2: addr = 72e, data = 8e
81635 [TEST] CPU read @0x18e
81645 [L1] Cache miss: addr = 18e
81645 [TEST] CPU read @0x541
81665 [L2] Cache hit: addr = 18e, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
81675 [L1] Cache Allocate: addr = 541 data = 8f8e8d8c8b8a89888786858483828180
81675 [L1] Cache hit from L2: addr = 541, data = 81
81675 [TEST] CPU read @0x054
81685 [L1] Cache miss: addr = 054
81685 [TEST] CPU read @0x0cc
81705 [L2] Cache miss: addr = 054
81715 [MEM] Mem hit: addr = 040, data = 40
81725 [L2] Cache Allocate: addr = 054 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
81735 [L1] Cache Allocate: addr = 0cc data = 5f5e5d5c5b5a59585756555453525150
81735 [L1] Cache hit from L2: addr = 0cc, data = 5c
81735 [TEST] CPU read @0x445
81745 [L1] Cache miss: addr = 445
81745 [TEST] CPU read @0x300
81765 [L2] Cache miss: addr = 445
81775 [MEM] Mem hit: addr = 440, data = 40
81785 [L2] Cache Allocate: addr = 445 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
81795 [L1] Cache Allocate: addr = 300 data = 4f4e4d4c4b4a49484746454443424140
81795 [L1] Cache hit from L2: addr = 300, data = 40
81795 [TEST] CPU read @0x510
81805 [L1] Cache miss: addr = 510
81805 [TEST] CPU read @0x429
81825 [L2] Cache hit: addr = 510, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
81835 [L1] Cache Allocate: addr = 429 data = 0f0e0d0c0b0a09080706050403020100
81835 [L1] Cache hit from L2: addr = 429, data = 09
81835 [TEST] CPU read @0x2a8
81845 [L1] Cache miss: addr = 2a8
81845 [TEST] CPU read @0x120
81865 [L2] Cache miss: addr = 2a8
81875 [MEM] Mem hit: addr = 2a0, data = a0
81885 [L2] Cache Allocate: addr = 2a8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
81895 [L1] Cache Allocate: addr = 120 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
81895 [L1] Cache hit from L2: addr = 120, data = a0
81895 [TEST] CPU read @0x512
81905 [L1] Cache miss: addr = 512
81905 [TEST] CPU read @0x11a
81925 [L2] Cache hit: addr = 512, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
81935 [L1] Cache Allocate: addr = 11a data = 0f0e0d0c0b0a09080706050403020100
81935 [L1] Cache hit from L2: addr = 11a, data = 0a
81935 [TEST] CPU read @0x12d
81945 [L1] Cache hit: addr = 12d, data = ad
81945 [TEST] CPU read @0x4b7
81955 [L1] Cache miss: addr = 4b7
81955 [TEST] CPU read @0x024
81975 [L2] Cache miss: addr = 4b7
81985 [MEM] Mem hit: addr = 4a0, data = a0
81995 [L2] Cache Allocate: addr = 4b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
82005 [L1] Cache Allocate: addr = 024 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
82005 [L1] Cache hit from L2: addr = 024, data = b4
82005 [TEST] CPU read @0x0ee
82015 [L1] Cache miss: addr = 0ee
82015 [TEST] CPU read @0x2bc
82035 [L2] Cache miss: addr = 0ee
82045 [MEM] Mem hit: addr = 0e0, data = e0
82055 [L2] Cache Allocate: addr = 0ee data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
82065 [L1] Cache Allocate: addr = 2bc data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
82065 [L1] Cache hit from L2: addr = 2bc, data = ec
82065 [TEST] CPU read @0x132
82075 [L1] Cache miss: addr = 132
82075 [TEST] CPU read @0x616
82095 [L2] Cache hit: addr = 132, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
82105 [L1] Cache Allocate: addr = 616 data = 2f2e2d2c2b2a29282726252423222120
82105 [L1] Cache hit from L2: addr = 616, data = 26
82105 [TEST] CPU read @0x5be
82115 [L1] Cache miss: addr = 5be
82115 [TEST] CPU read @0x5b9
82135 [L2] Cache miss: addr = 5be
82145 [MEM] Mem hit: addr = 5a0, data = a0
82155 [L2] Cache Allocate: addr = 5be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
82165 [L1] Cache Allocate: addr = 5b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
82165 [L1] Cache hit from L2: addr = 5b9, data = b9
82165 [TEST] CPU read @0x2da
82175 [L1] Cache miss: addr = 2da
82175 [TEST] CPU read @0x496
82195 [L2] Cache miss: addr = 2da
82205 [MEM] Mem hit: addr = 2c0, data = c0
82215 [L2] Cache Allocate: addr = 2da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
82225 [L1] Cache Allocate: addr = 496 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
82225 [L1] Cache hit from L2: addr = 496, data = d6
82225 [TEST] CPU read @0x4a5
82235 [L1] Cache miss: addr = 4a5
82235 [TEST] CPU read @0x32b
82255 [L2] Cache miss: addr = 4a5
82265 [MEM] Mem hit: addr = 4a0, data = a0
82275 [L2] Cache Allocate: addr = 4a5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
82285 [L1] Cache Allocate: addr = 32b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
82285 [L1] Cache hit from L2: addr = 32b, data = ab
82285 [TEST] CPU read @0x5af
82295 [L1] Cache miss: addr = 5af
82295 [TEST] CPU read @0x3cc
82315 [L2] Cache miss: addr = 5af
82325 [MEM] Mem hit: addr = 5a0, data = a0
82335 [L2] Cache Allocate: addr = 5af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
82345 [L1] Cache Allocate: addr = 3cc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
82345 [L1] Cache hit from L2: addr = 3cc, data = ac
82345 [TEST] CPU read @0x409
82355 [L1] Cache miss: addr = 409
82355 [TEST] CPU read @0x02c
82375 [L2] Cache miss: addr = 409
82385 [MEM] Mem hit: addr = 400, data = 00
82395 [L2] Cache Allocate: addr = 409 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
82405 [L1] Cache Allocate: addr = 02c data = 0f0e0d0c0b0a09080706050403020100
82405 [L1] Cache hit from L2: addr = 02c, data = 0c
82405 [TEST] CPU read @0x369
82415 [L1] Cache miss: addr = 369
82415 [TEST] CPU read @0x4b3
82435 [L2] Cache miss: addr = 369
82445 [MEM] Mem hit: addr = 360, data = 60
82455 [L2] Cache Allocate: addr = 369 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
82465 [L1] Cache Allocate: addr = 4b3 data = 6f6e6d6c6b6a69686766656463626160
82465 [L1] Cache hit from L2: addr = 4b3, data = 63
82465 [TEST] CPU read @0x492
82475 [L1] Cache hit: addr = 492, data = d2
82475 [TEST] CPU read @0x168
82485 [L1] Cache miss: addr = 168
82485 [TEST] CPU read @0x2fd
82505 [L2] Cache miss: addr = 168
82515 [MEM] Mem hit: addr = 160, data = 60
82525 [L2] Cache Allocate: addr = 168 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
82535 [L1] Cache Allocate: addr = 2fd data = 6f6e6d6c6b6a69686766656463626160
82535 [L1] Cache hit from L2: addr = 2fd, data = 6d
82535 [TEST] CPU read @0x3a7
82545 [L1] Cache miss: addr = 3a7
82545 [TEST] CPU read @0x6d0
82565 [L2] Cache miss: addr = 3a7
82575 [MEM] Mem hit: addr = 3a0, data = a0
82585 [L2] Cache Allocate: addr = 3a7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
82595 [L1] Cache Allocate: addr = 6d0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
82595 [L1] Cache hit from L2: addr = 6d0, data = a0
82595 [TEST] CPU read @0x3d4
82605 [L1] Cache miss: addr = 3d4
82605 [TEST] CPU read @0x778
82625 [L2] Cache miss: addr = 3d4
82635 [MEM] Mem hit: addr = 3c0, data = c0
82645 [L2] Cache Allocate: addr = 3d4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
82655 [L1] Cache Allocate: addr = 778 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
82655 [L1] Cache hit from L2: addr = 778, data = d8
82655 [TEST] CPU read @0x718
82665 [L1] Cache miss: addr = 718
82665 [TEST] CPU read @0x143
82685 [L2] Cache miss: addr = 718
82695 [MEM] Mem hit: addr = 700, data = 00
82705 [L2] Cache Allocate: addr = 718 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
82715 [L1] Cache Allocate: addr = 143 data = 1f1e1d1c1b1a19181716151413121110
82715 [L1] Cache hit from L2: addr = 143, data = 13
82715 [TEST] CPU read @0x765
82725 [L1] Cache hit: addr = 765, data = 85
82725 [TEST] CPU read @0x392
82735 [L1] Cache miss: addr = 392
82735 [TEST] CPU read @0x3e9
82755 [L2] Cache miss: addr = 392
82765 [MEM] Mem hit: addr = 380, data = 80
82775 [L2] Cache Allocate: addr = 392 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
82785 [L1] Cache Allocate: addr = 3e9 data = 9f9e9d9c9b9a99989796959493929190
82785 [L1] Cache hit from L2: addr = 3e9, data = 99
82785 [TEST] CPU read @0x3ca
82795 [L1] Cache miss: addr = 3ca
82795 [TEST] CPU read @0x3eb
82815 [L2] Cache hit: addr = 3ca, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
82825 [L1] Cache Allocate: addr = 3eb data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
82825 [L1] Cache hit from L2: addr = 3eb, data = cb
82825 [TEST] CPU read @0x4c2
82835 [L1] Cache miss: addr = 4c2
82835 [TEST] CPU read @0x666
82855 [L2] Cache miss: addr = 4c2
82865 [MEM] Mem hit: addr = 4c0, data = c0
82875 [L2] Cache Allocate: addr = 4c2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
82885 [L1] Cache Allocate: addr = 666 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
82885 [L1] Cache hit from L2: addr = 666, data = c6
82885 [TEST] CPU read @0x718
82895 [L1] Cache miss: addr = 718
82895 [TEST] CPU read @0x3e3
82915 [L2] Cache hit: addr = 718, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
82925 [L1] Cache Allocate: addr = 3e3 data = 0f0e0d0c0b0a09080706050403020100
82925 [L1] Cache hit from L2: addr = 3e3, data = 03
82925 [TEST] CPU read @0x03a
82935 [L1] Cache miss: addr = 03a
82935 [TEST] CPU read @0x24b
82955 [L2] Cache miss: addr = 03a
82965 [MEM] Mem hit: addr = 020, data = 20
82975 [L2] Cache Allocate: addr = 03a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
82985 [L1] Cache Allocate: addr = 24b data = 3f3e3d3c3b3a39383736353433323130
82985 [L1] Cache hit from L2: addr = 24b, data = 3b
82985 [TEST] CPU read @0x24a
82995 [L1] Cache hit: addr = 24a, data = 3a
82995 [TEST] CPU read @0x256
83005 [L1] Cache miss: addr = 256
83005 [TEST] CPU read @0x79c
83025 [L2] Cache miss: addr = 256
83035 [MEM] Mem hit: addr = 240, data = 40
83045 [L2] Cache Allocate: addr = 256 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
83055 [L1] Cache Allocate: addr = 79c data = 5f5e5d5c5b5a59585756555453525150
83055 [L1] Cache hit from L2: addr = 79c, data = 5c
83055 [TEST] CPU read @0x5dd
83065 [L1] Cache miss: addr = 5dd
83065 [TEST] CPU read @0x02e
83085 [L2] Cache miss: addr = 5dd
83095 [MEM] Mem hit: addr = 5c0, data = c0
83105 [L2] Cache Allocate: addr = 5dd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
83115 [L1] Cache Allocate: addr = 02e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
83115 [L1] Cache hit from L2: addr = 02e, data = de
83115 [TEST] CPU read @0x6a1
83125 [L1] Cache miss: addr = 6a1
83125 [TEST] CPU read @0x6ba
83145 [L2] Cache miss: addr = 6a1
83155 [MEM] Mem hit: addr = 6a0, data = a0
83165 [L2] Cache Allocate: addr = 6a1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
83175 [L1] Cache Allocate: addr = 6ba data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
83175 [L1] Cache hit from L2: addr = 6ba, data = aa
83175 [TEST] CPU read @0x181
83185 [L1] Cache miss: addr = 181
83185 [TEST] CPU read @0x55b
83205 [L2] Cache hit: addr = 181, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
83215 [L1] Cache Allocate: addr = 55b data = 8f8e8d8c8b8a89888786858483828180
83215 [L1] Cache hit from L2: addr = 55b, data = 8b
83215 [TEST] CPU read @0x041
83225 [L1] Cache miss: addr = 041
83225 [TEST] CPU read @0x34a
83245 [L2] Cache miss: addr = 041
83255 [MEM] Mem hit: addr = 040, data = 40
83265 [L2] Cache Allocate: addr = 041 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
83275 [L1] Cache Allocate: addr = 34a data = 4f4e4d4c4b4a49484746454443424140
83275 [L1] Cache hit from L2: addr = 34a, data = 4a
83275 [TEST] CPU read @0x2d1
83285 [L1] Cache miss: addr = 2d1
83285 [TEST] CPU read @0x5ab
83305 [L2] Cache miss: addr = 2d1
83315 [MEM] Mem hit: addr = 2c0, data = c0
83325 [L2] Cache Allocate: addr = 2d1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
83335 [L1] Cache Allocate: addr = 5ab data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
83335 [L1] Cache hit from L2: addr = 5ab, data = db
83335 [TEST] CPU read @0x06b
83345 [L1] Cache miss: addr = 06b
83345 [TEST] CPU read @0x0d0
83365 [L2] Cache miss: addr = 06b
83375 [MEM] Mem hit: addr = 060, data = 60
83385 [L2] Cache Allocate: addr = 06b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
83395 [L1] Cache Allocate: addr = 0d0 data = 6f6e6d6c6b6a69686766656463626160
83395 [L1] Cache hit from L2: addr = 0d0, data = 60
83395 [TEST] CPU read @0x7a4
83405 [L1] Cache miss: addr = 7a4
83405 [TEST] CPU read @0x339
83425 [L2] Cache miss: addr = 7a4
83435 [MEM] Mem hit: addr = 7a0, data = a0
83445 [L2] Cache Allocate: addr = 7a4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
83455 [L1] Cache Allocate: addr = 339 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
83455 [L1] Cache hit from L2: addr = 339, data = a9
83455 [TEST] CPU read @0x6a2
83465 [L1] Cache miss: addr = 6a2
83465 [TEST] CPU read @0x2ad
83485 [L2] Cache miss: addr = 6a2
83495 [MEM] Mem hit: addr = 6a0, data = a0
83505 [L2] Cache Allocate: addr = 6a2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
83515 [L1] Cache Allocate: addr = 2ad data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
83515 [L1] Cache hit from L2: addr = 2ad, data = ad
83515 [TEST] CPU read @0x700
83525 [L1] Cache miss: addr = 700
83525 [TEST] CPU read @0x46b
83545 [L2] Cache hit: addr = 700, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
83555 [L1] Cache Allocate: addr = 46b data = 0f0e0d0c0b0a09080706050403020100
83555 [L1] Cache hit from L2: addr = 46b, data = 0b
83555 [TEST] CPU read @0x309
83565 [L1] Cache hit: addr = 309, data = 49
83565 [TEST] CPU read @0x796
83575 [L1] Cache hit: addr = 796, data = 56
83575 [TEST] CPU read @0x376
83585 [L1] Cache miss: addr = 376
83585 [TEST] CPU read @0x431
83605 [L2] Cache miss: addr = 376
83615 [MEM] Mem hit: addr = 360, data = 60
83625 [L2] Cache Allocate: addr = 376 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
83635 [L1] Cache Allocate: addr = 431 data = 7f7e7d7c7b7a79787776757473727170
83635 [L1] Cache hit from L2: addr = 431, data = 71
83635 [TEST] CPU read @0x499
83645 [L1] Cache miss: addr = 499
83645 [TEST] CPU read @0x55c
83665 [L2] Cache miss: addr = 499
83675 [MEM] Mem hit: addr = 480, data = 80
83685 [L2] Cache Allocate: addr = 499 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
83695 [L1] Cache Allocate: addr = 55c data = 9f9e9d9c9b9a99989796959493929190
83695 [L1] Cache hit from L2: addr = 55c, data = 9c
83695 [TEST] CPU read @0x3cc
83705 [L1] Cache miss: addr = 3cc
83705 [TEST] CPU read @0x706
83725 [L2] Cache miss: addr = 3cc
83735 [MEM] Mem hit: addr = 3c0, data = c0
83745 [L2] Cache Allocate: addr = 3cc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
83755 [L1] Cache Allocate: addr = 706 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
83755 [L1] Cache hit from L2: addr = 706, data = c6
83755 [TEST] CPU read @0x30e
83765 [L1] Cache miss: addr = 30e
83765 [TEST] CPU read @0x74b
83785 [L2] Cache miss: addr = 30e
83795 [MEM] Mem hit: addr = 300, data = 00
83805 [L2] Cache Allocate: addr = 30e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
83815 [L1] Cache Allocate: addr = 74b data = 0f0e0d0c0b0a09080706050403020100
83815 [L1] Cache hit from L2: addr = 74b, data = 0b
83815 [TEST] CPU read @0x48c
83825 [L1] Cache miss: addr = 48c
83825 [TEST] CPU read @0x0d3
83845 [L2] Cache hit: addr = 48c, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
83855 [L1] Cache Allocate: addr = 0d3 data = 8f8e8d8c8b8a89888786858483828180
83855 [L1] Cache hit from L2: addr = 0d3, data = 83
83855 [TEST] CPU read @0x1a8
83865 [L1] Cache miss: addr = 1a8
83865 [TEST] CPU read @0x311
83885 [L2] Cache miss: addr = 1a8
83895 [MEM] Mem hit: addr = 1a0, data = a0
83905 [L2] Cache Allocate: addr = 1a8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
83915 [L1] Cache Allocate: addr = 311 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
83915 [L1] Cache hit from L2: addr = 311, data = a1
83915 [TEST] CPU read @0x44f
83925 [L1] Cache miss: addr = 44f
83925 [TEST] CPU read @0x53f
83945 [L2] Cache miss: addr = 44f
83955 [MEM] Mem hit: addr = 440, data = 40
83965 [L2] Cache Allocate: addr = 44f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
83975 [L1] Cache Allocate: addr = 53f data = 4f4e4d4c4b4a49484746454443424140
83975 [L1] Cache hit from L2: addr = 53f, data = 4f
83975 [TEST] CPU read @0x387
83985 [L1] Cache miss: addr = 387
83985 [TEST] CPU read @0x16c
84005 [L2] Cache miss: addr = 387
84015 [MEM] Mem hit: addr = 380, data = 80
84025 [L2] Cache Allocate: addr = 387 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
84035 [L1] Cache Allocate: addr = 16c data = 8f8e8d8c8b8a89888786858483828180
84035 [L1] Cache hit from L2: addr = 16c, data = 8c
84035 [TEST] CPU read @0x655
84045 [L1] Cache miss: addr = 655
84045 [TEST] CPU read @0x796
84065 [L2] Cache miss: addr = 655
84075 [MEM] Mem hit: addr = 640, data = 40
84085 [L2] Cache Allocate: addr = 655 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
84095 [L1] Cache Allocate: addr = 796 data = 5f5e5d5c5b5a59585756555453525150
84095 [L1] Cache hit from L2: addr = 796, data = 56
84095 [TEST] CPU read @0x3d9
84105 [L1] Cache miss: addr = 3d9
84105 [TEST] CPU read @0x583
84125 [L2] Cache hit: addr = 3d9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
84135 [L1] Cache Allocate: addr = 583 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
84135 [L1] Cache hit from L2: addr = 583, data = c3
84135 [TEST] CPU read @0x654
84145 [L1] Cache miss: addr = 654
84145 [TEST] CPU read @0x4cf
84165 [L2] Cache hit: addr = 654, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
84175 [L1] Cache Allocate: addr = 4cf data = 4f4e4d4c4b4a49484746454443424140
84175 [L1] Cache hit from L2: addr = 4cf, data = 4f
84175 [TEST] CPU read @0x18b
84185 [L1] Cache miss: addr = 18b
84185 [TEST] CPU read @0x742
84205 [L2] Cache hit: addr = 18b, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
84215 [L1] Cache Allocate: addr = 742 data = 8f8e8d8c8b8a89888786858483828180
84215 [L1] Cache hit from L2: addr = 742, data = 82
84215 [TEST] CPU read @0x1fd
84225 [L1] Cache miss: addr = 1fd
84225 [TEST] CPU read @0x1cf
84245 [L2] Cache miss: addr = 1fd
84255 [MEM] Mem hit: addr = 1e0, data = e0
84265 [L2] Cache Allocate: addr = 1fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
84275 [L1] Cache Allocate: addr = 1cf data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
84275 [L1] Cache hit from L2: addr = 1cf, data = ff
84275 [TEST] CPU read @0x5bb
84285 [L1] Cache miss: addr = 5bb
84285 [TEST] CPU read @0x691
84305 [L2] Cache miss: addr = 5bb
84315 [MEM] Mem hit: addr = 5a0, data = a0
84325 [L2] Cache Allocate: addr = 5bb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
84335 [L1] Cache Allocate: addr = 691 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
84335 [L1] Cache hit from L2: addr = 691, data = b1
84335 [TEST] CPU read @0x02b
84345 [L1] Cache miss: addr = 02b
84345 [TEST] CPU read @0x78c
84365 [L2] Cache hit: addr = 02b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
84375 [L1] Cache Allocate: addr = 78c data = 2f2e2d2c2b2a29282726252423222120
84375 [L1] Cache hit from L2: addr = 78c, data = 2c
84375 [TEST] CPU read @0x7a6
84385 [L1] Cache miss: addr = 7a6
84385 [TEST] CPU read @0x0bb
84405 [L2] Cache miss: addr = 7a6
84415 [MEM] Mem hit: addr = 7a0, data = a0
84425 [L2] Cache Allocate: addr = 7a6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
84435 [L1] Cache Allocate: addr = 0bb data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
84435 [L1] Cache hit from L2: addr = 0bb, data = ab
84435 [TEST] CPU read @0x137
84445 [L1] Cache miss: addr = 137
84445 [TEST] CPU read @0x40c
84465 [L2] Cache hit: addr = 137, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
84475 [L1] Cache Allocate: addr = 40c data = 2f2e2d2c2b2a29282726252423222120
84475 [L1] Cache hit from L2: addr = 40c, data = 2c
84475 [TEST] CPU read @0x63e
84485 [L1] Cache miss: addr = 63e
84485 [TEST] CPU read @0x6dd
84505 [L2] Cache miss: addr = 63e
84515 [MEM] Mem hit: addr = 620, data = 20
84525 [L2] Cache Allocate: addr = 63e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
84535 [L1] Cache Allocate: addr = 6dd data = 3f3e3d3c3b3a39383736353433323130
84535 [L1] Cache hit from L2: addr = 6dd, data = 3d
84535 [TEST] CPU read @0x166
84545 [L1] Cache hit: addr = 166, data = 86
84545 [TEST] CPU read @0x6f9
84555 [L1] Cache miss: addr = 6f9
84555 [TEST] CPU read @0x32e
84575 [L2] Cache miss: addr = 6f9
84585 [MEM] Mem hit: addr = 6e0, data = e0
84595 [L2] Cache Allocate: addr = 6f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
84605 [L1] Cache Allocate: addr = 32e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
84605 [L1] Cache hit from L2: addr = 32e, data = fe
84605 [TEST] CPU read @0x5b6
84615 [L1] Cache miss: addr = 5b6
84615 [TEST] CPU read @0x1e7
84635 [L2] Cache miss: addr = 5b6
84645 [MEM] Mem hit: addr = 5a0, data = a0
84655 [L2] Cache Allocate: addr = 5b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
84665 [L1] Cache Allocate: addr = 1e7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
84665 [L1] Cache hit from L2: addr = 1e7, data = b7
84665 [TEST] CPU read @0x5cd
84675 [L1] Cache miss: addr = 5cd
84675 [TEST] CPU read @0x677
84695 [L2] Cache miss: addr = 5cd
84705 [MEM] Mem hit: addr = 5c0, data = c0
84715 [L2] Cache Allocate: addr = 5cd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
84725 [L1] Cache Allocate: addr = 677 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
84725 [L1] Cache hit from L2: addr = 677, data = c7
84725 [TEST] CPU read @0x6b7
84735 [L1] Cache miss: addr = 6b7
84735 [TEST] CPU read @0x668
84755 [L2] Cache miss: addr = 6b7
84765 [MEM] Mem hit: addr = 6a0, data = a0
84775 [L2] Cache Allocate: addr = 6b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
84785 [L1] Cache Allocate: addr = 668 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
84785 [L1] Cache hit from L2: addr = 668, data = b8
84785 [TEST] CPU read @0x72f
84795 [L1] Cache miss: addr = 72f
84795 [TEST] CPU read @0x76d
84815 [L2] Cache miss: addr = 72f
84825 [MEM] Mem hit: addr = 720, data = 20
84835 [L2] Cache Allocate: addr = 72f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
84845 [L1] Cache Allocate: addr = 76d data = 2f2e2d2c2b2a29282726252423222120
84845 [L1] Cache hit from L2: addr = 76d, data = 2d
84845 [TEST] CPU read @0x39e
84855 [L1] Cache miss: addr = 39e
84855 [TEST] CPU read @0x6a2
84875 [L2] Cache hit: addr = 39e, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
84885 [L1] Cache Allocate: addr = 6a2 data = 8f8e8d8c8b8a89888786858483828180
84885 [L1] Cache hit from L2: addr = 6a2, data = 82
84885 [TEST] CPU read @0x0a6
84895 [L1] Cache miss: addr = 0a6
84895 [TEST] CPU read @0x53b
84915 [L2] Cache hit: addr = 0a6, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
84925 [L1] Cache Allocate: addr = 53b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
84925 [L1] Cache hit from L2: addr = 53b, data = ab
84925 [TEST] CPU read @0x578
84935 [L1] Cache miss: addr = 578
84935 [TEST] CPU read @0x4e5
84955 [L2] Cache miss: addr = 578
84965 [MEM] Mem hit: addr = 560, data = 60
84975 [L2] Cache Allocate: addr = 578 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
84985 [L1] Cache Allocate: addr = 4e5 data = 7f7e7d7c7b7a79787776757473727170
84985 [L1] Cache hit from L2: addr = 4e5, data = 75
84985 [TEST] CPU read @0x327
84995 [L1] Cache miss: addr = 327
84995 [TEST] CPU read @0x0b4
85015 [L2] Cache miss: addr = 327
85025 [MEM] Mem hit: addr = 320, data = 20
85035 [L2] Cache Allocate: addr = 327 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
85045 [L1] Cache Allocate: addr = 0b4 data = 2f2e2d2c2b2a29282726252423222120
85045 [L1] Cache hit from L2: addr = 0b4, data = 24
85045 [TEST] CPU read @0x571
85055 [L1] Cache miss: addr = 571
85055 [TEST] CPU read @0x21a
85075 [L2] Cache hit: addr = 571, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
85085 [L1] Cache Allocate: addr = 21a data = 6f6e6d6c6b6a69686766656463626160
85085 [L1] Cache hit from L2: addr = 21a, data = 6a
85085 [TEST] CPU read @0x6b0
85095 [L1] Cache miss: addr = 6b0
85095 [TEST] CPU read @0x2a1
85115 [L2] Cache hit: addr = 6b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
85125 [L1] Cache Allocate: addr = 2a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
85125 [L1] Cache hit from L2: addr = 2a1, data = a1
85125 [TEST] CPU read @0x52f
85135 [L1] Cache miss: addr = 52f
85135 [TEST] CPU read @0x130
85155 [L2] Cache miss: addr = 52f
85165 [MEM] Mem hit: addr = 520, data = 20
85175 [L2] Cache Allocate: addr = 52f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
85185 [L1] Cache Allocate: addr = 130 data = 2f2e2d2c2b2a29282726252423222120
85185 [L1] Cache hit from L2: addr = 130, data = 20
85185 [TEST] CPU read @0x267
85195 [L1] Cache miss: addr = 267
85195 [TEST] CPU read @0x346
85215 [L2] Cache hit: addr = 267, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
85225 [L1] Cache Allocate: addr = 346 data = 6f6e6d6c6b6a69686766656463626160
85225 [L1] Cache hit from L2: addr = 346, data = 66
85225 [TEST] CPU read @0x226
85235 [L1] Cache miss: addr = 226
85235 [TEST] CPU read @0x165
85255 [L2] Cache miss: addr = 226
85265 [MEM] Mem hit: addr = 220, data = 20
85275 [L2] Cache Allocate: addr = 226 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
85285 [L1] Cache Allocate: addr = 165 data = 2f2e2d2c2b2a29282726252423222120
85285 [L1] Cache hit from L2: addr = 165, data = 25
85285 [TEST] CPU read @0x66f
85295 [L1] Cache miss: addr = 66f
85295 [TEST] CPU read @0x15c
85315 [L2] Cache miss: addr = 66f
85325 [MEM] Mem hit: addr = 660, data = 60
85335 [L2] Cache Allocate: addr = 66f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
85345 [L1] Cache Allocate: addr = 15c data = 6f6e6d6c6b6a69686766656463626160
85345 [L1] Cache hit from L2: addr = 15c, data = 6c
85345 [TEST] CPU read @0x6b6
85355 [L1] Cache miss: addr = 6b6
85355 [TEST] CPU read @0x478
85375 [L2] Cache hit: addr = 6b6, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
85385 [L1] Cache Allocate: addr = 478 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
85385 [L1] Cache hit from L2: addr = 478, data = a8
85385 [TEST] CPU read @0x409
85395 [L1] Cache hit: addr = 409, data = 29
85395 [TEST] CPU read @0x22a
85405 [L1] Cache miss: addr = 22a
85405 [TEST] CPU read @0x368
85425 [L2] Cache hit: addr = 22a, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
85435 [L1] Cache Allocate: addr = 368 data = 2f2e2d2c2b2a29282726252423222120
85435 [L1] Cache hit from L2: addr = 368, data = 28
85435 [TEST] CPU read @0x321
85445 [L1] Cache miss: addr = 321
85445 [TEST] CPU read @0x203
85465 [L2] Cache miss: addr = 321
85475 [MEM] Mem hit: addr = 320, data = 20
85485 [L2] Cache Allocate: addr = 321 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
85495 [L1] Cache Allocate: addr = 203 data = 2f2e2d2c2b2a29282726252423222120
85495 [L1] Cache hit from L2: addr = 203, data = 23
85495 [TEST] CPU read @0x402
85505 [L1] Cache miss: addr = 402
85505 [TEST] CPU read @0x425
85525 [L2] Cache miss: addr = 402
85535 [MEM] Mem hit: addr = 400, data = 00
85545 [L2] Cache Allocate: addr = 402 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
85555 [L1] Cache Allocate: addr = 425 data = 0f0e0d0c0b0a09080706050403020100
85555 [L1] Cache hit from L2: addr = 425, data = 05
85555 [TEST] CPU read @0x7dd
85565 [L1] Cache miss: addr = 7dd
85565 [TEST] CPU read @0x32b
85585 [L2] Cache miss: addr = 7dd
85595 [MEM] Mem hit: addr = 7c0, data = c0
85605 [L2] Cache Allocate: addr = 7dd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
85615 [L1] Cache Allocate: addr = 32b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
85615 [L1] Cache hit from L2: addr = 32b, data = db
85615 [TEST] CPU read @0x3d8
85625 [L1] Cache miss: addr = 3d8
85625 [TEST] CPU read @0x6c0
85645 [L2] Cache miss: addr = 3d8
85655 [MEM] Mem hit: addr = 3c0, data = c0
85665 [L2] Cache Allocate: addr = 3d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
85675 [L1] Cache Allocate: addr = 6c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
85675 [L1] Cache hit from L2: addr = 6c0, data = d0
85675 [TEST] CPU read @0x57c
85685 [L1] Cache miss: addr = 57c
85685 [TEST] CPU read @0x1c9
85705 [L2] Cache miss: addr = 57c
85715 [MEM] Mem hit: addr = 560, data = 60
85725 [L2] Cache Allocate: addr = 57c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
85735 [L1] Cache Allocate: addr = 1c9 data = 7f7e7d7c7b7a79787776757473727170
85735 [L1] Cache hit from L2: addr = 1c9, data = 79
85735 [TEST] CPU read @0x623
85745 [L1] Cache miss: addr = 623
85745 [TEST] CPU read @0x5a6
85765 [L2] Cache miss: addr = 623
85775 [MEM] Mem hit: addr = 620, data = 20
85785 [L2] Cache Allocate: addr = 623 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
85795 [L1] Cache Allocate: addr = 5a6 data = 2f2e2d2c2b2a29282726252423222120
85795 [L1] Cache hit from L2: addr = 5a6, data = 26
85795 [TEST] CPU read @0x068
85805 [L1] Cache miss: addr = 068
85805 [TEST] CPU read @0x2b9
85825 [L2] Cache miss: addr = 068
85835 [MEM] Mem hit: addr = 060, data = 60
85845 [L2] Cache Allocate: addr = 068 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
85855 [L1] Cache Allocate: addr = 2b9 data = 6f6e6d6c6b6a69686766656463626160
85855 [L1] Cache hit from L2: addr = 2b9, data = 69
85855 [TEST] CPU read @0x0cb
85865 [L1] Cache miss: addr = 0cb
85865 [TEST] CPU read @0x516
85885 [L2] Cache miss: addr = 0cb
85895 [MEM] Mem hit: addr = 0c0, data = c0
85905 [L2] Cache Allocate: addr = 0cb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
85915 [L1] Cache Allocate: addr = 516 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
85915 [L1] Cache hit from L2: addr = 516, data = c6
85915 [TEST] CPU read @0x71f
85925 [L1] Cache miss: addr = 71f
85925 [TEST] CPU read @0x253
85945 [L2] Cache miss: addr = 71f
85955 [MEM] Mem hit: addr = 700, data = 00
85965 [L2] Cache Allocate: addr = 71f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
85975 [L1] Cache Allocate: addr = 253 data = 1f1e1d1c1b1a19181716151413121110
85975 [L1] Cache hit from L2: addr = 253, data = 13
85975 [TEST] CPU read @0x14e
85985 [L1] Cache miss: addr = 14e
85985 [TEST] CPU read @0x0a8
86005 [L2] Cache miss: addr = 14e
86015 [MEM] Mem hit: addr = 140, data = 40
86025 [L2] Cache Allocate: addr = 14e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
86035 [L1] Cache Allocate: addr = 0a8 data = 4f4e4d4c4b4a49484746454443424140
86035 [L1] Cache hit from L2: addr = 0a8, data = 48
86035 [TEST] CPU read @0x3df
86045 [L1] Cache miss: addr = 3df
86045 [TEST] CPU read @0x695
86065 [L2] Cache miss: addr = 3df
86075 [MEM] Mem hit: addr = 3c0, data = c0
86085 [L2] Cache Allocate: addr = 3df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
86095 [L1] Cache Allocate: addr = 695 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
86095 [L1] Cache hit from L2: addr = 695, data = d5
86095 [TEST] CPU read @0x7eb
86105 [L1] Cache miss: addr = 7eb
86105 [TEST] CPU read @0x492
86125 [L2] Cache miss: addr = 7eb
86135 [MEM] Mem hit: addr = 7e0, data = e0
86145 [L2] Cache Allocate: addr = 7eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
86155 [L1] Cache Allocate: addr = 492 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
86155 [L1] Cache hit from L2: addr = 492, data = e2
86155 [TEST] CPU read @0x6ef
86165 [L1] Cache miss: addr = 6ef
86165 [TEST] CPU read @0x1c8
86185 [L2] Cache miss: addr = 6ef
86195 [MEM] Mem hit: addr = 6e0, data = e0
86205 [L2] Cache Allocate: addr = 6ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
86215 [L1] Cache Allocate: addr = 1c8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
86215 [L1] Cache hit from L2: addr = 1c8, data = e8
86215 [TEST] CPU read @0x3ec
86225 [L1] Cache miss: addr = 3ec
86225 [TEST] CPU read @0x76e
86245 [L2] Cache miss: addr = 3ec
86255 [MEM] Mem hit: addr = 3e0, data = e0
86265 [L2] Cache Allocate: addr = 3ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
86275 [L1] Cache Allocate: addr = 76e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
86275 [L1] Cache hit from L2: addr = 76e, data = ee
86275 [TEST] CPU read @0x082
86285 [L1] Cache miss: addr = 082
86285 [TEST] CPU read @0x424
86305 [L2] Cache miss: addr = 082
86315 [MEM] Mem hit: addr = 080, data = 80
86325 [L2] Cache Allocate: addr = 082 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
86335 [L1] Cache Allocate: addr = 424 data = 8f8e8d8c8b8a89888786858483828180
86335 [L1] Cache hit from L2: addr = 424, data = 84
86335 [TEST] CPU read @0x2e2
86345 [L1] Cache miss: addr = 2e2
86345 [TEST] CPU read @0x0e3
86365 [L2] Cache miss: addr = 2e2
86375 [MEM] Mem hit: addr = 2e0, data = e0
86385 [L2] Cache Allocate: addr = 2e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
86395 [L1] Cache Allocate: addr = 0e3 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
86395 [L1] Cache hit from L2: addr = 0e3, data = e3
86395 [TEST] CPU read @0x6b6
86405 [L1] Cache miss: addr = 6b6
86405 [TEST] CPU read @0x097
86425 [L2] Cache hit: addr = 6b6, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
86435 [L1] Cache Allocate: addr = 097 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
86435 [L1] Cache hit from L2: addr = 097, data = a7
86435 [TEST] CPU read @0x3ff
86445 [L1] Cache miss: addr = 3ff
86445 [TEST] CPU read @0x108
86465 [L2] Cache miss: addr = 3ff
86475 [MEM] Mem hit: addr = 3e0, data = e0
86485 [L2] Cache Allocate: addr = 3ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
86495 [L1] Cache Allocate: addr = 108 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
86495 [L1] Cache hit from L2: addr = 108, data = f8
86495 [TEST] CPU read @0x199
86505 [L1] Cache miss: addr = 199
86505 [TEST] CPU read @0x639
86525 [L2] Cache hit: addr = 199, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
86535 [L1] Cache Allocate: addr = 639 data = 8f8e8d8c8b8a89888786858483828180
86535 [L1] Cache hit from L2: addr = 639, data = 89
86535 [TEST] CPU read @0x646
86545 [L1] Cache miss: addr = 646
86545 [TEST] CPU read @0x1dc
86565 [L2] Cache miss: addr = 646
86575 [MEM] Mem hit: addr = 640, data = 40
86585 [L2] Cache Allocate: addr = 646 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
86595 [L1] Cache Allocate: addr = 1dc data = 4f4e4d4c4b4a49484746454443424140
86595 [L1] Cache hit from L2: addr = 1dc, data = 4c
86595 [TEST] CPU read @0x4af
86605 [L1] Cache miss: addr = 4af
86605 [TEST] CPU read @0x398
86625 [L2] Cache miss: addr = 4af
86635 [MEM] Mem hit: addr = 4a0, data = a0
86645 [L2] Cache Allocate: addr = 4af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
86655 [L1] Cache Allocate: addr = 398 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
86655 [L1] Cache hit from L2: addr = 398, data = a8
86655 [TEST] CPU read @0x1c7
86665 [L1] Cache hit: addr = 1c7, data = e7
86665 [TEST] CPU read @0x5a2
86675 [L1] Cache miss: addr = 5a2
86675 [TEST] CPU read @0x6f6
86695 [L2] Cache miss: addr = 5a2
86705 [MEM] Mem hit: addr = 5a0, data = a0
86715 [L2] Cache Allocate: addr = 5a2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
86725 [L1] Cache Allocate: addr = 6f6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
86725 [L1] Cache hit from L2: addr = 6f6, data = a6
86725 [TEST] CPU read @0x260
86735 [L1] Cache miss: addr = 260
86735 [TEST] CPU read @0x1aa
86755 [L2] Cache hit: addr = 260, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
86765 [L1] Cache Allocate: addr = 1aa data = 6f6e6d6c6b6a69686766656463626160
86765 [L1] Cache hit from L2: addr = 1aa, data = 6a
86765 [TEST] CPU read @0x27e
86775 [L1] Cache miss: addr = 27e
86775 [TEST] CPU read @0x1e3
86795 [L2] Cache hit: addr = 27e, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
86805 [L1] Cache Allocate: addr = 1e3 data = 6f6e6d6c6b6a69686766656463626160
86805 [L1] Cache hit from L2: addr = 1e3, data = 63
86805 [TEST] CPU read @0x187
86815 [L1] Cache miss: addr = 187
86815 [TEST] CPU read @0x637
86835 [L2] Cache hit: addr = 187, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
86845 [L1] Cache Allocate: addr = 637 data = 8f8e8d8c8b8a89888786858483828180
86845 [L1] Cache hit from L2: addr = 637, data = 87
86845 [TEST] CPU read @0x537
86855 [L1] Cache miss: addr = 537
86855 [TEST] CPU read @0x342
86875 [L2] Cache miss: addr = 537
86885 [MEM] Mem hit: addr = 520, data = 20
86895 [L2] Cache Allocate: addr = 537 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
86905 [L1] Cache Allocate: addr = 342 data = 3f3e3d3c3b3a39383736353433323130
86905 [L1] Cache hit from L2: addr = 342, data = 32
86905 [TEST] CPU read @0x389
86915 [L1] Cache miss: addr = 389
86915 [TEST] CPU read @0x38f
86935 [L2] Cache miss: addr = 389
86945 [MEM] Mem hit: addr = 380, data = 80
86955 [L2] Cache Allocate: addr = 389 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
86965 [L1] Cache Allocate: addr = 38f data = 8f8e8d8c8b8a89888786858483828180
86965 [L1] Cache hit from L2: addr = 38f, data = 8f
86965 [TEST] CPU read @0x657
86975 [L1] Cache miss: addr = 657
86975 [TEST] CPU read @0x57b
86995 [L2] Cache hit: addr = 657, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
87005 [L1] Cache Allocate: addr = 57b data = 4f4e4d4c4b4a49484746454443424140
87005 [L1] Cache hit from L2: addr = 57b, data = 4b
87005 [TEST] CPU read @0x1da
87015 [L1] Cache hit: addr = 1da, data = 4a
87015 [TEST] CPU read @0x55e
87025 [L1] Cache miss: addr = 55e
87025 [TEST] CPU read @0x6a7
87045 [L2] Cache hit: addr = 55e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
87055 [L1] Cache Allocate: addr = 6a7 data = 4f4e4d4c4b4a49484746454443424140
87055 [L1] Cache hit from L2: addr = 6a7, data = 47
87055 [TEST] CPU read @0x739
87065 [L1] Cache miss: addr = 739
87065 [TEST] CPU read @0x413
87085 [L2] Cache miss: addr = 739
87095 [MEM] Mem hit: addr = 720, data = 20
87105 [L2] Cache Allocate: addr = 739 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
87115 [L1] Cache Allocate: addr = 413 data = 3f3e3d3c3b3a39383736353433323130
87115 [L1] Cache hit from L2: addr = 413, data = 33
87115 [TEST] CPU read @0x32e
87125 [L1] Cache miss: addr = 32e
87125 [TEST] CPU read @0x743
87145 [L2] Cache miss: addr = 32e
87155 [MEM] Mem hit: addr = 320, data = 20
87165 [L2] Cache Allocate: addr = 32e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
87175 [L1] Cache Allocate: addr = 743 data = 2f2e2d2c2b2a29282726252423222120
87175 [L1] Cache hit from L2: addr = 743, data = 23
87175 [TEST] CPU read @0x0de
87185 [L1] Cache miss: addr = 0de
87185 [TEST] CPU read @0x503
87205 [L2] Cache miss: addr = 0de
87215 [MEM] Mem hit: addr = 0c0, data = c0
87225 [L2] Cache Allocate: addr = 0de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
87235 [L1] Cache Allocate: addr = 503 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
87235 [L1] Cache hit from L2: addr = 503, data = d3
87235 [TEST] CPU read @0x09e
87245 [L1] Cache miss: addr = 09e
87245 [TEST] CPU read @0x527
87265 [L2] Cache miss: addr = 09e
87275 [MEM] Mem hit: addr = 080, data = 80
87285 [L2] Cache Allocate: addr = 09e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
87295 [L1] Cache Allocate: addr = 527 data = 9f9e9d9c9b9a99989796959493929190
87295 [L1] Cache hit from L2: addr = 527, data = 97
87295 [TEST] CPU read @0x1c2
87305 [L1] Cache miss: addr = 1c2
87305 [TEST] CPU read @0x136
87325 [L2] Cache miss: addr = 1c2
87335 [MEM] Mem hit: addr = 1c0, data = c0
87345 [L2] Cache Allocate: addr = 1c2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
87355 [L1] Cache Allocate: addr = 136 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
87355 [L1] Cache hit from L2: addr = 136, data = c6
87355 [TEST] CPU read @0x02c
87365 [L1] Cache miss: addr = 02c
87365 [TEST] CPU read @0x394
87385 [L2] Cache miss: addr = 02c
87395 [MEM] Mem hit: addr = 020, data = 20
87405 [L2] Cache Allocate: addr = 02c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
87415 [L1] Cache Allocate: addr = 394 data = 2f2e2d2c2b2a29282726252423222120
87415 [L1] Cache hit from L2: addr = 394, data = 24
87415 [TEST] CPU read @0x2bd
87425 [L1] Cache miss: addr = 2bd
87425 [TEST] CPU read @0x405
87445 [L2] Cache miss: addr = 2bd
87455 [MEM] Mem hit: addr = 2a0, data = a0
87465 [L2] Cache Allocate: addr = 2bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
87475 [L1] Cache Allocate: addr = 405 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
87475 [L1] Cache hit from L2: addr = 405, data = b5
87475 [TEST] CPU read @0x2d2
87485 [L1] Cache miss: addr = 2d2
87485 [TEST] CPU read @0x416
87505 [L2] Cache miss: addr = 2d2
87515 [MEM] Mem hit: addr = 2c0, data = c0
87525 [L2] Cache Allocate: addr = 2d2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
87535 [L1] Cache Allocate: addr = 416 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
87535 [L1] Cache hit from L2: addr = 416, data = d6
87535 [TEST] CPU read @0x2e3
87545 [L1] Cache miss: addr = 2e3
87545 [TEST] CPU read @0x3cf
87565 [L2] Cache miss: addr = 2e3
87575 [MEM] Mem hit: addr = 2e0, data = e0
87585 [L2] Cache Allocate: addr = 2e3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
87595 [L1] Cache Allocate: addr = 3cf data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
87595 [L1] Cache hit from L2: addr = 3cf, data = ef
87595 [TEST] CPU read @0x027
87605 [L1] Cache miss: addr = 027
87605 [TEST] CPU read @0x092
87625 [L2] Cache hit: addr = 027, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
87635 [L1] Cache Allocate: addr = 092 data = 2f2e2d2c2b2a29282726252423222120
87635 [L1] Cache hit from L2: addr = 092, data = 22
87635 [TEST] CPU read @0x4f9
87645 [L1] Cache miss: addr = 4f9
87645 [TEST] CPU read @0x771
87665 [L2] Cache miss: addr = 4f9
87675 [MEM] Mem hit: addr = 4e0, data = e0
87685 [L2] Cache Allocate: addr = 4f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
87695 [L1] Cache Allocate: addr = 771 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
87695 [L1] Cache hit from L2: addr = 771, data = f1
87695 [TEST] CPU read @0x446
87705 [L1] Cache miss: addr = 446
87705 [TEST] CPU read @0x12d
87725 [L2] Cache miss: addr = 446
87735 [MEM] Mem hit: addr = 440, data = 40
87745 [L2] Cache Allocate: addr = 446 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
87755 [L1] Cache Allocate: addr = 12d data = 4f4e4d4c4b4a49484746454443424140
87755 [L1] Cache hit from L2: addr = 12d, data = 4d
87755 [TEST] CPU read @0x398
87765 [L1] Cache miss: addr = 398
87765 [TEST] CPU read @0x48c
87785 [L2] Cache miss: addr = 398
87795 [MEM] Mem hit: addr = 380, data = 80
87805 [L2] Cache Allocate: addr = 398 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
87815 [L1] Cache Allocate: addr = 48c data = 9f9e9d9c9b9a99989796959493929190
87815 [L1] Cache hit from L2: addr = 48c, data = 9c
87815 [TEST] CPU read @0x424
87825 [L1] Cache miss: addr = 424
87825 [TEST] CPU read @0x360
87845 [L2] Cache miss: addr = 424
87855 [MEM] Mem hit: addr = 420, data = 20
87865 [L2] Cache Allocate: addr = 424 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
87875 [L1] Cache Allocate: addr = 360 data = 2f2e2d2c2b2a29282726252423222120
87875 [L1] Cache hit from L2: addr = 360, data = 20
87875 [TEST] CPU read @0x56a
87885 [L1] Cache miss: addr = 56a
87885 [TEST] CPU read @0x3c3
87905 [L2] Cache miss: addr = 56a
87915 [MEM] Mem hit: addr = 560, data = 60
87925 [L2] Cache Allocate: addr = 56a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
87935 [L1] Cache Allocate: addr = 3c3 data = 6f6e6d6c6b6a69686766656463626160
87935 [L1] Cache hit from L2: addr = 3c3, data = 63
87935 [TEST] CPU read @0x69b
87945 [L1] Cache miss: addr = 69b
87945 [TEST] CPU read @0x718
87965 [L2] Cache miss: addr = 69b
87975 [MEM] Mem hit: addr = 680, data = 80
87985 [L2] Cache Allocate: addr = 69b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
87995 [L1] Cache Allocate: addr = 718 data = 9f9e9d9c9b9a99989796959493929190
87995 [L1] Cache hit from L2: addr = 718, data = 98
87995 [TEST] CPU read @0x28d
88005 [L1] Cache miss: addr = 28d
88005 [TEST] CPU read @0x375
88025 [L2] Cache miss: addr = 28d
88035 [MEM] Mem hit: addr = 280, data = 80
88045 [L2] Cache Allocate: addr = 28d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
88055 [L1] Cache Allocate: addr = 375 data = 8f8e8d8c8b8a89888786858483828180
88055 [L1] Cache hit from L2: addr = 375, data = 85
88055 [TEST] CPU read @0x3de
88065 [L1] Cache miss: addr = 3de
88065 [TEST] CPU read @0x63a
88085 [L2] Cache miss: addr = 3de
88095 [MEM] Mem hit: addr = 3c0, data = c0
88105 [L2] Cache Allocate: addr = 3de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
88115 [L1] Cache Allocate: addr = 63a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
88115 [L1] Cache hit from L2: addr = 63a, data = da
88115 [TEST] CPU read @0x585
88125 [L1] Cache miss: addr = 585
88125 [TEST] CPU read @0x31b
88145 [L2] Cache miss: addr = 585
88155 [MEM] Mem hit: addr = 580, data = 80
88165 [L2] Cache Allocate: addr = 585 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
88175 [L1] Cache Allocate: addr = 31b data = 8f8e8d8c8b8a89888786858483828180
88175 [L1] Cache hit from L2: addr = 31b, data = 8b
88175 [TEST] CPU read @0x686
88185 [L1] Cache miss: addr = 686
88185 [TEST] CPU read @0x060
88205 [L2] Cache miss: addr = 686
88215 [MEM] Mem hit: addr = 680, data = 80
88225 [L2] Cache Allocate: addr = 686 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
88235 [L1] Cache Allocate: addr = 060 data = 8f8e8d8c8b8a89888786858483828180
88235 [L1] Cache hit from L2: addr = 060, data = 80
88235 [TEST] CPU read @0x3b4
88245 [L1] Cache miss: addr = 3b4
88245 [TEST] CPU read @0x4d8
88265 [L2] Cache miss: addr = 3b4
88275 [MEM] Mem hit: addr = 3a0, data = a0
88285 [L2] Cache Allocate: addr = 3b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
88295 [L1] Cache Allocate: addr = 4d8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
88295 [L1] Cache hit from L2: addr = 4d8, data = b8
88295 [TEST] CPU read @0x4fa
88305 [L1] Cache miss: addr = 4fa
88305 [TEST] CPU read @0x420
88325 [L2] Cache hit: addr = 4fa, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
88335 [L1] Cache Allocate: addr = 420 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
88335 [L1] Cache hit from L2: addr = 420, data = e0
88335 [TEST] CPU read @0x2e3
88345 [L1] Cache miss: addr = 2e3
88345 [TEST] CPU read @0x457
88365 [L2] Cache miss: addr = 2e3
88375 [MEM] Mem hit: addr = 2e0, data = e0
88385 [L2] Cache Allocate: addr = 2e3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
88395 [L1] Cache Allocate: addr = 457 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
88395 [L1] Cache hit from L2: addr = 457, data = e7
88395 [TEST] CPU read @0x56a
88405 [L1] Cache miss: addr = 56a
88405 [TEST] CPU read @0x6c7
88425 [L2] Cache hit: addr = 56a, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
88435 [L1] Cache Allocate: addr = 6c7 data = 6f6e6d6c6b6a69686766656463626160
88435 [L1] Cache hit from L2: addr = 6c7, data = 67
88435 [TEST] CPU read @0x0b8
88445 [L1] Cache miss: addr = 0b8
88445 [TEST] CPU read @0x193
88465 [L2] Cache hit: addr = 0b8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
88475 [L1] Cache Allocate: addr = 193 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
88475 [L1] Cache hit from L2: addr = 193, data = a3
88475 [TEST] CPU read @0x00d
88485 [L1] Cache miss: addr = 00d
88485 [TEST] CPU read @0x6d1
88505 [L2] Cache miss: addr = 00d
88515 [MEM] Mem hit: addr = 000, data = 00
88525 [L2] Cache Allocate: addr = 00d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
88535 [L1] Cache Allocate: addr = 6d1 data = 0f0e0d0c0b0a09080706050403020100
88535 [L1] Cache hit from L2: addr = 6d1, data = 01
88535 [TEST] CPU read @0x6aa
88545 [L1] Cache miss: addr = 6aa
88545 [TEST] CPU read @0x391
88565 [L2] Cache miss: addr = 6aa
88575 [MEM] Mem hit: addr = 6a0, data = a0
88585 [L2] Cache Allocate: addr = 6aa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
88595 [L1] Cache Allocate: addr = 391 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
88595 [L1] Cache hit from L2: addr = 391, data = a1
88595 [TEST] CPU read @0x2de
88605 [L1] Cache miss: addr = 2de
88605 [TEST] CPU read @0x4f6
88625 [L2] Cache miss: addr = 2de
88635 [MEM] Mem hit: addr = 2c0, data = c0
88645 [L2] Cache Allocate: addr = 2de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
88655 [L1] Cache Allocate: addr = 4f6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
88655 [L1] Cache hit from L2: addr = 4f6, data = d6
88655 [TEST] CPU read @0x45a
88665 [L1] Cache miss: addr = 45a
88665 [TEST] CPU read @0x0c1
88685 [L2] Cache hit: addr = 45a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
88695 [L1] Cache Allocate: addr = 0c1 data = 4f4e4d4c4b4a49484746454443424140
88695 [L1] Cache hit from L2: addr = 0c1, data = 41
88695 [TEST] CPU read @0x193
88705 [L1] Cache miss: addr = 193
88705 [TEST] CPU read @0x533
88725 [L2] Cache hit: addr = 193, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
88735 [L1] Cache Allocate: addr = 533 data = 8f8e8d8c8b8a89888786858483828180
88735 [L1] Cache hit from L2: addr = 533, data = 83
88735 [TEST] CPU read @0x3d3
88745 [L1] Cache miss: addr = 3d3
88745 [TEST] CPU read @0x5f8
88765 [L2] Cache miss: addr = 3d3
88775 [MEM] Mem hit: addr = 3c0, data = c0
88785 [L2] Cache Allocate: addr = 3d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
88795 [L1] Cache Allocate: addr = 5f8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
88795 [L1] Cache hit from L2: addr = 5f8, data = d8
88795 [TEST] CPU read @0x005
88805 [L1] Cache miss: addr = 005
88805 [TEST] CPU read @0x091
88825 [L2] Cache hit: addr = 005, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
88835 [L1] Cache Allocate: addr = 091 data = 0f0e0d0c0b0a09080706050403020100
88835 [L1] Cache hit from L2: addr = 091, data = 01
88835 [TEST] CPU read @0x0a5
88845 [L1] Cache miss: addr = 0a5
88845 [TEST] CPU read @0x2c3
88865 [L2] Cache hit: addr = 0a5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
88875 [L1] Cache Allocate: addr = 2c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
88875 [L1] Cache hit from L2: addr = 2c3, data = a3
88875 [TEST] CPU read @0x2bb
88885 [L1] Cache miss: addr = 2bb
88885 [TEST] CPU read @0x415
88905 [L2] Cache miss: addr = 2bb
88915 [MEM] Mem hit: addr = 2a0, data = a0
88925 [L2] Cache Allocate: addr = 2bb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
88935 [L1] Cache Allocate: addr = 415 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
88935 [L1] Cache hit from L2: addr = 415, data = b5
88935 [TEST] CPU read @0x650
88945 [L1] Cache miss: addr = 650
88945 [TEST] CPU read @0x109
88965 [L2] Cache miss: addr = 650
88975 [MEM] Mem hit: addr = 640, data = 40
88985 [L2] Cache Allocate: addr = 650 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
88995 [L1] Cache Allocate: addr = 109 data = 5f5e5d5c5b5a59585756555453525150
88995 [L1] Cache hit from L2: addr = 109, data = 59
88995 [TEST] CPU read @0x4d5
89005 [L1] Cache miss: addr = 4d5
89005 [TEST] CPU read @0x4a9
89025 [L2] Cache miss: addr = 4d5
89035 [MEM] Mem hit: addr = 4c0, data = c0
89045 [L2] Cache Allocate: addr = 4d5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
89055 [L1] Cache Allocate: addr = 4a9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
89055 [L1] Cache hit from L2: addr = 4a9, data = d9
89055 [TEST] CPU read @0x203
89065 [L1] Cache miss: addr = 203
89065 [TEST] CPU read @0x1ad
89085 [L2] Cache miss: addr = 203
89095 [MEM] Mem hit: addr = 200, data = 00
89105 [L2] Cache Allocate: addr = 203 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
89115 [L1] Cache Allocate: addr = 1ad data = 0f0e0d0c0b0a09080706050403020100
89115 [L1] Cache hit from L2: addr = 1ad, data = 0d
89115 [TEST] CPU read @0x014
89125 [L1] Cache miss: addr = 014
89125 [TEST] CPU read @0x751
89145 [L2] Cache miss: addr = 014
89155 [MEM] Mem hit: addr = 000, data = 00
89165 [L2] Cache Allocate: addr = 014 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
89175 [L1] Cache Allocate: addr = 751 data = 1f1e1d1c1b1a19181716151413121110
89175 [L1] Cache hit from L2: addr = 751, data = 11
89175 [TEST] CPU read @0x113
89185 [L1] Cache miss: addr = 113
89185 [TEST] CPU read @0x731
89205 [L2] Cache miss: addr = 113
89215 [MEM] Mem hit: addr = 100, data = 00
89225 [L2] Cache Allocate: addr = 113 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
89235 [L1] Cache Allocate: addr = 731 data = 1f1e1d1c1b1a19181716151413121110
89235 [L1] Cache hit from L2: addr = 731, data = 11
89235 [TEST] CPU read @0x72c
89245 [L1] Cache miss: addr = 72c
89245 [TEST] CPU read @0x692
89265 [L2] Cache miss: addr = 72c
89275 [MEM] Mem hit: addr = 720, data = 20
89285 [L2] Cache Allocate: addr = 72c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
89295 [L1] Cache Allocate: addr = 692 data = 2f2e2d2c2b2a29282726252423222120
89295 [L1] Cache hit from L2: addr = 692, data = 22
89295 [TEST] CPU read @0x538
89305 [L1] Cache miss: addr = 538
89305 [TEST] CPU read @0x10e
89325 [L2] Cache miss: addr = 538
89335 [MEM] Mem hit: addr = 520, data = 20
89345 [L2] Cache Allocate: addr = 538 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
89355 [L1] Cache Allocate: addr = 10e data = 3f3e3d3c3b3a39383736353433323130
89355 [L1] Cache hit from L2: addr = 10e, data = 3e
89355 [TEST] CPU read @0x020
89365 [L1] Cache miss: addr = 020
89365 [TEST] CPU read @0x551
89385 [L2] Cache miss: addr = 020
89395 [MEM] Mem hit: addr = 020, data = 20
89405 [L2] Cache Allocate: addr = 020 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
89415 [L1] Cache Allocate: addr = 551 data = 2f2e2d2c2b2a29282726252423222120
89415 [L1] Cache hit from L2: addr = 551, data = 21
89415 [TEST] CPU read @0x2f7
89425 [L1] Cache miss: addr = 2f7
89425 [TEST] CPU read @0x1be
89445 [L2] Cache hit: addr = 2f7, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
89455 [L1] Cache Allocate: addr = 1be data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
89455 [L1] Cache hit from L2: addr = 1be, data = ee
89455 [TEST] CPU read @0x1d9
89465 [L1] Cache miss: addr = 1d9
89465 [TEST] CPU read @0x313
89485 [L2] Cache miss: addr = 1d9
89495 [MEM] Mem hit: addr = 1c0, data = c0
89505 [L2] Cache Allocate: addr = 1d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
89515 [L1] Cache Allocate: addr = 313 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
89515 [L1] Cache hit from L2: addr = 313, data = d3
89515 [TEST] CPU read @0x439
89525 [L1] Cache miss: addr = 439
89525 [TEST] CPU read @0x51f
89545 [L2] Cache miss: addr = 439
89555 [MEM] Mem hit: addr = 420, data = 20
89565 [L2] Cache Allocate: addr = 439 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
89575 [L1] Cache Allocate: addr = 51f data = 3f3e3d3c3b3a39383736353433323130
89575 [L1] Cache hit from L2: addr = 51f, data = 3f
89575 [TEST] CPU read @0x5bf
89585 [L1] Cache miss: addr = 5bf
89585 [TEST] CPU read @0x6ed
89605 [L2] Cache miss: addr = 5bf
89615 [MEM] Mem hit: addr = 5a0, data = a0
89625 [L2] Cache Allocate: addr = 5bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
89635 [L1] Cache Allocate: addr = 6ed data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
89635 [L1] Cache hit from L2: addr = 6ed, data = bd
89635 [TEST] CPU read @0x286
89645 [L1] Cache miss: addr = 286
89645 [TEST] CPU read @0x444
89665 [L2] Cache miss: addr = 286
89675 [MEM] Mem hit: addr = 280, data = 80
89685 [L2] Cache Allocate: addr = 286 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
89695 [L1] Cache Allocate: addr = 444 data = 8f8e8d8c8b8a89888786858483828180
89695 [L1] Cache hit from L2: addr = 444, data = 84
89695 [TEST] CPU read @0x175
89705 [L1] Cache miss: addr = 175
89705 [TEST] CPU read @0x1fa
89725 [L2] Cache miss: addr = 175
89735 [MEM] Mem hit: addr = 160, data = 60
89745 [L2] Cache Allocate: addr = 175 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
89755 [L1] Cache Allocate: addr = 1fa data = 7f7e7d7c7b7a79787776757473727170
89755 [L1] Cache hit from L2: addr = 1fa, data = 7a
89755 [TEST] CPU read @0x5dd
89765 [L1] Cache miss: addr = 5dd
89765 [TEST] CPU read @0x34b
89785 [L2] Cache miss: addr = 5dd
89795 [MEM] Mem hit: addr = 5c0, data = c0
89805 [L2] Cache Allocate: addr = 5dd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
89815 [L1] Cache Allocate: addr = 34b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
89815 [L1] Cache hit from L2: addr = 34b, data = db
89815 [TEST] CPU read @0x283
89825 [L1] Cache miss: addr = 283
89825 [TEST] CPU read @0x3b6
89845 [L2] Cache hit: addr = 283, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
89855 [L1] Cache Allocate: addr = 3b6 data = 8f8e8d8c8b8a89888786858483828180
89855 [L1] Cache hit from L2: addr = 3b6, data = 86
89855 [TEST] CPU read @0x09d
89865 [L1] Cache miss: addr = 09d
89865 [TEST] CPU read @0x551
89885 [L2] Cache miss: addr = 09d
89895 [MEM] Mem hit: addr = 080, data = 80
89905 [L2] Cache Allocate: addr = 09d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
89915 [L1] Cache Allocate: addr = 551 data = 9f9e9d9c9b9a99989796959493929190
89915 [L1] Cache hit from L2: addr = 551, data = 91
89915 [TEST] CPU read @0x122
89925 [L1] Cache miss: addr = 122
89925 [TEST] CPU read @0x210
89945 [L2] Cache hit: addr = 122, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
89955 [L1] Cache Allocate: addr = 210 data = 2f2e2d2c2b2a29282726252423222120
89955 [L1] Cache hit from L2: addr = 210, data = 20
89955 [TEST] CPU read @0x47b
89965 [L1] Cache miss: addr = 47b
89965 [TEST] CPU read @0x21a
89985 [L2] Cache miss: addr = 47b
89995 [MEM] Mem hit: addr = 460, data = 60
90005 [L2] Cache Allocate: addr = 47b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
90015 [L1] Cache Allocate: addr = 21a data = 7f7e7d7c7b7a79787776757473727170
90015 [L1] Cache hit from L2: addr = 21a, data = 7a
90015 [TEST] CPU read @0x4d9
90025 [L1] Cache miss: addr = 4d9
90025 [TEST] CPU read @0x292
90045 [L2] Cache miss: addr = 4d9
90055 [MEM] Mem hit: addr = 4c0, data = c0
90065 [L2] Cache Allocate: addr = 4d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
90075 [L1] Cache Allocate: addr = 292 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
90075 [L1] Cache hit from L2: addr = 292, data = d2
90075 [TEST] CPU read @0x1fa
90085 [L1] Cache hit: addr = 1fa, data = 7a
90085 [TEST] CPU read @0x089
90095 [L1] Cache miss: addr = 089
90095 [TEST] CPU read @0x12d
90115 [L2] Cache hit: addr = 089, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
90125 [L1] Cache Allocate: addr = 12d data = 8f8e8d8c8b8a89888786858483828180
90125 [L1] Cache hit from L2: addr = 12d, data = 8d
90125 [TEST] CPU read @0x76b
90135 [L1] Cache miss: addr = 76b
90135 [TEST] CPU read @0x15e
90155 [L2] Cache miss: addr = 76b
90165 [MEM] Mem hit: addr = 760, data = 60
90175 [L2] Cache Allocate: addr = 76b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
90185 [L1] Cache Allocate: addr = 15e data = 6f6e6d6c6b6a69686766656463626160
90185 [L1] Cache hit from L2: addr = 15e, data = 6e
90185 [TEST] CPU read @0x07d
90195 [L1] Cache miss: addr = 07d
90195 [TEST] CPU read @0x01b
90215 [L2] Cache miss: addr = 07d
90225 [MEM] Mem hit: addr = 060, data = 60
90235 [L2] Cache Allocate: addr = 07d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
90245 [L1] Cache Allocate: addr = 01b data = 7f7e7d7c7b7a79787776757473727170
90245 [L1] Cache hit from L2: addr = 01b, data = 7b
90245 [TEST] CPU read @0x4c2
90255 [L1] Cache miss: addr = 4c2
90255 [TEST] CPU read @0x59a
90275 [L2] Cache hit: addr = 4c2, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
90285 [L1] Cache Allocate: addr = 59a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
90285 [L1] Cache hit from L2: addr = 59a, data = ca
90285 [TEST] CPU read @0x626
90295 [L1] Cache miss: addr = 626
90295 [TEST] CPU read @0x78c
90315 [L2] Cache miss: addr = 626
90325 [MEM] Mem hit: addr = 620, data = 20
90335 [L2] Cache Allocate: addr = 626 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
90345 [L1] Cache Allocate: addr = 78c data = 2f2e2d2c2b2a29282726252423222120
90345 [L1] Cache hit from L2: addr = 78c, data = 2c
90345 [TEST] CPU read @0x61f
90355 [L1] Cache miss: addr = 61f
90355 [TEST] CPU read @0x71c
90375 [L2] Cache miss: addr = 61f
90385 [MEM] Mem hit: addr = 600, data = 00
90395 [L2] Cache Allocate: addr = 61f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
90405 [L1] Cache Allocate: addr = 71c data = 1f1e1d1c1b1a19181716151413121110
90405 [L1] Cache hit from L2: addr = 71c, data = 1c
90405 [TEST] CPU read @0x67a
90415 [L1] Cache miss: addr = 67a
90415 [TEST] CPU read @0x082
90435 [L2] Cache miss: addr = 67a
90445 [MEM] Mem hit: addr = 660, data = 60
90455 [L2] Cache Allocate: addr = 67a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
90465 [L1] Cache Allocate: addr = 082 data = 7f7e7d7c7b7a79787776757473727170
90465 [L1] Cache hit from L2: addr = 082, data = 72
90465 [TEST] CPU read @0x144
90475 [L1] Cache miss: addr = 144
90475 [TEST] CPU read @0x009
90495 [L2] Cache miss: addr = 144
90505 [MEM] Mem hit: addr = 140, data = 40
90515 [L2] Cache Allocate: addr = 144 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
90525 [L1] Cache Allocate: addr = 009 data = 4f4e4d4c4b4a49484746454443424140
90525 [L1] Cache hit from L2: addr = 009, data = 49
90525 [TEST] CPU read @0x7cd
90535 [L1] Cache miss: addr = 7cd
90535 [TEST] CPU read @0x23b
90555 [L2] Cache miss: addr = 7cd
90565 [MEM] Mem hit: addr = 7c0, data = c0
90575 [L2] Cache Allocate: addr = 7cd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
90585 [L1] Cache Allocate: addr = 23b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
90585 [L1] Cache hit from L2: addr = 23b, data = cb
90585 [TEST] CPU read @0x155
90595 [L1] Cache hit: addr = 155, data = 65
90595 [TEST] CPU read @0x2cd
90605 [L1] Cache miss: addr = 2cd
90605 [TEST] CPU read @0x136
90625 [L2] Cache miss: addr = 2cd
90635 [MEM] Mem hit: addr = 2c0, data = c0
90645 [L2] Cache Allocate: addr = 2cd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
90655 [L1] Cache Allocate: addr = 136 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
90655 [L1] Cache hit from L2: addr = 136, data = c6
90655 [TEST] CPU read @0x0ef
90665 [L1] Cache miss: addr = 0ef
90665 [TEST] CPU read @0x099
90685 [L2] Cache miss: addr = 0ef
90695 [MEM] Mem hit: addr = 0e0, data = e0
90705 [L2] Cache Allocate: addr = 0ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
90715 [L1] Cache Allocate: addr = 099 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
90715 [L1] Cache hit from L2: addr = 099, data = e9
90715 [TEST] CPU read @0x582
90725 [L1] Cache miss: addr = 582
90725 [TEST] CPU read @0x2cb
90745 [L2] Cache miss: addr = 582
90755 [MEM] Mem hit: addr = 580, data = 80
90765 [L2] Cache Allocate: addr = 582 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
90775 [L1] Cache Allocate: addr = 2cb data = 8f8e8d8c8b8a89888786858483828180
90775 [L1] Cache hit from L2: addr = 2cb, data = 8b
90775 [TEST] CPU read @0x77c
90785 [L1] Cache miss: addr = 77c
90785 [TEST] CPU read @0x6bc
90805 [L2] Cache miss: addr = 77c
90815 [MEM] Mem hit: addr = 760, data = 60
90825 [L2] Cache Allocate: addr = 77c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
90835 [L1] Cache Allocate: addr = 6bc data = 7f7e7d7c7b7a79787776757473727170
90835 [L1] Cache hit from L2: addr = 6bc, data = 7c
90835 [TEST] CPU read @0x422
90845 [L1] Cache miss: addr = 422
90845 [TEST] CPU read @0x65d
90865 [L2] Cache miss: addr = 422
90875 [MEM] Mem hit: addr = 420, data = 20
90885 [L2] Cache Allocate: addr = 422 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
90895 [L1] Cache Allocate: addr = 65d data = 2f2e2d2c2b2a29282726252423222120
90895 [L1] Cache hit from L2: addr = 65d, data = 2d
90895 [TEST] CPU read @0x09e
90905 [L1] Cache hit: addr = 09e, data = ee
90905 [TEST] CPU read @0x4e2
90915 [L1] Cache miss: addr = 4e2
90915 [TEST] CPU read @0x6fa
90935 [L2] Cache miss: addr = 4e2
90945 [MEM] Mem hit: addr = 4e0, data = e0
90955 [L2] Cache Allocate: addr = 4e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
90965 [L1] Cache Allocate: addr = 6fa data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
90965 [L1] Cache hit from L2: addr = 6fa, data = ea
90965 [TEST] CPU read @0x1b2
90975 [L1] Cache miss: addr = 1b2
90975 [TEST] CPU read @0x3fa
90995 [L2] Cache miss: addr = 1b2
91005 [MEM] Mem hit: addr = 1a0, data = a0
91015 [L2] Cache Allocate: addr = 1b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
91025 [L1] Cache Allocate: addr = 3fa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
91025 [L1] Cache hit from L2: addr = 3fa, data = ba
91025 [TEST] CPU read @0x65d
91035 [L1] Cache hit: addr = 65d, data = 2d
91035 [TEST] CPU read @0x65c
91045 [L1] Cache hit: addr = 65c, data = 2c
91045 [TEST] CPU read @0x6f3
91055 [L1] Cache miss: addr = 6f3
91055 [TEST] CPU read @0x6b4
91075 [L2] Cache miss: addr = 6f3
91085 [MEM] Mem hit: addr = 6e0, data = e0
91095 [L2] Cache Allocate: addr = 6f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
91105 [L1] Cache Allocate: addr = 6b4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
91105 [L1] Cache hit from L2: addr = 6b4, data = f4
91105 [TEST] CPU read @0x26b
91115 [L1] Cache miss: addr = 26b
91115 [TEST] CPU read @0x004
91135 [L2] Cache hit: addr = 26b, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
91145 [L1] Cache Allocate: addr = 004 data = 6f6e6d6c6b6a69686766656463626160
91145 [L1] Cache hit from L2: addr = 004, data = 64
91145 [TEST] CPU read @0x350
91155 [L1] Cache miss: addr = 350
91155 [TEST] CPU read @0x4c0
91175 [L2] Cache miss: addr = 350
91185 [MEM] Mem hit: addr = 340, data = 40
91195 [L2] Cache Allocate: addr = 350 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
91205 [L1] Cache Allocate: addr = 4c0 data = 5f5e5d5c5b5a59585756555453525150
91205 [L1] Cache hit from L2: addr = 4c0, data = 50
91205 [TEST] CPU read @0x2cb
91215 [L1] Cache miss: addr = 2cb
91215 [TEST] CPU read @0x625
91235 [L2] Cache hit: addr = 2cb, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
91245 [L1] Cache Allocate: addr = 625 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
91245 [L1] Cache hit from L2: addr = 625, data = c5
91245 [TEST] CPU read @0x37b
91255 [L1] Cache miss: addr = 37b
91255 [TEST] CPU read @0x5ad
91275 [L2] Cache miss: addr = 37b
91285 [MEM] Mem hit: addr = 360, data = 60
91295 [L2] Cache Allocate: addr = 37b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
91305 [L1] Cache Allocate: addr = 5ad data = 7f7e7d7c7b7a79787776757473727170
91305 [L1] Cache hit from L2: addr = 5ad, data = 7d
91305 [TEST] CPU read @0x284
91315 [L1] Cache miss: addr = 284
91315 [TEST] CPU read @0x19d
91335 [L2] Cache miss: addr = 284
91345 [MEM] Mem hit: addr = 280, data = 80
91355 [L2] Cache Allocate: addr = 284 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
91365 [L1] Cache Allocate: addr = 19d data = 8f8e8d8c8b8a89888786858483828180
91365 [L1] Cache hit from L2: addr = 19d, data = 8d
91365 [TEST] CPU read @0x10f
91375 [L1] Cache miss: addr = 10f
91375 [TEST] CPU read @0x51f
91395 [L2] Cache miss: addr = 10f
91405 [MEM] Mem hit: addr = 100, data = 00
91415 [L2] Cache Allocate: addr = 10f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
91425 [L1] Cache Allocate: addr = 51f data = 0f0e0d0c0b0a09080706050403020100
91425 [L1] Cache hit from L2: addr = 51f, data = 0f
91425 [TEST] CPU read @0x1b8
91435 [L1] Cache miss: addr = 1b8
91435 [TEST] CPU read @0x643
91455 [L2] Cache hit: addr = 1b8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
91465 [L1] Cache Allocate: addr = 643 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
91465 [L1] Cache hit from L2: addr = 643, data = a3
91465 [TEST] CPU read @0x182
91475 [L1] Cache miss: addr = 182
91475 [TEST] CPU read @0x0af
91495 [L2] Cache hit: addr = 182, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
91505 [L1] Cache Allocate: addr = 0af data = 8f8e8d8c8b8a89888786858483828180
91505 [L1] Cache hit from L2: addr = 0af, data = 8f
91505 [TEST] CPU read @0x6d0
91515 [L1] Cache miss: addr = 6d0
91515 [TEST] CPU read @0x7cc
91535 [L2] Cache hit: addr = 6d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
91545 [L1] Cache Allocate: addr = 7cc data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
91545 [L1] Cache hit from L2: addr = 7cc, data = cc
91545 [TEST] CPU read @0x0ac
91555 [L1] Cache hit: addr = 0ac, data = 8c
91555 [TEST] CPU read @0x46b
91565 [L1] Cache miss: addr = 46b
91565 [TEST] CPU read @0x2eb
91585 [L2] Cache miss: addr = 46b
91595 [MEM] Mem hit: addr = 460, data = 60
91605 [L2] Cache Allocate: addr = 46b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
91615 [L1] Cache Allocate: addr = 2eb data = 6f6e6d6c6b6a69686766656463626160
91615 [L1] Cache hit from L2: addr = 2eb, data = 6b
91615 [TEST] CPU read @0x533
91625 [L1] Cache miss: addr = 533
91625 [TEST] CPU read @0x28c
91645 [L2] Cache miss: addr = 533
91655 [MEM] Mem hit: addr = 520, data = 20
91665 [L2] Cache Allocate: addr = 533 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
91675 [L1] Cache Allocate: addr = 28c data = 3f3e3d3c3b3a39383736353433323130
91675 [L1] Cache hit from L2: addr = 28c, data = 3c
91675 [TEST] CPU read @0x4b2
91685 [L1] Cache miss: addr = 4b2
91685 [TEST] CPU read @0x6dc
91705 [L2] Cache miss: addr = 4b2
91715 [MEM] Mem hit: addr = 4a0, data = a0
91725 [L2] Cache Allocate: addr = 4b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
91735 [L1] Cache Allocate: addr = 6dc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
91735 [L1] Cache hit from L2: addr = 6dc, data = bc
91735 [TEST] CPU read @0x42f
91745 [L1] Cache miss: addr = 42f
91745 [TEST] CPU read @0x353
91765 [L2] Cache miss: addr = 42f
91775 [MEM] Mem hit: addr = 420, data = 20
91785 [L2] Cache Allocate: addr = 42f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
91795 [L1] Cache Allocate: addr = 353 data = 2f2e2d2c2b2a29282726252423222120
91795 [L1] Cache hit from L2: addr = 353, data = 23
91795 [TEST] CPU read @0x597
91805 [L1] Cache miss: addr = 597
91805 [TEST] CPU read @0x78d
91825 [L2] Cache miss: addr = 597
91835 [MEM] Mem hit: addr = 580, data = 80
91845 [L2] Cache Allocate: addr = 597 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
91855 [L1] Cache Allocate: addr = 78d data = 9f9e9d9c9b9a99989796959493929190
91855 [L1] Cache hit from L2: addr = 78d, data = 9d
91855 [TEST] CPU read @0x39c
91865 [L1] Cache miss: addr = 39c
91865 [TEST] CPU read @0x65c
91885 [L2] Cache miss: addr = 39c
91895 [MEM] Mem hit: addr = 380, data = 80
91905 [L2] Cache Allocate: addr = 39c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
91915 [L1] Cache Allocate: addr = 65c data = 9f9e9d9c9b9a99989796959493929190
91915 [L1] Cache hit from L2: addr = 65c, data = 9c
91915 [TEST] CPU read @0x795
91925 [L1] Cache miss: addr = 795
91925 [TEST] CPU read @0x02b
91945 [L2] Cache miss: addr = 795
91955 [MEM] Mem hit: addr = 780, data = 80
91965 [L2] Cache Allocate: addr = 795 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
91975 [L1] Cache Allocate: addr = 02b data = 9f9e9d9c9b9a99989796959493929190
91975 [L1] Cache hit from L2: addr = 02b, data = 9b
91975 [TEST] CPU read @0x35f
91985 [L1] Cache miss: addr = 35f
91985 [TEST] CPU read @0x01b
92005 [L2] Cache hit: addr = 35f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
92015 [L1] Cache Allocate: addr = 01b data = 4f4e4d4c4b4a49484746454443424140
92015 [L1] Cache hit from L2: addr = 01b, data = 4b
92015 [TEST] CPU read @0x2b9
92025 [L1] Cache miss: addr = 2b9
92025 [TEST] CPU read @0x7e1
92045 [L2] Cache miss: addr = 2b9
92055 [MEM] Mem hit: addr = 2a0, data = a0
92065 [L2] Cache Allocate: addr = 2b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
92075 [L1] Cache Allocate: addr = 7e1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
92075 [L1] Cache hit from L2: addr = 7e1, data = b1
92075 [TEST] CPU read @0x1ab
92085 [L1] Cache miss: addr = 1ab
92085 [TEST] CPU read @0x6a4
92105 [L2] Cache miss: addr = 1ab
92115 [MEM] Mem hit: addr = 1a0, data = a0
92125 [L2] Cache Allocate: addr = 1ab data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
92135 [L1] Cache Allocate: addr = 6a4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
92135 [L1] Cache hit from L2: addr = 6a4, data = a4
92135 [TEST] CPU read @0x10b
92145 [L1] Cache miss: addr = 10b
92145 [TEST] CPU read @0x694
92165 [L2] Cache hit: addr = 10b, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
92175 [L1] Cache Allocate: addr = 694 data = 0f0e0d0c0b0a09080706050403020100
92175 [L1] Cache hit from L2: addr = 694, data = 04
92175 [TEST] CPU read @0x738
92185 [L1] Cache miss: addr = 738
92185 [TEST] CPU read @0x3e0
92205 [L2] Cache miss: addr = 738
92215 [MEM] Mem hit: addr = 720, data = 20
92225 [L2] Cache Allocate: addr = 738 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
92235 [L1] Cache Allocate: addr = 3e0 data = 3f3e3d3c3b3a39383736353433323130
92235 [L1] Cache hit from L2: addr = 3e0, data = 30
92235 [TEST] CPU read @0x665
92245 [L1] Cache miss: addr = 665
92245 [TEST] CPU read @0x155
92265 [L2] Cache miss: addr = 665
92275 [MEM] Mem hit: addr = 660, data = 60
92285 [L2] Cache Allocate: addr = 665 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
92295 [L1] Cache Allocate: addr = 155 data = 6f6e6d6c6b6a69686766656463626160
92295 [L1] Cache hit from L2: addr = 155, data = 65
92295 [TEST] CPU read @0x346
92305 [L1] Cache miss: addr = 346
92305 [TEST] CPU read @0x009
92325 [L2] Cache hit: addr = 346, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
92335 [L1] Cache Allocate: addr = 009 data = 4f4e4d4c4b4a49484746454443424140
92335 [L1] Cache hit from L2: addr = 009, data = 49
92335 [TEST] CPU read @0x16a
92345 [L1] Cache miss: addr = 16a
92345 [TEST] CPU read @0x707
92365 [L2] Cache miss: addr = 16a
92375 [MEM] Mem hit: addr = 160, data = 60
92385 [L2] Cache Allocate: addr = 16a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
92395 [L1] Cache Allocate: addr = 707 data = 6f6e6d6c6b6a69686766656463626160
92395 [L1] Cache hit from L2: addr = 707, data = 67
92395 [TEST] CPU read @0x200
92405 [L1] Cache miss: addr = 200
92405 [TEST] CPU read @0x47e
92425 [L2] Cache miss: addr = 200
92435 [MEM] Mem hit: addr = 200, data = 00
92445 [L2] Cache Allocate: addr = 200 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
92455 [L1] Cache Allocate: addr = 47e data = 0f0e0d0c0b0a09080706050403020100
92455 [L1] Cache hit from L2: addr = 47e, data = 0e
92455 [TEST] CPU read @0x2ed
92465 [L1] Cache miss: addr = 2ed
92465 [TEST] CPU read @0x6f3
92485 [L2] Cache miss: addr = 2ed
92495 [MEM] Mem hit: addr = 2e0, data = e0
92505 [L2] Cache Allocate: addr = 2ed data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
92515 [L1] Cache Allocate: addr = 6f3 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
92515 [L1] Cache hit from L2: addr = 6f3, data = e3
92515 [TEST] CPU read @0x723
92525 [L1] Cache miss: addr = 723
92525 [TEST] CPU read @0x494
92545 [L2] Cache hit: addr = 723, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
92555 [L1] Cache Allocate: addr = 494 data = 2f2e2d2c2b2a29282726252423222120
92555 [L1] Cache hit from L2: addr = 494, data = 24
92555 [TEST] CPU read @0x05a
92565 [L1] Cache miss: addr = 05a
92565 [TEST] CPU read @0x0b0
92585 [L2] Cache miss: addr = 05a
92595 [MEM] Mem hit: addr = 040, data = 40
92605 [L2] Cache Allocate: addr = 05a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
92615 [L1] Cache Allocate: addr = 0b0 data = 5f5e5d5c5b5a59585756555453525150
92615 [L1] Cache hit from L2: addr = 0b0, data = 50
92615 [TEST] CPU read @0x46c
92625 [L1] Cache miss: addr = 46c
92625 [TEST] CPU read @0x56e
92645 [L2] Cache miss: addr = 46c
92655 [MEM] Mem hit: addr = 460, data = 60
92665 [L2] Cache Allocate: addr = 46c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
92675 [L1] Cache Allocate: addr = 56e data = 6f6e6d6c6b6a69686766656463626160
92675 [L1] Cache hit from L2: addr = 56e, data = 6e
92675 [TEST] CPU read @0x782
92685 [L1] Cache miss: addr = 782
92685 [TEST] CPU read @0x638
92705 [L2] Cache hit: addr = 782, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
92715 [L1] Cache Allocate: addr = 638 data = 8f8e8d8c8b8a89888786858483828180
92715 [L1] Cache hit from L2: addr = 638, data = 88
92715 [TEST] CPU read @0x0c1
92725 [L1] Cache miss: addr = 0c1
92725 [TEST] CPU read @0x77c
92745 [L2] Cache miss: addr = 0c1
92755 [MEM] Mem hit: addr = 0c0, data = c0
92765 [L2] Cache Allocate: addr = 0c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
92775 [L1] Cache Allocate: addr = 77c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
92775 [L1] Cache hit from L2: addr = 77c, data = cc
92775 [TEST] CPU read @0x763
92785 [L1] Cache miss: addr = 763
92785 [TEST] CPU read @0x679
92805 [L2] Cache miss: addr = 763
92815 [MEM] Mem hit: addr = 760, data = 60
92825 [L2] Cache Allocate: addr = 763 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
92835 [L1] Cache Allocate: addr = 679 data = 6f6e6d6c6b6a69686766656463626160
92835 [L1] Cache hit from L2: addr = 679, data = 69
92835 [TEST] CPU read @0x48b
92845 [L1] Cache miss: addr = 48b
92845 [TEST] CPU read @0x7bd
92865 [L2] Cache miss: addr = 48b
92875 [MEM] Mem hit: addr = 480, data = 80
92885 [L2] Cache Allocate: addr = 48b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
92895 [L1] Cache Allocate: addr = 7bd data = 8f8e8d8c8b8a89888786858483828180
92895 [L1] Cache hit from L2: addr = 7bd, data = 8d
92895 [TEST] CPU read @0x132
92905 [L1] Cache miss: addr = 132
92905 [TEST] CPU read @0x245
92925 [L2] Cache hit: addr = 132, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
92935 [L1] Cache Allocate: addr = 245 data = 2f2e2d2c2b2a29282726252423222120
92935 [L1] Cache hit from L2: addr = 245, data = 25
92935 [TEST] CPU read @0x140
92945 [L1] Cache miss: addr = 140
92945 [TEST] CPU read @0x04d
92965 [L2] Cache miss: addr = 140
92975 [MEM] Mem hit: addr = 140, data = 40
92985 [L2] Cache Allocate: addr = 140 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
92995 [L1] Cache Allocate: addr = 04d data = 4f4e4d4c4b4a49484746454443424140
92995 [L1] Cache hit from L2: addr = 04d, data = 4d
92995 [TEST] CPU read @0x45e
93005 [L1] Cache miss: addr = 45e
93005 [TEST] CPU read @0x0ef
93025 [L2] Cache miss: addr = 45e
93035 [MEM] Mem hit: addr = 440, data = 40
93045 [L2] Cache Allocate: addr = 45e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
93055 [L1] Cache Allocate: addr = 0ef data = 5f5e5d5c5b5a59585756555453525150
93055 [L1] Cache hit from L2: addr = 0ef, data = 5f
93055 [TEST] CPU read @0x78a
93065 [L1] Cache miss: addr = 78a
93065 [TEST] CPU read @0x36b
93085 [L2] Cache miss: addr = 78a
93095 [MEM] Mem hit: addr = 780, data = 80
93105 [L2] Cache Allocate: addr = 78a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
93115 [L1] Cache Allocate: addr = 36b data = 8f8e8d8c8b8a89888786858483828180
93115 [L1] Cache hit from L2: addr = 36b, data = 8b
93115 [TEST] CPU read @0x1c3
93125 [L1] Cache miss: addr = 1c3
93125 [TEST] CPU read @0x372
93145 [L2] Cache miss: addr = 1c3
93155 [MEM] Mem hit: addr = 1c0, data = c0
93165 [L2] Cache Allocate: addr = 1c3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
93175 [L1] Cache Allocate: addr = 372 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
93175 [L1] Cache hit from L2: addr = 372, data = c2
93175 [TEST] CPU read @0x114
93185 [L1] Cache miss: addr = 114
93185 [TEST] CPU read @0x779
93205 [L2] Cache miss: addr = 114
93215 [MEM] Mem hit: addr = 100, data = 00
93225 [L2] Cache Allocate: addr = 114 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
93235 [L1] Cache Allocate: addr = 779 data = 1f1e1d1c1b1a19181716151413121110
93235 [L1] Cache hit from L2: addr = 779, data = 19
93235 [TEST] CPU read @0x1c2
93245 [L1] Cache miss: addr = 1c2
93245 [TEST] CPU read @0x481
93265 [L2] Cache hit: addr = 1c2, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
93275 [L1] Cache Allocate: addr = 481 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
93275 [L1] Cache hit from L2: addr = 481, data = c1
93275 [TEST] CPU read @0x45b
93285 [L1] Cache miss: addr = 45b
93285 [TEST] CPU read @0x224
93305 [L2] Cache hit: addr = 45b, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
93315 [L1] Cache Allocate: addr = 224 data = 4f4e4d4c4b4a49484746454443424140
93315 [L1] Cache hit from L2: addr = 224, data = 44
93315 [TEST] CPU read @0x079
93325 [L1] Cache miss: addr = 079
93325 [TEST] CPU read @0x341
93345 [L2] Cache miss: addr = 079
93355 [MEM] Mem hit: addr = 060, data = 60
93365 [L2] Cache Allocate: addr = 079 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
93375 [L1] Cache Allocate: addr = 341 data = 7f7e7d7c7b7a79787776757473727170
93375 [L1] Cache hit from L2: addr = 341, data = 71
93375 [TEST] CPU read @0x69e
93385 [L1] Cache miss: addr = 69e
93385 [TEST] CPU read @0x03c
93405 [L2] Cache miss: addr = 69e
93415 [MEM] Mem hit: addr = 680, data = 80
93425 [L2] Cache Allocate: addr = 69e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
93435 [L1] Cache Allocate: addr = 03c data = 9f9e9d9c9b9a99989796959493929190
93435 [L1] Cache hit from L2: addr = 03c, data = 9c
93435 [TEST] CPU read @0x4d5
93445 [L1] Cache miss: addr = 4d5
93445 [TEST] CPU read @0x227
93465 [L2] Cache miss: addr = 4d5
93475 [MEM] Mem hit: addr = 4c0, data = c0
93485 [L2] Cache Allocate: addr = 4d5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
93495 [L1] Cache Allocate: addr = 227 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
93495 [L1] Cache hit from L2: addr = 227, data = d7
93495 [TEST] CPU read @0x33d
93505 [L1] Cache miss: addr = 33d
93505 [TEST] CPU read @0x75a
93525 [L2] Cache miss: addr = 33d
93535 [MEM] Mem hit: addr = 320, data = 20
93545 [L2] Cache Allocate: addr = 33d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
93555 [L1] Cache Allocate: addr = 75a data = 3f3e3d3c3b3a39383736353433323130
93555 [L1] Cache hit from L2: addr = 75a, data = 3a
93555 [TEST] CPU read @0x0b0
93565 [L1] Cache miss: addr = 0b0
93565 [TEST] CPU read @0x0b1
93585 [L2] Cache hit: addr = 0b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
93595 [L1] Cache Allocate: addr = 0b1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
93595 [L1] Cache hit from L2: addr = 0b1, data = a1
93595 [TEST] CPU read @0x5a5
93605 [L1] Cache miss: addr = 5a5
93605 [TEST] CPU read @0x5ee
93625 [L2] Cache miss: addr = 5a5
93635 [MEM] Mem hit: addr = 5a0, data = a0
93645 [L2] Cache Allocate: addr = 5a5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
93655 [L1] Cache Allocate: addr = 5ee data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
93655 [L1] Cache hit from L2: addr = 5ee, data = ae
93655 [TEST] CPU read @0x7ba
93665 [L1] Cache miss: addr = 7ba
93665 [TEST] CPU read @0x465
93685 [L2] Cache miss: addr = 7ba
93695 [MEM] Mem hit: addr = 7a0, data = a0
93705 [L2] Cache Allocate: addr = 7ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
93715 [L1] Cache Allocate: addr = 465 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
93715 [L1] Cache hit from L2: addr = 465, data = b5
93715 [TEST] CPU read @0x024
93725 [L1] Cache miss: addr = 024
93725 [TEST] CPU read @0x3c5
93745 [L2] Cache miss: addr = 024
93755 [MEM] Mem hit: addr = 020, data = 20
93765 [L2] Cache Allocate: addr = 024 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
93775 [L1] Cache Allocate: addr = 3c5 data = 2f2e2d2c2b2a29282726252423222120
93775 [L1] Cache hit from L2: addr = 3c5, data = 25
93775 [TEST] CPU read @0x65d
93785 [L1] Cache miss: addr = 65d
93785 [TEST] CPU read @0x6f0
93805 [L2] Cache miss: addr = 65d
93815 [MEM] Mem hit: addr = 640, data = 40
93825 [L2] Cache Allocate: addr = 65d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
93835 [L1] Cache Allocate: addr = 6f0 data = 5f5e5d5c5b5a59585756555453525150
93835 [L1] Cache hit from L2: addr = 6f0, data = 50
93835 [TEST] CPU read @0x1ab
93845 [L1] Cache miss: addr = 1ab
93845 [TEST] CPU read @0x4aa
93865 [L2] Cache miss: addr = 1ab
93875 [MEM] Mem hit: addr = 1a0, data = a0
93885 [L2] Cache Allocate: addr = 1ab data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
93895 [L1] Cache Allocate: addr = 4aa data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
93895 [L1] Cache hit from L2: addr = 4aa, data = aa
93895 [TEST] CPU read @0x15e
93905 [L1] Cache miss: addr = 15e
93905 [TEST] CPU read @0x2ab
93925 [L2] Cache miss: addr = 15e
93935 [MEM] Mem hit: addr = 140, data = 40
93945 [L2] Cache Allocate: addr = 15e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
93955 [L1] Cache Allocate: addr = 2ab data = 5f5e5d5c5b5a59585756555453525150
93955 [L1] Cache hit from L2: addr = 2ab, data = 5b
93955 [TEST] CPU read @0x5fb
93965 [L1] Cache miss: addr = 5fb
93965 [TEST] CPU read @0x435
93985 [L2] Cache hit: addr = 5fb, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
93995 [L1] Cache Allocate: addr = 435 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
93995 [L1] Cache hit from L2: addr = 435, data = e5
93995 [TEST] CPU read @0x26b
94005 [L1] Cache miss: addr = 26b
94005 [TEST] CPU read @0x272
94025 [L2] Cache hit: addr = 26b, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
94035 [L1] Cache Allocate: addr = 272 data = 6f6e6d6c6b6a69686766656463626160
94035 [L1] Cache hit from L2: addr = 272, data = 62
94035 [TEST] CPU read @0x523
94045 [L1] Cache miss: addr = 523
94045 [TEST] CPU read @0x75a
94065 [L2] Cache miss: addr = 523
94075 [MEM] Mem hit: addr = 520, data = 20
94085 [L2] Cache Allocate: addr = 523 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
94095 [L1] Cache Allocate: addr = 75a data = 2f2e2d2c2b2a29282726252423222120
94095 [L1] Cache hit from L2: addr = 75a, data = 2a
94095 [TEST] CPU read @0x14d
94105 [L1] Cache miss: addr = 14d
94105 [TEST] CPU read @0x319
94125 [L2] Cache hit: addr = 14d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
94135 [L1] Cache Allocate: addr = 319 data = 4f4e4d4c4b4a49484746454443424140
94135 [L1] Cache hit from L2: addr = 319, data = 49
94135 [TEST] CPU read @0x0d4
94145 [L1] Cache miss: addr = 0d4
94145 [TEST] CPU read @0x1d8
94165 [L2] Cache miss: addr = 0d4
94175 [MEM] Mem hit: addr = 0c0, data = c0
94185 [L2] Cache Allocate: addr = 0d4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
94195 [L1] Cache Allocate: addr = 1d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
94195 [L1] Cache hit from L2: addr = 1d8, data = d8
94195 [TEST] CPU read @0x6fe
94205 [L1] Cache miss: addr = 6fe
94205 [TEST] CPU read @0x05d
94225 [L2] Cache miss: addr = 6fe
94235 [MEM] Mem hit: addr = 6e0, data = e0
94245 [L2] Cache Allocate: addr = 6fe data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
94255 [L1] Cache Allocate: addr = 05d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
94255 [L1] Cache hit from L2: addr = 05d, data = fd
94255 [TEST] CPU read @0x189
94265 [L1] Cache miss: addr = 189
94265 [TEST] CPU read @0x520
94285 [L2] Cache hit: addr = 189, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
94295 [L1] Cache Allocate: addr = 520 data = 8f8e8d8c8b8a89888786858483828180
94295 [L1] Cache hit from L2: addr = 520, data = 80
94295 [TEST] CPU read @0x158
94305 [L1] Cache miss: addr = 158
94305 [TEST] CPU read @0x4a4
94325 [L2] Cache hit: addr = 158, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
94335 [L1] Cache Allocate: addr = 4a4 data = 4f4e4d4c4b4a49484746454443424140
94335 [L1] Cache hit from L2: addr = 4a4, data = 44
94335 [TEST] CPU read @0x2e6
94345 [L1] Cache miss: addr = 2e6
94345 [TEST] CPU read @0x7ca
94365 [L2] Cache miss: addr = 2e6
94375 [MEM] Mem hit: addr = 2e0, data = e0
94385 [L2] Cache Allocate: addr = 2e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
94395 [L1] Cache Allocate: addr = 7ca data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
94395 [L1] Cache hit from L2: addr = 7ca, data = ea
94395 [TEST] CPU read @0x38d
94405 [L1] Cache miss: addr = 38d
94405 [TEST] CPU read @0x064
94425 [L2] Cache miss: addr = 38d
94435 [MEM] Mem hit: addr = 380, data = 80
94445 [L2] Cache Allocate: addr = 38d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
94455 [L1] Cache Allocate: addr = 064 data = 8f8e8d8c8b8a89888786858483828180
94455 [L1] Cache hit from L2: addr = 064, data = 84
94455 [TEST] CPU read @0x25b
94465 [L1] Cache miss: addr = 25b
94465 [TEST] CPU read @0x426
94485 [L2] Cache miss: addr = 25b
94495 [MEM] Mem hit: addr = 240, data = 40
94505 [L2] Cache Allocate: addr = 25b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
94515 [L1] Cache Allocate: addr = 426 data = 5f5e5d5c5b5a59585756555453525150
94515 [L1] Cache hit from L2: addr = 426, data = 56
94515 [TEST] CPU read @0x72d
94525 [L1] Cache miss: addr = 72d
94525 [TEST] CPU read @0x596
94545 [L2] Cache miss: addr = 72d
94555 [MEM] Mem hit: addr = 720, data = 20
94565 [L2] Cache Allocate: addr = 72d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
94575 [L1] Cache Allocate: addr = 596 data = 2f2e2d2c2b2a29282726252423222120
94575 [L1] Cache hit from L2: addr = 596, data = 26
94575 [TEST] CPU read @0x279
94585 [L1] Cache hit: addr = 279, data = 69
94585 [TEST] CPU read @0x019
94595 [L1] Cache miss: addr = 019
94595 [TEST] CPU read @0x4e5
94615 [L2] Cache miss: addr = 019
94625 [MEM] Mem hit: addr = 000, data = 00
94635 [L2] Cache Allocate: addr = 019 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
94645 [L1] Cache Allocate: addr = 4e5 data = 1f1e1d1c1b1a19181716151413121110
94645 [L1] Cache hit from L2: addr = 4e5, data = 15
94645 [TEST] CPU read @0x4f5
94655 [L1] Cache miss: addr = 4f5
94655 [TEST] CPU read @0x2ed
94675 [L2] Cache miss: addr = 4f5
94685 [MEM] Mem hit: addr = 4e0, data = e0
94695 [L2] Cache Allocate: addr = 4f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
94705 [L1] Cache Allocate: addr = 2ed data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
94705 [L1] Cache hit from L2: addr = 2ed, data = fd
94705 [TEST] CPU read @0x1c4
94715 [L1] Cache miss: addr = 1c4
94715 [TEST] CPU read @0x5bf
94735 [L2] Cache miss: addr = 1c4
94745 [MEM] Mem hit: addr = 1c0, data = c0
94755 [L2] Cache Allocate: addr = 1c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
94765 [L1] Cache Allocate: addr = 5bf data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
94765 [L1] Cache hit from L2: addr = 5bf, data = cf
94765 [TEST] CPU read @0x476
94775 [L1] Cache miss: addr = 476
94775 [TEST] CPU read @0x2ab
94795 [L2] Cache miss: addr = 476
94805 [MEM] Mem hit: addr = 460, data = 60
94815 [L2] Cache Allocate: addr = 476 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
94825 [L1] Cache Allocate: addr = 2ab data = 7f7e7d7c7b7a79787776757473727170
94825 [L1] Cache hit from L2: addr = 2ab, data = 7b
94825 [TEST] CPU read @0x61c
94835 [L1] Cache miss: addr = 61c
94835 [TEST] CPU read @0x506
94855 [L2] Cache miss: addr = 61c
94865 [MEM] Mem hit: addr = 600, data = 00
94875 [L2] Cache Allocate: addr = 61c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
94885 [L1] Cache Allocate: addr = 506 data = 1f1e1d1c1b1a19181716151413121110
94885 [L1] Cache hit from L2: addr = 506, data = 16
94885 [TEST] CPU read @0x3cb
94895 [L1] Cache miss: addr = 3cb
94895 [TEST] CPU read @0x322
94915 [L2] Cache miss: addr = 3cb
94925 [MEM] Mem hit: addr = 3c0, data = c0
94935 [L2] Cache Allocate: addr = 3cb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
94945 [L1] Cache Allocate: addr = 322 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
94945 [L1] Cache hit from L2: addr = 322, data = c2
94945 [TEST] CPU read @0x60c
94955 [L1] Cache miss: addr = 60c
94955 [TEST] CPU read @0x09b
94975 [L2] Cache hit: addr = 60c, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
94985 [L1] Cache Allocate: addr = 09b data = 0f0e0d0c0b0a09080706050403020100
94985 [L1] Cache hit from L2: addr = 09b, data = 0b
94985 [TEST] CPU read @0x143
94995 [L1] Cache miss: addr = 143
94995 [TEST] CPU read @0x318
95015 [L2] Cache miss: addr = 143
95025 [MEM] Mem hit: addr = 140, data = 40
95035 [L2] Cache Allocate: addr = 143 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
95045 [L1] Cache Allocate: addr = 318 data = 4f4e4d4c4b4a49484746454443424140
95045 [L1] Cache hit from L2: addr = 318, data = 48
95045 [TEST] CPU read @0x62c
95055 [L1] Cache miss: addr = 62c
95055 [TEST] CPU read @0x4e3
95075 [L2] Cache miss: addr = 62c
95085 [MEM] Mem hit: addr = 620, data = 20
95095 [L2] Cache Allocate: addr = 62c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
95105 [L1] Cache Allocate: addr = 4e3 data = 2f2e2d2c2b2a29282726252423222120
95105 [L1] Cache hit from L2: addr = 4e3, data = 23
95105 [TEST] CPU read @0x4e5
95115 [L1] Cache hit: addr = 4e5, data = 25
95115 [TEST] CPU read @0x101
95125 [L1] Cache miss: addr = 101
95125 [TEST] CPU read @0x0b7
95145 [L2] Cache miss: addr = 101
95155 [MEM] Mem hit: addr = 100, data = 00
95165 [L2] Cache Allocate: addr = 101 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
95175 [L1] Cache Allocate: addr = 0b7 data = 0f0e0d0c0b0a09080706050403020100
95175 [L1] Cache hit from L2: addr = 0b7, data = 07
95175 [TEST] CPU read @0x511
95185 [L1] Cache miss: addr = 511
95185 [TEST] CPU read @0x11e
95205 [L2] Cache hit: addr = 511, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
95215 [L1] Cache Allocate: addr = 11e data = 0f0e0d0c0b0a09080706050403020100
95215 [L1] Cache hit from L2: addr = 11e, data = 0e
95215 [TEST] CPU read @0x062
95225 [L1] Cache miss: addr = 062
95225 [TEST] CPU read @0x0c5
95245 [L2] Cache miss: addr = 062
95255 [MEM] Mem hit: addr = 060, data = 60
95265 [L2] Cache Allocate: addr = 062 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
95275 [L1] Cache Allocate: addr = 0c5 data = 6f6e6d6c6b6a69686766656463626160
95275 [L1] Cache hit from L2: addr = 0c5, data = 65
95275 [TEST] CPU read @0x5ff
95285 [L1] Cache miss: addr = 5ff
95285 [TEST] CPU read @0x1d7
95305 [L2] Cache hit: addr = 5ff, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
95315 [L1] Cache Allocate: addr = 1d7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
95315 [L1] Cache hit from L2: addr = 1d7, data = e7
95315 [TEST] CPU read @0x72d
95325 [L1] Cache miss: addr = 72d
95325 [TEST] CPU read @0x570
95345 [L2] Cache miss: addr = 72d
95355 [MEM] Mem hit: addr = 720, data = 20
95365 [L2] Cache Allocate: addr = 72d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
95375 [L1] Cache Allocate: addr = 570 data = 2f2e2d2c2b2a29282726252423222120
95375 [L1] Cache hit from L2: addr = 570, data = 20
95375 [TEST] CPU read @0x748
95385 [L1] Cache miss: addr = 748
95385 [TEST] CPU read @0x24b
95405 [L2] Cache miss: addr = 748
95415 [MEM] Mem hit: addr = 740, data = 40
95425 [L2] Cache Allocate: addr = 748 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
95435 [L1] Cache Allocate: addr = 24b data = 4f4e4d4c4b4a49484746454443424140
95435 [L1] Cache hit from L2: addr = 24b, data = 4b
95435 [TEST] CPU read @0x794
95445 [L1] Cache miss: addr = 794
95445 [TEST] CPU read @0x6f9
95465 [L2] Cache miss: addr = 794
95475 [MEM] Mem hit: addr = 780, data = 80
95485 [L2] Cache Allocate: addr = 794 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
95495 [L1] Cache Allocate: addr = 6f9 data = 9f9e9d9c9b9a99989796959493929190
95495 [L1] Cache hit from L2: addr = 6f9, data = 99
95495 [TEST] CPU read @0x3ee
95505 [L1] Cache miss: addr = 3ee
95505 [TEST] CPU read @0x17d
95525 [L2] Cache miss: addr = 3ee
95535 [MEM] Mem hit: addr = 3e0, data = e0
95545 [L2] Cache Allocate: addr = 3ee data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
95555 [L1] Cache Allocate: addr = 17d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
95555 [L1] Cache hit from L2: addr = 17d, data = ed
95555 [TEST] CPU read @0x23f
95565 [L1] Cache miss: addr = 23f
95565 [TEST] CPU read @0x37c
95585 [L2] Cache miss: addr = 23f
95595 [MEM] Mem hit: addr = 220, data = 20
95605 [L2] Cache Allocate: addr = 23f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
95615 [L1] Cache Allocate: addr = 37c data = 3f3e3d3c3b3a39383736353433323130
95615 [L1] Cache hit from L2: addr = 37c, data = 3c
95615 [TEST] CPU read @0x12a
95625 [L1] Cache miss: addr = 12a
95625 [TEST] CPU read @0x694
95645 [L2] Cache hit: addr = 12a, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
95655 [L1] Cache Allocate: addr = 694 data = 2f2e2d2c2b2a29282726252423222120
95655 [L1] Cache hit from L2: addr = 694, data = 24
95655 [TEST] CPU read @0x26f
95665 [L1] Cache miss: addr = 26f
95665 [TEST] CPU read @0x653
95685 [L2] Cache hit: addr = 26f, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
95695 [L1] Cache Allocate: addr = 653 data = 6f6e6d6c6b6a69686766656463626160
95695 [L1] Cache hit from L2: addr = 653, data = 63
95695 [TEST] CPU read @0x7b6
95705 [L1] Cache miss: addr = 7b6
95705 [TEST] CPU read @0x20d
95725 [L2] Cache miss: addr = 7b6
95735 [MEM] Mem hit: addr = 7a0, data = a0
95745 [L2] Cache Allocate: addr = 7b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
95755 [L1] Cache Allocate: addr = 20d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
95755 [L1] Cache hit from L2: addr = 20d, data = bd
95755 [TEST] CPU read @0x6f8
95765 [L1] Cache miss: addr = 6f8
95765 [TEST] CPU read @0x6c6
95785 [L2] Cache miss: addr = 6f8
95795 [MEM] Mem hit: addr = 6e0, data = e0
95805 [L2] Cache Allocate: addr = 6f8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
95815 [L1] Cache Allocate: addr = 6c6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
95815 [L1] Cache hit from L2: addr = 6c6, data = f6
95815 [TEST] CPU read @0x135
95825 [L1] Cache miss: addr = 135
95825 [TEST] CPU read @0x609
95845 [L2] Cache hit: addr = 135, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
95855 [L1] Cache Allocate: addr = 609 data = 2f2e2d2c2b2a29282726252423222120
95855 [L1] Cache hit from L2: addr = 609, data = 29
95855 [TEST] CPU read @0x48c
95865 [L1] Cache miss: addr = 48c
95865 [TEST] CPU read @0x20d
95885 [L2] Cache miss: addr = 48c
95895 [MEM] Mem hit: addr = 480, data = 80
95905 [L2] Cache Allocate: addr = 48c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
95915 [L1] Cache Allocate: addr = 20d data = 8f8e8d8c8b8a89888786858483828180
95915 [L1] Cache hit from L2: addr = 20d, data = 8d
95915 [TEST] CPU read @0x307
95925 [L1] Cache miss: addr = 307
95925 [TEST] CPU read @0x18e
95945 [L2] Cache miss: addr = 307
95955 [MEM] Mem hit: addr = 300, data = 00
95965 [L2] Cache Allocate: addr = 307 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
95975 [L1] Cache Allocate: addr = 18e data = 0f0e0d0c0b0a09080706050403020100
95975 [L1] Cache hit from L2: addr = 18e, data = 0e
95975 [TEST] CPU read @0x359
95985 [L1] Cache miss: addr = 359
95985 [TEST] CPU read @0x24e
96005 [L2] Cache miss: addr = 359
96015 [MEM] Mem hit: addr = 340, data = 40
96025 [L2] Cache Allocate: addr = 359 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
96035 [L1] Cache Allocate: addr = 24e data = 5f5e5d5c5b5a59585756555453525150
96035 [L1] Cache hit from L2: addr = 24e, data = 5e
96035 [TEST] CPU read @0x127
96045 [L1] Cache miss: addr = 127
96045 [TEST] CPU read @0x227
96065 [L2] Cache hit: addr = 127, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
96075 [L1] Cache Allocate: addr = 227 data = 2f2e2d2c2b2a29282726252423222120
96075 [L1] Cache hit from L2: addr = 227, data = 27
96075 [TEST] CPU read @0x163
96085 [L1] Cache miss: addr = 163
96085 [TEST] CPU read @0x3ac
96105 [L2] Cache miss: addr = 163
96115 [MEM] Mem hit: addr = 160, data = 60
96125 [L2] Cache Allocate: addr = 163 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
96135 [L1] Cache Allocate: addr = 3ac data = 6f6e6d6c6b6a69686766656463626160
96135 [L1] Cache hit from L2: addr = 3ac, data = 6c
96135 [TEST] CPU read @0x762
96145 [L1] Cache miss: addr = 762
96145 [TEST] CPU read @0x0a4
96165 [L2] Cache miss: addr = 762
96175 [MEM] Mem hit: addr = 760, data = 60
96185 [L2] Cache Allocate: addr = 762 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
96195 [L1] Cache Allocate: addr = 0a4 data = 6f6e6d6c6b6a69686766656463626160
96195 [L1] Cache hit from L2: addr = 0a4, data = 64
96195 [TEST] CPU read @0x29e
96205 [L1] Cache miss: addr = 29e
96205 [TEST] CPU read @0x3ef
96225 [L2] Cache miss: addr = 29e
96235 [MEM] Mem hit: addr = 280, data = 80
96245 [L2] Cache Allocate: addr = 29e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
96255 [L1] Cache Allocate: addr = 3ef data = 9f9e9d9c9b9a99989796959493929190
96255 [L1] Cache hit from L2: addr = 3ef, data = 9f
96255 [TEST] CPU read @0x690
96265 [L1] Cache hit: addr = 690, data = 20
96265 [TEST] CPU read @0x15b
96275 [L1] Cache miss: addr = 15b
96275 [TEST] CPU read @0x138
96295 [L2] Cache miss: addr = 15b
96305 [MEM] Mem hit: addr = 140, data = 40
96315 [L2] Cache Allocate: addr = 15b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
96325 [L1] Cache Allocate: addr = 138 data = 5f5e5d5c5b5a59585756555453525150
96325 [L1] Cache hit from L2: addr = 138, data = 58
96325 [TEST] CPU read @0x4fb
96335 [L1] Cache miss: addr = 4fb
96335 [TEST] CPU read @0x113
96355 [L2] Cache miss: addr = 4fb
96365 [MEM] Mem hit: addr = 4e0, data = e0
96375 [L2] Cache Allocate: addr = 4fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
96385 [L1] Cache Allocate: addr = 113 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
96385 [L1] Cache hit from L2: addr = 113, data = f3
96385 [TEST] CPU read @0x5ca
96395 [L1] Cache miss: addr = 5ca
96395 [TEST] CPU read @0x411
96415 [L2] Cache miss: addr = 5ca
96425 [MEM] Mem hit: addr = 5c0, data = c0
96435 [L2] Cache Allocate: addr = 5ca data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
96445 [L1] Cache Allocate: addr = 411 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
96445 [L1] Cache hit from L2: addr = 411, data = c1
96445 [TEST] CPU read @0x78c
96455 [L1] Cache miss: addr = 78c
96455 [TEST] CPU read @0x542
96475 [L2] Cache miss: addr = 78c
96485 [MEM] Mem hit: addr = 780, data = 80
96495 [L2] Cache Allocate: addr = 78c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
96505 [L1] Cache Allocate: addr = 542 data = 8f8e8d8c8b8a89888786858483828180
96505 [L1] Cache hit from L2: addr = 542, data = 82
96505 [TEST] CPU read @0x0e3
96515 [L1] Cache miss: addr = 0e3
96515 [TEST] CPU read @0x0d9
96535 [L2] Cache miss: addr = 0e3
96545 [MEM] Mem hit: addr = 0e0, data = e0
96555 [L2] Cache Allocate: addr = 0e3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
96565 [L1] Cache Allocate: addr = 0d9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
96565 [L1] Cache hit from L2: addr = 0d9, data = e9
96565 [TEST] CPU read @0x168
96575 [L1] Cache miss: addr = 168
96575 [TEST] CPU read @0x012
96595 [L2] Cache miss: addr = 168
96605 [MEM] Mem hit: addr = 160, data = 60
96615 [L2] Cache Allocate: addr = 168 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
96625 [L1] Cache Allocate: addr = 012 data = 6f6e6d6c6b6a69686766656463626160
96625 [L1] Cache hit from L2: addr = 012, data = 62
96625 [TEST] CPU read @0x2e2
96635 [L1] Cache miss: addr = 2e2
96635 [TEST] CPU read @0x4c2
96655 [L2] Cache miss: addr = 2e2
96665 [MEM] Mem hit: addr = 2e0, data = e0
96675 [L2] Cache Allocate: addr = 2e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
96685 [L1] Cache Allocate: addr = 4c2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
96685 [L1] Cache hit from L2: addr = 4c2, data = e2
96685 [TEST] CPU read @0x599
96695 [L1] Cache miss: addr = 599
96695 [TEST] CPU read @0x19a
96715 [L2] Cache miss: addr = 599
96725 [MEM] Mem hit: addr = 580, data = 80
96735 [L2] Cache Allocate: addr = 599 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
96745 [L1] Cache Allocate: addr = 19a data = 9f9e9d9c9b9a99989796959493929190
96745 [L1] Cache hit from L2: addr = 19a, data = 9a
96745 [TEST] CPU read @0x70f
96755 [L1] Cache miss: addr = 70f
96755 [TEST] CPU read @0x04d
96775 [L2] Cache miss: addr = 70f
96785 [MEM] Mem hit: addr = 700, data = 00
96795 [L2] Cache Allocate: addr = 70f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
96805 [L1] Cache Allocate: addr = 04d data = 0f0e0d0c0b0a09080706050403020100
96805 [L1] Cache hit from L2: addr = 04d, data = 0d
96805 [TEST] CPU read @0x0bc
96815 [L1] Cache miss: addr = 0bc
96815 [TEST] CPU read @0x0c1
96835 [L2] Cache hit: addr = 0bc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
96845 [L1] Cache Allocate: addr = 0c1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
96845 [L1] Cache hit from L2: addr = 0c1, data = a1
96845 [TEST] CPU read @0x527
96855 [L1] Cache miss: addr = 527
96855 [TEST] CPU read @0x21e
96875 [L2] Cache miss: addr = 527
96885 [MEM] Mem hit: addr = 520, data = 20
96895 [L2] Cache Allocate: addr = 527 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
96905 [L1] Cache Allocate: addr = 21e data = 2f2e2d2c2b2a29282726252423222120
96905 [L1] Cache hit from L2: addr = 21e, data = 2e
96905 [TEST] CPU read @0x70c
96915 [L1] Cache miss: addr = 70c
96915 [TEST] CPU read @0x4b7
96935 [L2] Cache hit: addr = 70c, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
96945 [L1] Cache Allocate: addr = 4b7 data = 0f0e0d0c0b0a09080706050403020100
96945 [L1] Cache hit from L2: addr = 4b7, data = 07
96945 [TEST] CPU read @0x5e9
96955 [L1] Cache miss: addr = 5e9
96955 [TEST] CPU read @0x657
96975 [L2] Cache hit: addr = 5e9, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
96985 [L1] Cache Allocate: addr = 657 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
96985 [L1] Cache hit from L2: addr = 657, data = e7
96985 [TEST] CPU read @0x337
96995 [L1] Cache miss: addr = 337
96995 [TEST] CPU read @0x68b
97015 [L2] Cache miss: addr = 337
97025 [MEM] Mem hit: addr = 320, data = 20
97035 [L2] Cache Allocate: addr = 337 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
97045 [L1] Cache Allocate: addr = 68b data = 3f3e3d3c3b3a39383736353433323130
97045 [L1] Cache hit from L2: addr = 68b, data = 3b
97045 [TEST] CPU read @0x181
97055 [L1] Cache miss: addr = 181
97055 [TEST] CPU read @0x168
97075 [L2] Cache hit: addr = 181, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
97085 [L1] Cache Allocate: addr = 168 data = 8f8e8d8c8b8a89888786858483828180
97085 [L1] Cache hit from L2: addr = 168, data = 88
97085 [TEST] CPU read @0x2a0
97095 [L1] Cache miss: addr = 2a0
97095 [TEST] CPU read @0x681
97115 [L2] Cache miss: addr = 2a0
97125 [MEM] Mem hit: addr = 2a0, data = a0
97135 [L2] Cache Allocate: addr = 2a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
97145 [L1] Cache Allocate: addr = 681 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
97145 [L1] Cache hit from L2: addr = 681, data = a1
97145 [TEST] CPU read @0x636
97155 [L1] Cache miss: addr = 636
97155 [TEST] CPU read @0x4dc
97175 [L2] Cache miss: addr = 636
97185 [MEM] Mem hit: addr = 620, data = 20
97195 [L2] Cache Allocate: addr = 636 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
97205 [L1] Cache Allocate: addr = 4dc data = 3f3e3d3c3b3a39383736353433323130
97205 [L1] Cache hit from L2: addr = 4dc, data = 3c
97205 [TEST] CPU read @0x10e
97215 [L1] Cache miss: addr = 10e
97215 [TEST] CPU read @0x466
97235 [L2] Cache miss: addr = 10e
97245 [MEM] Mem hit: addr = 100, data = 00
97255 [L2] Cache Allocate: addr = 10e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
97265 [L1] Cache Allocate: addr = 466 data = 0f0e0d0c0b0a09080706050403020100
97265 [L1] Cache hit from L2: addr = 466, data = 06
97265 [TEST] CPU read @0x138
97275 [L1] Cache miss: addr = 138
97275 [TEST] CPU read @0x40b
97295 [L2] Cache hit: addr = 138, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
97305 [L1] Cache Allocate: addr = 40b data = 2f2e2d2c2b2a29282726252423222120
97305 [L1] Cache hit from L2: addr = 40b, data = 2b
97305 [TEST] CPU read @0x385
97315 [L1] Cache miss: addr = 385
97315 [TEST] CPU read @0x19f
97335 [L2] Cache miss: addr = 385
97345 [MEM] Mem hit: addr = 380, data = 80
97355 [L2] Cache Allocate: addr = 385 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
97365 [L1] Cache Allocate: addr = 19f data = 8f8e8d8c8b8a89888786858483828180
97365 [L1] Cache hit from L2: addr = 19f, data = 8f
97365 [TEST] CPU read @0x4d7
97375 [L1] Cache hit: addr = 4d7, data = 37
97375 [TEST] CPU read @0x02f
97385 [L1] Cache miss: addr = 02f
97385 [TEST] CPU read @0x33f
97405 [L2] Cache miss: addr = 02f
97415 [MEM] Mem hit: addr = 020, data = 20
97425 [L2] Cache Allocate: addr = 02f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
97435 [L1] Cache Allocate: addr = 33f data = 2f2e2d2c2b2a29282726252423222120
97435 [L1] Cache hit from L2: addr = 33f, data = 2f
97435 [TEST] CPU read @0x32c
97445 [L1] Cache miss: addr = 32c
97445 [TEST] CPU read @0x309
97465 [L2] Cache miss: addr = 32c
97475 [MEM] Mem hit: addr = 320, data = 20
97485 [L2] Cache Allocate: addr = 32c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
97495 [L1] Cache Allocate: addr = 309 data = 2f2e2d2c2b2a29282726252423222120
97495 [L1] Cache hit from L2: addr = 309, data = 29
97495 [TEST] CPU read @0x0d7
97505 [L1] Cache miss: addr = 0d7
97505 [TEST] CPU read @0x56c
97525 [L2] Cache miss: addr = 0d7
97535 [MEM] Mem hit: addr = 0c0, data = c0
97545 [L2] Cache Allocate: addr = 0d7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
97555 [L1] Cache Allocate: addr = 56c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
97555 [L1] Cache hit from L2: addr = 56c, data = dc
97555 [TEST] CPU read @0x143
97565 [L1] Cache miss: addr = 143
97565 [TEST] CPU read @0x48f
97585 [L2] Cache hit: addr = 143, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
97595 [L1] Cache Allocate: addr = 48f data = 4f4e4d4c4b4a49484746454443424140
97595 [L1] Cache hit from L2: addr = 48f, data = 4f
97595 [TEST] CPU read @0x331
97605 [L1] Cache hit: addr = 331, data = 21
97605 [TEST] CPU read @0x7d4
97615 [L1] Cache miss: addr = 7d4
97615 [TEST] CPU read @0x7df
97635 [L2] Cache miss: addr = 7d4
97645 [MEM] Mem hit: addr = 7c0, data = c0
97655 [L2] Cache Allocate: addr = 7d4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
97665 [L1] Cache Allocate: addr = 7df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
97665 [L1] Cache hit from L2: addr = 7df, data = df
97665 [TEST] CPU read @0x096
97675 [L1] Cache miss: addr = 096
97675 [TEST] CPU read @0x215
97695 [L2] Cache miss: addr = 096
97705 [MEM] Mem hit: addr = 080, data = 80
97715 [L2] Cache Allocate: addr = 096 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
97725 [L1] Cache Allocate: addr = 215 data = 9f9e9d9c9b9a99989796959493929190
97725 [L1] Cache hit from L2: addr = 215, data = 95
97725 [TEST] CPU read @0x3ec
97735 [L1] Cache miss: addr = 3ec
97735 [TEST] CPU read @0x0d6
97755 [L2] Cache miss: addr = 3ec
97765 [MEM] Mem hit: addr = 3e0, data = e0
97775 [L2] Cache Allocate: addr = 3ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
97785 [L1] Cache Allocate: addr = 0d6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
97785 [L1] Cache hit from L2: addr = 0d6, data = e6
97785 [TEST] CPU read @0x624
97795 [L1] Cache miss: addr = 624
97795 [TEST] CPU read @0x45f
97815 [L2] Cache miss: addr = 624
97825 [MEM] Mem hit: addr = 620, data = 20
97835 [L2] Cache Allocate: addr = 624 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
97845 [L1] Cache Allocate: addr = 45f data = 2f2e2d2c2b2a29282726252423222120
97845 [L1] Cache hit from L2: addr = 45f, data = 2f
97845 [TEST] CPU read @0x579
97855 [L1] Cache miss: addr = 579
97855 [TEST] CPU read @0x1c8
97875 [L2] Cache miss: addr = 579
97885 [MEM] Mem hit: addr = 560, data = 60
97895 [L2] Cache Allocate: addr = 579 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
97905 [L1] Cache Allocate: addr = 1c8 data = 7f7e7d7c7b7a79787776757473727170
97905 [L1] Cache hit from L2: addr = 1c8, data = 78
97905 [TEST] CPU read @0x238
97915 [L1] Cache miss: addr = 238
97915 [TEST] CPU read @0x47d
97935 [L2] Cache miss: addr = 238
97945 [MEM] Mem hit: addr = 220, data = 20
97955 [L2] Cache Allocate: addr = 238 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
97965 [L1] Cache Allocate: addr = 47d data = 3f3e3d3c3b3a39383736353433323130
97965 [L1] Cache hit from L2: addr = 47d, data = 3d
97965 [TEST] CPU read @0x355
97975 [L1] Cache miss: addr = 355
97975 [TEST] CPU read @0x78e
97995 [L2] Cache miss: addr = 355
98005 [MEM] Mem hit: addr = 340, data = 40
98015 [L2] Cache Allocate: addr = 355 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
98025 [L1] Cache Allocate: addr = 78e data = 5f5e5d5c5b5a59585756555453525150
98025 [L1] Cache hit from L2: addr = 78e, data = 5e
98025 [TEST] CPU read @0x4e2
98035 [L1] Cache miss: addr = 4e2
98035 [TEST] CPU read @0x7b3
98055 [L2] Cache miss: addr = 4e2
98065 [MEM] Mem hit: addr = 4e0, data = e0
98075 [L2] Cache Allocate: addr = 4e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
98085 [L1] Cache Allocate: addr = 7b3 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
98085 [L1] Cache hit from L2: addr = 7b3, data = e3
98085 [TEST] CPU read @0x678
98095 [L1] Cache miss: addr = 678
98095 [TEST] CPU read @0x272
98115 [L2] Cache miss: addr = 678
98125 [MEM] Mem hit: addr = 660, data = 60
98135 [L2] Cache Allocate: addr = 678 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
98145 [L1] Cache Allocate: addr = 272 data = 7f7e7d7c7b7a79787776757473727170
98145 [L1] Cache hit from L2: addr = 272, data = 72
98145 [TEST] CPU read @0x538
98155 [L1] Cache miss: addr = 538
98155 [TEST] CPU read @0x70e
98175 [L2] Cache miss: addr = 538
98185 [MEM] Mem hit: addr = 520, data = 20
98195 [L2] Cache Allocate: addr = 538 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
98205 [L1] Cache Allocate: addr = 70e data = 3f3e3d3c3b3a39383736353433323130
98205 [L1] Cache hit from L2: addr = 70e, data = 3e
98205 [TEST] CPU read @0x4d2
98215 [L1] Cache miss: addr = 4d2
98215 [TEST] CPU read @0x5d5
98235 [L2] Cache miss: addr = 4d2
98245 [MEM] Mem hit: addr = 4c0, data = c0
98255 [L2] Cache Allocate: addr = 4d2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
98265 [L1] Cache Allocate: addr = 5d5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
98265 [L1] Cache hit from L2: addr = 5d5, data = d5
98265 [TEST] CPU read @0x77f
98275 [L1] Cache miss: addr = 77f
98275 [TEST] CPU read @0x770
98295 [L2] Cache miss: addr = 77f
98305 [MEM] Mem hit: addr = 760, data = 60
98315 [L2] Cache Allocate: addr = 77f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
98325 [L1] Cache Allocate: addr = 770 data = 7f7e7d7c7b7a79787776757473727170
98325 [L1] Cache hit from L2: addr = 770, data = 70
98325 [TEST] CPU read @0x315
98335 [L1] Cache miss: addr = 315
98335 [TEST] CPU read @0x58c
98355 [L2] Cache miss: addr = 315
98365 [MEM] Mem hit: addr = 300, data = 00
98375 [L2] Cache Allocate: addr = 315 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
98385 [L1] Cache Allocate: addr = 58c data = 1f1e1d1c1b1a19181716151413121110
98385 [L1] Cache hit from L2: addr = 58c, data = 1c
98385 [TEST] CPU read @0x45b
98395 [L1] Cache miss: addr = 45b
98395 [TEST] CPU read @0x7c7
98415 [L2] Cache miss: addr = 45b
98425 [MEM] Mem hit: addr = 440, data = 40
98435 [L2] Cache Allocate: addr = 45b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
98445 [L1] Cache Allocate: addr = 7c7 data = 5f5e5d5c5b5a59585756555453525150
98445 [L1] Cache hit from L2: addr = 7c7, data = 57
98445 [TEST] CPU read @0x5fe
98455 [L1] Cache miss: addr = 5fe
98455 [TEST] CPU read @0x09f
98475 [L2] Cache hit: addr = 5fe, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
98485 [L1] Cache Allocate: addr = 09f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
98485 [L1] Cache hit from L2: addr = 09f, data = ef
98485 [TEST] CPU read @0x35e
98495 [L1] Cache miss: addr = 35e
98495 [TEST] CPU read @0x7c6
98515 [L2] Cache miss: addr = 35e
98525 [MEM] Mem hit: addr = 340, data = 40
98535 [L2] Cache Allocate: addr = 35e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
98545 [L1] Cache Allocate: addr = 7c6 data = 5f5e5d5c5b5a59585756555453525150
98545 [L1] Cache hit from L2: addr = 7c6, data = 56
98545 [TEST] CPU read @0x348
98555 [L1] Cache miss: addr = 348
98555 [TEST] CPU read @0x4a9
98575 [L2] Cache hit: addr = 348, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
98585 [L1] Cache Allocate: addr = 4a9 data = 4f4e4d4c4b4a49484746454443424140
98585 [L1] Cache hit from L2: addr = 4a9, data = 49
98585 [TEST] CPU read @0x4d9
98595 [L1] Cache miss: addr = 4d9
98595 [TEST] CPU read @0x53a
98615 [L2] Cache hit: addr = 4d9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
98625 [L1] Cache Allocate: addr = 53a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
98625 [L1] Cache hit from L2: addr = 53a, data = ca
98625 [TEST] CPU read @0x5c6
98635 [L1] Cache miss: addr = 5c6
98635 [TEST] CPU read @0x494
98655 [L2] Cache miss: addr = 5c6
98665 [MEM] Mem hit: addr = 5c0, data = c0
98675 [L2] Cache Allocate: addr = 5c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
98685 [L1] Cache Allocate: addr = 494 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
98685 [L1] Cache hit from L2: addr = 494, data = c4
98685 [TEST] CPU read @0x032
98695 [L1] Cache miss: addr = 032
98695 [TEST] CPU read @0x558
98715 [L2] Cache miss: addr = 032
98725 [MEM] Mem hit: addr = 020, data = 20
98735 [L2] Cache Allocate: addr = 032 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
98745 [L1] Cache Allocate: addr = 558 data = 3f3e3d3c3b3a39383736353433323130
98745 [L1] Cache hit from L2: addr = 558, data = 38
98745 [TEST] CPU read @0x7d8
98755 [L1] Cache miss: addr = 7d8
98755 [TEST] CPU read @0x2dd
98775 [L2] Cache miss: addr = 7d8
98785 [MEM] Mem hit: addr = 7c0, data = c0
98795 [L2] Cache Allocate: addr = 7d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
98805 [L1] Cache Allocate: addr = 2dd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
98805 [L1] Cache hit from L2: addr = 2dd, data = dd
98805 [TEST] CPU read @0x3b0
98815 [L1] Cache miss: addr = 3b0
98815 [TEST] CPU read @0x308
98835 [L2] Cache miss: addr = 3b0
98845 [MEM] Mem hit: addr = 3a0, data = a0
98855 [L2] Cache Allocate: addr = 3b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
98865 [L1] Cache Allocate: addr = 308 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
98865 [L1] Cache hit from L2: addr = 308, data = b8
98865 [TEST] CPU read @0x0ba
98875 [L1] Cache miss: addr = 0ba
98875 [TEST] CPU read @0x723
98895 [L2] Cache hit: addr = 0ba, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
98905 [L1] Cache Allocate: addr = 723 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
98905 [L1] Cache hit from L2: addr = 723, data = a3
98905 [TEST] CPU read @0x3ff
98915 [L1] Cache miss: addr = 3ff
98915 [TEST] CPU read @0x0a7
98935 [L2] Cache miss: addr = 3ff
98945 [MEM] Mem hit: addr = 3e0, data = e0
98955 [L2] Cache Allocate: addr = 3ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
98965 [L1] Cache Allocate: addr = 0a7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
98965 [L1] Cache hit from L2: addr = 0a7, data = f7
98965 [TEST] CPU read @0x4d8
98975 [L1] Cache miss: addr = 4d8
98975 [TEST] CPU read @0x03a
98995 [L2] Cache miss: addr = 4d8
99005 [MEM] Mem hit: addr = 4c0, data = c0
99015 [L2] Cache Allocate: addr = 4d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
99025 [L1] Cache Allocate: addr = 03a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
99025 [L1] Cache hit from L2: addr = 03a, data = da
99025 [TEST] CPU read @0x354
99035 [L1] Cache miss: addr = 354
99035 [TEST] CPU read @0x732
99055 [L2] Cache hit: addr = 354, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
99065 [L1] Cache Allocate: addr = 732 data = 4f4e4d4c4b4a49484746454443424140
99065 [L1] Cache hit from L2: addr = 732, data = 42
99065 [TEST] CPU read @0x0b5
99075 [L1] Cache miss: addr = 0b5
99075 [TEST] CPU read @0x16d
99095 [L2] Cache hit: addr = 0b5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
99105 [L1] Cache Allocate: addr = 16d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
99105 [L1] Cache hit from L2: addr = 16d, data = ad
99105 [TEST] CPU read @0x17f
99115 [L1] Cache miss: addr = 17f
99115 [TEST] CPU read @0x655
99135 [L2] Cache miss: addr = 17f
99145 [MEM] Mem hit: addr = 160, data = 60
99155 [L2] Cache Allocate: addr = 17f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
99165 [L1] Cache Allocate: addr = 655 data = 7f7e7d7c7b7a79787776757473727170
99165 [L1] Cache hit from L2: addr = 655, data = 75
99165 [TEST] CPU read @0x57e
99175 [L1] Cache miss: addr = 57e
99175 [TEST] CPU read @0x734
99195 [L2] Cache miss: addr = 57e
99205 [MEM] Mem hit: addr = 560, data = 60
99215 [L2] Cache Allocate: addr = 57e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
99225 [L1] Cache Allocate: addr = 734 data = 7f7e7d7c7b7a79787776757473727170
99225 [L1] Cache hit from L2: addr = 734, data = 74
99225 [TEST] CPU read @0x5c7
99235 [L1] Cache miss: addr = 5c7
99235 [TEST] CPU read @0x256
99255 [L2] Cache miss: addr = 5c7
99265 [MEM] Mem hit: addr = 5c0, data = c0
99275 [L2] Cache Allocate: addr = 5c7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
99285 [L1] Cache Allocate: addr = 256 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
99285 [L1] Cache hit from L2: addr = 256, data = c6
99285 [TEST] CPU read @0x3e8
99295 [L1] Cache miss: addr = 3e8
99295 [TEST] CPU read @0x116
99315 [L2] Cache hit: addr = 3e8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
99325 [L1] Cache Allocate: addr = 116 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
99325 [L1] Cache hit from L2: addr = 116, data = e6
99325 [TEST] CPU read @0x0e7
99335 [L1] Cache miss: addr = 0e7
99335 [TEST] CPU read @0x050
99355 [L2] Cache miss: addr = 0e7
99365 [MEM] Mem hit: addr = 0e0, data = e0
99375 [L2] Cache Allocate: addr = 0e7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
99385 [L1] Cache Allocate: addr = 050 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
99385 [L1] Cache hit from L2: addr = 050, data = e0
99385 [TEST] CPU read @0x162
99395 [L1] Cache hit: addr = 162, data = a2
99395 [TEST] CPU read @0x3de
99405 [L1] Cache miss: addr = 3de
99405 [TEST] CPU read @0x306
99425 [L2] Cache miss: addr = 3de
99435 [MEM] Mem hit: addr = 3c0, data = c0
99445 [L2] Cache Allocate: addr = 3de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
99455 [L1] Cache Allocate: addr = 306 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
99455 [L1] Cache hit from L2: addr = 306, data = d6
99455 [TEST] CPU read @0x4c1
99465 [L1] Cache miss: addr = 4c1
99465 [TEST] CPU read @0x147
99485 [L2] Cache miss: addr = 4c1
99495 [MEM] Mem hit: addr = 4c0, data = c0
99505 [L2] Cache Allocate: addr = 4c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
99515 [L1] Cache Allocate: addr = 147 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
99515 [L1] Cache hit from L2: addr = 147, data = c7
99515 [TEST] CPU read @0x0f6
99525 [L1] Cache miss: addr = 0f6
99525 [TEST] CPU read @0x504
99545 [L2] Cache hit: addr = 0f6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
99555 [L1] Cache Allocate: addr = 504 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
99555 [L1] Cache hit from L2: addr = 504, data = e4
99555 [TEST] CPU read @0x3d5
99565 [L1] Cache miss: addr = 3d5
99565 [TEST] CPU read @0x716
99585 [L2] Cache miss: addr = 3d5
99595 [MEM] Mem hit: addr = 3c0, data = c0
99605 [L2] Cache Allocate: addr = 3d5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
99615 [L1] Cache Allocate: addr = 716 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
99615 [L1] Cache hit from L2: addr = 716, data = d6
99615 [TEST] CPU read @0x507
99625 [L1] Cache hit: addr = 507, data = e7
99625 [TEST] CPU read @0x3e3
99635 [L1] Cache miss: addr = 3e3
99635 [TEST] CPU read @0x66b
99655 [L2] Cache miss: addr = 3e3
99665 [MEM] Mem hit: addr = 3e0, data = e0
99675 [L2] Cache Allocate: addr = 3e3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
99685 [L1] Cache Allocate: addr = 66b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
99685 [L1] Cache hit from L2: addr = 66b, data = eb
99685 [TEST] CPU read @0x054
99695 [L1] Cache hit: addr = 054, data = e4
99695 [TEST] CPU read @0x7a4
99705 [L1] Cache miss: addr = 7a4
99705 [TEST] CPU read @0x2c3
99725 [L2] Cache miss: addr = 7a4
99735 [MEM] Mem hit: addr = 7a0, data = a0
99745 [L2] Cache Allocate: addr = 7a4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
99755 [L1] Cache Allocate: addr = 2c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
99755 [L1] Cache hit from L2: addr = 2c3, data = a3
99755 [TEST] CPU read @0x458
99765 [L1] Cache miss: addr = 458
99765 [TEST] CPU read @0x025
99785 [L2] Cache miss: addr = 458
99795 [MEM] Mem hit: addr = 440, data = 40
99805 [L2] Cache Allocate: addr = 458 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
99815 [L1] Cache Allocate: addr = 025 data = 5f5e5d5c5b5a59585756555453525150
99815 [L1] Cache hit from L2: addr = 025, data = 55
99815 [TEST] CPU read @0x739
99825 [L1] Cache hit: addr = 739, data = 79
99825 [TEST] CPU read @0x72f
99835 [L1] Cache miss: addr = 72f
99835 [TEST] CPU read @0x1c8
99855 [L2] Cache miss: addr = 72f
99865 [MEM] Mem hit: addr = 720, data = 20
99875 [L2] Cache Allocate: addr = 72f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
99885 [L1] Cache Allocate: addr = 1c8 data = 2f2e2d2c2b2a29282726252423222120
99885 [L1] Cache hit from L2: addr = 1c8, data = 28
99885 [TEST] CPU read @0x446
99895 [L1] Cache miss: addr = 446
99895 [TEST] CPU read @0x5e8
99915 [L2] Cache hit: addr = 446, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
99925 [L1] Cache Allocate: addr = 5e8 data = 4f4e4d4c4b4a49484746454443424140
99925 [L1] Cache hit from L2: addr = 5e8, data = 48
99925 [TEST] CPU read @0x315
99935 [L1] Cache miss: addr = 315
99935 [TEST] CPU read @0x54d
99955 [L2] Cache hit: addr = 315, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
99965 [L1] Cache Allocate: addr = 54d data = 0f0e0d0c0b0a09080706050403020100
99965 [L1] Cache hit from L2: addr = 54d, data = 0d
99965 [TEST] CPU read @0x667
99975 [L1] Cache miss: addr = 667
99975 [TEST] CPU read @0x19d
99995 [L2] Cache miss: addr = 667
100005 [MEM] Mem hit: addr = 660, data = 60
100015 [L2] Cache Allocate: addr = 667 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
100025 [L1] Cache Allocate: addr = 19d data = 6f6e6d6c6b6a69686766656463626160
100025 [L1] Cache hit from L2: addr = 19d, data = 6d
100025 [TEST] CPU read @0x556
100035 [L1] Cache miss: addr = 556
100035 [TEST] CPU read @0x784
100055 [L2] Cache hit: addr = 556, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
100065 [L1] Cache Allocate: addr = 784 data = 4f4e4d4c4b4a49484746454443424140
100065 [L1] Cache hit from L2: addr = 784, data = 44
100065 [TEST] CPU read @0x298
100075 [L1] Cache miss: addr = 298
100075 [TEST] CPU read @0x109
100095 [L2] Cache miss: addr = 298
100105 [MEM] Mem hit: addr = 280, data = 80
100115 [L2] Cache Allocate: addr = 298 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
100125 [L1] Cache Allocate: addr = 109 data = 9f9e9d9c9b9a99989796959493929190
100125 [L1] Cache hit from L2: addr = 109, data = 99
100125 [TEST] CPU read @0x72b
100135 [L1] Cache miss: addr = 72b
100135 [TEST] CPU read @0x4ce
100155 [L2] Cache hit: addr = 72b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
100165 [L1] Cache Allocate: addr = 4ce data = 2f2e2d2c2b2a29282726252423222120
100165 [L1] Cache hit from L2: addr = 4ce, data = 2e
100165 [TEST] CPU read @0x6c5
100175 [L1] Cache miss: addr = 6c5
100175 [TEST] CPU read @0x0b5
100195 [L2] Cache hit: addr = 6c5, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
100205 [L1] Cache Allocate: addr = 0b5 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
100205 [L1] Cache hit from L2: addr = 0b5, data = c5
100205 [TEST] CPU read @0x64d
100215 [L1] Cache miss: addr = 64d
100215 [TEST] CPU read @0x718
100235 [L2] Cache miss: addr = 64d
100245 [MEM] Mem hit: addr = 640, data = 40
100255 [L2] Cache Allocate: addr = 64d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
100265 [L1] Cache Allocate: addr = 718 data = 4f4e4d4c4b4a49484746454443424140
100265 [L1] Cache hit from L2: addr = 718, data = 48
100265 [TEST] CPU read @0x4f5
100275 [L1] Cache miss: addr = 4f5
100275 [TEST] CPU read @0x4fa
100295 [L2] Cache miss: addr = 4f5
100305 [MEM] Mem hit: addr = 4e0, data = e0
100315 [L2] Cache Allocate: addr = 4f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
100325 [L1] Cache Allocate: addr = 4fa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
100325 [L1] Cache hit from L2: addr = 4fa, data = fa
100325 [TEST] CPU read @0x722
100335 [L1] Cache miss: addr = 722
100335 [TEST] CPU read @0x321
100355 [L2] Cache hit: addr = 722, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
100365 [L1] Cache Allocate: addr = 321 data = 2f2e2d2c2b2a29282726252423222120
100365 [L1] Cache hit from L2: addr = 321, data = 21
100365 [TEST] CPU read @0x14c
100375 [L1] Cache miss: addr = 14c
100375 [TEST] CPU read @0x6fb
100395 [L2] Cache miss: addr = 14c
100405 [MEM] Mem hit: addr = 140, data = 40
100415 [L2] Cache Allocate: addr = 14c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
100425 [L1] Cache Allocate: addr = 6fb data = 4f4e4d4c4b4a49484746454443424140
100425 [L1] Cache hit from L2: addr = 6fb, data = 4b
100425 [TEST] CPU read @0x3e5
100435 [L1] Cache miss: addr = 3e5
100435 [TEST] CPU read @0x441
100455 [L2] Cache miss: addr = 3e5
100465 [MEM] Mem hit: addr = 3e0, data = e0
100475 [L2] Cache Allocate: addr = 3e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
100485 [L1] Cache Allocate: addr = 441 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
100485 [L1] Cache hit from L2: addr = 441, data = e1
100485 [TEST] CPU read @0x07d
100495 [L1] Cache miss: addr = 07d
100495 [TEST] CPU read @0x66e
100515 [L2] Cache miss: addr = 07d
100525 [MEM] Mem hit: addr = 060, data = 60
100535 [L2] Cache Allocate: addr = 07d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
100545 [L1] Cache Allocate: addr = 66e data = 7f7e7d7c7b7a79787776757473727170
100545 [L1] Cache hit from L2: addr = 66e, data = 7e
100545 [TEST] CPU read @0x0ff
100555 [L1] Cache miss: addr = 0ff
100555 [TEST] CPU read @0x720
100575 [L2] Cache miss: addr = 0ff
100585 [MEM] Mem hit: addr = 0e0, data = e0
100595 [L2] Cache Allocate: addr = 0ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
100605 [L1] Cache Allocate: addr = 720 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
100605 [L1] Cache hit from L2: addr = 720, data = f0
100605 [TEST] CPU read @0x6ad
100615 [L1] Cache miss: addr = 6ad
100615 [TEST] CPU read @0x563
100635 [L2] Cache miss: addr = 6ad
100645 [MEM] Mem hit: addr = 6a0, data = a0
100655 [L2] Cache Allocate: addr = 6ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
100665 [L1] Cache Allocate: addr = 563 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
100665 [L1] Cache hit from L2: addr = 563, data = a3
100665 [TEST] CPU read @0x282
100675 [L1] Cache miss: addr = 282
100675 [TEST] CPU read @0x158
100695 [L2] Cache hit: addr = 282, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
100705 [L1] Cache Allocate: addr = 158 data = 8f8e8d8c8b8a89888786858483828180
100705 [L1] Cache hit from L2: addr = 158, data = 88
100705 [TEST] CPU read @0x077
100715 [L1] Cache miss: addr = 077
100715 [TEST] CPU read @0x0c2
100735 [L2] Cache hit: addr = 077, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
100745 [L1] Cache Allocate: addr = 0c2 data = 6f6e6d6c6b6a69686766656463626160
100745 [L1] Cache hit from L2: addr = 0c2, data = 62
100745 [TEST] CPU read @0x415
100755 [L1] Cache miss: addr = 415
100755 [TEST] CPU read @0x37f
100775 [L2] Cache miss: addr = 415
100785 [MEM] Mem hit: addr = 400, data = 00
100795 [L2] Cache Allocate: addr = 415 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
100805 [L1] Cache Allocate: addr = 37f data = 1f1e1d1c1b1a19181716151413121110
100805 [L1] Cache hit from L2: addr = 37f, data = 1f
100805 [TEST] CPU read @0x716
100815 [L1] Cache hit: addr = 716, data = 46
100815 [TEST] CPU read @0x3b8
100825 [L1] Cache miss: addr = 3b8
100825 [TEST] CPU read @0x428
100845 [L2] Cache miss: addr = 3b8
100855 [MEM] Mem hit: addr = 3a0, data = a0
100865 [L2] Cache Allocate: addr = 3b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
100875 [L1] Cache Allocate: addr = 428 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
100875 [L1] Cache hit from L2: addr = 428, data = b8
100875 [TEST] CPU read @0x487
100885 [L1] Cache miss: addr = 487
100885 [TEST] CPU read @0x257
100905 [L2] Cache miss: addr = 487
100915 [MEM] Mem hit: addr = 480, data = 80
100925 [L2] Cache Allocate: addr = 487 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
100935 [L1] Cache Allocate: addr = 257 data = 8f8e8d8c8b8a89888786858483828180
100935 [L1] Cache hit from L2: addr = 257, data = 87
100935 [TEST] CPU read @0x1ce
100945 [L1] Cache miss: addr = 1ce
100945 [TEST] CPU read @0x4c8
100965 [L2] Cache miss: addr = 1ce
100975 [MEM] Mem hit: addr = 1c0, data = c0
100985 [L2] Cache Allocate: addr = 1ce data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
100995 [L1] Cache Allocate: addr = 4c8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
100995 [L1] Cache hit from L2: addr = 4c8, data = c8
100995 [TEST] CPU read @0x6f4
101005 [L1] Cache miss: addr = 6f4
101005 [TEST] CPU read @0x26c
101025 [L2] Cache miss: addr = 6f4
101035 [MEM] Mem hit: addr = 6e0, data = e0
101045 [L2] Cache Allocate: addr = 6f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
101055 [L1] Cache Allocate: addr = 26c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
101055 [L1] Cache hit from L2: addr = 26c, data = fc
101055 [TEST] CPU read @0x6dc
101065 [L1] Cache miss: addr = 6dc
101065 [TEST] CPU read @0x3f2
101085 [L2] Cache hit: addr = 6dc, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
101095 [L1] Cache Allocate: addr = 3f2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
101095 [L1] Cache hit from L2: addr = 3f2, data = c2
101095 [TEST] CPU read @0x7e1
101105 [L1] Cache miss: addr = 7e1
101105 [TEST] CPU read @0x72d
101125 [L2] Cache miss: addr = 7e1
101135 [MEM] Mem hit: addr = 7e0, data = e0
101145 [L2] Cache Allocate: addr = 7e1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
101155 [L1] Cache Allocate: addr = 72d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
101155 [L1] Cache hit from L2: addr = 72d, data = ed
101155 [TEST] CPU read @0x795
101165 [L1] Cache miss: addr = 795
101165 [TEST] CPU read @0x0af
101185 [L2] Cache miss: addr = 795
101195 [MEM] Mem hit: addr = 780, data = 80
101205 [L2] Cache Allocate: addr = 795 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
101215 [L1] Cache Allocate: addr = 0af data = 9f9e9d9c9b9a99989796959493929190
101215 [L1] Cache hit from L2: addr = 0af, data = 9f
101215 [TEST] CPU read @0x140
101225 [L1] Cache miss: addr = 140
101225 [TEST] CPU read @0x3ea
101245 [L2] Cache hit: addr = 140, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
101255 [L1] Cache Allocate: addr = 3ea data = 4f4e4d4c4b4a49484746454443424140
101255 [L1] Cache hit from L2: addr = 3ea, data = 4a
101255 [TEST] CPU read @0x0e6
101265 [L1] Cache miss: addr = 0e6
101265 [TEST] CPU read @0x3e4
101285 [L2] Cache miss: addr = 0e6
101295 [MEM] Mem hit: addr = 0e0, data = e0
101305 [L2] Cache Allocate: addr = 0e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
101315 [L1] Cache Allocate: addr = 3e4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
101315 [L1] Cache hit from L2: addr = 3e4, data = e4
101315 [TEST] CPU read @0x05c
101325 [L1] Cache miss: addr = 05c
101325 [TEST] CPU read @0x06a
101345 [L2] Cache miss: addr = 05c
101355 [MEM] Mem hit: addr = 040, data = 40
101365 [L2] Cache Allocate: addr = 05c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
101375 [L1] Cache Allocate: addr = 06a data = 5f5e5d5c5b5a59585756555453525150
101375 [L1] Cache hit from L2: addr = 06a, data = 5a
101375 [TEST] CPU read @0x7d3
101385 [L1] Cache miss: addr = 7d3
101385 [TEST] CPU read @0x719
101405 [L2] Cache miss: addr = 7d3
101415 [MEM] Mem hit: addr = 7c0, data = c0
101425 [L2] Cache Allocate: addr = 7d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
101435 [L1] Cache Allocate: addr = 719 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
101435 [L1] Cache hit from L2: addr = 719, data = d9
101435 [TEST] CPU read @0x310
101445 [L1] Cache miss: addr = 310
101445 [TEST] CPU read @0x518
101465 [L2] Cache miss: addr = 310
101475 [MEM] Mem hit: addr = 300, data = 00
101485 [L2] Cache Allocate: addr = 310 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
101495 [L1] Cache Allocate: addr = 518 data = 1f1e1d1c1b1a19181716151413121110
101495 [L1] Cache hit from L2: addr = 518, data = 18
101495 [TEST] CPU read @0x321
101505 [L1] Cache miss: addr = 321
101505 [TEST] CPU read @0x720
101525 [L2] Cache miss: addr = 321
101535 [MEM] Mem hit: addr = 320, data = 20
101545 [L2] Cache Allocate: addr = 321 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
101555 [L1] Cache Allocate: addr = 720 data = 2f2e2d2c2b2a29282726252423222120
101555 [L1] Cache hit from L2: addr = 720, data = 20
101555 [TEST] CPU read @0x1a2
101565 [L1] Cache miss: addr = 1a2
101565 [TEST] CPU read @0x213
101585 [L2] Cache miss: addr = 1a2
101595 [MEM] Mem hit: addr = 1a0, data = a0
101605 [L2] Cache Allocate: addr = 1a2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
101615 [L1] Cache Allocate: addr = 213 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
101615 [L1] Cache hit from L2: addr = 213, data = a3
101615 [TEST] CPU read @0x36b
101625 [L1] Cache miss: addr = 36b
101625 [TEST] CPU read @0x1ed
101645 [L2] Cache miss: addr = 36b
101655 [MEM] Mem hit: addr = 360, data = 60
101665 [L2] Cache Allocate: addr = 36b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
101675 [L1] Cache Allocate: addr = 1ed data = 6f6e6d6c6b6a69686766656463626160
101675 [L1] Cache hit from L2: addr = 1ed, data = 6d
101675 [TEST] CPU read @0x2ca
101685 [L1] Cache miss: addr = 2ca
101685 [TEST] CPU read @0x026
101705 [L2] Cache miss: addr = 2ca
101715 [MEM] Mem hit: addr = 2c0, data = c0
101725 [L2] Cache Allocate: addr = 2ca data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
101735 [L1] Cache Allocate: addr = 026 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
101735 [L1] Cache hit from L2: addr = 026, data = c6
101735 [TEST] CPU read @0x5ed
101745 [L1] Cache miss: addr = 5ed
101745 [TEST] CPU read @0x475
101765 [L2] Cache hit: addr = 5ed, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
101775 [L1] Cache Allocate: addr = 475 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
101775 [L1] Cache hit from L2: addr = 475, data = e5
101775 [TEST] CPU read @0x0cd
101785 [L1] Cache miss: addr = 0cd
101785 [TEST] CPU read @0x045
101805 [L2] Cache miss: addr = 0cd
101815 [MEM] Mem hit: addr = 0c0, data = c0
101825 [L2] Cache Allocate: addr = 0cd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
101835 [L1] Cache Allocate: addr = 045 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
101835 [L1] Cache hit from L2: addr = 045, data = c5
101835 [TEST] CPU read @0x1b7
101845 [L1] Cache miss: addr = 1b7
101845 [TEST] CPU read @0x4ef
101865 [L2] Cache hit: addr = 1b7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
101875 [L1] Cache Allocate: addr = 4ef data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
101875 [L1] Cache hit from L2: addr = 4ef, data = af
101875 [TEST] CPU read @0x231
101885 [L1] Cache miss: addr = 231
101885 [TEST] CPU read @0x1aa
101905 [L2] Cache miss: addr = 231
101915 [MEM] Mem hit: addr = 220, data = 20
101925 [L2] Cache Allocate: addr = 231 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
101935 [L1] Cache Allocate: addr = 1aa data = 3f3e3d3c3b3a39383736353433323130
101935 [L1] Cache hit from L2: addr = 1aa, data = 3a
101935 [TEST] CPU read @0x47a
101945 [L1] Cache hit: addr = 47a, data = ea
101945 [TEST] CPU read @0x754
101955 [L1] Cache miss: addr = 754
101955 [TEST] CPU read @0x1fb
101975 [L2] Cache miss: addr = 754
101985 [MEM] Mem hit: addr = 740, data = 40
101995 [L2] Cache Allocate: addr = 754 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
102005 [L1] Cache Allocate: addr = 1fb data = 5f5e5d5c5b5a59585756555453525150
102005 [L1] Cache hit from L2: addr = 1fb, data = 5b
102005 [TEST] CPU read @0x225
102015 [L1] Cache miss: addr = 225
102015 [TEST] CPU read @0x3b7
102035 [L2] Cache hit: addr = 225, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
102045 [L1] Cache Allocate: addr = 3b7 data = 2f2e2d2c2b2a29282726252423222120
102045 [L1] Cache hit from L2: addr = 3b7, data = 27
102045 [TEST] CPU read @0x364
102055 [L1] Cache miss: addr = 364
102055 [TEST] CPU read @0x0ed
102075 [L2] Cache hit: addr = 364, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
102085 [L1] Cache Allocate: addr = 0ed data = 6f6e6d6c6b6a69686766656463626160
102085 [L1] Cache hit from L2: addr = 0ed, data = 6d
102085 [TEST] CPU read @0x3b9
102095 [L1] Cache hit: addr = 3b9, data = 29
102095 [TEST] CPU read @0x26d
102105 [L1] Cache miss: addr = 26d
102105 [TEST] CPU read @0x524
102125 [L2] Cache hit: addr = 26d, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
102135 [L1] Cache Allocate: addr = 524 data = 6f6e6d6c6b6a69686766656463626160
102135 [L1] Cache hit from L2: addr = 524, data = 64
102135 [TEST] CPU read @0x6c7
102145 [L1] Cache miss: addr = 6c7
102145 [TEST] CPU read @0x626
102165 [L2] Cache hit: addr = 6c7, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
102175 [L1] Cache Allocate: addr = 626 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
102175 [L1] Cache hit from L2: addr = 626, data = c6
102175 [TEST] CPU read @0x721
102185 [L1] Cache miss: addr = 721
102185 [TEST] CPU read @0x411
102205 [L2] Cache miss: addr = 721
102215 [MEM] Mem hit: addr = 720, data = 20
102225 [L2] Cache Allocate: addr = 721 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
102235 [L1] Cache Allocate: addr = 411 data = 2f2e2d2c2b2a29282726252423222120
102235 [L1] Cache hit from L2: addr = 411, data = 21
102235 [TEST] CPU read @0x5f2
102245 [L1] Cache miss: addr = 5f2
102245 [TEST] CPU read @0x063
102265 [L2] Cache hit: addr = 5f2, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
102275 [L1] Cache Allocate: addr = 063 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
102275 [L1] Cache hit from L2: addr = 063, data = e3
102275 [TEST] CPU read @0x158
102285 [L1] Cache miss: addr = 158
102285 [TEST] CPU read @0x2f3
102305 [L2] Cache miss: addr = 158
102315 [MEM] Mem hit: addr = 140, data = 40
102325 [L2] Cache Allocate: addr = 158 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
102335 [L1] Cache Allocate: addr = 2f3 data = 5f5e5d5c5b5a59585756555453525150
102335 [L1] Cache hit from L2: addr = 2f3, data = 53
102335 [TEST] CPU read @0x3a0
102345 [L1] Cache miss: addr = 3a0
102345 [TEST] CPU read @0x7ba
102365 [L2] Cache miss: addr = 3a0
102375 [MEM] Mem hit: addr = 3a0, data = a0
102385 [L2] Cache Allocate: addr = 3a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
102395 [L1] Cache Allocate: addr = 7ba data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
102395 [L1] Cache hit from L2: addr = 7ba, data = aa
102395 [TEST] CPU read @0x74e
102405 [L1] Cache miss: addr = 74e
102405 [TEST] CPU read @0x3a2
102425 [L2] Cache miss: addr = 74e
102435 [MEM] Mem hit: addr = 740, data = 40
102445 [L2] Cache Allocate: addr = 74e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
102455 [L1] Cache Allocate: addr = 3a2 data = 4f4e4d4c4b4a49484746454443424140
102455 [L1] Cache hit from L2: addr = 3a2, data = 42
102455 [TEST] CPU read @0x1c6
102465 [L1] Cache miss: addr = 1c6
102465 [TEST] CPU read @0x38c
102485 [L2] Cache miss: addr = 1c6
102495 [MEM] Mem hit: addr = 1c0, data = c0
102505 [L2] Cache Allocate: addr = 1c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
102515 [L1] Cache Allocate: addr = 38c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
102515 [L1] Cache hit from L2: addr = 38c, data = cc
102515 [TEST] CPU read @0x61d
102525 [L1] Cache miss: addr = 61d
102525 [TEST] CPU read @0x78d
102545 [L2] Cache miss: addr = 61d
102555 [MEM] Mem hit: addr = 600, data = 00
102565 [L2] Cache Allocate: addr = 61d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
102575 [L1] Cache Allocate: addr = 78d data = 1f1e1d1c1b1a19181716151413121110
102575 [L1] Cache hit from L2: addr = 78d, data = 1d
102575 [TEST] CPU read @0x7fd
102585 [L1] Cache miss: addr = 7fd
102585 [TEST] CPU read @0x059
102605 [L2] Cache miss: addr = 7fd
102615 [MEM] Mem hit: addr = 7e0, data = e0
102625 [L2] Cache Allocate: addr = 7fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
102635 [L1] Cache Allocate: addr = 059 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
102635 [L1] Cache hit from L2: addr = 059, data = f9
102635 [TEST] CPU read @0x00a
102645 [L1] Cache miss: addr = 00a
102645 [TEST] CPU read @0x36d
102665 [L2] Cache miss: addr = 00a
102675 [MEM] Mem hit: addr = 000, data = 00
102685 [L2] Cache Allocate: addr = 00a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
102695 [L1] Cache Allocate: addr = 36d data = 0f0e0d0c0b0a09080706050403020100
102695 [L1] Cache hit from L2: addr = 36d, data = 0d
102695 [TEST] CPU read @0x5a9
102705 [L1] Cache miss: addr = 5a9
102705 [TEST] CPU read @0x629
102725 [L2] Cache miss: addr = 5a9
102735 [MEM] Mem hit: addr = 5a0, data = a0
102745 [L2] Cache Allocate: addr = 5a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
102755 [L1] Cache Allocate: addr = 629 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
102755 [L1] Cache hit from L2: addr = 629, data = a9
102755 [TEST] CPU read @0x22f
102765 [L1] Cache miss: addr = 22f
102765 [TEST] CPU read @0x3e9
102785 [L2] Cache miss: addr = 22f
102795 [MEM] Mem hit: addr = 220, data = 20
102805 [L2] Cache Allocate: addr = 22f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
102815 [L1] Cache Allocate: addr = 3e9 data = 2f2e2d2c2b2a29282726252423222120
102815 [L1] Cache hit from L2: addr = 3e9, data = 29
102815 [TEST] CPU read @0x178
102825 [L1] Cache miss: addr = 178
102825 [TEST] CPU read @0x7ea
102845 [L2] Cache miss: addr = 178
102855 [MEM] Mem hit: addr = 160, data = 60
102865 [L2] Cache Allocate: addr = 178 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
102875 [L1] Cache Allocate: addr = 7ea data = 7f7e7d7c7b7a79787776757473727170
102875 [L1] Cache hit from L2: addr = 7ea, data = 7a
102875 [TEST] CPU read @0x644
102885 [L1] Cache miss: addr = 644
102885 [TEST] CPU read @0x491
102905 [L2] Cache miss: addr = 644
102915 [MEM] Mem hit: addr = 640, data = 40
102925 [L2] Cache Allocate: addr = 644 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
102935 [L1] Cache Allocate: addr = 491 data = 4f4e4d4c4b4a49484746454443424140
102935 [L1] Cache hit from L2: addr = 491, data = 41
102935 [TEST] CPU read @0x79c
102945 [L1] Cache miss: addr = 79c
102945 [TEST] CPU read @0x4da
102965 [L2] Cache hit: addr = 79c, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
102975 [L1] Cache Allocate: addr = 4da data = 8f8e8d8c8b8a89888786858483828180
102975 [L1] Cache hit from L2: addr = 4da, data = 8a
102975 [TEST] CPU read @0x4ad
102985 [L1] Cache miss: addr = 4ad
102985 [TEST] CPU read @0x5ff
103005 [L2] Cache miss: addr = 4ad
103015 [MEM] Mem hit: addr = 4a0, data = a0
103025 [L2] Cache Allocate: addr = 4ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
103035 [L1] Cache Allocate: addr = 5ff data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
103035 [L1] Cache hit from L2: addr = 5ff, data = af
103035 [TEST] CPU read @0x3c4
103045 [L1] Cache miss: addr = 3c4
103045 [TEST] CPU read @0x695
103065 [L2] Cache miss: addr = 3c4
103075 [MEM] Mem hit: addr = 3c0, data = c0
103085 [L2] Cache Allocate: addr = 3c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
103095 [L1] Cache Allocate: addr = 695 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
103095 [L1] Cache hit from L2: addr = 695, data = c5
103095 [TEST] CPU read @0x69a
103105 [L1] Cache hit: addr = 69a, data = ca
103105 [TEST] CPU read @0x37d
103115 [L1] Cache miss: addr = 37d
103115 [TEST] CPU read @0x148
103135 [L2] Cache miss: addr = 37d
103145 [MEM] Mem hit: addr = 360, data = 60
103155 [L2] Cache Allocate: addr = 37d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
103165 [L1] Cache Allocate: addr = 148 data = 7f7e7d7c7b7a79787776757473727170
103165 [L1] Cache hit from L2: addr = 148, data = 78
103165 [TEST] CPU read @0x7e6
103175 [L1] Cache hit: addr = 7e6, data = 76
103175 [TEST] CPU read @0x761
103185 [L1] Cache miss: addr = 761
103185 [TEST] CPU read @0x1fe
103205 [L2] Cache miss: addr = 761
103215 [MEM] Mem hit: addr = 760, data = 60
103225 [L2] Cache Allocate: addr = 761 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
103235 [L1] Cache Allocate: addr = 1fe data = 6f6e6d6c6b6a69686766656463626160
103235 [L1] Cache hit from L2: addr = 1fe, data = 6e
103235 [TEST] CPU read @0x380
103245 [L1] Cache miss: addr = 380
103245 [TEST] CPU read @0x3e8
103265 [L2] Cache miss: addr = 380
103275 [MEM] Mem hit: addr = 380, data = 80
103285 [L2] Cache Allocate: addr = 380 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
103295 [L1] Cache Allocate: addr = 3e8 data = 8f8e8d8c8b8a89888786858483828180
103295 [L1] Cache hit from L2: addr = 3e8, data = 88
103295 [TEST] CPU read @0x3cc
103305 [L1] Cache miss: addr = 3cc
103305 [TEST] CPU read @0x5d1
103325 [L2] Cache hit: addr = 3cc, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
103335 [L1] Cache Allocate: addr = 5d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
103335 [L1] Cache hit from L2: addr = 5d1, data = c1
103335 [TEST] CPU read @0x1c3
103345 [L1] Cache miss: addr = 1c3
103345 [TEST] CPU read @0x295
103365 [L2] Cache miss: addr = 1c3
103375 [MEM] Mem hit: addr = 1c0, data = c0
103385 [L2] Cache Allocate: addr = 1c3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
103395 [L1] Cache Allocate: addr = 295 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
103395 [L1] Cache hit from L2: addr = 295, data = c5
103395 [TEST] CPU read @0x7a2
103405 [L1] Cache miss: addr = 7a2
103405 [TEST] CPU read @0x7d9
103425 [L2] Cache miss: addr = 7a2
103435 [MEM] Mem hit: addr = 7a0, data = a0
103445 [L2] Cache Allocate: addr = 7a2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
103455 [L1] Cache Allocate: addr = 7d9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
103455 [L1] Cache hit from L2: addr = 7d9, data = a9
103455 [TEST] CPU read @0x3f5
103465 [L1] Cache miss: addr = 3f5
103465 [TEST] CPU read @0x162
103485 [L2] Cache miss: addr = 3f5
103495 [MEM] Mem hit: addr = 3e0, data = e0
103505 [L2] Cache Allocate: addr = 3f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
103515 [L1] Cache Allocate: addr = 162 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
103515 [L1] Cache hit from L2: addr = 162, data = f2
103515 [TEST] CPU read @0x109
103525 [L1] Cache miss: addr = 109
103525 [TEST] CPU read @0x0a3
103545 [L2] Cache miss: addr = 109
103555 [MEM] Mem hit: addr = 100, data = 00
103565 [L2] Cache Allocate: addr = 109 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
103575 [L1] Cache Allocate: addr = 0a3 data = 0f0e0d0c0b0a09080706050403020100
103575 [L1] Cache hit from L2: addr = 0a3, data = 03
103575 [TEST] CPU read @0x63a
103585 [L1] Cache miss: addr = 63a
103585 [TEST] CPU read @0x3ec
103605 [L2] Cache miss: addr = 63a
103615 [MEM] Mem hit: addr = 620, data = 20
103625 [L2] Cache Allocate: addr = 63a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
103635 [L1] Cache Allocate: addr = 3ec data = 3f3e3d3c3b3a39383736353433323130
103635 [L1] Cache hit from L2: addr = 3ec, data = 3c
103635 [TEST] CPU read @0x712
103645 [L1] Cache miss: addr = 712
103645 [TEST] CPU read @0x13f
103665 [L2] Cache miss: addr = 712
103675 [MEM] Mem hit: addr = 700, data = 00
103685 [L2] Cache Allocate: addr = 712 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
103695 [L1] Cache Allocate: addr = 13f data = 1f1e1d1c1b1a19181716151413121110
103695 [L1] Cache hit from L2: addr = 13f, data = 1f
103695 [TEST] CPU read @0x3a7
103705 [L1] Cache miss: addr = 3a7
103705 [TEST] CPU read @0x063
103725 [L2] Cache miss: addr = 3a7
103735 [MEM] Mem hit: addr = 3a0, data = a0
103745 [L2] Cache Allocate: addr = 3a7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
103755 [L1] Cache Allocate: addr = 063 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
103755 [L1] Cache hit from L2: addr = 063, data = a3
103755 [TEST] CPU read @0x21b
103765 [L1] Cache miss: addr = 21b
103765 [TEST] CPU read @0x120
103785 [L2] Cache miss: addr = 21b
103795 [MEM] Mem hit: addr = 200, data = 00
103805 [L2] Cache Allocate: addr = 21b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
103815 [L1] Cache Allocate: addr = 120 data = 1f1e1d1c1b1a19181716151413121110
103815 [L1] Cache hit from L2: addr = 120, data = 10
103815 [TEST] CPU read @0x778
103825 [L1] Cache miss: addr = 778
103825 [TEST] CPU read @0x6c5
103845 [L2] Cache hit: addr = 778, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
103855 [L1] Cache Allocate: addr = 6c5 data = 6f6e6d6c6b6a69686766656463626160
103855 [L1] Cache hit from L2: addr = 6c5, data = 65
103855 [TEST] CPU read @0x63b
103865 [L1] Cache miss: addr = 63b
103865 [TEST] CPU read @0x5ec
103885 [L2] Cache hit: addr = 63b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
103895 [L1] Cache Allocate: addr = 5ec data = 2f2e2d2c2b2a29282726252423222120
103895 [L1] Cache hit from L2: addr = 5ec, data = 2c
103895 [TEST] CPU read @0x7cd
103905 [L1] Cache miss: addr = 7cd
103905 [TEST] CPU read @0x773
103925 [L2] Cache miss: addr = 7cd
103935 [MEM] Mem hit: addr = 7c0, data = c0
103945 [L2] Cache Allocate: addr = 7cd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
103955 [L1] Cache Allocate: addr = 773 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
103955 [L1] Cache hit from L2: addr = 773, data = c3
103955 [TEST] CPU read @0x77c
103965 [L1] Cache hit: addr = 77c, data = cc
103965 [TEST] CPU read @0x38d
103975 [L1] Cache miss: addr = 38d
103975 [TEST] CPU read @0x24a
103995 [L2] Cache hit: addr = 38d, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
104005 [L1] Cache Allocate: addr = 24a data = 8f8e8d8c8b8a89888786858483828180
104005 [L1] Cache hit from L2: addr = 24a, data = 8a
104005 [TEST] CPU read @0x54f
104015 [L1] Cache miss: addr = 54f
104015 [TEST] CPU read @0x510
104035 [L2] Cache hit: addr = 54f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
104045 [L1] Cache Allocate: addr = 510 data = 4f4e4d4c4b4a49484746454443424140
104045 [L1] Cache hit from L2: addr = 510, data = 40
104045 [TEST] CPU read @0x45a
104055 [L1] Cache miss: addr = 45a
104055 [TEST] CPU read @0x4ad
104075 [L2] Cache miss: addr = 45a
104085 [MEM] Mem hit: addr = 440, data = 40
104095 [L2] Cache Allocate: addr = 45a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
104105 [L1] Cache Allocate: addr = 4ad data = 5f5e5d5c5b5a59585756555453525150
104105 [L1] Cache hit from L2: addr = 4ad, data = 5d
104105 [TEST] CPU read @0x4ec
104115 [L1] Cache miss: addr = 4ec
104115 [TEST] CPU read @0x641
104135 [L2] Cache miss: addr = 4ec
104145 [MEM] Mem hit: addr = 4e0, data = e0
104155 [L2] Cache Allocate: addr = 4ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
104165 [L1] Cache Allocate: addr = 641 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
104165 [L1] Cache hit from L2: addr = 641, data = e1
104165 [TEST] CPU read @0x6b0
104175 [L1] Cache miss: addr = 6b0
104175 [TEST] CPU read @0x6c7
104195 [L2] Cache miss: addr = 6b0
104205 [MEM] Mem hit: addr = 6a0, data = a0
104215 [L2] Cache Allocate: addr = 6b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
104225 [L1] Cache Allocate: addr = 6c7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
104225 [L1] Cache hit from L2: addr = 6c7, data = b7
104225 [TEST] CPU read @0x5e6
104235 [L1] Cache hit: addr = 5e6, data = 26
104235 [TEST] CPU read @0x14c
104245 [L1] Cache miss: addr = 14c
104245 [TEST] CPU read @0x6d9
104265 [L2] Cache miss: addr = 14c
104275 [MEM] Mem hit: addr = 140, data = 40
104285 [L2] Cache Allocate: addr = 14c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
104295 [L1] Cache Allocate: addr = 6d9 data = 4f4e4d4c4b4a49484746454443424140
104295 [L1] Cache hit from L2: addr = 6d9, data = 49
104295 [TEST] CPU read @0x0cc
104305 [L1] Cache miss: addr = 0cc
104305 [TEST] CPU read @0x709
104325 [L2] Cache miss: addr = 0cc
104335 [MEM] Mem hit: addr = 0c0, data = c0
104345 [L2] Cache Allocate: addr = 0cc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
104355 [L1] Cache Allocate: addr = 709 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
104355 [L1] Cache hit from L2: addr = 709, data = c9
104355 [TEST] CPU read @0x7ea
104365 [L1] Cache miss: addr = 7ea
104365 [TEST] CPU read @0x78f
104385 [L2] Cache miss: addr = 7ea
104395 [MEM] Mem hit: addr = 7e0, data = e0
104405 [L2] Cache Allocate: addr = 7ea data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
104415 [L1] Cache Allocate: addr = 78f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
104415 [L1] Cache hit from L2: addr = 78f, data = ef
104415 [TEST] CPU read @0x27a
104425 [L1] Cache miss: addr = 27a
104425 [TEST] CPU read @0x14d
104445 [L2] Cache hit: addr = 27a, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
104455 [L1] Cache Allocate: addr = 14d data = 6f6e6d6c6b6a69686766656463626160
104455 [L1] Cache hit from L2: addr = 14d, data = 6d
104455 [TEST] CPU read @0x4b0
104465 [L1] Cache miss: addr = 4b0
104465 [TEST] CPU read @0x4fd
104485 [L2] Cache miss: addr = 4b0
104495 [MEM] Mem hit: addr = 4a0, data = a0
104505 [L2] Cache Allocate: addr = 4b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
104515 [L1] Cache Allocate: addr = 4fd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
104515 [L1] Cache hit from L2: addr = 4fd, data = bd
104515 [TEST] CPU read @0x30a
104525 [L1] Cache miss: addr = 30a
104525 [TEST] CPU read @0x54d
104545 [L2] Cache miss: addr = 30a
104555 [MEM] Mem hit: addr = 300, data = 00
104565 [L2] Cache Allocate: addr = 30a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
104575 [L1] Cache Allocate: addr = 54d data = 0f0e0d0c0b0a09080706050403020100
104575 [L1] Cache hit from L2: addr = 54d, data = 0d
104575 [TEST] CPU read @0x611
104585 [L1] Cache miss: addr = 611
104585 [TEST] CPU read @0x391
104605 [L2] Cache miss: addr = 611
104615 [MEM] Mem hit: addr = 600, data = 00
104625 [L2] Cache Allocate: addr = 611 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
104635 [L1] Cache Allocate: addr = 391 data = 1f1e1d1c1b1a19181716151413121110
104635 [L1] Cache hit from L2: addr = 391, data = 11
104635 [TEST] CPU read @0x565
104645 [L1] Cache miss: addr = 565
104645 [TEST] CPU read @0x64b
104665 [L2] Cache miss: addr = 565
104675 [MEM] Mem hit: addr = 560, data = 60
104685 [L2] Cache Allocate: addr = 565 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
104695 [L1] Cache Allocate: addr = 64b data = 6f6e6d6c6b6a69686766656463626160
104695 [L1] Cache hit from L2: addr = 64b, data = 6b
104695 [TEST] CPU read @0x123
104705 [L1] Cache miss: addr = 123
104705 [TEST] CPU read @0x575
104725 [L2] Cache hit: addr = 123, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
104735 [L1] Cache Allocate: addr = 575 data = 2f2e2d2c2b2a29282726252423222120
104735 [L1] Cache hit from L2: addr = 575, data = 25
104735 [TEST] CPU read @0x596
104745 [L1] Cache miss: addr = 596
104745 [TEST] CPU read @0x553
104765 [L2] Cache miss: addr = 596
104775 [MEM] Mem hit: addr = 580, data = 80
104785 [L2] Cache Allocate: addr = 596 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
104795 [L1] Cache Allocate: addr = 553 data = 9f9e9d9c9b9a99989796959493929190
104795 [L1] Cache hit from L2: addr = 553, data = 93
104795 [TEST] CPU read @0x5f9
104805 [L1] Cache miss: addr = 5f9
104805 [TEST] CPU read @0x108
104825 [L2] Cache hit: addr = 5f9, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
104835 [L1] Cache Allocate: addr = 108 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
104835 [L1] Cache hit from L2: addr = 108, data = e8
104835 [TEST] CPU read @0x7ea
104845 [L1] Cache miss: addr = 7ea
104845 [TEST] CPU read @0x0a5
104865 [L2] Cache hit: addr = 7ea, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
104875 [L1] Cache Allocate: addr = 0a5 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
104875 [L1] Cache hit from L2: addr = 0a5, data = e5
104875 [TEST] CPU read @0x2b0
104885 [L1] Cache miss: addr = 2b0
104885 [TEST] CPU read @0x039
104905 [L2] Cache miss: addr = 2b0
104915 [MEM] Mem hit: addr = 2a0, data = a0
104925 [L2] Cache Allocate: addr = 2b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
104935 [L1] Cache Allocate: addr = 039 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
104935 [L1] Cache hit from L2: addr = 039, data = b9
104935 [TEST] CPU read @0x5c6
104945 [L1] Cache miss: addr = 5c6
104945 [TEST] CPU read @0x0f1
104965 [L2] Cache miss: addr = 5c6
104975 [MEM] Mem hit: addr = 5c0, data = c0
104985 [L2] Cache Allocate: addr = 5c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
104995 [L1] Cache Allocate: addr = 0f1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
104995 [L1] Cache hit from L2: addr = 0f1, data = c1
104995 [TEST] CPU read @0x3fd
105005 [L1] Cache miss: addr = 3fd
105005 [TEST] CPU read @0x00b
105025 [L2] Cache miss: addr = 3fd
105035 [MEM] Mem hit: addr = 3e0, data = e0
105045 [L2] Cache Allocate: addr = 3fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
105055 [L1] Cache Allocate: addr = 00b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
105055 [L1] Cache hit from L2: addr = 00b, data = fb
105055 [TEST] CPU read @0x793
105065 [L1] Cache miss: addr = 793
105065 [TEST] CPU read @0x77b
105085 [L2] Cache miss: addr = 793
105095 [MEM] Mem hit: addr = 780, data = 80
105105 [L2] Cache Allocate: addr = 793 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
105115 [L1] Cache Allocate: addr = 77b data = 9f9e9d9c9b9a99989796959493929190
105115 [L1] Cache hit from L2: addr = 77b, data = 9b
105115 [TEST] CPU read @0x364
105125 [L1] Cache miss: addr = 364
105125 [TEST] CPU read @0x724
105145 [L2] Cache miss: addr = 364
105155 [MEM] Mem hit: addr = 360, data = 60
105165 [L2] Cache Allocate: addr = 364 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
105175 [L1] Cache Allocate: addr = 724 data = 6f6e6d6c6b6a69686766656463626160
105175 [L1] Cache hit from L2: addr = 724, data = 64
105175 [TEST] CPU read @0x4d0
105185 [L1] Cache miss: addr = 4d0
105185 [TEST] CPU read @0x7cd
105205 [L2] Cache miss: addr = 4d0
105215 [MEM] Mem hit: addr = 4c0, data = c0
105225 [L2] Cache Allocate: addr = 4d0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
105235 [L1] Cache Allocate: addr = 7cd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
105235 [L1] Cache hit from L2: addr = 7cd, data = dd
105235 [TEST] CPU read @0x6de
105245 [L1] Cache miss: addr = 6de
105245 [TEST] CPU read @0x5c1
105265 [L2] Cache hit: addr = 6de, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
105275 [L1] Cache Allocate: addr = 5c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
105275 [L1] Cache hit from L2: addr = 5c1, data = c1
105275 [TEST] CPU read @0x4b6
105285 [L1] Cache miss: addr = 4b6
105285 [TEST] CPU read @0x6ff
105305 [L2] Cache miss: addr = 4b6
105315 [MEM] Mem hit: addr = 4a0, data = a0
105325 [L2] Cache Allocate: addr = 4b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
105335 [L1] Cache Allocate: addr = 6ff data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
105335 [L1] Cache hit from L2: addr = 6ff, data = bf
105335 [TEST] CPU read @0x312
105345 [L1] Cache miss: addr = 312
105345 [TEST] CPU read @0x0e1
105365 [L2] Cache miss: addr = 312
105375 [MEM] Mem hit: addr = 300, data = 00
105385 [L2] Cache Allocate: addr = 312 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
105395 [L1] Cache Allocate: addr = 0e1 data = 1f1e1d1c1b1a19181716151413121110
105395 [L1] Cache hit from L2: addr = 0e1, data = 11
105395 [TEST] CPU read @0x35f
105405 [L1] Cache miss: addr = 35f
105405 [TEST] CPU read @0x03e
105425 [L2] Cache miss: addr = 35f
105435 [MEM] Mem hit: addr = 340, data = 40
105445 [L2] Cache Allocate: addr = 35f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
105455 [L1] Cache Allocate: addr = 03e data = 5f5e5d5c5b5a59585756555453525150
105455 [L1] Cache hit from L2: addr = 03e, data = 5e
105455 [TEST] CPU read @0x2f5
105465 [L1] Cache miss: addr = 2f5
105465 [TEST] CPU read @0x5ff
105485 [L2] Cache miss: addr = 2f5
105495 [MEM] Mem hit: addr = 2e0, data = e0
105505 [L2] Cache Allocate: addr = 2f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
105515 [L1] Cache Allocate: addr = 5ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
105515 [L1] Cache hit from L2: addr = 5ff, data = ff
105515 [TEST] CPU read @0x2fe
105525 [L1] Cache miss: addr = 2fe
105525 [TEST] CPU read @0x194
105545 [L2] Cache hit: addr = 2fe, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
105555 [L1] Cache Allocate: addr = 194 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
105555 [L1] Cache hit from L2: addr = 194, data = e4
105555 [TEST] CPU read @0x2eb
105565 [L1] Cache miss: addr = 2eb
105565 [TEST] CPU read @0x43f
105585 [L2] Cache hit: addr = 2eb, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
105595 [L1] Cache Allocate: addr = 43f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
105595 [L1] Cache hit from L2: addr = 43f, data = ef
105595 [TEST] CPU read @0x007
105605 [L1] Cache hit: addr = 007, data = f7
105605 [TEST] CPU read @0x5a1
105615 [L1] Cache miss: addr = 5a1
105615 [TEST] CPU read @0x53e
105635 [L2] Cache miss: addr = 5a1
105645 [MEM] Mem hit: addr = 5a0, data = a0
105655 [L2] Cache Allocate: addr = 5a1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
105665 [L1] Cache Allocate: addr = 53e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
105665 [L1] Cache hit from L2: addr = 53e, data = ae
105665 [TEST] CPU read @0x74d
105675 [L1] Cache miss: addr = 74d
105675 [TEST] CPU read @0x0d2
105695 [L2] Cache miss: addr = 74d
105705 [MEM] Mem hit: addr = 740, data = 40
105715 [L2] Cache Allocate: addr = 74d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
105725 [L1] Cache Allocate: addr = 0d2 data = 4f4e4d4c4b4a49484746454443424140
105725 [L1] Cache hit from L2: addr = 0d2, data = 42
105725 [TEST] CPU read @0x647
105735 [L1] Cache miss: addr = 647
105735 [TEST] CPU read @0x103
105755 [L2] Cache miss: addr = 647
105765 [MEM] Mem hit: addr = 640, data = 40
105775 [L2] Cache Allocate: addr = 647 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
105785 [L1] Cache Allocate: addr = 103 data = 4f4e4d4c4b4a49484746454443424140
105785 [L1] Cache hit from L2: addr = 103, data = 43
105785 [TEST] CPU read @0x5e7
105795 [L1] Cache miss: addr = 5e7
105795 [TEST] CPU read @0x6a4
105815 [L2] Cache hit: addr = 5e7, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
105825 [L1] Cache Allocate: addr = 6a4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
105825 [L1] Cache hit from L2: addr = 6a4, data = e4
105825 [TEST] CPU read @0x5f9
105835 [L1] Cache hit: addr = 5f9, data = f9
105835 [TEST] CPU read @0x64a
105845 [L1] Cache miss: addr = 64a
105845 [TEST] CPU read @0x548
105865 [L2] Cache hit: addr = 64a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
105875 [L1] Cache Allocate: addr = 548 data = 4f4e4d4c4b4a49484746454443424140
105875 [L1] Cache hit from L2: addr = 548, data = 48
105875 [TEST] CPU read @0x59e
105885 [L1] Cache miss: addr = 59e
105885 [TEST] CPU read @0x0a9
105905 [L2] Cache miss: addr = 59e
105915 [MEM] Mem hit: addr = 580, data = 80
105925 [L2] Cache Allocate: addr = 59e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
105935 [L1] Cache Allocate: addr = 0a9 data = 9f9e9d9c9b9a99989796959493929190
105935 [L1] Cache hit from L2: addr = 0a9, data = 99
105935 [TEST] CPU read @0x5ac
105945 [L1] Cache miss: addr = 5ac
105945 [TEST] CPU read @0x66c
105965 [L2] Cache hit: addr = 5ac, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
105975 [L1] Cache Allocate: addr = 66c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
105975 [L1] Cache hit from L2: addr = 66c, data = ac
105975 [TEST] CPU read @0x088
105985 [L1] Cache miss: addr = 088
105985 [TEST] CPU read @0x705
106005 [L2] Cache miss: addr = 088
106015 [MEM] Mem hit: addr = 080, data = 80
106025 [L2] Cache Allocate: addr = 088 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
106035 [L1] Cache Allocate: addr = 705 data = 8f8e8d8c8b8a89888786858483828180
106035 [L1] Cache hit from L2: addr = 705, data = 85
106035 [TEST] CPU read @0x70d
106045 [L1] Cache hit: addr = 70d, data = 8d
106045 [TEST] CPU read @0x567
106055 [L1] Cache miss: addr = 567
106055 [TEST] CPU read @0x0f3
106075 [L2] Cache miss: addr = 567
106085 [MEM] Mem hit: addr = 560, data = 60
106095 [L2] Cache Allocate: addr = 567 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
106105 [L1] Cache Allocate: addr = 0f3 data = 6f6e6d6c6b6a69686766656463626160
106105 [L1] Cache hit from L2: addr = 0f3, data = 63
106105 [TEST] CPU read @0x20e
106115 [L1] Cache miss: addr = 20e
106115 [TEST] CPU read @0x0b6
106135 [L2] Cache miss: addr = 20e
106145 [MEM] Mem hit: addr = 200, data = 00
106155 [L2] Cache Allocate: addr = 20e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
106165 [L1] Cache Allocate: addr = 0b6 data = 0f0e0d0c0b0a09080706050403020100
106165 [L1] Cache hit from L2: addr = 0b6, data = 06
106165 [TEST] CPU read @0x4c0
106175 [L1] Cache miss: addr = 4c0
106175 [TEST] CPU read @0x59a
106195 [L2] Cache hit: addr = 4c0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
106205 [L1] Cache Allocate: addr = 59a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
106205 [L1] Cache hit from L2: addr = 59a, data = ca
106205 [TEST] CPU read @0x2a4
106215 [L1] Cache miss: addr = 2a4
106215 [TEST] CPU read @0x78c
106235 [L2] Cache miss: addr = 2a4
106245 [MEM] Mem hit: addr = 2a0, data = a0
106255 [L2] Cache Allocate: addr = 2a4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
106265 [L1] Cache Allocate: addr = 78c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
106265 [L1] Cache hit from L2: addr = 78c, data = ac
106265 [TEST] CPU read @0x61b
106275 [L1] Cache miss: addr = 61b
106275 [TEST] CPU read @0x296
106295 [L2] Cache miss: addr = 61b
106305 [MEM] Mem hit: addr = 600, data = 00
106315 [L2] Cache Allocate: addr = 61b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
106325 [L1] Cache Allocate: addr = 296 data = 1f1e1d1c1b1a19181716151413121110
106325 [L1] Cache hit from L2: addr = 296, data = 16
106325 [TEST] CPU read @0x222
106335 [L1] Cache miss: addr = 222
106335 [TEST] CPU read @0x490
106355 [L2] Cache miss: addr = 222
106365 [MEM] Mem hit: addr = 220, data = 20
106375 [L2] Cache Allocate: addr = 222 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
106385 [L1] Cache Allocate: addr = 490 data = 2f2e2d2c2b2a29282726252423222120
106385 [L1] Cache hit from L2: addr = 490, data = 20
106385 [TEST] CPU read @0x506
106395 [L1] Cache miss: addr = 506
106395 [TEST] CPU read @0x645
106415 [L2] Cache hit: addr = 506, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
106425 [L1] Cache Allocate: addr = 645 data = 0f0e0d0c0b0a09080706050403020100
106425 [L1] Cache hit from L2: addr = 645, data = 05
106425 [TEST] CPU read @0x4a0
106435 [L1] Cache miss: addr = 4a0
106435 [TEST] CPU read @0x56e
106455 [L2] Cache miss: addr = 4a0
106465 [MEM] Mem hit: addr = 4a0, data = a0
106475 [L2] Cache Allocate: addr = 4a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
106485 [L1] Cache Allocate: addr = 56e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
106485 [L1] Cache hit from L2: addr = 56e, data = ae
106485 [TEST] CPU read @0x454
106495 [L1] Cache miss: addr = 454
106495 [TEST] CPU read @0x364
106515 [L2] Cache miss: addr = 454
106525 [MEM] Mem hit: addr = 440, data = 40
106535 [L2] Cache Allocate: addr = 454 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
106545 [L1] Cache Allocate: addr = 364 data = 5f5e5d5c5b5a59585756555453525150
106545 [L1] Cache hit from L2: addr = 364, data = 54
106545 [TEST] CPU read @0x4eb
106555 [L1] Cache miss: addr = 4eb
106555 [TEST] CPU read @0x745
106575 [L2] Cache miss: addr = 4eb
106585 [MEM] Mem hit: addr = 4e0, data = e0
106595 [L2] Cache Allocate: addr = 4eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
106605 [L1] Cache Allocate: addr = 745 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
106605 [L1] Cache hit from L2: addr = 745, data = e5
106605 [TEST] CPU read @0x1c4
106615 [L1] Cache miss: addr = 1c4
106615 [TEST] CPU read @0x657
106635 [L2] Cache miss: addr = 1c4
106645 [MEM] Mem hit: addr = 1c0, data = c0
106655 [L2] Cache Allocate: addr = 1c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
106665 [L1] Cache Allocate: addr = 657 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
106665 [L1] Cache hit from L2: addr = 657, data = c7
106665 [TEST] CPU read @0x7de
106675 [L1] Cache miss: addr = 7de
106675 [TEST] CPU read @0x26b
106695 [L2] Cache miss: addr = 7de
106705 [MEM] Mem hit: addr = 7c0, data = c0
106715 [L2] Cache Allocate: addr = 7de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
106725 [L1] Cache Allocate: addr = 26b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
106725 [L1] Cache hit from L2: addr = 26b, data = db
106725 [TEST] CPU read @0x764
106735 [L1] Cache miss: addr = 764
106735 [TEST] CPU read @0x516
106755 [L2] Cache miss: addr = 764
106765 [MEM] Mem hit: addr = 760, data = 60
106775 [L2] Cache Allocate: addr = 764 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
106785 [L1] Cache Allocate: addr = 516 data = 6f6e6d6c6b6a69686766656463626160
106785 [L1] Cache hit from L2: addr = 516, data = 66
106785 [TEST] CPU read @0x01d
106795 [L1] Cache miss: addr = 01d
106795 [TEST] CPU read @0x75b
106815 [L2] Cache miss: addr = 01d
106825 [MEM] Mem hit: addr = 000, data = 00
106835 [L2] Cache Allocate: addr = 01d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
106845 [L1] Cache Allocate: addr = 75b data = 1f1e1d1c1b1a19181716151413121110
106845 [L1] Cache hit from L2: addr = 75b, data = 1b
106845 [TEST] CPU read @0x178
106855 [L1] Cache miss: addr = 178
106855 [TEST] CPU read @0x6b2
106875 [L2] Cache miss: addr = 178
106885 [MEM] Mem hit: addr = 160, data = 60
106895 [L2] Cache Allocate: addr = 178 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
106905 [L1] Cache Allocate: addr = 6b2 data = 7f7e7d7c7b7a79787776757473727170
106905 [L1] Cache hit from L2: addr = 6b2, data = 72
106905 [TEST] CPU read @0x4e3
106915 [L1] Cache miss: addr = 4e3
106915 [TEST] CPU read @0x696
106935 [L2] Cache hit: addr = 4e3, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
106945 [L1] Cache Allocate: addr = 696 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
106945 [L1] Cache hit from L2: addr = 696, data = e6
106945 [TEST] CPU read @0x343
106955 [L1] Cache miss: addr = 343
106955 [TEST] CPU read @0x2ee
106975 [L2] Cache miss: addr = 343
106985 [MEM] Mem hit: addr = 340, data = 40
106995 [L2] Cache Allocate: addr = 343 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
107005 [L1] Cache Allocate: addr = 2ee data = 4f4e4d4c4b4a49484746454443424140
107005 [L1] Cache hit from L2: addr = 2ee, data = 4e
107005 [TEST] CPU read @0x1db
107015 [L1] Cache miss: addr = 1db
107015 [TEST] CPU read @0x693
107035 [L2] Cache miss: addr = 1db
107045 [MEM] Mem hit: addr = 1c0, data = c0
107055 [L2] Cache Allocate: addr = 1db data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
107065 [L1] Cache Allocate: addr = 693 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
107065 [L1] Cache hit from L2: addr = 693, data = d3
107065 [TEST] CPU read @0x08a
107075 [L1] Cache miss: addr = 08a
107075 [TEST] CPU read @0x5e7
107095 [L2] Cache hit: addr = 08a, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
107105 [L1] Cache Allocate: addr = 5e7 data = 8f8e8d8c8b8a89888786858483828180
107105 [L1] Cache hit from L2: addr = 5e7, data = 87
107105 [TEST] CPU read @0x7c3
107115 [L1] Cache miss: addr = 7c3
107115 [TEST] CPU read @0x295
107135 [L2] Cache miss: addr = 7c3
107145 [MEM] Mem hit: addr = 7c0, data = c0
107155 [L2] Cache Allocate: addr = 7c3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
107165 [L1] Cache Allocate: addr = 295 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
107165 [L1] Cache hit from L2: addr = 295, data = c5
107165 [TEST] CPU read @0x12d
107175 [L1] Cache miss: addr = 12d
107175 [TEST] CPU read @0x139
107195 [L2] Cache hit: addr = 12d, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
107205 [L1] Cache Allocate: addr = 139 data = 2f2e2d2c2b2a29282726252423222120
107205 [L1] Cache hit from L2: addr = 139, data = 29
107205 [TEST] CPU read @0x4cd
107215 [L1] Cache miss: addr = 4cd
107215 [TEST] CPU read @0x687
107235 [L2] Cache miss: addr = 4cd
107245 [MEM] Mem hit: addr = 4c0, data = c0
107255 [L2] Cache Allocate: addr = 4cd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
107265 [L1] Cache Allocate: addr = 687 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
107265 [L1] Cache hit from L2: addr = 687, data = c7
107265 [TEST] CPU read @0x79f
107275 [L1] Cache miss: addr = 79f
107275 [TEST] CPU read @0x3a9
107295 [L2] Cache miss: addr = 79f
107305 [MEM] Mem hit: addr = 780, data = 80
107315 [L2] Cache Allocate: addr = 79f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
107325 [L1] Cache Allocate: addr = 3a9 data = 9f9e9d9c9b9a99989796959493929190
107325 [L1] Cache hit from L2: addr = 3a9, data = 99
107325 [TEST] CPU read @0x36d
107335 [L1] Cache miss: addr = 36d
107335 [TEST] CPU read @0x5a7
107355 [L2] Cache miss: addr = 36d
107365 [MEM] Mem hit: addr = 360, data = 60
107375 [L2] Cache Allocate: addr = 36d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
107385 [L1] Cache Allocate: addr = 5a7 data = 6f6e6d6c6b6a69686766656463626160
107385 [L1] Cache hit from L2: addr = 5a7, data = 67
107385 [TEST] CPU read @0x2ab
107395 [L1] Cache miss: addr = 2ab
107395 [TEST] CPU read @0x7b7
107415 [L2] Cache miss: addr = 2ab
107425 [MEM] Mem hit: addr = 2a0, data = a0
107435 [L2] Cache Allocate: addr = 2ab data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
107445 [L1] Cache Allocate: addr = 7b7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
107445 [L1] Cache hit from L2: addr = 7b7, data = a7
107445 [TEST] CPU read @0x1a0
107455 [L1] Cache miss: addr = 1a0
107455 [TEST] CPU read @0x529
107475 [L2] Cache miss: addr = 1a0
107485 [MEM] Mem hit: addr = 1a0, data = a0
107495 [L2] Cache Allocate: addr = 1a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
107505 [L1] Cache Allocate: addr = 529 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
107505 [L1] Cache hit from L2: addr = 529, data = a9
107505 [TEST] CPU read @0x44c
107515 [L1] Cache miss: addr = 44c
107515 [TEST] CPU read @0x727
107535 [L2] Cache miss: addr = 44c
107545 [MEM] Mem hit: addr = 440, data = 40
107555 [L2] Cache Allocate: addr = 44c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
107565 [L1] Cache Allocate: addr = 727 data = 4f4e4d4c4b4a49484746454443424140
107565 [L1] Cache hit from L2: addr = 727, data = 47
107565 [TEST] CPU read @0x250
107575 [L1] Cache miss: addr = 250
107575 [TEST] CPU read @0x799
107595 [L2] Cache miss: addr = 250
107605 [MEM] Mem hit: addr = 240, data = 40
107615 [L2] Cache Allocate: addr = 250 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
107625 [L1] Cache Allocate: addr = 799 data = 5f5e5d5c5b5a59585756555453525150
107625 [L1] Cache hit from L2: addr = 799, data = 59
107625 [TEST] CPU read @0x0f5
107635 [L1] Cache hit: addr = 0f5, data = 65
107635 [TEST] CPU read @0x2e4
107645 [L1] Cache miss: addr = 2e4
107645 [TEST] CPU read @0x3dc
107665 [L2] Cache miss: addr = 2e4
107675 [MEM] Mem hit: addr = 2e0, data = e0
107685 [L2] Cache Allocate: addr = 2e4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
107695 [L1] Cache Allocate: addr = 3dc data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
107695 [L1] Cache hit from L2: addr = 3dc, data = ec
107695 [TEST] CPU read @0x124
107705 [L1] Cache miss: addr = 124
107705 [TEST] CPU read @0x029
107725 [L2] Cache hit: addr = 124, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
107735 [L1] Cache Allocate: addr = 029 data = 2f2e2d2c2b2a29282726252423222120
107735 [L1] Cache hit from L2: addr = 029, data = 29
107735 [TEST] CPU read @0x244
107745 [L1] Cache miss: addr = 244
107745 [TEST] CPU read @0x46c
107765 [L2] Cache hit: addr = 244, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
107775 [L1] Cache Allocate: addr = 46c data = 4f4e4d4c4b4a49484746454443424140
107775 [L1] Cache hit from L2: addr = 46c, data = 4c
107775 [TEST] CPU read @0x692
107785 [L1] Cache miss: addr = 692
107785 [TEST] CPU read @0x0af
107805 [L2] Cache miss: addr = 692
107815 [MEM] Mem hit: addr = 680, data = 80
107825 [L2] Cache Allocate: addr = 692 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
107835 [L1] Cache Allocate: addr = 0af data = 9f9e9d9c9b9a99989796959493929190
107835 [L1] Cache hit from L2: addr = 0af, data = 9f
107835 [TEST] CPU read @0x61e
107845 [L1] Cache miss: addr = 61e
107845 [TEST] CPU read @0x622
107865 [L2] Cache miss: addr = 61e
107875 [MEM] Mem hit: addr = 600, data = 00
107885 [L2] Cache Allocate: addr = 61e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
107895 [L1] Cache Allocate: addr = 622 data = 1f1e1d1c1b1a19181716151413121110
107895 [L1] Cache hit from L2: addr = 622, data = 12
107895 [TEST] CPU read @0x418
107905 [L1] Cache miss: addr = 418
107905 [TEST] CPU read @0x644
107925 [L2] Cache miss: addr = 418
107935 [MEM] Mem hit: addr = 400, data = 00
107945 [L2] Cache Allocate: addr = 418 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
107955 [L1] Cache Allocate: addr = 644 data = 1f1e1d1c1b1a19181716151413121110
107955 [L1] Cache hit from L2: addr = 644, data = 14
107955 [TEST] CPU read @0x7ab
107965 [L1] Cache miss: addr = 7ab
107965 [TEST] CPU read @0x2bb
107985 [L2] Cache miss: addr = 7ab
107995 [MEM] Mem hit: addr = 7a0, data = a0
108005 [L2] Cache Allocate: addr = 7ab data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
108015 [L1] Cache Allocate: addr = 2bb data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
108015 [L1] Cache hit from L2: addr = 2bb, data = ab
108015 [TEST] CPU read @0x6c5
108025 [L1] Cache miss: addr = 6c5
108025 [TEST] CPU read @0x216
108045 [L2] Cache hit: addr = 6c5, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
108055 [L1] Cache Allocate: addr = 216 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
108055 [L1] Cache hit from L2: addr = 216, data = c6
108055 [TEST] CPU read @0x0aa
108065 [L1] Cache miss: addr = 0aa
108065 [TEST] CPU read @0x5c6
108085 [L2] Cache hit: addr = 0aa, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
108095 [L1] Cache Allocate: addr = 5c6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
108095 [L1] Cache hit from L2: addr = 5c6, data = a6
108095 [TEST] CPU read @0x0bc
108105 [L1] Cache miss: addr = 0bc
108105 [TEST] CPU read @0x6f5
108125 [L2] Cache hit: addr = 0bc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
108135 [L1] Cache Allocate: addr = 6f5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
108135 [L1] Cache hit from L2: addr = 6f5, data = a5
108135 [TEST] CPU read @0x1c5
108145 [L1] Cache miss: addr = 1c5
108145 [TEST] CPU read @0x3fb
108165 [L2] Cache miss: addr = 1c5
108175 [MEM] Mem hit: addr = 1c0, data = c0
108185 [L2] Cache Allocate: addr = 1c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
108195 [L1] Cache Allocate: addr = 3fb data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
108195 [L1] Cache hit from L2: addr = 3fb, data = cb
108195 [TEST] CPU read @0x5fb
108205 [L1] Cache miss: addr = 5fb
108205 [TEST] CPU read @0x37a
108225 [L2] Cache hit: addr = 5fb, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
108235 [L1] Cache Allocate: addr = 37a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
108235 [L1] Cache hit from L2: addr = 37a, data = ea
108235 [TEST] CPU read @0x19f
108245 [L1] Cache miss: addr = 19f
108245 [TEST] CPU read @0x7cd
108265 [L2] Cache hit: addr = 19f, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
108275 [L1] Cache Allocate: addr = 7cd data = 8f8e8d8c8b8a89888786858483828180
108275 [L1] Cache hit from L2: addr = 7cd, data = 8d
108275 [TEST] CPU read @0x2d9
108285 [L1] Cache miss: addr = 2d9
108285 [TEST] CPU read @0x210
108305 [L2] Cache miss: addr = 2d9
108315 [MEM] Mem hit: addr = 2c0, data = c0
108325 [L2] Cache Allocate: addr = 2d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
108335 [L1] Cache Allocate: addr = 210 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
108335 [L1] Cache hit from L2: addr = 210, data = d0
108335 [TEST] CPU read @0x096
108345 [L1] Cache miss: addr = 096
108345 [TEST] CPU read @0x6da
108365 [L2] Cache miss: addr = 096
108375 [MEM] Mem hit: addr = 080, data = 80
108385 [L2] Cache Allocate: addr = 096 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
108395 [L1] Cache Allocate: addr = 6da data = 9f9e9d9c9b9a99989796959493929190
108395 [L1] Cache hit from L2: addr = 6da, data = 9a
108395 [TEST] CPU read @0x306
108405 [L1] Cache miss: addr = 306
108405 [TEST] CPU read @0x226
108425 [L2] Cache miss: addr = 306
108435 [MEM] Mem hit: addr = 300, data = 00
108445 [L2] Cache Allocate: addr = 306 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
108455 [L1] Cache Allocate: addr = 226 data = 0f0e0d0c0b0a09080706050403020100
108455 [L1] Cache hit from L2: addr = 226, data = 06
108455 [TEST] CPU read @0x0a8
108465 [L1] Cache miss: addr = 0a8
108465 [TEST] CPU read @0x541
108485 [L2] Cache hit: addr = 0a8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
108495 [L1] Cache Allocate: addr = 541 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
108495 [L1] Cache hit from L2: addr = 541, data = a1
108495 [TEST] CPU read @0x32f
108505 [L1] Cache miss: addr = 32f
108505 [TEST] CPU read @0x176
108525 [L2] Cache miss: addr = 32f
108535 [MEM] Mem hit: addr = 320, data = 20
108545 [L2] Cache Allocate: addr = 32f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
108555 [L1] Cache Allocate: addr = 176 data = 2f2e2d2c2b2a29282726252423222120
108555 [L1] Cache hit from L2: addr = 176, data = 26
108555 [TEST] CPU read @0x06e
108565 [L1] Cache miss: addr = 06e
108565 [TEST] CPU read @0x581
108585 [L2] Cache miss: addr = 06e
108595 [MEM] Mem hit: addr = 060, data = 60
108605 [L2] Cache Allocate: addr = 06e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
108615 [L1] Cache Allocate: addr = 581 data = 6f6e6d6c6b6a69686766656463626160
108615 [L1] Cache hit from L2: addr = 581, data = 61
108615 [TEST] CPU read @0x711
108625 [L1] Cache miss: addr = 711
108625 [TEST] CPU read @0x7a1
108645 [L2] Cache miss: addr = 711
108655 [MEM] Mem hit: addr = 700, data = 00
108665 [L2] Cache Allocate: addr = 711 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
108675 [L1] Cache Allocate: addr = 7a1 data = 1f1e1d1c1b1a19181716151413121110
108675 [L1] Cache hit from L2: addr = 7a1, data = 11
108675 [TEST] CPU read @0x1b0
108685 [L1] Cache miss: addr = 1b0
108685 [TEST] CPU read @0x4f4
108705 [L2] Cache miss: addr = 1b0
108715 [MEM] Mem hit: addr = 1a0, data = a0
108725 [L2] Cache Allocate: addr = 1b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
108735 [L1] Cache Allocate: addr = 4f4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
108735 [L1] Cache hit from L2: addr = 4f4, data = b4
108735 [TEST] CPU read @0x32c
108745 [L1] Cache miss: addr = 32c
108745 [TEST] CPU read @0x20d
108765 [L2] Cache hit: addr = 32c, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
108775 [L1] Cache Allocate: addr = 20d data = 2f2e2d2c2b2a29282726252423222120
108775 [L1] Cache hit from L2: addr = 20d, data = 2d
108775 [TEST] CPU read @0x782
108785 [L1] Cache miss: addr = 782
108785 [TEST] CPU read @0x680
108805 [L2] Cache miss: addr = 782
108815 [MEM] Mem hit: addr = 780, data = 80
108825 [L2] Cache Allocate: addr = 782 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
108835 [L1] Cache Allocate: addr = 680 data = 8f8e8d8c8b8a89888786858483828180
108835 [L1] Cache hit from L2: addr = 680, data = 80
108835 [TEST] CPU read @0x2ca
108845 [L1] Cache miss: addr = 2ca
108845 [TEST] CPU read @0x751
108865 [L2] Cache hit: addr = 2ca, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
108875 [L1] Cache Allocate: addr = 751 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
108875 [L1] Cache hit from L2: addr = 751, data = c1
108875 [TEST] CPU read @0x766
108885 [L1] Cache miss: addr = 766
108885 [TEST] CPU read @0x695
108905 [L2] Cache miss: addr = 766
108915 [MEM] Mem hit: addr = 760, data = 60
108925 [L2] Cache Allocate: addr = 766 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
108935 [L1] Cache Allocate: addr = 695 data = 6f6e6d6c6b6a69686766656463626160
108935 [L1] Cache hit from L2: addr = 695, data = 65
108935 [TEST] CPU read @0x294
108945 [L1] Cache miss: addr = 294
108945 [TEST] CPU read @0x70d
108965 [L2] Cache miss: addr = 294
108975 [MEM] Mem hit: addr = 280, data = 80
108985 [L2] Cache Allocate: addr = 294 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
108995 [L1] Cache Allocate: addr = 70d data = 9f9e9d9c9b9a99989796959493929190
108995 [L1] Cache hit from L2: addr = 70d, data = 9d
108995 [TEST] CPU read @0x465
109005 [L1] Cache hit: addr = 465, data = 45
109005 [TEST] CPU read @0x315
109015 [L1] Cache miss: addr = 315
109015 [TEST] CPU read @0x576
109035 [L2] Cache miss: addr = 315
109045 [MEM] Mem hit: addr = 300, data = 00
109055 [L2] Cache Allocate: addr = 315 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
109065 [L1] Cache Allocate: addr = 576 data = 1f1e1d1c1b1a19181716151413121110
109065 [L1] Cache hit from L2: addr = 576, data = 16
109065 [TEST] CPU read @0x080
109075 [L1] Cache miss: addr = 080
109075 [TEST] CPU read @0x4a4
109095 [L2] Cache miss: addr = 080
109105 [MEM] Mem hit: addr = 080, data = 80
109115 [L2] Cache Allocate: addr = 080 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
109125 [L1] Cache Allocate: addr = 4a4 data = 8f8e8d8c8b8a89888786858483828180
109125 [L1] Cache hit from L2: addr = 4a4, data = 84
109125 [TEST] CPU read @0x530
109135 [L1] Cache miss: addr = 530
109135 [TEST] CPU read @0x0f9
109155 [L2] Cache miss: addr = 530
109165 [MEM] Mem hit: addr = 520, data = 20
109175 [L2] Cache Allocate: addr = 530 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
109185 [L1] Cache Allocate: addr = 0f9 data = 3f3e3d3c3b3a39383736353433323130
109185 [L1] Cache hit from L2: addr = 0f9, data = 39
109185 [TEST] CPU read @0x7ba
109195 [L1] Cache miss: addr = 7ba
109195 [TEST] CPU read @0x15b
109215 [L2] Cache miss: addr = 7ba
109225 [MEM] Mem hit: addr = 7a0, data = a0
109235 [L2] Cache Allocate: addr = 7ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
109245 [L1] Cache Allocate: addr = 15b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
109245 [L1] Cache hit from L2: addr = 15b, data = bb
109245 [TEST] CPU read @0x0dd
109255 [L1] Cache miss: addr = 0dd
109255 [TEST] CPU read @0x7dd
109275 [L2] Cache miss: addr = 0dd
109285 [MEM] Mem hit: addr = 0c0, data = c0
109295 [L2] Cache Allocate: addr = 0dd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
109305 [L1] Cache Allocate: addr = 7dd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
109305 [L1] Cache hit from L2: addr = 7dd, data = dd
109305 [TEST] CPU read @0x4be
109315 [L1] Cache miss: addr = 4be
109315 [TEST] CPU read @0x0b8
109335 [L2] Cache miss: addr = 4be
109345 [MEM] Mem hit: addr = 4a0, data = a0
109355 [L2] Cache Allocate: addr = 4be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
109365 [L1] Cache Allocate: addr = 0b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
109365 [L1] Cache hit from L2: addr = 0b8, data = b8
109365 [TEST] CPU read @0x502
109375 [L1] Cache miss: addr = 502
109375 [TEST] CPU read @0x51c
109395 [L2] Cache hit: addr = 502, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
109405 [L1] Cache Allocate: addr = 51c data = 0f0e0d0c0b0a09080706050403020100
109405 [L1] Cache hit from L2: addr = 51c, data = 0c
109405 [TEST] CPU read @0x170
109415 [L1] Cache miss: addr = 170
109415 [TEST] CPU read @0x494
109435 [L2] Cache miss: addr = 170
109445 [MEM] Mem hit: addr = 160, data = 60
109455 [L2] Cache Allocate: addr = 170 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
109465 [L1] Cache Allocate: addr = 494 data = 7f7e7d7c7b7a79787776757473727170
109465 [L1] Cache hit from L2: addr = 494, data = 74
109465 [TEST] CPU read @0x4da
109475 [L1] Cache miss: addr = 4da
109475 [TEST] CPU read @0x71a
109495 [L2] Cache miss: addr = 4da
109505 [MEM] Mem hit: addr = 4c0, data = c0
109515 [L2] Cache Allocate: addr = 4da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
109525 [L1] Cache Allocate: addr = 71a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
109525 [L1] Cache hit from L2: addr = 71a, data = da
109525 [TEST] CPU read @0x4a1
109535 [L1] Cache hit: addr = 4a1, data = 81
109535 [TEST] CPU read @0x288
109545 [L1] Cache miss: addr = 288
109545 [TEST] CPU read @0x0bd
109565 [L2] Cache miss: addr = 288
109575 [MEM] Mem hit: addr = 280, data = 80
109585 [L2] Cache Allocate: addr = 288 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
109595 [L1] Cache Allocate: addr = 0bd data = 8f8e8d8c8b8a89888786858483828180
109595 [L1] Cache hit from L2: addr = 0bd, data = 8d
109595 [TEST] CPU read @0x02e
109605 [L1] Cache miss: addr = 02e
109605 [TEST] CPU read @0x61a
109625 [L2] Cache miss: addr = 02e
109635 [MEM] Mem hit: addr = 020, data = 20
109645 [L2] Cache Allocate: addr = 02e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
109655 [L1] Cache Allocate: addr = 61a data = 2f2e2d2c2b2a29282726252423222120
109655 [L1] Cache hit from L2: addr = 61a, data = 2a
109655 [TEST] CPU read @0x141
109665 [L1] Cache miss: addr = 141
109665 [TEST] CPU read @0x1e0
109685 [L2] Cache miss: addr = 141
109695 [MEM] Mem hit: addr = 140, data = 40
109705 [L2] Cache Allocate: addr = 141 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
109715 [L1] Cache Allocate: addr = 1e0 data = 4f4e4d4c4b4a49484746454443424140
109715 [L1] Cache hit from L2: addr = 1e0, data = 40
109715 [TEST] CPU read @0x74b
109725 [L1] Cache miss: addr = 74b
109725 [TEST] CPU read @0x0ee
109745 [L2] Cache miss: addr = 74b
109755 [MEM] Mem hit: addr = 740, data = 40
109765 [L2] Cache Allocate: addr = 74b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
109775 [L1] Cache Allocate: addr = 0ee data = 4f4e4d4c4b4a49484746454443424140
109775 [L1] Cache hit from L2: addr = 0ee, data = 4e
109775 [TEST] CPU read @0x69e
109785 [L1] Cache miss: addr = 69e
109785 [TEST] CPU read @0x01c
109805 [L2] Cache miss: addr = 69e
109815 [MEM] Mem hit: addr = 680, data = 80
109825 [L2] Cache Allocate: addr = 69e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
109835 [L1] Cache Allocate: addr = 01c data = 9f9e9d9c9b9a99989796959493929190
109835 [L1] Cache hit from L2: addr = 01c, data = 9c
109835 [TEST] CPU read @0x4ed
109845 [L1] Cache miss: addr = 4ed
109845 [TEST] CPU read @0x703
109865 [L2] Cache miss: addr = 4ed
109875 [MEM] Mem hit: addr = 4e0, data = e0
109885 [L2] Cache Allocate: addr = 4ed data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
109895 [L1] Cache Allocate: addr = 703 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
109895 [L1] Cache hit from L2: addr = 703, data = e3
109895 [TEST] CPU read @0x18a
109905 [L1] Cache miss: addr = 18a
109905 [TEST] CPU read @0x060
109925 [L2] Cache hit: addr = 18a, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
109935 [L1] Cache Allocate: addr = 060 data = 8f8e8d8c8b8a89888786858483828180
109935 [L1] Cache hit from L2: addr = 060, data = 80
109935 [TEST] CPU read @0x41d
109945 [L1] Cache miss: addr = 41d
109945 [TEST] CPU read @0x615
109965 [L2] Cache miss: addr = 41d
109975 [MEM] Mem hit: addr = 400, data = 00
109985 [L2] Cache Allocate: addr = 41d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
109995 [L1] Cache Allocate: addr = 615 data = 1f1e1d1c1b1a19181716151413121110
109995 [L1] Cache hit from L2: addr = 615, data = 15
109995 [TEST] CPU read @0x607
110005 [L1] Cache miss: addr = 607
110005 [TEST] CPU read @0x3e0
110025 [L2] Cache miss: addr = 607
110035 [MEM] Mem hit: addr = 600, data = 00
110045 [L2] Cache Allocate: addr = 607 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
110055 [L1] Cache Allocate: addr = 3e0 data = 0f0e0d0c0b0a09080706050403020100
110055 [L1] Cache hit from L2: addr = 3e0, data = 00
110055 [TEST] CPU read @0x6a3
110065 [L1] Cache miss: addr = 6a3
110065 [TEST] CPU read @0x20d
110085 [L2] Cache miss: addr = 6a3
110095 [MEM] Mem hit: addr = 6a0, data = a0
110105 [L2] Cache Allocate: addr = 6a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
110115 [L1] Cache Allocate: addr = 20d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
110115 [L1] Cache hit from L2: addr = 20d, data = ad
110115 [TEST] CPU read @0x367
110125 [L1] Cache miss: addr = 367
110125 [TEST] CPU read @0x593
110145 [L2] Cache miss: addr = 367
110155 [MEM] Mem hit: addr = 360, data = 60
110165 [L2] Cache Allocate: addr = 367 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
110175 [L1] Cache Allocate: addr = 593 data = 6f6e6d6c6b6a69686766656463626160
110175 [L1] Cache hit from L2: addr = 593, data = 63
110175 [TEST] CPU read @0x33f
110185 [L1] Cache miss: addr = 33f
110185 [TEST] CPU read @0x61a
110205 [L2] Cache miss: addr = 33f
110215 [MEM] Mem hit: addr = 320, data = 20
110225 [L2] Cache Allocate: addr = 33f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
110235 [L1] Cache Allocate: addr = 61a data = 3f3e3d3c3b3a39383736353433323130
110235 [L1] Cache hit from L2: addr = 61a, data = 3a
110235 [TEST] CPU read @0x623
110245 [L1] Cache miss: addr = 623
110245 [TEST] CPU read @0x72c
110265 [L2] Cache miss: addr = 623
110275 [MEM] Mem hit: addr = 620, data = 20
110285 [L2] Cache Allocate: addr = 623 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
110295 [L1] Cache Allocate: addr = 72c data = 2f2e2d2c2b2a29282726252423222120
110295 [L1] Cache hit from L2: addr = 72c, data = 2c
110295 [TEST] CPU read @0x606
110305 [L1] Cache miss: addr = 606
110305 [TEST] CPU read @0x13f
110325 [L2] Cache hit: addr = 606, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
110335 [L1] Cache Allocate: addr = 13f data = 0f0e0d0c0b0a09080706050403020100
110335 [L1] Cache hit from L2: addr = 13f, data = 0f
110335 [TEST] CPU read @0x257
110345 [L1] Cache miss: addr = 257
110345 [TEST] CPU read @0x206
110365 [L2] Cache miss: addr = 257
110375 [MEM] Mem hit: addr = 240, data = 40
110385 [L2] Cache Allocate: addr = 257 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
110395 [L1] Cache Allocate: addr = 206 data = 5f5e5d5c5b5a59585756555453525150
110395 [L1] Cache hit from L2: addr = 206, data = 56
110395 [TEST] CPU read @0x6ae
110405 [L1] Cache miss: addr = 6ae
110405 [TEST] CPU read @0x4d5
110425 [L2] Cache hit: addr = 6ae, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
110435 [L1] Cache Allocate: addr = 4d5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
110435 [L1] Cache hit from L2: addr = 4d5, data = a5
110435 [TEST] CPU read @0x746
110445 [L1] Cache miss: addr = 746
110445 [TEST] CPU read @0x640
110465 [L2] Cache miss: addr = 746
110475 [MEM] Mem hit: addr = 740, data = 40
110485 [L2] Cache Allocate: addr = 746 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
110495 [L1] Cache Allocate: addr = 640 data = 4f4e4d4c4b4a49484746454443424140
110495 [L1] Cache hit from L2: addr = 640, data = 40
110495 [TEST] CPU read @0x7f5
110505 [L1] Cache miss: addr = 7f5
110505 [TEST] CPU read @0x2ba
110525 [L2] Cache miss: addr = 7f5
110535 [MEM] Mem hit: addr = 7e0, data = e0
110545 [L2] Cache Allocate: addr = 7f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
110555 [L1] Cache Allocate: addr = 2ba data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
110555 [L1] Cache hit from L2: addr = 2ba, data = fa
110555 [TEST] CPU read @0x1f4
110565 [L1] Cache miss: addr = 1f4
110565 [TEST] CPU read @0x581
110585 [L2] Cache miss: addr = 1f4
110595 [MEM] Mem hit: addr = 1e0, data = e0
110605 [L2] Cache Allocate: addr = 1f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
110615 [L1] Cache Allocate: addr = 581 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
110615 [L1] Cache hit from L2: addr = 581, data = f1
110615 [TEST] CPU read @0x2e4
110625 [L1] Cache miss: addr = 2e4
110625 [TEST] CPU read @0x296
110645 [L2] Cache miss: addr = 2e4
110655 [MEM] Mem hit: addr = 2e0, data = e0
110665 [L2] Cache Allocate: addr = 2e4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
110675 [L1] Cache Allocate: addr = 296 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
110675 [L1] Cache hit from L2: addr = 296, data = e6
110675 [TEST] CPU read @0x43f
110685 [L1] Cache miss: addr = 43f
110685 [TEST] CPU read @0x092
110705 [L2] Cache miss: addr = 43f
110715 [MEM] Mem hit: addr = 420, data = 20
110725 [L2] Cache Allocate: addr = 43f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
110735 [L1] Cache Allocate: addr = 092 data = 3f3e3d3c3b3a39383736353433323130
110735 [L1] Cache hit from L2: addr = 092, data = 32
110735 [TEST] CPU read @0x41c
110745 [L1] Cache miss: addr = 41c
110745 [TEST] CPU read @0x70c
110765 [L2] Cache miss: addr = 41c
110775 [MEM] Mem hit: addr = 400, data = 00
110785 [L2] Cache Allocate: addr = 41c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
110795 [L1] Cache Allocate: addr = 70c data = 1f1e1d1c1b1a19181716151413121110
110795 [L1] Cache hit from L2: addr = 70c, data = 1c
110795 [TEST] CPU read @0x76f
110805 [L1] Cache miss: addr = 76f
110805 [TEST] CPU read @0x057
110825 [L2] Cache miss: addr = 76f
110835 [MEM] Mem hit: addr = 760, data = 60
110845 [L2] Cache Allocate: addr = 76f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
110855 [L1] Cache Allocate: addr = 057 data = 6f6e6d6c6b6a69686766656463626160
110855 [L1] Cache hit from L2: addr = 057, data = 67
110855 [TEST] CPU read @0x4eb
110865 [L1] Cache miss: addr = 4eb
110865 [TEST] CPU read @0x526
110885 [L2] Cache miss: addr = 4eb
110895 [MEM] Mem hit: addr = 4e0, data = e0
110905 [L2] Cache Allocate: addr = 4eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
110915 [L1] Cache Allocate: addr = 526 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
110915 [L1] Cache hit from L2: addr = 526, data = e6
110915 [TEST] CPU read @0x2c3
110925 [L1] Cache miss: addr = 2c3
110925 [TEST] CPU read @0x64b
110945 [L2] Cache miss: addr = 2c3
110955 [MEM] Mem hit: addr = 2c0, data = c0
110965 [L2] Cache Allocate: addr = 2c3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
110975 [L1] Cache Allocate: addr = 64b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
110975 [L1] Cache hit from L2: addr = 64b, data = cb
110975 [TEST] CPU read @0x36b
110985 [L1] Cache miss: addr = 36b
110985 [TEST] CPU read @0x7e4
111005 [L2] Cache miss: addr = 36b
111015 [MEM] Mem hit: addr = 360, data = 60
111025 [L2] Cache Allocate: addr = 36b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
111035 [L1] Cache Allocate: addr = 7e4 data = 6f6e6d6c6b6a69686766656463626160
111035 [L1] Cache hit from L2: addr = 7e4, data = 64
111035 [TEST] CPU read @0x3e2
111045 [L1] Cache miss: addr = 3e2
111045 [TEST] CPU read @0x00f
111065 [L2] Cache miss: addr = 3e2
111075 [MEM] Mem hit: addr = 3e0, data = e0
111085 [L2] Cache Allocate: addr = 3e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
111095 [L1] Cache Allocate: addr = 00f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
111095 [L1] Cache hit from L2: addr = 00f, data = ef
111095 [TEST] CPU read @0x646
111105 [L1] Cache hit: addr = 646, data = c6
111105 [TEST] CPU read @0x32e
111115 [L1] Cache miss: addr = 32e
111115 [TEST] CPU read @0x6b2
111135 [L2] Cache miss: addr = 32e
111145 [MEM] Mem hit: addr = 320, data = 20
111155 [L2] Cache Allocate: addr = 32e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
111165 [L1] Cache Allocate: addr = 6b2 data = 2f2e2d2c2b2a29282726252423222120
111165 [L1] Cache hit from L2: addr = 6b2, data = 22
111165 [TEST] CPU read @0x123
111175 [L1] Cache miss: addr = 123
111175 [TEST] CPU read @0x07c
111195 [L2] Cache hit: addr = 123, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
111205 [L1] Cache Allocate: addr = 07c data = 2f2e2d2c2b2a29282726252423222120
111205 [L1] Cache hit from L2: addr = 07c, data = 2c
111205 [TEST] CPU read @0x123
111215 [L1] Cache miss: addr = 123
111215 [TEST] CPU read @0x78b
111235 [L2] Cache hit: addr = 123, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
111245 [L1] Cache Allocate: addr = 78b data = 2f2e2d2c2b2a29282726252423222120
111245 [L1] Cache hit from L2: addr = 78b, data = 2b
111245 [TEST] CPU read @0x36d
111255 [L1] Cache miss: addr = 36d
111255 [TEST] CPU read @0x6c4
111275 [L2] Cache hit: addr = 36d, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
111285 [L1] Cache Allocate: addr = 6c4 data = 6f6e6d6c6b6a69686766656463626160
111285 [L1] Cache hit from L2: addr = 6c4, data = 64
111285 [TEST] CPU read @0x3f6
111295 [L1] Cache miss: addr = 3f6
111295 [TEST] CPU read @0x03d
111315 [L2] Cache hit: addr = 3f6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
111325 [L1] Cache Allocate: addr = 03d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
111325 [L1] Cache hit from L2: addr = 03d, data = ed
111325 [TEST] CPU read @0x496
111335 [L1] Cache miss: addr = 496
111335 [TEST] CPU read @0x5d0
111355 [L2] Cache miss: addr = 496
111365 [MEM] Mem hit: addr = 480, data = 80
111375 [L2] Cache Allocate: addr = 496 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
111385 [L1] Cache Allocate: addr = 5d0 data = 9f9e9d9c9b9a99989796959493929190
111385 [L1] Cache hit from L2: addr = 5d0, data = 90
111385 [TEST] CPU read @0x653
111395 [L1] Cache miss: addr = 653
111395 [TEST] CPU read @0x1e0
111415 [L2] Cache miss: addr = 653
111425 [MEM] Mem hit: addr = 640, data = 40
111435 [L2] Cache Allocate: addr = 653 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
111445 [L1] Cache Allocate: addr = 1e0 data = 5f5e5d5c5b5a59585756555453525150
111445 [L1] Cache hit from L2: addr = 1e0, data = 50
111445 [TEST] CPU read @0x1e1
111455 [L1] Cache hit: addr = 1e1, data = 51
111455 [TEST] CPU read @0x62d
111465 [L1] Cache miss: addr = 62d
111465 [TEST] CPU read @0x58a
111485 [L2] Cache miss: addr = 62d
111495 [MEM] Mem hit: addr = 620, data = 20
111505 [L2] Cache Allocate: addr = 62d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
111515 [L1] Cache Allocate: addr = 58a data = 2f2e2d2c2b2a29282726252423222120
111515 [L1] Cache hit from L2: addr = 58a, data = 2a
111515 [TEST] CPU read @0x2ec
111525 [L1] Cache miss: addr = 2ec
111525 [TEST] CPU read @0x388
111545 [L2] Cache miss: addr = 2ec
111555 [MEM] Mem hit: addr = 2e0, data = e0
111565 [L2] Cache Allocate: addr = 2ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
111575 [L1] Cache Allocate: addr = 388 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
111575 [L1] Cache hit from L2: addr = 388, data = e8
111575 [TEST] CPU read @0x7ec
111585 [L1] Cache miss: addr = 7ec
111585 [TEST] CPU read @0x072
111605 [L2] Cache miss: addr = 7ec
111615 [MEM] Mem hit: addr = 7e0, data = e0
111625 [L2] Cache Allocate: addr = 7ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
111635 [L1] Cache Allocate: addr = 072 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
111635 [L1] Cache hit from L2: addr = 072, data = e2
111635 [TEST] CPU read @0x287
111645 [L1] Cache miss: addr = 287
111645 [TEST] CPU read @0x04e
111665 [L2] Cache miss: addr = 287
111675 [MEM] Mem hit: addr = 280, data = 80
111685 [L2] Cache Allocate: addr = 287 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
111695 [L1] Cache Allocate: addr = 04e data = 8f8e8d8c8b8a89888786858483828180
111695 [L1] Cache hit from L2: addr = 04e, data = 8e
111695 [TEST] CPU read @0x5d5
111705 [L1] Cache hit: addr = 5d5, data = 95
111705 [TEST] CPU read @0x33d
111715 [L1] Cache miss: addr = 33d
111715 [TEST] CPU read @0x589
111735 [L2] Cache miss: addr = 33d
111745 [MEM] Mem hit: addr = 320, data = 20
111755 [L2] Cache Allocate: addr = 33d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
111765 [L1] Cache Allocate: addr = 589 data = 3f3e3d3c3b3a39383736353433323130
111765 [L1] Cache hit from L2: addr = 589, data = 39
111765 [TEST] CPU read @0x539
111775 [L1] Cache miss: addr = 539
111775 [TEST] CPU read @0x15a
111795 [L2] Cache miss: addr = 539
111805 [MEM] Mem hit: addr = 520, data = 20
111815 [L2] Cache Allocate: addr = 539 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
111825 [L1] Cache Allocate: addr = 15a data = 3f3e3d3c3b3a39383736353433323130
111825 [L1] Cache hit from L2: addr = 15a, data = 3a
111825 [TEST] CPU read @0x22f
111835 [L1] Cache miss: addr = 22f
111835 [TEST] CPU read @0x52e
111855 [L2] Cache miss: addr = 22f
111865 [MEM] Mem hit: addr = 220, data = 20
111875 [L2] Cache Allocate: addr = 22f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
111885 [L1] Cache Allocate: addr = 52e data = 2f2e2d2c2b2a29282726252423222120
111885 [L1] Cache hit from L2: addr = 52e, data = 2e
111885 [TEST] CPU read @0x338
111895 [L1] Cache miss: addr = 338
111895 [TEST] CPU read @0x204
111915 [L2] Cache miss: addr = 338
111925 [MEM] Mem hit: addr = 320, data = 20
111935 [L2] Cache Allocate: addr = 338 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
111945 [L1] Cache Allocate: addr = 204 data = 3f3e3d3c3b3a39383736353433323130
111945 [L1] Cache hit from L2: addr = 204, data = 34
111945 [TEST] CPU read @0x489
111955 [L1] Cache miss: addr = 489
111955 [TEST] CPU read @0x4e4
111975 [L2] Cache miss: addr = 489
111985 [MEM] Mem hit: addr = 480, data = 80
111995 [L2] Cache Allocate: addr = 489 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
112005 [L1] Cache Allocate: addr = 4e4 data = 8f8e8d8c8b8a89888786858483828180
112005 [L1] Cache hit from L2: addr = 4e4, data = 84
112005 [TEST] CPU read @0x1a3
112015 [L1] Cache miss: addr = 1a3
112015 [TEST] CPU read @0x288
112035 [L2] Cache miss: addr = 1a3
112045 [MEM] Mem hit: addr = 1a0, data = a0
112055 [L2] Cache Allocate: addr = 1a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
112065 [L1] Cache Allocate: addr = 288 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
112065 [L1] Cache hit from L2: addr = 288, data = a8
112065 [TEST] CPU read @0x275
112075 [L1] Cache miss: addr = 275
112075 [TEST] CPU read @0x441
112095 [L2] Cache hit: addr = 275, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
112105 [L1] Cache Allocate: addr = 441 data = 6f6e6d6c6b6a69686766656463626160
112105 [L1] Cache hit from L2: addr = 441, data = 61
112105 [TEST] CPU read @0x24e
112115 [L1] Cache miss: addr = 24e
112115 [TEST] CPU read @0x74c
112135 [L2] Cache miss: addr = 24e
112145 [MEM] Mem hit: addr = 240, data = 40
112155 [L2] Cache Allocate: addr = 24e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
112165 [L1] Cache Allocate: addr = 74c data = 4f4e4d4c4b4a49484746454443424140
112165 [L1] Cache hit from L2: addr = 74c, data = 4c
112165 [TEST] CPU read @0x059
112175 [L1] Cache miss: addr = 059
112175 [TEST] CPU read @0x57b
112195 [L2] Cache miss: addr = 059
112205 [MEM] Mem hit: addr = 040, data = 40
112215 [L2] Cache Allocate: addr = 059 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
112225 [L1] Cache Allocate: addr = 57b data = 5f5e5d5c5b5a59585756555453525150
112225 [L1] Cache hit from L2: addr = 57b, data = 5b
112225 [TEST] CPU read @0x134
112235 [L1] Cache miss: addr = 134
112235 [TEST] CPU read @0x385
112255 [L2] Cache hit: addr = 134, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
112265 [L1] Cache Allocate: addr = 385 data = 2f2e2d2c2b2a29282726252423222120
112265 [L1] Cache hit from L2: addr = 385, data = 25
112265 [TEST] CPU read @0x363
112275 [L1] Cache miss: addr = 363
112275 [TEST] CPU read @0x281
112295 [L2] Cache hit: addr = 363, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
112305 [L1] Cache Allocate: addr = 281 data = 6f6e6d6c6b6a69686766656463626160
112305 [L1] Cache hit from L2: addr = 281, data = 61
112305 [TEST] CPU read @0x354
112315 [L1] Cache miss: addr = 354
112315 [TEST] CPU read @0x3b3
112335 [L2] Cache miss: addr = 354
112345 [MEM] Mem hit: addr = 340, data = 40
112355 [L2] Cache Allocate: addr = 354 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
112365 [L1] Cache Allocate: addr = 3b3 data = 5f5e5d5c5b5a59585756555453525150
112365 [L1] Cache hit from L2: addr = 3b3, data = 53
112365 [TEST] CPU read @0x6a5
112375 [L1] Cache miss: addr = 6a5
112375 [TEST] CPU read @0x200
112395 [L2] Cache miss: addr = 6a5
112405 [MEM] Mem hit: addr = 6a0, data = a0
112415 [L2] Cache Allocate: addr = 6a5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
112425 [L1] Cache Allocate: addr = 200 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
112425 [L1] Cache hit from L2: addr = 200, data = a0
112425 [TEST] CPU read @0x5e8
112435 [L1] Cache miss: addr = 5e8
112435 [TEST] CPU read @0x1a4
112455 [L2] Cache hit: addr = 5e8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
112465 [L1] Cache Allocate: addr = 1a4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
112465 [L1] Cache hit from L2: addr = 1a4, data = e4
112465 [TEST] CPU read @0x19b
112475 [L1] Cache miss: addr = 19b
112475 [TEST] CPU read @0x17b
112495 [L2] Cache hit: addr = 19b, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
112505 [L1] Cache Allocate: addr = 17b data = 8f8e8d8c8b8a89888786858483828180
112505 [L1] Cache hit from L2: addr = 17b, data = 8b
112505 [TEST] CPU read @0x670
112515 [L1] Cache miss: addr = 670
112515 [TEST] CPU read @0x5c6
112535 [L2] Cache miss: addr = 670
112545 [MEM] Mem hit: addr = 660, data = 60
112555 [L2] Cache Allocate: addr = 670 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
112565 [L1] Cache Allocate: addr = 5c6 data = 7f7e7d7c7b7a79787776757473727170
112565 [L1] Cache hit from L2: addr = 5c6, data = 76
112565 [TEST] CPU read @0x076
112575 [L1] Cache miss: addr = 076
112575 [TEST] CPU read @0x6c2
112595 [L2] Cache miss: addr = 076
112605 [MEM] Mem hit: addr = 060, data = 60
112615 [L2] Cache Allocate: addr = 076 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
112625 [L1] Cache Allocate: addr = 6c2 data = 7f7e7d7c7b7a79787776757473727170
112625 [L1] Cache hit from L2: addr = 6c2, data = 72
112625 [TEST] CPU read @0x3c9
112635 [L1] Cache miss: addr = 3c9
112635 [TEST] CPU read @0x6f5
112655 [L2] Cache miss: addr = 3c9
112665 [MEM] Mem hit: addr = 3c0, data = c0
112675 [L2] Cache Allocate: addr = 3c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
112685 [L1] Cache Allocate: addr = 6f5 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
112685 [L1] Cache hit from L2: addr = 6f5, data = c5
112685 [TEST] CPU read @0x1fa
112695 [L1] Cache miss: addr = 1fa
112695 [TEST] CPU read @0x4e1
112715 [L2] Cache miss: addr = 1fa
112725 [MEM] Mem hit: addr = 1e0, data = e0
112735 [L2] Cache Allocate: addr = 1fa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
112745 [L1] Cache Allocate: addr = 4e1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
112745 [L1] Cache hit from L2: addr = 4e1, data = f1
112745 [TEST] CPU read @0x7d2
112755 [L1] Cache miss: addr = 7d2
112755 [TEST] CPU read @0x783
112775 [L2] Cache miss: addr = 7d2
112785 [MEM] Mem hit: addr = 7c0, data = c0
112795 [L2] Cache Allocate: addr = 7d2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
112805 [L1] Cache Allocate: addr = 783 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
112805 [L1] Cache hit from L2: addr = 783, data = d3
112805 [TEST] CPU read @0x64f
112815 [L1] Cache miss: addr = 64f
112815 [TEST] CPU read @0x5f0
112835 [L2] Cache miss: addr = 64f
112845 [MEM] Mem hit: addr = 640, data = 40
112855 [L2] Cache Allocate: addr = 64f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
112865 [L1] Cache Allocate: addr = 5f0 data = 4f4e4d4c4b4a49484746454443424140
112865 [L1] Cache hit from L2: addr = 5f0, data = 40
112865 [TEST] CPU read @0x2c2
112875 [L1] Cache miss: addr = 2c2
112875 [TEST] CPU read @0x5ab
112895 [L2] Cache miss: addr = 2c2
112905 [MEM] Mem hit: addr = 2c0, data = c0
112915 [L2] Cache Allocate: addr = 2c2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
112925 [L1] Cache Allocate: addr = 5ab data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
112925 [L1] Cache hit from L2: addr = 5ab, data = cb
112925 [TEST] CPU read @0x3a5
112935 [L1] Cache miss: addr = 3a5
112935 [TEST] CPU read @0x0bd
112955 [L2] Cache miss: addr = 3a5
112965 [MEM] Mem hit: addr = 3a0, data = a0
112975 [L2] Cache Allocate: addr = 3a5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
112985 [L1] Cache Allocate: addr = 0bd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
112985 [L1] Cache hit from L2: addr = 0bd, data = ad
112985 [TEST] CPU read @0x0c2
112995 [L1] Cache miss: addr = 0c2
112995 [TEST] CPU read @0x72e
113015 [L2] Cache miss: addr = 0c2
113025 [MEM] Mem hit: addr = 0c0, data = c0
113035 [L2] Cache Allocate: addr = 0c2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
113045 [L1] Cache Allocate: addr = 72e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
113045 [L1] Cache hit from L2: addr = 72e, data = ce
113045 [TEST] CPU read @0x6e8
113055 [L1] Cache miss: addr = 6e8
113055 [TEST] CPU read @0x6c7
113075 [L2] Cache miss: addr = 6e8
113085 [MEM] Mem hit: addr = 6e0, data = e0
113095 [L2] Cache Allocate: addr = 6e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
113105 [L1] Cache Allocate: addr = 6c7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
113105 [L1] Cache hit from L2: addr = 6c7, data = e7
113105 [TEST] CPU read @0x7e2
113115 [L1] Cache miss: addr = 7e2
113115 [TEST] CPU read @0x154
113135 [L2] Cache miss: addr = 7e2
113145 [MEM] Mem hit: addr = 7e0, data = e0
113155 [L2] Cache Allocate: addr = 7e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
113165 [L1] Cache Allocate: addr = 154 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
113165 [L1] Cache hit from L2: addr = 154, data = e4
113165 [TEST] CPU read @0x080
113175 [L1] Cache miss: addr = 080
113175 [TEST] CPU read @0x28b
113195 [L2] Cache miss: addr = 080
113205 [MEM] Mem hit: addr = 080, data = 80
113215 [L2] Cache Allocate: addr = 080 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
113225 [L1] Cache Allocate: addr = 28b data = 8f8e8d8c8b8a89888786858483828180
113225 [L1] Cache hit from L2: addr = 28b, data = 8b
113225 [TEST] CPU read @0x60a
113235 [L1] Cache miss: addr = 60a
113235 [TEST] CPU read @0x7fc
113255 [L2] Cache miss: addr = 60a
113265 [MEM] Mem hit: addr = 600, data = 00
113275 [L2] Cache Allocate: addr = 60a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
113285 [L1] Cache Allocate: addr = 7fc data = 0f0e0d0c0b0a09080706050403020100
113285 [L1] Cache hit from L2: addr = 7fc, data = 0c
113285 [TEST] CPU read @0x256
113295 [L1] Cache miss: addr = 256
113295 [TEST] CPU read @0x190
113315 [L2] Cache miss: addr = 256
113325 [MEM] Mem hit: addr = 240, data = 40
113335 [L2] Cache Allocate: addr = 256 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
113345 [L1] Cache Allocate: addr = 190 data = 5f5e5d5c5b5a59585756555453525150
113345 [L1] Cache hit from L2: addr = 190, data = 50
113345 [TEST] CPU read @0x5f2
113355 [L1] Cache miss: addr = 5f2
113355 [TEST] CPU read @0x200
113375 [L2] Cache hit: addr = 5f2, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
113385 [L1] Cache Allocate: addr = 200 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
113385 [L1] Cache hit from L2: addr = 200, data = e0
113385 [TEST] CPU read @0x003
113395 [L1] Cache miss: addr = 003
113395 [TEST] CPU read @0x52f
113415 [L2] Cache miss: addr = 003
113425 [MEM] Mem hit: addr = 000, data = 00
113435 [L2] Cache Allocate: addr = 003 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
113445 [L1] Cache Allocate: addr = 52f data = 0f0e0d0c0b0a09080706050403020100
113445 [L1] Cache hit from L2: addr = 52f, data = 0f
113445 [TEST] CPU read @0x7c1
113455 [L1] Cache miss: addr = 7c1
113455 [TEST] CPU read @0x4a2
113475 [L2] Cache miss: addr = 7c1
113485 [MEM] Mem hit: addr = 7c0, data = c0
113495 [L2] Cache Allocate: addr = 7c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
113505 [L1] Cache Allocate: addr = 4a2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
113505 [L1] Cache hit from L2: addr = 4a2, data = c2
113505 [TEST] CPU read @0x18b
113515 [L1] Cache miss: addr = 18b
113515 [TEST] CPU read @0x28f
113535 [L2] Cache hit: addr = 18b, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
113545 [L1] Cache Allocate: addr = 28f data = 8f8e8d8c8b8a89888786858483828180
113545 [L1] Cache hit from L2: addr = 28f, data = 8f
113545 [TEST] CPU read @0x770
113555 [L1] Cache miss: addr = 770
113555 [TEST] CPU read @0x536
113575 [L2] Cache miss: addr = 770
113585 [MEM] Mem hit: addr = 760, data = 60
113595 [L2] Cache Allocate: addr = 770 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
113605 [L1] Cache Allocate: addr = 536 data = 7f7e7d7c7b7a79787776757473727170
113605 [L1] Cache hit from L2: addr = 536, data = 76
113605 [TEST] CPU read @0x466
113615 [L1] Cache miss: addr = 466
113615 [TEST] CPU read @0x7cd
113635 [L2] Cache miss: addr = 466
113645 [MEM] Mem hit: addr = 460, data = 60
113655 [L2] Cache Allocate: addr = 466 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
113665 [L1] Cache Allocate: addr = 7cd data = 6f6e6d6c6b6a69686766656463626160
113665 [L1] Cache hit from L2: addr = 7cd, data = 6d
113665 [TEST] CPU read @0x275
113675 [L1] Cache miss: addr = 275
113675 [TEST] CPU read @0x3c5
113695 [L2] Cache hit: addr = 275, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
113705 [L1] Cache Allocate: addr = 3c5 data = 6f6e6d6c6b6a69686766656463626160
113705 [L1] Cache hit from L2: addr = 3c5, data = 65
113705 [TEST] CPU read @0x03e
113715 [L1] Cache miss: addr = 03e
113715 [TEST] CPU read @0x3c6
113735 [L2] Cache miss: addr = 03e
113745 [MEM] Mem hit: addr = 020, data = 20
113755 [L2] Cache Allocate: addr = 03e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
113765 [L1] Cache Allocate: addr = 3c6 data = 3f3e3d3c3b3a39383736353433323130
113765 [L1] Cache hit from L2: addr = 3c6, data = 36
113765 [TEST] CPU read @0x5ed
113775 [L1] Cache miss: addr = 5ed
113775 [TEST] CPU read @0x6dd
113795 [L2] Cache hit: addr = 5ed, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
113805 [L1] Cache Allocate: addr = 6dd data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
113805 [L1] Cache hit from L2: addr = 6dd, data = ed
113805 [TEST] CPU read @0x23a
113815 [L1] Cache miss: addr = 23a
113815 [TEST] CPU read @0x57f
113835 [L2] Cache miss: addr = 23a
113845 [MEM] Mem hit: addr = 220, data = 20
113855 [L2] Cache Allocate: addr = 23a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
113865 [L1] Cache Allocate: addr = 57f data = 3f3e3d3c3b3a39383736353433323130
113865 [L1] Cache hit from L2: addr = 57f, data = 3f
113865 [TEST] CPU read @0x1b8
113875 [L1] Cache miss: addr = 1b8
113875 [TEST] CPU read @0x64b
113895 [L2] Cache miss: addr = 1b8
113905 [MEM] Mem hit: addr = 1a0, data = a0
113915 [L2] Cache Allocate: addr = 1b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
113925 [L1] Cache Allocate: addr = 64b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
113925 [L1] Cache hit from L2: addr = 64b, data = bb
113925 [TEST] CPU read @0x526
113935 [L1] Cache miss: addr = 526
113935 [TEST] CPU read @0x39c
113955 [L2] Cache miss: addr = 526
113965 [MEM] Mem hit: addr = 520, data = 20
113975 [L2] Cache Allocate: addr = 526 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
113985 [L1] Cache Allocate: addr = 39c data = 2f2e2d2c2b2a29282726252423222120
113985 [L1] Cache hit from L2: addr = 39c, data = 2c
113985 [TEST] CPU read @0x4c5
113995 [L1] Cache miss: addr = 4c5
113995 [TEST] CPU read @0x7f4
114015 [L2] Cache miss: addr = 4c5
114025 [MEM] Mem hit: addr = 4c0, data = c0
114035 [L2] Cache Allocate: addr = 4c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
114045 [L1] Cache Allocate: addr = 7f4 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
114045 [L1] Cache hit from L2: addr = 7f4, data = c4
114045 [TEST] CPU read @0x45a
114055 [L1] Cache miss: addr = 45a
114055 [TEST] CPU read @0x5eb
114075 [L2] Cache miss: addr = 45a
114085 [MEM] Mem hit: addr = 440, data = 40
114095 [L2] Cache Allocate: addr = 45a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
114105 [L1] Cache Allocate: addr = 5eb data = 5f5e5d5c5b5a59585756555453525150
114105 [L1] Cache hit from L2: addr = 5eb, data = 5b
114105 [TEST] CPU read @0x208
114115 [L1] Cache miss: addr = 208
114115 [TEST] CPU read @0x386
114135 [L2] Cache miss: addr = 208
114145 [MEM] Mem hit: addr = 200, data = 00
114155 [L2] Cache Allocate: addr = 208 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
114165 [L1] Cache Allocate: addr = 386 data = 0f0e0d0c0b0a09080706050403020100
114165 [L1] Cache hit from L2: addr = 386, data = 06
114165 [TEST] CPU read @0x4a7
114175 [L1] Cache hit: addr = 4a7, data = c7
114175 [TEST] CPU read @0x066
114185 [L1] Cache miss: addr = 066
114185 [TEST] CPU read @0x73e
114205 [L2] Cache miss: addr = 066
114215 [MEM] Mem hit: addr = 060, data = 60
114225 [L2] Cache Allocate: addr = 066 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
114235 [L1] Cache Allocate: addr = 73e data = 6f6e6d6c6b6a69686766656463626160
114235 [L1] Cache hit from L2: addr = 73e, data = 6e
114235 [TEST] CPU read @0x535
114245 [L1] Cache miss: addr = 535
114245 [TEST] CPU read @0x03e
114265 [L2] Cache hit: addr = 535, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
114275 [L1] Cache Allocate: addr = 03e data = 2f2e2d2c2b2a29282726252423222120
114275 [L1] Cache hit from L2: addr = 03e, data = 2e
114275 [TEST] CPU read @0x2bd
114285 [L1] Cache miss: addr = 2bd
114285 [TEST] CPU read @0x61d
114305 [L2] Cache miss: addr = 2bd
114315 [MEM] Mem hit: addr = 2a0, data = a0
114325 [L2] Cache Allocate: addr = 2bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
114335 [L1] Cache Allocate: addr = 61d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
114335 [L1] Cache hit from L2: addr = 61d, data = bd
114335 [TEST] CPU read @0x545
114345 [L1] Cache miss: addr = 545
114345 [TEST] CPU read @0x7ca
114365 [L2] Cache hit: addr = 545, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
114375 [L1] Cache Allocate: addr = 7ca data = 4f4e4d4c4b4a49484746454443424140
114375 [L1] Cache hit from L2: addr = 7ca, data = 4a
114375 [TEST] CPU read @0x4cb
114385 [L1] Cache miss: addr = 4cb
114385 [TEST] CPU read @0x5fd
114405 [L2] Cache hit: addr = 4cb, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
114415 [L1] Cache Allocate: addr = 5fd data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
114415 [L1] Cache hit from L2: addr = 5fd, data = cd
114415 [TEST] CPU read @0x390
114425 [L1] Cache miss: addr = 390
114425 [TEST] CPU read @0x0ae
114445 [L2] Cache miss: addr = 390
114455 [MEM] Mem hit: addr = 380, data = 80
114465 [L2] Cache Allocate: addr = 390 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
114475 [L1] Cache Allocate: addr = 0ae data = 9f9e9d9c9b9a99989796959493929190
114475 [L1] Cache hit from L2: addr = 0ae, data = 9e
114475 [TEST] CPU read @0x7fa
114485 [L1] Cache miss: addr = 7fa
114485 [TEST] CPU read @0x794
114505 [L2] Cache hit: addr = 7fa, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
114515 [L1] Cache Allocate: addr = 794 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
114515 [L1] Cache hit from L2: addr = 794, data = e4
114515 [TEST] CPU read @0x7c4
114525 [L1] Cache hit: addr = 7c4, data = 44
114525 [TEST] CPU read @0x3aa
114535 [L1] Cache miss: addr = 3aa
114535 [TEST] CPU read @0x10d
114555 [L2] Cache miss: addr = 3aa
114565 [MEM] Mem hit: addr = 3a0, data = a0
114575 [L2] Cache Allocate: addr = 3aa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
114585 [L1] Cache Allocate: addr = 10d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
114585 [L1] Cache hit from L2: addr = 10d, data = ad
114585 [TEST] CPU read @0x5e7
114595 [L1] Cache hit: addr = 5e7, data = 57
114595 [TEST] CPU read @0x090
114605 [L1] Cache miss: addr = 090
114605 [TEST] CPU read @0x2d5
114625 [L2] Cache miss: addr = 090
114635 [MEM] Mem hit: addr = 080, data = 80
114645 [L2] Cache Allocate: addr = 090 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
114655 [L1] Cache Allocate: addr = 2d5 data = 9f9e9d9c9b9a99989796959493929190
114655 [L1] Cache hit from L2: addr = 2d5, data = 95
114655 [TEST] CPU read @0x33d
114665 [L1] Cache miss: addr = 33d
114665 [TEST] CPU read @0x0f7
114685 [L2] Cache miss: addr = 33d
114695 [MEM] Mem hit: addr = 320, data = 20
114705 [L2] Cache Allocate: addr = 33d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
114715 [L1] Cache Allocate: addr = 0f7 data = 3f3e3d3c3b3a39383736353433323130
114715 [L1] Cache hit from L2: addr = 0f7, data = 37
114715 [TEST] CPU read @0x77a
114725 [L1] Cache miss: addr = 77a
114725 [TEST] CPU read @0x330
114745 [L2] Cache miss: addr = 77a
114755 [MEM] Mem hit: addr = 760, data = 60
114765 [L2] Cache Allocate: addr = 77a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
114775 [L1] Cache Allocate: addr = 330 data = 7f7e7d7c7b7a79787776757473727170
114775 [L1] Cache hit from L2: addr = 330, data = 70
114775 [TEST] CPU read @0x532
114785 [L1] Cache miss: addr = 532
114785 [TEST] CPU read @0x057
114805 [L2] Cache miss: addr = 532
114815 [MEM] Mem hit: addr = 520, data = 20
114825 [L2] Cache Allocate: addr = 532 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
114835 [L1] Cache Allocate: addr = 057 data = 3f3e3d3c3b3a39383736353433323130
114835 [L1] Cache hit from L2: addr = 057, data = 37
114835 [TEST] CPU read @0x493
114845 [L1] Cache miss: addr = 493
114845 [TEST] CPU read @0x1b5
114865 [L2] Cache miss: addr = 493
114875 [MEM] Mem hit: addr = 480, data = 80
114885 [L2] Cache Allocate: addr = 493 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
114895 [L1] Cache Allocate: addr = 1b5 data = 9f9e9d9c9b9a99989796959493929190
114895 [L1] Cache hit from L2: addr = 1b5, data = 95
114895 [TEST] CPU read @0x5c5
114905 [L1] Cache miss: addr = 5c5
114905 [TEST] CPU read @0x52b
114925 [L2] Cache miss: addr = 5c5
114935 [MEM] Mem hit: addr = 5c0, data = c0
114945 [L2] Cache Allocate: addr = 5c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
114955 [L1] Cache Allocate: addr = 52b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
114955 [L1] Cache hit from L2: addr = 52b, data = cb
114955 [TEST] CPU read @0x4c6
114965 [L1] Cache miss: addr = 4c6
114965 [TEST] CPU read @0x739
114985 [L2] Cache miss: addr = 4c6
114995 [MEM] Mem hit: addr = 4c0, data = c0
115005 [L2] Cache Allocate: addr = 4c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
115015 [L1] Cache Allocate: addr = 739 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
115015 [L1] Cache hit from L2: addr = 739, data = c9
115015 [TEST] CPU read @0x606
115025 [L1] Cache miss: addr = 606
115025 [TEST] CPU read @0x0bd
115045 [L2] Cache miss: addr = 606
115055 [MEM] Mem hit: addr = 600, data = 00
115065 [L2] Cache Allocate: addr = 606 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
115075 [L1] Cache Allocate: addr = 0bd data = 0f0e0d0c0b0a09080706050403020100
115075 [L1] Cache hit from L2: addr = 0bd, data = 0d
115075 [TEST] CPU read @0x6f0
115085 [L1] Cache miss: addr = 6f0
115085 [TEST] CPU read @0x1f7
115105 [L2] Cache miss: addr = 6f0
115115 [MEM] Mem hit: addr = 6e0, data = e0
115125 [L2] Cache Allocate: addr = 6f0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
115135 [L1] Cache Allocate: addr = 1f7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
115135 [L1] Cache hit from L2: addr = 1f7, data = f7
115135 [TEST] CPU read @0x776
115145 [L1] Cache miss: addr = 776
115145 [TEST] CPU read @0x638
115165 [L2] Cache hit: addr = 776, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
115175 [L1] Cache Allocate: addr = 638 data = 6f6e6d6c6b6a69686766656463626160
115175 [L1] Cache hit from L2: addr = 638, data = 68
115175 [TEST] CPU read @0x583
115185 [L1] Cache miss: addr = 583
115185 [TEST] CPU read @0x51a
115205 [L2] Cache miss: addr = 583
115215 [MEM] Mem hit: addr = 580, data = 80
115225 [L2] Cache Allocate: addr = 583 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
115235 [L1] Cache Allocate: addr = 51a data = 8f8e8d8c8b8a89888786858483828180
115235 [L1] Cache hit from L2: addr = 51a, data = 8a
115235 [TEST] CPU read @0x105
115245 [L1] Cache hit: addr = 105, data = a5
115245 [TEST] CPU read @0x398
115255 [L1] Cache miss: addr = 398
115255 [TEST] CPU read @0x1ee
115275 [L2] Cache miss: addr = 398
115285 [MEM] Mem hit: addr = 380, data = 80
115295 [L2] Cache Allocate: addr = 398 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
115305 [L1] Cache Allocate: addr = 1ee data = 9f9e9d9c9b9a99989796959493929190
115305 [L1] Cache hit from L2: addr = 1ee, data = 9e
115305 [TEST] CPU read @0x423
115315 [L1] Cache miss: addr = 423
115315 [TEST] CPU read @0x6a9
115335 [L2] Cache miss: addr = 423
115345 [MEM] Mem hit: addr = 420, data = 20
115355 [L2] Cache Allocate: addr = 423 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
115365 [L1] Cache Allocate: addr = 6a9 data = 2f2e2d2c2b2a29282726252423222120
115365 [L1] Cache hit from L2: addr = 6a9, data = 29
115365 [TEST] CPU read @0x179
115375 [L1] Cache miss: addr = 179
115375 [TEST] CPU read @0x072
115395 [L2] Cache miss: addr = 179
115405 [MEM] Mem hit: addr = 160, data = 60
115415 [L2] Cache Allocate: addr = 179 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
115425 [L1] Cache Allocate: addr = 072 data = 7f7e7d7c7b7a79787776757473727170
115425 [L1] Cache hit from L2: addr = 072, data = 72
115425 [TEST] CPU read @0x781
115435 [L1] Cache miss: addr = 781
115435 [TEST] CPU read @0x125
115455 [L2] Cache miss: addr = 781
115465 [MEM] Mem hit: addr = 780, data = 80
115475 [L2] Cache Allocate: addr = 781 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
115485 [L1] Cache Allocate: addr = 125 data = 8f8e8d8c8b8a89888786858483828180
115485 [L1] Cache hit from L2: addr = 125, data = 85
115485 [TEST] CPU read @0x6ce
115495 [L1] Cache miss: addr = 6ce
115495 [TEST] CPU read @0x2ac
115515 [L2] Cache hit: addr = 6ce, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
115525 [L1] Cache Allocate: addr = 2ac data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
115525 [L1] Cache hit from L2: addr = 2ac, data = cc
115525 [TEST] CPU read @0x32e
115535 [L1] Cache miss: addr = 32e
115535 [TEST] CPU read @0x6e5
115555 [L2] Cache miss: addr = 32e
115565 [MEM] Mem hit: addr = 320, data = 20
115575 [L2] Cache Allocate: addr = 32e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
115585 [L1] Cache Allocate: addr = 6e5 data = 2f2e2d2c2b2a29282726252423222120
115585 [L1] Cache hit from L2: addr = 6e5, data = 25
115585 [TEST] CPU read @0x720
115595 [L1] Cache miss: addr = 720
115595 [TEST] CPU read @0x68a
115615 [L2] Cache miss: addr = 720
115625 [MEM] Mem hit: addr = 720, data = 20
115635 [L2] Cache Allocate: addr = 720 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
115645 [L1] Cache Allocate: addr = 68a data = 2f2e2d2c2b2a29282726252423222120
115645 [L1] Cache hit from L2: addr = 68a, data = 2a
115645 [TEST] CPU read @0x3b7
115655 [L1] Cache miss: addr = 3b7
115655 [TEST] CPU read @0x074
115675 [L2] Cache hit: addr = 3b7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
115685 [L1] Cache Allocate: addr = 074 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
115685 [L1] Cache hit from L2: addr = 074, data = a4
115685 [TEST] CPU read @0x76a
115695 [L1] Cache miss: addr = 76a
115695 [TEST] CPU read @0x2d9
115715 [L2] Cache miss: addr = 76a
115725 [MEM] Mem hit: addr = 760, data = 60
115735 [L2] Cache Allocate: addr = 76a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
115745 [L1] Cache Allocate: addr = 2d9 data = 6f6e6d6c6b6a69686766656463626160
115745 [L1] Cache hit from L2: addr = 2d9, data = 69
115745 [TEST] CPU read @0x570
115755 [L1] Cache miss: addr = 570
115755 [TEST] CPU read @0x677
115775 [L2] Cache miss: addr = 570
115785 [MEM] Mem hit: addr = 560, data = 60
115795 [L2] Cache Allocate: addr = 570 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
115805 [L1] Cache Allocate: addr = 677 data = 7f7e7d7c7b7a79787776757473727170
115805 [L1] Cache hit from L2: addr = 677, data = 77
115805 [TEST] CPU read @0x129
115815 [L1] Cache miss: addr = 129
115815 [TEST] CPU read @0x02c
115835 [L2] Cache hit: addr = 129, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
115845 [L1] Cache Allocate: addr = 02c data = 2f2e2d2c2b2a29282726252423222120
115845 [L1] Cache hit from L2: addr = 02c, data = 2c
115845 [TEST] CPU read @0x146
115855 [L1] Cache miss: addr = 146
115855 [TEST] CPU read @0x6ab
115875 [L2] Cache miss: addr = 146
115885 [MEM] Mem hit: addr = 140, data = 40
115895 [L2] Cache Allocate: addr = 146 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
115905 [L1] Cache Allocate: addr = 6ab data = 4f4e4d4c4b4a49484746454443424140
115905 [L1] Cache hit from L2: addr = 6ab, data = 4b
115905 [TEST] CPU read @0x0b9
115915 [L1] Cache miss: addr = 0b9
115915 [TEST] CPU read @0x056
115935 [L2] Cache hit: addr = 0b9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
115945 [L1] Cache Allocate: addr = 056 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
115945 [L1] Cache hit from L2: addr = 056, data = a6
115945 [TEST] CPU read @0x3f4
115955 [L1] Cache miss: addr = 3f4
115955 [TEST] CPU read @0x4e7
115975 [L2] Cache miss: addr = 3f4
115985 [MEM] Mem hit: addr = 3e0, data = e0
115995 [L2] Cache Allocate: addr = 3f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
116005 [L1] Cache Allocate: addr = 4e7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
116005 [L1] Cache hit from L2: addr = 4e7, data = f7
116005 [TEST] CPU read @0x59d
116015 [L1] Cache miss: addr = 59d
116015 [TEST] CPU read @0x428
116035 [L2] Cache miss: addr = 59d
116045 [MEM] Mem hit: addr = 580, data = 80
116055 [L2] Cache Allocate: addr = 59d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
116065 [L1] Cache Allocate: addr = 428 data = 9f9e9d9c9b9a99989796959493929190
116065 [L1] Cache hit from L2: addr = 428, data = 98
116065 [TEST] CPU read @0x3fb
116075 [L1] Cache miss: addr = 3fb
116075 [TEST] CPU read @0x289
116095 [L2] Cache hit: addr = 3fb, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
116105 [L1] Cache Allocate: addr = 289 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
116105 [L1] Cache hit from L2: addr = 289, data = e9
116105 [TEST] CPU read @0x6be
116115 [L1] Cache miss: addr = 6be
116115 [TEST] CPU read @0x6b3
116135 [L2] Cache miss: addr = 6be
116145 [MEM] Mem hit: addr = 6a0, data = a0
116155 [L2] Cache Allocate: addr = 6be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
116165 [L1] Cache Allocate: addr = 6b3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
116165 [L1] Cache hit from L2: addr = 6b3, data = b3
116165 [TEST] CPU read @0x031
116175 [L1] Cache miss: addr = 031
116175 [TEST] CPU read @0x052
116195 [L2] Cache miss: addr = 031
116205 [MEM] Mem hit: addr = 020, data = 20
116215 [L2] Cache Allocate: addr = 031 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
116225 [L1] Cache Allocate: addr = 052 data = 3f3e3d3c3b3a39383736353433323130
116225 [L1] Cache hit from L2: addr = 052, data = 32
116225 [TEST] CPU read @0x444
116235 [L1] Cache miss: addr = 444
116235 [TEST] CPU read @0x4b8
116255 [L2] Cache miss: addr = 444
116265 [MEM] Mem hit: addr = 440, data = 40
116275 [L2] Cache Allocate: addr = 444 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
116285 [L1] Cache Allocate: addr = 4b8 data = 4f4e4d4c4b4a49484746454443424140
116285 [L1] Cache hit from L2: addr = 4b8, data = 48
116285 [TEST] CPU read @0x048
116295 [L1] Cache miss: addr = 048
116295 [TEST] CPU read @0x624
116315 [L2] Cache miss: addr = 048
116325 [MEM] Mem hit: addr = 040, data = 40
116335 [L2] Cache Allocate: addr = 048 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
116345 [L1] Cache Allocate: addr = 624 data = 4f4e4d4c4b4a49484746454443424140
116345 [L1] Cache hit from L2: addr = 624, data = 44
116345 [TEST] CPU read @0x016
116355 [L1] Cache miss: addr = 016
116355 [TEST] CPU read @0x493
116375 [L2] Cache miss: addr = 016
116385 [MEM] Mem hit: addr = 000, data = 00
116395 [L2] Cache Allocate: addr = 016 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
116405 [L1] Cache Allocate: addr = 493 data = 1f1e1d1c1b1a19181716151413121110
116405 [L1] Cache hit from L2: addr = 493, data = 13
116405 [TEST] CPU read @0x416
116415 [L1] Cache miss: addr = 416
116415 [TEST] CPU read @0x59e
116435 [L2] Cache miss: addr = 416
116445 [MEM] Mem hit: addr = 400, data = 00
116455 [L2] Cache Allocate: addr = 416 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
116465 [L1] Cache Allocate: addr = 59e data = 1f1e1d1c1b1a19181716151413121110
116465 [L1] Cache hit from L2: addr = 59e, data = 1e
116465 [TEST] CPU read @0x7aa
116475 [L1] Cache miss: addr = 7aa
116475 [TEST] CPU read @0x645
116495 [L2] Cache miss: addr = 7aa
116505 [MEM] Mem hit: addr = 7a0, data = a0
116515 [L2] Cache Allocate: addr = 7aa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
116525 [L1] Cache Allocate: addr = 645 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
116525 [L1] Cache hit from L2: addr = 645, data = a5
116525 [TEST] CPU read @0x007
116535 [L1] Cache miss: addr = 007
116535 [TEST] CPU read @0x209
116555 [L2] Cache miss: addr = 007
116565 [MEM] Mem hit: addr = 000, data = 00
116575 [L2] Cache Allocate: addr = 007 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
116585 [L1] Cache Allocate: addr = 209 data = 0f0e0d0c0b0a09080706050403020100
116585 [L1] Cache hit from L2: addr = 209, data = 09
116585 [TEST] CPU read @0x52a
116595 [L1] Cache miss: addr = 52a
116595 [TEST] CPU read @0x0e4
116615 [L2] Cache miss: addr = 52a
116625 [MEM] Mem hit: addr = 520, data = 20
116635 [L2] Cache Allocate: addr = 52a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
116645 [L1] Cache Allocate: addr = 0e4 data = 2f2e2d2c2b2a29282726252423222120
116645 [L1] Cache hit from L2: addr = 0e4, data = 24
116645 [TEST] CPU read @0x081
116655 [L1] Cache miss: addr = 081
116655 [TEST] CPU read @0x793
116675 [L2] Cache miss: addr = 081
116685 [MEM] Mem hit: addr = 080, data = 80
116695 [L2] Cache Allocate: addr = 081 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
116705 [L1] Cache Allocate: addr = 793 data = 8f8e8d8c8b8a89888786858483828180
116705 [L1] Cache hit from L2: addr = 793, data = 83
116705 [TEST] CPU read @0x58f
116715 [L1] Cache miss: addr = 58f
116715 [TEST] CPU read @0x41c
116735 [L2] Cache miss: addr = 58f
116745 [MEM] Mem hit: addr = 580, data = 80
116755 [L2] Cache Allocate: addr = 58f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
116765 [L1] Cache Allocate: addr = 41c data = 8f8e8d8c8b8a89888786858483828180
116765 [L1] Cache hit from L2: addr = 41c, data = 8c
116765 [TEST] CPU read @0x39e
116775 [L1] Cache miss: addr = 39e
116775 [TEST] CPU read @0x548
116795 [L2] Cache miss: addr = 39e
116805 [MEM] Mem hit: addr = 380, data = 80
116815 [L2] Cache Allocate: addr = 39e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
116825 [L1] Cache Allocate: addr = 548 data = 9f9e9d9c9b9a99989796959493929190
116825 [L1] Cache hit from L2: addr = 548, data = 98
116825 [TEST] CPU read @0x2d1
116835 [L1] Cache miss: addr = 2d1
116835 [TEST] CPU read @0x203
116855 [L2] Cache miss: addr = 2d1
116865 [MEM] Mem hit: addr = 2c0, data = c0
116875 [L2] Cache Allocate: addr = 2d1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
116885 [L1] Cache Allocate: addr = 203 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
116885 [L1] Cache hit from L2: addr = 203, data = d3
116885 [TEST] CPU read @0x211
116895 [L1] Cache miss: addr = 211
116895 [TEST] CPU read @0x0d0
116915 [L2] Cache miss: addr = 211
116925 [MEM] Mem hit: addr = 200, data = 00
116935 [L2] Cache Allocate: addr = 211 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
116945 [L1] Cache Allocate: addr = 0d0 data = 1f1e1d1c1b1a19181716151413121110
116945 [L1] Cache hit from L2: addr = 0d0, data = 10
116945 [TEST] CPU read @0x4b0
116955 [L1] Cache hit: addr = 4b0, data = 40
116955 [TEST] CPU read @0x4f9
116965 [L1] Cache miss: addr = 4f9
116965 [TEST] CPU read @0x183
116985 [L2] Cache miss: addr = 4f9
116995 [MEM] Mem hit: addr = 4e0, data = e0
117005 [L2] Cache Allocate: addr = 4f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
117015 [L1] Cache Allocate: addr = 183 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
117015 [L1] Cache hit from L2: addr = 183, data = f3
117015 [TEST] CPU read @0x657
117025 [L1] Cache miss: addr = 657
117025 [TEST] CPU read @0x447
117045 [L2] Cache miss: addr = 657
117055 [MEM] Mem hit: addr = 640, data = 40
117065 [L2] Cache Allocate: addr = 657 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
117075 [L1] Cache Allocate: addr = 447 data = 5f5e5d5c5b5a59585756555453525150
117075 [L1] Cache hit from L2: addr = 447, data = 57
117075 [TEST] CPU read @0x4ba
117085 [L1] Cache hit: addr = 4ba, data = 4a
117085 [TEST] CPU read @0x659
117095 [L1] Cache miss: addr = 659
117095 [TEST] CPU read @0x0a5
117115 [L2] Cache hit: addr = 659, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
117125 [L1] Cache Allocate: addr = 0a5 data = 4f4e4d4c4b4a49484746454443424140
117125 [L1] Cache hit from L2: addr = 0a5, data = 45
117125 [TEST] CPU read @0x1ef
117135 [L1] Cache miss: addr = 1ef
117135 [TEST] CPU read @0x179
117155 [L2] Cache miss: addr = 1ef
117165 [MEM] Mem hit: addr = 1e0, data = e0
117175 [L2] Cache Allocate: addr = 1ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
117185 [L1] Cache Allocate: addr = 179 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
117185 [L1] Cache hit from L2: addr = 179, data = e9
117185 [TEST] CPU read @0x21c
117195 [L1] Cache miss: addr = 21c
117195 [TEST] CPU read @0x6db
117215 [L2] Cache hit: addr = 21c, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
117225 [L1] Cache Allocate: addr = 6db data = 0f0e0d0c0b0a09080706050403020100
117225 [L1] Cache hit from L2: addr = 6db, data = 0b
117225 [TEST] CPU read @0x08c
117235 [L1] Cache miss: addr = 08c
117235 [TEST] CPU read @0x51d
117255 [L2] Cache miss: addr = 08c
117265 [MEM] Mem hit: addr = 080, data = 80
117275 [L2] Cache Allocate: addr = 08c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
117285 [L1] Cache Allocate: addr = 51d data = 8f8e8d8c8b8a89888786858483828180
117285 [L1] Cache hit from L2: addr = 51d, data = 8d
117285 [TEST] CPU read @0x574
117295 [L1] Cache miss: addr = 574
117295 [TEST] CPU read @0x0c6
117315 [L2] Cache hit: addr = 574, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
117325 [L1] Cache Allocate: addr = 0c6 data = 6f6e6d6c6b6a69686766656463626160
117325 [L1] Cache hit from L2: addr = 0c6, data = 66
117325 [TEST] CPU read @0x6e5
117335 [L1] Cache miss: addr = 6e5
117335 [TEST] CPU read @0x66a
117355 [L2] Cache miss: addr = 6e5
117365 [MEM] Mem hit: addr = 6e0, data = e0
117375 [L2] Cache Allocate: addr = 6e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
117385 [L1] Cache Allocate: addr = 66a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
117385 [L1] Cache hit from L2: addr = 66a, data = ea
117385 [TEST] CPU read @0x603
117395 [L1] Cache miss: addr = 603
117395 [TEST] CPU read @0x44f
117415 [L2] Cache miss: addr = 603
117425 [MEM] Mem hit: addr = 600, data = 00
117435 [L2] Cache Allocate: addr = 603 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
117445 [L1] Cache Allocate: addr = 44f data = 0f0e0d0c0b0a09080706050403020100
117445 [L1] Cache hit from L2: addr = 44f, data = 0f
117445 [TEST] CPU read @0x118
117455 [L1] Cache miss: addr = 118
117455 [TEST] CPU read @0x54b
117475 [L2] Cache miss: addr = 118
117485 [MEM] Mem hit: addr = 100, data = 00
117495 [L2] Cache Allocate: addr = 118 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
117505 [L1] Cache Allocate: addr = 54b data = 1f1e1d1c1b1a19181716151413121110
117505 [L1] Cache hit from L2: addr = 54b, data = 1b
117505 [TEST] CPU read @0x7f6
117515 [L1] Cache miss: addr = 7f6
117515 [TEST] CPU read @0x1e7
117535 [L2] Cache miss: addr = 7f6
117545 [MEM] Mem hit: addr = 7e0, data = e0
117555 [L2] Cache Allocate: addr = 7f6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
117565 [L1] Cache Allocate: addr = 1e7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
117565 [L1] Cache hit from L2: addr = 1e7, data = f7
117565 [TEST] CPU read @0x7c4
117575 [L1] Cache miss: addr = 7c4
117575 [TEST] CPU read @0x0f4
117595 [L2] Cache miss: addr = 7c4
117605 [MEM] Mem hit: addr = 7c0, data = c0
117615 [L2] Cache Allocate: addr = 7c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
117625 [L1] Cache Allocate: addr = 0f4 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
117625 [L1] Cache hit from L2: addr = 0f4, data = c4
117625 [TEST] CPU read @0x6ac
117635 [L1] Cache miss: addr = 6ac
117635 [TEST] CPU read @0x58a
117655 [L2] Cache miss: addr = 6ac
117665 [MEM] Mem hit: addr = 6a0, data = a0
117675 [L2] Cache Allocate: addr = 6ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
117685 [L1] Cache Allocate: addr = 58a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
117685 [L1] Cache hit from L2: addr = 58a, data = aa
117685 [TEST] CPU read @0x5fe
117695 [L1] Cache miss: addr = 5fe
117695 [TEST] CPU read @0x40e
117715 [L2] Cache hit: addr = 5fe, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
117725 [L1] Cache Allocate: addr = 40e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
117725 [L1] Cache hit from L2: addr = 40e, data = ee
117725 [TEST] CPU read @0x341
117735 [L1] Cache miss: addr = 341
117735 [TEST] CPU read @0x52d
117755 [L2] Cache miss: addr = 341
117765 [MEM] Mem hit: addr = 340, data = 40
117775 [L2] Cache Allocate: addr = 341 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
117785 [L1] Cache Allocate: addr = 52d data = 4f4e4d4c4b4a49484746454443424140
117785 [L1] Cache hit from L2: addr = 52d, data = 4d
117785 [TEST] CPU read @0x4ac
117795 [L1] Cache miss: addr = 4ac
117795 [TEST] CPU read @0x4b0
117815 [L2] Cache miss: addr = 4ac
117825 [MEM] Mem hit: addr = 4a0, data = a0
117835 [L2] Cache Allocate: addr = 4ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
117845 [L1] Cache Allocate: addr = 4b0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
117845 [L1] Cache hit from L2: addr = 4b0, data = a0
117845 [TEST] CPU read @0x162
117855 [L1] Cache miss: addr = 162
117855 [TEST] CPU read @0x129
117875 [L2] Cache miss: addr = 162
117885 [MEM] Mem hit: addr = 160, data = 60
117895 [L2] Cache Allocate: addr = 162 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
117905 [L1] Cache Allocate: addr = 129 data = 6f6e6d6c6b6a69686766656463626160
117905 [L1] Cache hit from L2: addr = 129, data = 69
117905 [TEST] CPU read @0x362
117915 [L1] Cache miss: addr = 362
117915 [TEST] CPU read @0x356
117935 [L2] Cache miss: addr = 362
117945 [MEM] Mem hit: addr = 360, data = 60
117955 [L2] Cache Allocate: addr = 362 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
117965 [L1] Cache Allocate: addr = 356 data = 6f6e6d6c6b6a69686766656463626160
117965 [L1] Cache hit from L2: addr = 356, data = 66
117965 [TEST] CPU read @0x236
117975 [L1] Cache miss: addr = 236
117975 [TEST] CPU read @0x28b
117995 [L2] Cache miss: addr = 236
118005 [MEM] Mem hit: addr = 220, data = 20
118015 [L2] Cache Allocate: addr = 236 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
118025 [L1] Cache Allocate: addr = 28b data = 3f3e3d3c3b3a39383736353433323130
118025 [L1] Cache hit from L2: addr = 28b, data = 3b
118025 [TEST] CPU read @0x24d
118035 [L1] Cache miss: addr = 24d
118035 [TEST] CPU read @0x58f
118055 [L2] Cache miss: addr = 24d
118065 [MEM] Mem hit: addr = 240, data = 40
118075 [L2] Cache Allocate: addr = 24d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
118085 [L1] Cache Allocate: addr = 58f data = 4f4e4d4c4b4a49484746454443424140
118085 [L1] Cache hit from L2: addr = 58f, data = 4f
118085 [TEST] CPU read @0x4b2
118095 [L1] Cache hit: addr = 4b2, data = a2
118095 [TEST] CPU read @0x4d0
118105 [L1] Cache miss: addr = 4d0
118105 [TEST] CPU read @0x254
118125 [L2] Cache miss: addr = 4d0
118135 [MEM] Mem hit: addr = 4c0, data = c0
118145 [L2] Cache Allocate: addr = 4d0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
118155 [L1] Cache Allocate: addr = 254 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
118155 [L1] Cache hit from L2: addr = 254, data = d4
118155 [TEST] CPU read @0x69c
118165 [L1] Cache miss: addr = 69c
118165 [TEST] CPU read @0x449
118185 [L2] Cache miss: addr = 69c
118195 [MEM] Mem hit: addr = 680, data = 80
118205 [L2] Cache Allocate: addr = 69c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
118215 [L1] Cache Allocate: addr = 449 data = 9f9e9d9c9b9a99989796959493929190
118215 [L1] Cache hit from L2: addr = 449, data = 99
118215 [TEST] CPU read @0x7f5
118225 [L1] Cache miss: addr = 7f5
118225 [TEST] CPU read @0x5f8
118245 [L2] Cache hit: addr = 7f5, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
118255 [L1] Cache Allocate: addr = 5f8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
118255 [L1] Cache hit from L2: addr = 5f8, data = e8
118255 [TEST] CPU read @0x5b0
118265 [L1] Cache miss: addr = 5b0
118265 [TEST] CPU read @0x427
118285 [L2] Cache miss: addr = 5b0
118295 [MEM] Mem hit: addr = 5a0, data = a0
118305 [L2] Cache Allocate: addr = 5b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
118315 [L1] Cache Allocate: addr = 427 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
118315 [L1] Cache hit from L2: addr = 427, data = b7
118315 [TEST] CPU read @0x159
118325 [L1] Cache miss: addr = 159
118325 [TEST] CPU read @0x710
118345 [L2] Cache miss: addr = 159
118355 [MEM] Mem hit: addr = 140, data = 40
118365 [L2] Cache Allocate: addr = 159 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
118375 [L1] Cache Allocate: addr = 710 data = 5f5e5d5c5b5a59585756555453525150
118375 [L1] Cache hit from L2: addr = 710, data = 50
118375 [TEST] CPU read @0x31e
118385 [L1] Cache miss: addr = 31e
118385 [TEST] CPU read @0x2f6
118405 [L2] Cache miss: addr = 31e
118415 [MEM] Mem hit: addr = 300, data = 00
118425 [L2] Cache Allocate: addr = 31e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
118435 [L1] Cache Allocate: addr = 2f6 data = 1f1e1d1c1b1a19181716151413121110
118435 [L1] Cache hit from L2: addr = 2f6, data = 16
118435 [TEST] CPU read @0x177
118445 [L1] Cache miss: addr = 177
118445 [TEST] CPU read @0x305
118465 [L2] Cache miss: addr = 177
118475 [MEM] Mem hit: addr = 160, data = 60
118485 [L2] Cache Allocate: addr = 177 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
118495 [L1] Cache Allocate: addr = 305 data = 7f7e7d7c7b7a79787776757473727170
118495 [L1] Cache hit from L2: addr = 305, data = 75
118495 [TEST] CPU read @0x50c
118505 [L1] Cache miss: addr = 50c
118505 [TEST] CPU read @0x06f
118525 [L2] Cache hit: addr = 50c, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
118535 [L1] Cache Allocate: addr = 06f data = 0f0e0d0c0b0a09080706050403020100
118535 [L1] Cache hit from L2: addr = 06f, data = 0f
118535 [TEST] CPU read @0x3d3
118545 [L1] Cache miss: addr = 3d3
118545 [TEST] CPU read @0x491
118565 [L2] Cache miss: addr = 3d3
118575 [MEM] Mem hit: addr = 3c0, data = c0
118585 [L2] Cache Allocate: addr = 3d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
118595 [L1] Cache Allocate: addr = 491 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
118595 [L1] Cache hit from L2: addr = 491, data = d1
118595 [TEST] CPU read @0x602
118605 [L1] Cache miss: addr = 602
118605 [TEST] CPU read @0x391
118625 [L2] Cache miss: addr = 602
118635 [MEM] Mem hit: addr = 600, data = 00
118645 [L2] Cache Allocate: addr = 602 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
118655 [L1] Cache Allocate: addr = 391 data = 0f0e0d0c0b0a09080706050403020100
118655 [L1] Cache hit from L2: addr = 391, data = 01
118655 [TEST] CPU read @0x230
118665 [L1] Cache miss: addr = 230
118665 [TEST] CPU read @0x3a6
118685 [L2] Cache hit: addr = 230, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
118695 [L1] Cache Allocate: addr = 3a6 data = 2f2e2d2c2b2a29282726252423222120
118695 [L1] Cache hit from L2: addr = 3a6, data = 26
118695 [TEST] CPU read @0x302
118705 [L1] Cache hit: addr = 302, data = 72
118705 [TEST] CPU read @0x7e0
118715 [L1] Cache miss: addr = 7e0
118715 [TEST] CPU read @0x570
118735 [L2] Cache hit: addr = 7e0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
118745 [L1] Cache Allocate: addr = 570 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
118745 [L1] Cache hit from L2: addr = 570, data = e0
118745 [TEST] CPU read @0x794
118755 [L1] Cache miss: addr = 794
118755 [TEST] CPU read @0x051
118775 [L2] Cache miss: addr = 794
118785 [MEM] Mem hit: addr = 780, data = 80
118795 [L2] Cache Allocate: addr = 794 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
118805 [L1] Cache Allocate: addr = 051 data = 9f9e9d9c9b9a99989796959493929190
118805 [L1] Cache hit from L2: addr = 051, data = 91
118805 [TEST] CPU read @0x779
118815 [L1] Cache miss: addr = 779
118815 [TEST] CPU read @0x224
118835 [L2] Cache miss: addr = 779
118845 [MEM] Mem hit: addr = 760, data = 60
118855 [L2] Cache Allocate: addr = 779 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
118865 [L1] Cache Allocate: addr = 224 data = 7f7e7d7c7b7a79787776757473727170
118865 [L1] Cache hit from L2: addr = 224, data = 74
118865 [TEST] CPU read @0x707
118875 [L1] Cache miss: addr = 707
118875 [TEST] CPU read @0x1cb
118895 [L2] Cache miss: addr = 707
118905 [MEM] Mem hit: addr = 700, data = 00
118915 [L2] Cache Allocate: addr = 707 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
118925 [L1] Cache Allocate: addr = 1cb data = 0f0e0d0c0b0a09080706050403020100
118925 [L1] Cache hit from L2: addr = 1cb, data = 0b
118925 [TEST] CPU read @0x759
118935 [L1] Cache miss: addr = 759
118935 [TEST] CPU read @0x444
118955 [L2] Cache miss: addr = 759
118965 [MEM] Mem hit: addr = 740, data = 40
118975 [L2] Cache Allocate: addr = 759 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
118985 [L1] Cache Allocate: addr = 444 data = 5f5e5d5c5b5a59585756555453525150
118985 [L1] Cache hit from L2: addr = 444, data = 54
118985 [TEST] CPU read @0x4ec
118995 [L1] Cache miss: addr = 4ec
118995 [TEST] CPU read @0x0d7
119015 [L2] Cache miss: addr = 4ec
119025 [MEM] Mem hit: addr = 4e0, data = e0
119035 [L2] Cache Allocate: addr = 4ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
119045 [L1] Cache Allocate: addr = 0d7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
119045 [L1] Cache hit from L2: addr = 0d7, data = e7
119045 [TEST] CPU read @0x4ad
119055 [L1] Cache miss: addr = 4ad
119055 [TEST] CPU read @0x2f7
119075 [L2] Cache miss: addr = 4ad
119085 [MEM] Mem hit: addr = 4a0, data = a0
119095 [L2] Cache Allocate: addr = 4ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
119105 [L1] Cache Allocate: addr = 2f7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
119105 [L1] Cache hit from L2: addr = 2f7, data = a7
119105 [TEST] CPU read @0x4e3
119115 [L1] Cache miss: addr = 4e3
119115 [TEST] CPU read @0x5c9
119135 [L2] Cache hit: addr = 4e3, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
119145 [L1] Cache Allocate: addr = 5c9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
119145 [L1] Cache hit from L2: addr = 5c9, data = e9
119145 [TEST] CPU read @0x385
119155 [L1] Cache miss: addr = 385
119155 [TEST] CPU read @0x2f7
119175 [L2] Cache miss: addr = 385
119185 [MEM] Mem hit: addr = 380, data = 80
119195 [L2] Cache Allocate: addr = 385 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
119205 [L1] Cache Allocate: addr = 2f7 data = 8f8e8d8c8b8a89888786858483828180
119205 [L1] Cache hit from L2: addr = 2f7, data = 87
119205 [TEST] CPU read @0x544
119215 [L1] Cache miss: addr = 544
119215 [TEST] CPU read @0x1e3
119235 [L2] Cache hit: addr = 544, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
119245 [L1] Cache Allocate: addr = 1e3 data = 4f4e4d4c4b4a49484746454443424140
119245 [L1] Cache hit from L2: addr = 1e3, data = 43
119245 [TEST] CPU read @0x6bf
119255 [L1] Cache miss: addr = 6bf
119255 [TEST] CPU read @0x180
119275 [L2] Cache miss: addr = 6bf
119285 [MEM] Mem hit: addr = 6a0, data = a0
119295 [L2] Cache Allocate: addr = 6bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
119305 [L1] Cache Allocate: addr = 180 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
119305 [L1] Cache hit from L2: addr = 180, data = b0
119305 [TEST] CPU read @0x668
119315 [L1] Cache miss: addr = 668
119315 [TEST] CPU read @0x0b0
119335 [L2] Cache miss: addr = 668
119345 [MEM] Mem hit: addr = 660, data = 60
119355 [L2] Cache Allocate: addr = 668 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
119365 [L1] Cache Allocate: addr = 0b0 data = 6f6e6d6c6b6a69686766656463626160
119365 [L1] Cache hit from L2: addr = 0b0, data = 60
119365 [TEST] CPU read @0x281
119375 [L1] Cache miss: addr = 281
119375 [TEST] CPU read @0x140
119395 [L2] Cache miss: addr = 281
119405 [MEM] Mem hit: addr = 280, data = 80
119415 [L2] Cache Allocate: addr = 281 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
119425 [L1] Cache Allocate: addr = 140 data = 8f8e8d8c8b8a89888786858483828180
119425 [L1] Cache hit from L2: addr = 140, data = 80
119425 [TEST] CPU read @0x633
119435 [L1] Cache miss: addr = 633
119435 [TEST] CPU read @0x0e6
119455 [L2] Cache miss: addr = 633
119465 [MEM] Mem hit: addr = 620, data = 20
119475 [L2] Cache Allocate: addr = 633 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
119485 [L1] Cache Allocate: addr = 0e6 data = 3f3e3d3c3b3a39383736353433323130
119485 [L1] Cache hit from L2: addr = 0e6, data = 36
119485 [TEST] CPU read @0x225
119495 [L1] Cache hit: addr = 225, data = 75
119495 [TEST] CPU read @0x643
119505 [L1] Cache miss: addr = 643
119505 [TEST] CPU read @0x288
119525 [L2] Cache miss: addr = 643
119535 [MEM] Mem hit: addr = 640, data = 40
119545 [L2] Cache Allocate: addr = 643 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
119555 [L1] Cache Allocate: addr = 288 data = 4f4e4d4c4b4a49484746454443424140
119555 [L1] Cache hit from L2: addr = 288, data = 48
119555 [TEST] CPU read @0x29a
119565 [L1] Cache miss: addr = 29a
119565 [TEST] CPU read @0x5da
119585 [L2] Cache hit: addr = 29a, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
119595 [L1] Cache Allocate: addr = 5da data = 8f8e8d8c8b8a89888786858483828180
119595 [L1] Cache hit from L2: addr = 5da, data = 8a
119595 [TEST] CPU read @0x755
119605 [L1] Cache miss: addr = 755
119605 [TEST] CPU read @0x4bd
119625 [L2] Cache miss: addr = 755
119635 [MEM] Mem hit: addr = 740, data = 40
119645 [L2] Cache Allocate: addr = 755 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
119655 [L1] Cache Allocate: addr = 4bd data = 5f5e5d5c5b5a59585756555453525150
119655 [L1] Cache hit from L2: addr = 4bd, data = 5d
119655 [TEST] CPU read @0x7ef
119665 [L1] Cache miss: addr = 7ef
119665 [TEST] CPU read @0x3ed
119685 [L2] Cache miss: addr = 7ef
119695 [MEM] Mem hit: addr = 7e0, data = e0
119705 [L2] Cache Allocate: addr = 7ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
119715 [L1] Cache Allocate: addr = 3ed data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
119715 [L1] Cache hit from L2: addr = 3ed, data = ed
119715 [TEST] CPU read @0x4c9
119725 [L1] Cache miss: addr = 4c9
119725 [TEST] CPU read @0x39e
119745 [L2] Cache miss: addr = 4c9
119755 [MEM] Mem hit: addr = 4c0, data = c0
119765 [L2] Cache Allocate: addr = 4c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
119775 [L1] Cache Allocate: addr = 39e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
119775 [L1] Cache hit from L2: addr = 39e, data = ce
119775 [TEST] CPU read @0x4f8
119785 [L1] Cache miss: addr = 4f8
119785 [TEST] CPU read @0x2f4
119805 [L2] Cache miss: addr = 4f8
119815 [MEM] Mem hit: addr = 4e0, data = e0
119825 [L2] Cache Allocate: addr = 4f8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
119835 [L1] Cache Allocate: addr = 2f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
119835 [L1] Cache hit from L2: addr = 2f4, data = f4
119835 [TEST] CPU read @0x22e
119845 [L1] Cache hit: addr = 22e, data = 7e
119845 [TEST] CPU read @0x728
119855 [L1] Cache miss: addr = 728
119855 [TEST] CPU read @0x311
119875 [L2] Cache miss: addr = 728
119885 [MEM] Mem hit: addr = 720, data = 20
119895 [L2] Cache Allocate: addr = 728 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
119905 [L1] Cache Allocate: addr = 311 data = 2f2e2d2c2b2a29282726252423222120
119905 [L1] Cache hit from L2: addr = 311, data = 21
119905 [TEST] CPU read @0x5d0
119915 [L1] Cache hit: addr = 5d0, data = 80
119915 [TEST] CPU read @0x7d4
119925 [L1] Cache miss: addr = 7d4
119925 [TEST] CPU read @0x47e
119945 [L2] Cache miss: addr = 7d4
119955 [MEM] Mem hit: addr = 7c0, data = c0
119965 [L2] Cache Allocate: addr = 7d4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
119975 [L1] Cache Allocate: addr = 47e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
119975 [L1] Cache hit from L2: addr = 47e, data = de
119975 [TEST] CPU read @0x55b
119985 [L1] Cache miss: addr = 55b
119985 [TEST] CPU read @0x3ca
120005 [L2] Cache hit: addr = 55b, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
120015 [L1] Cache Allocate: addr = 3ca data = 4f4e4d4c4b4a49484746454443424140
120015 [L1] Cache hit from L2: addr = 3ca, data = 4a
120015 [TEST] CPU read @0x6ad
120025 [L1] Cache miss: addr = 6ad
120025 [TEST] CPU read @0x03f
120045 [L2] Cache hit: addr = 6ad, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
120055 [L1] Cache Allocate: addr = 03f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
120055 [L1] Cache hit from L2: addr = 03f, data = af
120055 [TEST] CPU read @0x799
120065 [L1] Cache miss: addr = 799
120065 [TEST] CPU read @0x2a7
120085 [L2] Cache miss: addr = 799
120095 [MEM] Mem hit: addr = 780, data = 80
120105 [L2] Cache Allocate: addr = 799 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
120115 [L1] Cache Allocate: addr = 2a7 data = 9f9e9d9c9b9a99989796959493929190
120115 [L1] Cache hit from L2: addr = 2a7, data = 97
120115 [TEST] CPU read @0x275
120125 [L1] Cache miss: addr = 275
120125 [TEST] CPU read @0x0db
120145 [L2] Cache hit: addr = 275, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
120155 [L1] Cache Allocate: addr = 0db data = 6f6e6d6c6b6a69686766656463626160
120155 [L1] Cache hit from L2: addr = 0db, data = 6b
120155 [TEST] CPU read @0x426
120165 [L1] Cache miss: addr = 426
120165 [TEST] CPU read @0x414
120185 [L2] Cache miss: addr = 426
120195 [MEM] Mem hit: addr = 420, data = 20
120205 [L2] Cache Allocate: addr = 426 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
120215 [L1] Cache Allocate: addr = 414 data = 2f2e2d2c2b2a29282726252423222120
120215 [L1] Cache hit from L2: addr = 414, data = 24
120215 [TEST] CPU read @0x1a3
120225 [L1] Cache miss: addr = 1a3
120225 [TEST] CPU read @0x1e4
120245 [L2] Cache miss: addr = 1a3
120255 [MEM] Mem hit: addr = 1a0, data = a0
120265 [L2] Cache Allocate: addr = 1a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
120275 [L1] Cache Allocate: addr = 1e4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
120275 [L1] Cache hit from L2: addr = 1e4, data = a4
120275 [TEST] CPU read @0x334
120285 [L1] Cache miss: addr = 334
120285 [TEST] CPU read @0x339
120305 [L2] Cache miss: addr = 334
120315 [MEM] Mem hit: addr = 320, data = 20
120325 [L2] Cache Allocate: addr = 334 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
120335 [L1] Cache Allocate: addr = 339 data = 3f3e3d3c3b3a39383736353433323130
120335 [L1] Cache hit from L2: addr = 339, data = 39
120335 [TEST] CPU read @0x409
120345 [L1] Cache miss: addr = 409
120345 [TEST] CPU read @0x317
120365 [L2] Cache miss: addr = 409
120375 [MEM] Mem hit: addr = 400, data = 00
120385 [L2] Cache Allocate: addr = 409 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
120395 [L1] Cache Allocate: addr = 317 data = 0f0e0d0c0b0a09080706050403020100
120395 [L1] Cache hit from L2: addr = 317, data = 07
120395 [TEST] CPU read @0x31e
120405 [L1] Cache hit: addr = 31e, data = 0e
120405 [TEST] CPU read @0x2c9
120415 [L1] Cache miss: addr = 2c9
120415 [TEST] CPU read @0x0bb
120435 [L2] Cache miss: addr = 2c9
120445 [MEM] Mem hit: addr = 2c0, data = c0
120455 [L2] Cache Allocate: addr = 2c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
120465 [L1] Cache Allocate: addr = 0bb data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
120465 [L1] Cache hit from L2: addr = 0bb, data = cb
120465 [TEST] CPU read @0x313
120475 [L1] Cache hit: addr = 313, data = 03
120475 [TEST] CPU read @0x4eb
120485 [L1] Cache miss: addr = 4eb
120485 [TEST] CPU read @0x773
120505 [L2] Cache hit: addr = 4eb, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
120515 [L1] Cache Allocate: addr = 773 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
120515 [L1] Cache hit from L2: addr = 773, data = e3
120515 [TEST] CPU read @0x50b
120525 [L1] Cache miss: addr = 50b
120525 [TEST] CPU read @0x56d
120545 [L2] Cache hit: addr = 50b, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
120555 [L1] Cache Allocate: addr = 56d data = 0f0e0d0c0b0a09080706050403020100
120555 [L1] Cache hit from L2: addr = 56d, data = 0d
120555 [TEST] CPU read @0x1d8
120565 [L1] Cache miss: addr = 1d8
120565 [TEST] CPU read @0x400
120585 [L2] Cache miss: addr = 1d8
120595 [MEM] Mem hit: addr = 1c0, data = c0
120605 [L2] Cache Allocate: addr = 1d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
120615 [L1] Cache Allocate: addr = 400 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
120615 [L1] Cache hit from L2: addr = 400, data = d0
120615 [TEST] CPU read @0x23d
120625 [L1] Cache miss: addr = 23d
120625 [TEST] CPU read @0x735
120645 [L2] Cache miss: addr = 23d
120655 [MEM] Mem hit: addr = 220, data = 20
120665 [L2] Cache Allocate: addr = 23d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
120675 [L1] Cache Allocate: addr = 735 data = 3f3e3d3c3b3a39383736353433323130
120675 [L1] Cache hit from L2: addr = 735, data = 35
120675 [TEST] CPU read @0x402
120685 [L1] Cache hit: addr = 402, data = d2
120685 [TEST] CPU read @0x7fa
120695 [L1] Cache miss: addr = 7fa
120695 [TEST] CPU read @0x4ca
120715 [L2] Cache miss: addr = 7fa
120725 [MEM] Mem hit: addr = 7e0, data = e0
120735 [L2] Cache Allocate: addr = 7fa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
120745 [L1] Cache Allocate: addr = 4ca data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
120745 [L1] Cache hit from L2: addr = 4ca, data = fa
120745 [TEST] CPU read @0x278
120755 [L1] Cache miss: addr = 278
120755 [TEST] CPU read @0x407
120775 [L2] Cache hit: addr = 278, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
120785 [L1] Cache Allocate: addr = 407 data = 6f6e6d6c6b6a69686766656463626160
120785 [L1] Cache hit from L2: addr = 407, data = 67
120785 [TEST] CPU read @0x137
120795 [L1] Cache miss: addr = 137
120795 [TEST] CPU read @0x1b8
120815 [L2] Cache hit: addr = 137, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
120825 [L1] Cache Allocate: addr = 1b8 data = 2f2e2d2c2b2a29282726252423222120
120825 [L1] Cache hit from L2: addr = 1b8, data = 28
120825 [TEST] CPU read @0x6e4
120835 [L1] Cache miss: addr = 6e4
120835 [TEST] CPU read @0x4b7
120855 [L2] Cache miss: addr = 6e4
120865 [MEM] Mem hit: addr = 6e0, data = e0
120875 [L2] Cache Allocate: addr = 6e4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
120885 [L1] Cache Allocate: addr = 4b7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
120885 [L1] Cache hit from L2: addr = 4b7, data = e7
120885 [TEST] CPU read @0x61b
120895 [L1] Cache miss: addr = 61b
120895 [TEST] CPU read @0x204
120915 [L2] Cache miss: addr = 61b
120925 [MEM] Mem hit: addr = 600, data = 00
120935 [L2] Cache Allocate: addr = 61b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
120945 [L1] Cache Allocate: addr = 204 data = 1f1e1d1c1b1a19181716151413121110
120945 [L1] Cache hit from L2: addr = 204, data = 14
120945 [TEST] CPU read @0x522
120955 [L1] Cache miss: addr = 522
120955 [TEST] CPU read @0x1ad
120975 [L2] Cache miss: addr = 522
120985 [MEM] Mem hit: addr = 520, data = 20
120995 [L2] Cache Allocate: addr = 522 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
121005 [L1] Cache Allocate: addr = 1ad data = 2f2e2d2c2b2a29282726252423222120
121005 [L1] Cache hit from L2: addr = 1ad, data = 2d
121005 [TEST] CPU read @0x7f0
121015 [L1] Cache miss: addr = 7f0
121015 [TEST] CPU read @0x787
121035 [L2] Cache miss: addr = 7f0
121045 [MEM] Mem hit: addr = 7e0, data = e0
121055 [L2] Cache Allocate: addr = 7f0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
121065 [L1] Cache Allocate: addr = 787 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
121065 [L1] Cache hit from L2: addr = 787, data = f7
121065 [TEST] CPU read @0x3fe
121075 [L1] Cache miss: addr = 3fe
121075 [TEST] CPU read @0x4e4
121095 [L2] Cache miss: addr = 3fe
121105 [MEM] Mem hit: addr = 3e0, data = e0
121115 [L2] Cache Allocate: addr = 3fe data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
121125 [L1] Cache Allocate: addr = 4e4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
121125 [L1] Cache hit from L2: addr = 4e4, data = f4
121125 [TEST] CPU read @0x421
121135 [L1] Cache miss: addr = 421
121135 [TEST] CPU read @0x05d
121155 [L2] Cache miss: addr = 421
121165 [MEM] Mem hit: addr = 420, data = 20
121175 [L2] Cache Allocate: addr = 421 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
121185 [L1] Cache Allocate: addr = 05d data = 2f2e2d2c2b2a29282726252423222120
121185 [L1] Cache hit from L2: addr = 05d, data = 2d
121185 [TEST] CPU read @0x1ef
121195 [L1] Cache miss: addr = 1ef
121195 [TEST] CPU read @0x328
121215 [L2] Cache miss: addr = 1ef
121225 [MEM] Mem hit: addr = 1e0, data = e0
121235 [L2] Cache Allocate: addr = 1ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
121245 [L1] Cache Allocate: addr = 328 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
121245 [L1] Cache hit from L2: addr = 328, data = e8
121245 [TEST] CPU read @0x0bb
121255 [L1] Cache miss: addr = 0bb
121255 [TEST] CPU read @0x53a
121275 [L2] Cache hit: addr = 0bb, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
121285 [L1] Cache Allocate: addr = 53a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
121285 [L1] Cache hit from L2: addr = 53a, data = aa
121285 [TEST] CPU read @0x725
121295 [L1] Cache miss: addr = 725
121295 [TEST] CPU read @0x278
121315 [L2] Cache miss: addr = 725
121325 [MEM] Mem hit: addr = 720, data = 20
121335 [L2] Cache Allocate: addr = 725 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
121345 [L1] Cache Allocate: addr = 278 data = 2f2e2d2c2b2a29282726252423222120
121345 [L1] Cache hit from L2: addr = 278, data = 28
121345 [TEST] CPU read @0x208
121355 [L1] Cache miss: addr = 208
121355 [TEST] CPU read @0x4b1
121375 [L2] Cache miss: addr = 208
121385 [MEM] Mem hit: addr = 200, data = 00
121395 [L2] Cache Allocate: addr = 208 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
121405 [L1] Cache Allocate: addr = 4b1 data = 0f0e0d0c0b0a09080706050403020100
121405 [L1] Cache hit from L2: addr = 4b1, data = 01
121405 [TEST] CPU read @0x1a5
121415 [L1] Cache miss: addr = 1a5
121415 [TEST] CPU read @0x523
121435 [L2] Cache hit: addr = 1a5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
121445 [L1] Cache Allocate: addr = 523 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
121445 [L1] Cache hit from L2: addr = 523, data = a3
121445 [TEST] CPU read @0x695
121455 [L1] Cache miss: addr = 695
121455 [TEST] CPU read @0x0d8
121475 [L2] Cache miss: addr = 695
121485 [MEM] Mem hit: addr = 680, data = 80
121495 [L2] Cache Allocate: addr = 695 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
121505 [L1] Cache Allocate: addr = 0d8 data = 9f9e9d9c9b9a99989796959493929190
121505 [L1] Cache hit from L2: addr = 0d8, data = 98
121505 [TEST] CPU read @0x097
121515 [L1] Cache miss: addr = 097
121515 [TEST] CPU read @0x7db
121535 [L2] Cache miss: addr = 097
121545 [MEM] Mem hit: addr = 080, data = 80
121555 [L2] Cache Allocate: addr = 097 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
121565 [L1] Cache Allocate: addr = 7db data = 9f9e9d9c9b9a99989796959493929190
121565 [L1] Cache hit from L2: addr = 7db, data = 9b
121565 [TEST] CPU read @0x68c
121575 [L1] Cache miss: addr = 68c
121575 [TEST] CPU read @0x04f
121595 [L2] Cache miss: addr = 68c
121605 [MEM] Mem hit: addr = 680, data = 80
121615 [L2] Cache Allocate: addr = 68c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
121625 [L1] Cache Allocate: addr = 04f data = 8f8e8d8c8b8a89888786858483828180
121625 [L1] Cache hit from L2: addr = 04f, data = 8f
121625 [TEST] CPU read @0x359
121635 [L1] Cache miss: addr = 359
121635 [TEST] CPU read @0x464
121655 [L2] Cache miss: addr = 359
121665 [MEM] Mem hit: addr = 340, data = 40
121675 [L2] Cache Allocate: addr = 359 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
121685 [L1] Cache Allocate: addr = 464 data = 5f5e5d5c5b5a59585756555453525150
121685 [L1] Cache hit from L2: addr = 464, data = 54
121685 [TEST] CPU read @0x6a8
121695 [L1] Cache miss: addr = 6a8
121695 [TEST] CPU read @0x50f
121715 [L2] Cache miss: addr = 6a8
121725 [MEM] Mem hit: addr = 6a0, data = a0
121735 [L2] Cache Allocate: addr = 6a8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
121745 [L1] Cache Allocate: addr = 50f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
121745 [L1] Cache hit from L2: addr = 50f, data = af
121745 [TEST] CPU read @0x46d
121755 [L1] Cache hit: addr = 46d, data = 5d
121755 [TEST] CPU read @0x22d
121765 [L1] Cache miss: addr = 22d
121765 [TEST] CPU read @0x4a3
121785 [L2] Cache miss: addr = 22d
121795 [MEM] Mem hit: addr = 220, data = 20
121805 [L2] Cache Allocate: addr = 22d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
121815 [L1] Cache Allocate: addr = 4a3 data = 2f2e2d2c2b2a29282726252423222120
121815 [L1] Cache hit from L2: addr = 4a3, data = 23
121815 [TEST] CPU read @0x511
121825 [L1] Cache miss: addr = 511
121825 [TEST] CPU read @0x1dd
121845 [L2] Cache hit: addr = 511, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
121855 [L1] Cache Allocate: addr = 1dd data = 0f0e0d0c0b0a09080706050403020100
121855 [L1] Cache hit from L2: addr = 1dd, data = 0d
121855 [TEST] CPU read @0x57a
121865 [L1] Cache miss: addr = 57a
121865 [TEST] CPU read @0x077
121885 [L2] Cache miss: addr = 57a
121895 [MEM] Mem hit: addr = 560, data = 60
121905 [L2] Cache Allocate: addr = 57a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
121915 [L1] Cache Allocate: addr = 077 data = 7f7e7d7c7b7a79787776757473727170
121915 [L1] Cache hit from L2: addr = 077, data = 77
121915 [TEST] CPU read @0x631
121925 [L1] Cache miss: addr = 631
121925 [TEST] CPU read @0x230
121945 [L2] Cache miss: addr = 631
121955 [MEM] Mem hit: addr = 620, data = 20
121965 [L2] Cache Allocate: addr = 631 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
121975 [L1] Cache Allocate: addr = 230 data = 3f3e3d3c3b3a39383736353433323130
121975 [L1] Cache hit from L2: addr = 230, data = 30
121975 [TEST] CPU read @0x761
121985 [L1] Cache miss: addr = 761
121985 [TEST] CPU read @0x54a
122005 [L2] Cache miss: addr = 761
122015 [MEM] Mem hit: addr = 760, data = 60
122025 [L2] Cache Allocate: addr = 761 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
122035 [L1] Cache Allocate: addr = 54a data = 6f6e6d6c6b6a69686766656463626160
122035 [L1] Cache hit from L2: addr = 54a, data = 6a
122035 [TEST] CPU read @0x650
122045 [L1] Cache miss: addr = 650
122045 [TEST] CPU read @0x082
122065 [L2] Cache miss: addr = 650
122075 [MEM] Mem hit: addr = 640, data = 40
122085 [L2] Cache Allocate: addr = 650 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
122095 [L1] Cache Allocate: addr = 082 data = 5f5e5d5c5b5a59585756555453525150
122095 [L1] Cache hit from L2: addr = 082, data = 52
122095 [TEST] CPU read @0x24d
122105 [L1] Cache miss: addr = 24d
122105 [TEST] CPU read @0x059
122125 [L2] Cache miss: addr = 24d
122135 [MEM] Mem hit: addr = 240, data = 40
122145 [L2] Cache Allocate: addr = 24d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
122155 [L1] Cache Allocate: addr = 059 data = 4f4e4d4c4b4a49484746454443424140
122155 [L1] Cache hit from L2: addr = 059, data = 49
122155 [TEST] CPU read @0x624
122165 [L1] Cache miss: addr = 624
122165 [TEST] CPU read @0x5d9
122185 [L2] Cache hit: addr = 624, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
122195 [L1] Cache Allocate: addr = 5d9 data = 2f2e2d2c2b2a29282726252423222120
122195 [L1] Cache hit from L2: addr = 5d9, data = 29
122195 [TEST] CPU read @0x03f
122205 [L1] Cache miss: addr = 03f
122205 [TEST] CPU read @0x1bb
122225 [L2] Cache miss: addr = 03f
122235 [MEM] Mem hit: addr = 020, data = 20
122245 [L2] Cache Allocate: addr = 03f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
122255 [L1] Cache Allocate: addr = 1bb data = 3f3e3d3c3b3a39383736353433323130
122255 [L1] Cache hit from L2: addr = 1bb, data = 3b
122255 [TEST] CPU read @0x6bb
122265 [L1] Cache miss: addr = 6bb
122265 [TEST] CPU read @0x54f
122285 [L2] Cache hit: addr = 6bb, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
122295 [L1] Cache Allocate: addr = 54f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
122295 [L1] Cache hit from L2: addr = 54f, data = af
122295 [TEST] CPU read @0x18d
122305 [L1] Cache miss: addr = 18d
122305 [TEST] CPU read @0x05d
122325 [L2] Cache hit: addr = 18d, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
122335 [L1] Cache Allocate: addr = 05d data = 8f8e8d8c8b8a89888786858483828180
122335 [L1] Cache hit from L2: addr = 05d, data = 8d
122335 [TEST] CPU read @0x720
122345 [L1] Cache miss: addr = 720
122345 [TEST] CPU read @0x22b
122365 [L2] Cache miss: addr = 720
122375 [MEM] Mem hit: addr = 720, data = 20
122385 [L2] Cache Allocate: addr = 720 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
122395 [L1] Cache Allocate: addr = 22b data = 2f2e2d2c2b2a29282726252423222120
122395 [L1] Cache hit from L2: addr = 22b, data = 2b
122395 [TEST] CPU read @0x045
122405 [L1] Cache miss: addr = 045
122405 [TEST] CPU read @0x7fe
122425 [L2] Cache miss: addr = 045
122435 [MEM] Mem hit: addr = 040, data = 40
122445 [L2] Cache Allocate: addr = 045 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
122455 [L1] Cache Allocate: addr = 7fe data = 4f4e4d4c4b4a49484746454443424140
122455 [L1] Cache hit from L2: addr = 7fe, data = 4e
122455 [TEST] CPU read @0x712
122465 [L1] Cache miss: addr = 712
122465 [TEST] CPU read @0x282
122485 [L2] Cache miss: addr = 712
122495 [MEM] Mem hit: addr = 700, data = 00
122505 [L2] Cache Allocate: addr = 712 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
122515 [L1] Cache Allocate: addr = 282 data = 1f1e1d1c1b1a19181716151413121110
122515 [L1] Cache hit from L2: addr = 282, data = 12
122515 [TEST] CPU read @0x403
122525 [L1] Cache miss: addr = 403
122525 [TEST] CPU read @0x591
122545 [L2] Cache miss: addr = 403
122555 [MEM] Mem hit: addr = 400, data = 00
122565 [L2] Cache Allocate: addr = 403 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
122575 [L1] Cache Allocate: addr = 591 data = 0f0e0d0c0b0a09080706050403020100
122575 [L1] Cache hit from L2: addr = 591, data = 01
122575 [TEST] CPU read @0x75e
122585 [L1] Cache miss: addr = 75e
122585 [TEST] CPU read @0x26d
122605 [L2] Cache miss: addr = 75e
122615 [MEM] Mem hit: addr = 740, data = 40
122625 [L2] Cache Allocate: addr = 75e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
122635 [L1] Cache Allocate: addr = 26d data = 5f5e5d5c5b5a59585756555453525150
122635 [L1] Cache hit from L2: addr = 26d, data = 5d
122635 [TEST] CPU read @0x160
122645 [L1] Cache miss: addr = 160
122645 [TEST] CPU read @0x1dd
122665 [L2] Cache miss: addr = 160
122675 [MEM] Mem hit: addr = 160, data = 60
122685 [L2] Cache Allocate: addr = 160 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
122695 [L1] Cache Allocate: addr = 1dd data = 6f6e6d6c6b6a69686766656463626160
122695 [L1] Cache hit from L2: addr = 1dd, data = 6d
122695 [TEST] CPU read @0x5b8
122705 [L1] Cache miss: addr = 5b8
122705 [TEST] CPU read @0x57f
122725 [L2] Cache miss: addr = 5b8
122735 [MEM] Mem hit: addr = 5a0, data = a0
122745 [L2] Cache Allocate: addr = 5b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
122755 [L1] Cache Allocate: addr = 57f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
122755 [L1] Cache hit from L2: addr = 57f, data = bf
122755 [TEST] CPU read @0x1bb
122765 [L1] Cache hit: addr = 1bb, data = 3b
122765 [TEST] CPU read @0x5a2
122775 [L1] Cache miss: addr = 5a2
122775 [TEST] CPU read @0x59c
122795 [L2] Cache hit: addr = 5a2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
122805 [L1] Cache Allocate: addr = 59c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
122805 [L1] Cache hit from L2: addr = 59c, data = ac
122805 [TEST] CPU read @0x583
122815 [L1] Cache miss: addr = 583
122815 [TEST] CPU read @0x190
122835 [L2] Cache miss: addr = 583
122845 [MEM] Mem hit: addr = 580, data = 80
122855 [L2] Cache Allocate: addr = 583 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
122865 [L1] Cache Allocate: addr = 190 data = 8f8e8d8c8b8a89888786858483828180
122865 [L1] Cache hit from L2: addr = 190, data = 80
122865 [TEST] CPU read @0x438
122875 [L1] Cache miss: addr = 438
122875 [TEST] CPU read @0x32d
122895 [L2] Cache miss: addr = 438
122905 [MEM] Mem hit: addr = 420, data = 20
122915 [L2] Cache Allocate: addr = 438 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
122925 [L1] Cache Allocate: addr = 32d data = 3f3e3d3c3b3a39383736353433323130
122925 [L1] Cache hit from L2: addr = 32d, data = 3d
122925 [TEST] CPU read @0x11e
122935 [L1] Cache miss: addr = 11e
122935 [TEST] CPU read @0x318
122955 [L2] Cache miss: addr = 11e
122965 [MEM] Mem hit: addr = 100, data = 00
122975 [L2] Cache Allocate: addr = 11e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
122985 [L1] Cache Allocate: addr = 318 data = 1f1e1d1c1b1a19181716151413121110
122985 [L1] Cache hit from L2: addr = 318, data = 18
122985 [TEST] CPU read @0x6e0
122995 [L1] Cache miss: addr = 6e0
122995 [TEST] CPU read @0x282
123015 [L2] Cache miss: addr = 6e0
123025 [MEM] Mem hit: addr = 6e0, data = e0
123035 [L2] Cache Allocate: addr = 6e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
123045 [L1] Cache Allocate: addr = 282 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
123045 [L1] Cache hit from L2: addr = 282, data = e2
123045 [TEST] CPU read @0x26f
123055 [L1] Cache hit: addr = 26f, data = 5f
123055 [TEST] CPU read @0x666
123065 [L1] Cache miss: addr = 666
123065 [TEST] CPU read @0x4b8
123085 [L2] Cache miss: addr = 666
123095 [MEM] Mem hit: addr = 660, data = 60
123105 [L2] Cache Allocate: addr = 666 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
123115 [L1] Cache Allocate: addr = 4b8 data = 6f6e6d6c6b6a69686766656463626160
123115 [L1] Cache hit from L2: addr = 4b8, data = 68
123115 [TEST] CPU read @0x764
123125 [L1] Cache miss: addr = 764
123125 [TEST] CPU read @0x74e
123145 [L2] Cache miss: addr = 764
123155 [MEM] Mem hit: addr = 760, data = 60
123165 [L2] Cache Allocate: addr = 764 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
123175 [L1] Cache Allocate: addr = 74e data = 6f6e6d6c6b6a69686766656463626160
123175 [L1] Cache hit from L2: addr = 74e, data = 6e
123175 [TEST] CPU read @0x5bf
123185 [L1] Cache miss: addr = 5bf
123185 [TEST] CPU read @0x29f
123205 [L2] Cache hit: addr = 5bf, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
123215 [L1] Cache Allocate: addr = 29f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
123215 [L1] Cache hit from L2: addr = 29f, data = af
123215 [TEST] CPU read @0x6eb
123225 [L1] Cache miss: addr = 6eb
123225 [TEST] CPU read @0x226
123245 [L2] Cache hit: addr = 6eb, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
123255 [L1] Cache Allocate: addr = 226 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
123255 [L1] Cache hit from L2: addr = 226, data = e6
123255 [TEST] CPU read @0x261
123265 [L1] Cache hit: addr = 261, data = 51
123265 [TEST] CPU read @0x7df
123275 [L1] Cache miss: addr = 7df
123275 [TEST] CPU read @0x3fa
123295 [L2] Cache miss: addr = 7df
123305 [MEM] Mem hit: addr = 7c0, data = c0
123315 [L2] Cache Allocate: addr = 7df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
123325 [L1] Cache Allocate: addr = 3fa data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
123325 [L1] Cache hit from L2: addr = 3fa, data = da
123325 [TEST] CPU read @0x229
123335 [L1] Cache hit: addr = 229, data = e9
123335 [TEST] CPU read @0x56b
123345 [L1] Cache miss: addr = 56b
123345 [TEST] CPU read @0x3fd
123365 [L2] Cache miss: addr = 56b
123375 [MEM] Mem hit: addr = 560, data = 60
123385 [L2] Cache Allocate: addr = 56b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
123395 [L1] Cache Allocate: addr = 3fd data = 6f6e6d6c6b6a69686766656463626160
123395 [L1] Cache hit from L2: addr = 3fd, data = 6d
123395 [TEST] CPU read @0x10c
123405 [L1] Cache miss: addr = 10c
123405 [TEST] CPU read @0x6cf
123425 [L2] Cache hit: addr = 10c, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
123435 [L1] Cache Allocate: addr = 6cf data = 0f0e0d0c0b0a09080706050403020100
123435 [L1] Cache hit from L2: addr = 6cf, data = 0f
123435 [TEST] CPU read @0x630
123445 [L1] Cache miss: addr = 630
123445 [TEST] CPU read @0x57e
123465 [L2] Cache miss: addr = 630
123475 [MEM] Mem hit: addr = 620, data = 20
123485 [L2] Cache Allocate: addr = 630 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
123495 [L1] Cache Allocate: addr = 57e data = 3f3e3d3c3b3a39383736353433323130
123495 [L1] Cache hit from L2: addr = 57e, data = 3e
123495 [TEST] CPU read @0x74e
123505 [L1] Cache miss: addr = 74e
123505 [TEST] CPU read @0x659
123525 [L2] Cache hit: addr = 74e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
123535 [L1] Cache Allocate: addr = 659 data = 4f4e4d4c4b4a49484746454443424140
123535 [L1] Cache hit from L2: addr = 659, data = 49
123535 [TEST] CPU read @0x497
123545 [L1] Cache miss: addr = 497
123545 [TEST] CPU read @0x703
123565 [L2] Cache miss: addr = 497
123575 [MEM] Mem hit: addr = 480, data = 80
123585 [L2] Cache Allocate: addr = 497 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
123595 [L1] Cache Allocate: addr = 703 data = 9f9e9d9c9b9a99989796959493929190
123595 [L1] Cache hit from L2: addr = 703, data = 93
123595 [TEST] CPU read @0x47b
123605 [L1] Cache miss: addr = 47b
123605 [TEST] CPU read @0x659
123625 [L2] Cache miss: addr = 47b
123635 [MEM] Mem hit: addr = 460, data = 60
123645 [L2] Cache Allocate: addr = 47b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
123655 [L1] Cache Allocate: addr = 659 data = 7f7e7d7c7b7a79787776757473727170
123655 [L1] Cache hit from L2: addr = 659, data = 79
123655 [TEST] CPU read @0x3cf
123665 [L1] Cache miss: addr = 3cf
123665 [TEST] CPU read @0x587
123685 [L2] Cache miss: addr = 3cf
123695 [MEM] Mem hit: addr = 3c0, data = c0
123705 [L2] Cache Allocate: addr = 3cf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
123715 [L1] Cache Allocate: addr = 587 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
123715 [L1] Cache hit from L2: addr = 587, data = c7
123715 [TEST] CPU read @0x677
123725 [L1] Cache miss: addr = 677
123725 [TEST] CPU read @0x6e4
123745 [L2] Cache miss: addr = 677
123755 [MEM] Mem hit: addr = 660, data = 60
123765 [L2] Cache Allocate: addr = 677 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
123775 [L1] Cache Allocate: addr = 6e4 data = 7f7e7d7c7b7a79787776757473727170
123775 [L1] Cache hit from L2: addr = 6e4, data = 74
123775 [TEST] CPU read @0x30d
123785 [L1] Cache miss: addr = 30d
123785 [TEST] CPU read @0x428
123805 [L2] Cache miss: addr = 30d
123815 [MEM] Mem hit: addr = 300, data = 00
123825 [L2] Cache Allocate: addr = 30d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
123835 [L1] Cache Allocate: addr = 428 data = 0f0e0d0c0b0a09080706050403020100
123835 [L1] Cache hit from L2: addr = 428, data = 08
123835 [TEST] CPU read @0x516
123845 [L1] Cache miss: addr = 516
123845 [TEST] CPU read @0x07d
123865 [L2] Cache hit: addr = 516, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
123875 [L1] Cache Allocate: addr = 07d data = 0f0e0d0c0b0a09080706050403020100
123875 [L1] Cache hit from L2: addr = 07d, data = 0d
123875 [TEST] CPU read @0x585
123885 [L1] Cache hit: addr = 585, data = c5
123885 [TEST] CPU read @0x141
123895 [L1] Cache miss: addr = 141
123895 [TEST] CPU read @0x01a
123915 [L2] Cache miss: addr = 141
123925 [MEM] Mem hit: addr = 140, data = 40
123935 [L2] Cache Allocate: addr = 141 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
123945 [L1] Cache Allocate: addr = 01a data = 4f4e4d4c4b4a49484746454443424140
123945 [L1] Cache hit from L2: addr = 01a, data = 4a
123945 [TEST] CPU read @0x25b
123955 [L1] Cache miss: addr = 25b
123955 [TEST] CPU read @0x05c
123975 [L2] Cache miss: addr = 25b
123985 [MEM] Mem hit: addr = 240, data = 40
123995 [L2] Cache Allocate: addr = 25b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
124005 [L1] Cache Allocate: addr = 05c data = 5f5e5d5c5b5a59585756555453525150
124005 [L1] Cache hit from L2: addr = 05c, data = 5c
124005 [TEST] CPU read @0x438
124015 [L1] Cache miss: addr = 438
124015 [TEST] CPU read @0x4c9
124035 [L2] Cache miss: addr = 438
124045 [MEM] Mem hit: addr = 420, data = 20
124055 [L2] Cache Allocate: addr = 438 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
124065 [L1] Cache Allocate: addr = 4c9 data = 3f3e3d3c3b3a39383736353433323130
124065 [L1] Cache hit from L2: addr = 4c9, data = 39
124065 [TEST] CPU read @0x415
124075 [L1] Cache miss: addr = 415
124075 [TEST] CPU read @0x4c8
124095 [L2] Cache miss: addr = 415
124105 [MEM] Mem hit: addr = 400, data = 00
124115 [L2] Cache Allocate: addr = 415 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
124125 [L1] Cache Allocate: addr = 4c8 data = 1f1e1d1c1b1a19181716151413121110
124125 [L1] Cache hit from L2: addr = 4c8, data = 18
124125 [TEST] CPU read @0x6d8
124135 [L1] Cache miss: addr = 6d8
124135 [TEST] CPU read @0x024
124155 [L2] Cache hit: addr = 6d8, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
124165 [L1] Cache Allocate: addr = 024 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
124165 [L1] Cache hit from L2: addr = 024, data = c4
124165 [TEST] CPU read @0x15e
124175 [L1] Cache miss: addr = 15e
124175 [TEST] CPU read @0x41d
124195 [L2] Cache miss: addr = 15e
124205 [MEM] Mem hit: addr = 140, data = 40
124215 [L2] Cache Allocate: addr = 15e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
124225 [L1] Cache Allocate: addr = 41d data = 5f5e5d5c5b5a59585756555453525150
124225 [L1] Cache hit from L2: addr = 41d, data = 5d
124225 [TEST] CPU read @0x28e
124235 [L1] Cache miss: addr = 28e
124235 [TEST] CPU read @0x435
124255 [L2] Cache miss: addr = 28e
124265 [MEM] Mem hit: addr = 280, data = 80
124275 [L2] Cache Allocate: addr = 28e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
124285 [L1] Cache Allocate: addr = 435 data = 8f8e8d8c8b8a89888786858483828180
124285 [L1] Cache hit from L2: addr = 435, data = 85
124285 [TEST] CPU read @0x5d5
124295 [L1] Cache miss: addr = 5d5
124295 [TEST] CPU read @0x4f4
124315 [L2] Cache miss: addr = 5d5
124325 [MEM] Mem hit: addr = 5c0, data = c0
124335 [L2] Cache Allocate: addr = 5d5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
124345 [L1] Cache Allocate: addr = 4f4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
124345 [L1] Cache hit from L2: addr = 4f4, data = d4
124345 [TEST] CPU read @0x155
124355 [L1] Cache miss: addr = 155
124355 [TEST] CPU read @0x65f
124375 [L2] Cache hit: addr = 155, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
124385 [L1] Cache Allocate: addr = 65f data = 4f4e4d4c4b4a49484746454443424140
124385 [L1] Cache hit from L2: addr = 65f, data = 4f
124385 [TEST] CPU read @0x28e
124395 [L1] Cache miss: addr = 28e
124395 [TEST] CPU read @0x02a
124415 [L2] Cache hit: addr = 28e, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
124425 [L1] Cache Allocate: addr = 02a data = 8f8e8d8c8b8a89888786858483828180
124425 [L1] Cache hit from L2: addr = 02a, data = 8a
124425 [TEST] CPU read @0x1c1
124435 [L1] Cache miss: addr = 1c1
124435 [TEST] CPU read @0x23a
124455 [L2] Cache miss: addr = 1c1
124465 [MEM] Mem hit: addr = 1c0, data = c0
124475 [L2] Cache Allocate: addr = 1c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
124485 [L1] Cache Allocate: addr = 23a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
124485 [L1] Cache hit from L2: addr = 23a, data = ca
124485 [TEST] CPU read @0x669
124495 [L1] Cache miss: addr = 669
124495 [TEST] CPU read @0x3f2
124515 [L2] Cache hit: addr = 669, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
124525 [L1] Cache Allocate: addr = 3f2 data = 6f6e6d6c6b6a69686766656463626160
124525 [L1] Cache hit from L2: addr = 3f2, data = 62
124525 [TEST] CPU read @0x4eb
124535 [L1] Cache miss: addr = 4eb
124535 [TEST] CPU read @0x5e7
124555 [L2] Cache miss: addr = 4eb
124565 [MEM] Mem hit: addr = 4e0, data = e0
124575 [L2] Cache Allocate: addr = 4eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
124585 [L1] Cache Allocate: addr = 5e7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
124585 [L1] Cache hit from L2: addr = 5e7, data = e7
124585 [TEST] CPU read @0x7d2
124595 [L1] Cache miss: addr = 7d2
124595 [TEST] CPU read @0x2a9
124615 [L2] Cache miss: addr = 7d2
124625 [MEM] Mem hit: addr = 7c0, data = c0
124635 [L2] Cache Allocate: addr = 7d2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
124645 [L1] Cache Allocate: addr = 2a9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
124645 [L1] Cache hit from L2: addr = 2a9, data = d9
124645 [TEST] CPU read @0x2a1
124655 [L1] Cache hit: addr = 2a1, data = d1
124655 [TEST] CPU read @0x05a
124665 [L1] Cache miss: addr = 05a
124665 [TEST] CPU read @0x5f2
124685 [L2] Cache miss: addr = 05a
124695 [MEM] Mem hit: addr = 040, data = 40
124705 [L2] Cache Allocate: addr = 05a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
124715 [L1] Cache Allocate: addr = 5f2 data = 5f5e5d5c5b5a59585756555453525150
124715 [L1] Cache hit from L2: addr = 5f2, data = 52
124715 [TEST] CPU read @0x0b1
124725 [L1] Cache miss: addr = 0b1
124725 [TEST] CPU read @0x5b0
124745 [L2] Cache hit: addr = 0b1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
124755 [L1] Cache Allocate: addr = 5b0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
124755 [L1] Cache hit from L2: addr = 5b0, data = a0
124755 [TEST] CPU read @0x187
124765 [L1] Cache miss: addr = 187
124765 [TEST] CPU read @0x707
124785 [L2] Cache hit: addr = 187, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
124795 [L1] Cache Allocate: addr = 707 data = 8f8e8d8c8b8a89888786858483828180
124795 [L1] Cache hit from L2: addr = 707, data = 87
124795 [TEST] CPU read @0x5fc
124805 [L1] Cache hit: addr = 5fc, data = 5c
124805 [TEST] CPU read @0x19c
124815 [L1] Cache miss: addr = 19c
124815 [TEST] CPU read @0x401
124835 [L2] Cache hit: addr = 19c, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
124845 [L1] Cache Allocate: addr = 401 data = 8f8e8d8c8b8a89888786858483828180
124845 [L1] Cache hit from L2: addr = 401, data = 81
124845 [TEST] CPU read @0x6dc
124855 [L1] Cache miss: addr = 6dc
124855 [TEST] CPU read @0x78a
124875 [L2] Cache hit: addr = 6dc, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
124885 [L1] Cache Allocate: addr = 78a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
124885 [L1] Cache hit from L2: addr = 78a, data = ca
124885 [TEST] CPU read @0x6aa
124895 [L1] Cache miss: addr = 6aa
124895 [TEST] CPU read @0x4e8
124915 [L2] Cache miss: addr = 6aa
124925 [MEM] Mem hit: addr = 6a0, data = a0
124935 [L2] Cache Allocate: addr = 6aa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
124945 [L1] Cache Allocate: addr = 4e8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
124945 [L1] Cache hit from L2: addr = 4e8, data = a8
124945 [TEST] CPU read @0x009
124955 [L1] Cache miss: addr = 009
124955 [TEST] CPU read @0x490
124975 [L2] Cache miss: addr = 009
124985 [MEM] Mem hit: addr = 000, data = 00
124995 [L2] Cache Allocate: addr = 009 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
125005 [L1] Cache Allocate: addr = 490 data = 0f0e0d0c0b0a09080706050403020100
125005 [L1] Cache hit from L2: addr = 490, data = 00
125005 [TEST] CPU read @0x080
125015 [L1] Cache miss: addr = 080
125015 [TEST] CPU read @0x6af
125035 [L2] Cache miss: addr = 080
125045 [MEM] Mem hit: addr = 080, data = 80
125055 [L2] Cache Allocate: addr = 080 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
125065 [L1] Cache Allocate: addr = 6af data = 8f8e8d8c8b8a89888786858483828180
125065 [L1] Cache hit from L2: addr = 6af, data = 8f
125065 [TEST] CPU read @0x21a
125075 [L1] Cache miss: addr = 21a
125075 [TEST] CPU read @0x27b
125095 [L2] Cache miss: addr = 21a
125105 [MEM] Mem hit: addr = 200, data = 00
125115 [L2] Cache Allocate: addr = 21a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
125125 [L1] Cache Allocate: addr = 27b data = 1f1e1d1c1b1a19181716151413121110
125125 [L1] Cache hit from L2: addr = 27b, data = 1b
125125 [TEST] CPU read @0x548
125135 [L1] Cache miss: addr = 548
125135 [TEST] CPU read @0x6af
125155 [L2] Cache hit: addr = 548, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
125165 [L1] Cache Allocate: addr = 6af data = 4f4e4d4c4b4a49484746454443424140
125165 [L1] Cache hit from L2: addr = 6af, data = 4f
125165 [TEST] CPU read @0x61c
125175 [L1] Cache miss: addr = 61c
125175 [TEST] CPU read @0x48c
125195 [L2] Cache miss: addr = 61c
125205 [MEM] Mem hit: addr = 600, data = 00
125215 [L2] Cache Allocate: addr = 61c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
125225 [L1] Cache Allocate: addr = 48c data = 1f1e1d1c1b1a19181716151413121110
125225 [L1] Cache hit from L2: addr = 48c, data = 1c
125225 [TEST] CPU read @0x29f
125235 [L1] Cache miss: addr = 29f
125235 [TEST] CPU read @0x0fc
125255 [L2] Cache miss: addr = 29f
125265 [MEM] Mem hit: addr = 280, data = 80
125275 [L2] Cache Allocate: addr = 29f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
125285 [L1] Cache Allocate: addr = 0fc data = 9f9e9d9c9b9a99989796959493929190
125285 [L1] Cache hit from L2: addr = 0fc, data = 9c
125285 [TEST] CPU read @0x0c5
125295 [L1] Cache miss: addr = 0c5
125295 [TEST] CPU read @0x546
125315 [L2] Cache miss: addr = 0c5
125325 [MEM] Mem hit: addr = 0c0, data = c0
125335 [L2] Cache Allocate: addr = 0c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
125345 [L1] Cache Allocate: addr = 546 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
125345 [L1] Cache hit from L2: addr = 546, data = c6
125345 [TEST] CPU read @0x730
125355 [L1] Cache miss: addr = 730
125355 [TEST] CPU read @0x172
125375 [L2] Cache miss: addr = 730
125385 [MEM] Mem hit: addr = 720, data = 20
125395 [L2] Cache Allocate: addr = 730 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
125405 [L1] Cache Allocate: addr = 172 data = 3f3e3d3c3b3a39383736353433323130
125405 [L1] Cache hit from L2: addr = 172, data = 32
125405 [TEST] CPU read @0x6ba
125415 [L1] Cache miss: addr = 6ba
125415 [TEST] CPU read @0x360
125435 [L2] Cache hit: addr = 6ba, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
125445 [L1] Cache Allocate: addr = 360 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
125445 [L1] Cache hit from L2: addr = 360, data = a0
125445 [TEST] CPU read @0x151
125455 [L1] Cache miss: addr = 151
125455 [TEST] CPU read @0x27e
125475 [L2] Cache miss: addr = 151
125485 [MEM] Mem hit: addr = 140, data = 40
125495 [L2] Cache Allocate: addr = 151 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
125505 [L1] Cache Allocate: addr = 27e data = 5f5e5d5c5b5a59585756555453525150
125505 [L1] Cache hit from L2: addr = 27e, data = 5e
125505 [TEST] CPU read @0x315
125515 [L1] Cache miss: addr = 315
125515 [TEST] CPU read @0x775
125535 [L2] Cache miss: addr = 315
125545 [MEM] Mem hit: addr = 300, data = 00
125555 [L2] Cache Allocate: addr = 315 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
125565 [L1] Cache Allocate: addr = 775 data = 1f1e1d1c1b1a19181716151413121110
125565 [L1] Cache hit from L2: addr = 775, data = 15
125565 [TEST] CPU read @0x076
125575 [L1] Cache miss: addr = 076
125575 [TEST] CPU read @0x38a
125595 [L2] Cache miss: addr = 076
125605 [MEM] Mem hit: addr = 060, data = 60
125615 [L2] Cache Allocate: addr = 076 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
125625 [L1] Cache Allocate: addr = 38a data = 7f7e7d7c7b7a79787776757473727170
125625 [L1] Cache hit from L2: addr = 38a, data = 7a
125625 [TEST] CPU read @0x1bd
125635 [L1] Cache miss: addr = 1bd
125635 [TEST] CPU read @0x133
125655 [L2] Cache miss: addr = 1bd
125665 [MEM] Mem hit: addr = 1a0, data = a0
125675 [L2] Cache Allocate: addr = 1bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
125685 [L1] Cache Allocate: addr = 133 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
125685 [L1] Cache hit from L2: addr = 133, data = b3
125685 [TEST] CPU read @0x2da
125695 [L1] Cache miss: addr = 2da
125695 [TEST] CPU read @0x293
125715 [L2] Cache miss: addr = 2da
125725 [MEM] Mem hit: addr = 2c0, data = c0
125735 [L2] Cache Allocate: addr = 2da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
125745 [L1] Cache Allocate: addr = 293 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
125745 [L1] Cache hit from L2: addr = 293, data = d3
125745 [TEST] CPU read @0x6b7
125755 [L1] Cache miss: addr = 6b7
125755 [TEST] CPU read @0x032
125775 [L2] Cache miss: addr = 6b7
125785 [MEM] Mem hit: addr = 6a0, data = a0
125795 [L2] Cache Allocate: addr = 6b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
125805 [L1] Cache Allocate: addr = 032 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
125805 [L1] Cache hit from L2: addr = 032, data = b2
125805 [TEST] CPU read @0x02c
125815 [L1] Cache miss: addr = 02c
125815 [TEST] CPU read @0x3d3
125835 [L2] Cache miss: addr = 02c
125845 [MEM] Mem hit: addr = 020, data = 20
125855 [L2] Cache Allocate: addr = 02c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
125865 [L1] Cache Allocate: addr = 3d3 data = 2f2e2d2c2b2a29282726252423222120
125865 [L1] Cache hit from L2: addr = 3d3, data = 23
125865 [TEST] CPU read @0x0ea
125875 [L1] Cache miss: addr = 0ea
125875 [TEST] CPU read @0x435
125895 [L2] Cache miss: addr = 0ea
125905 [MEM] Mem hit: addr = 0e0, data = e0
125915 [L2] Cache Allocate: addr = 0ea data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
125925 [L1] Cache Allocate: addr = 435 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
125925 [L1] Cache hit from L2: addr = 435, data = e5
125925 [TEST] CPU read @0x7a6
125935 [L1] Cache miss: addr = 7a6
125935 [TEST] CPU read @0x208
125955 [L2] Cache miss: addr = 7a6
125965 [MEM] Mem hit: addr = 7a0, data = a0
125975 [L2] Cache Allocate: addr = 7a6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
125985 [L1] Cache Allocate: addr = 208 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
125985 [L1] Cache hit from L2: addr = 208, data = a8
125985 [TEST] CPU read @0x691
125995 [L1] Cache miss: addr = 691
125995 [TEST] CPU read @0x00b
126015 [L2] Cache miss: addr = 691
126025 [MEM] Mem hit: addr = 680, data = 80
126035 [L2] Cache Allocate: addr = 691 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
126045 [L1] Cache Allocate: addr = 00b data = 9f9e9d9c9b9a99989796959493929190
126045 [L1] Cache hit from L2: addr = 00b, data = 9b
126045 [TEST] CPU read @0x155
126055 [L1] Cache miss: addr = 155
126055 [TEST] CPU read @0x13c
126075 [L2] Cache hit: addr = 155, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
126085 [L1] Cache Allocate: addr = 13c data = 4f4e4d4c4b4a49484746454443424140
126085 [L1] Cache hit from L2: addr = 13c, data = 4c
126085 [TEST] CPU read @0x0da
126095 [L1] Cache miss: addr = 0da
126095 [TEST] CPU read @0x1ca
126115 [L2] Cache miss: addr = 0da
126125 [MEM] Mem hit: addr = 0c0, data = c0
126135 [L2] Cache Allocate: addr = 0da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
126145 [L1] Cache Allocate: addr = 1ca data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
126145 [L1] Cache hit from L2: addr = 1ca, data = da
126145 [TEST] CPU read @0x5f6
126155 [L1] Cache miss: addr = 5f6
126155 [TEST] CPU read @0x19c
126175 [L2] Cache hit: addr = 5f6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
126185 [L1] Cache Allocate: addr = 19c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
126185 [L1] Cache hit from L2: addr = 19c, data = ec
126185 [TEST] CPU read @0x3d6
126195 [L1] Cache hit: addr = 3d6, data = 26
126195 [TEST] CPU read @0x691
126205 [L1] Cache miss: addr = 691
126205 [TEST] CPU read @0x63b
126225 [L2] Cache hit: addr = 691, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
126235 [L1] Cache Allocate: addr = 63b data = 8f8e8d8c8b8a89888786858483828180
126235 [L1] Cache hit from L2: addr = 63b, data = 8b
126235 [TEST] CPU read @0x740
126245 [L1] Cache miss: addr = 740
126245 [TEST] CPU read @0x549
126265 [L2] Cache miss: addr = 740
126275 [MEM] Mem hit: addr = 740, data = 40
126285 [L2] Cache Allocate: addr = 740 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
126295 [L1] Cache Allocate: addr = 549 data = 4f4e4d4c4b4a49484746454443424140
126295 [L1] Cache hit from L2: addr = 549, data = 49
126295 [TEST] CPU read @0x39c
126305 [L1] Cache miss: addr = 39c
126305 [TEST] CPU read @0x7d8
126325 [L2] Cache miss: addr = 39c
126335 [MEM] Mem hit: addr = 380, data = 80
126345 [L2] Cache Allocate: addr = 39c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
126355 [L1] Cache Allocate: addr = 7d8 data = 9f9e9d9c9b9a99989796959493929190
126355 [L1] Cache hit from L2: addr = 7d8, data = 98
126355 [TEST] CPU read @0x56c
126365 [L1] Cache miss: addr = 56c
126365 [TEST] CPU read @0x083
126385 [L2] Cache miss: addr = 56c
126395 [MEM] Mem hit: addr = 560, data = 60
126405 [L2] Cache Allocate: addr = 56c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
126415 [L1] Cache Allocate: addr = 083 data = 6f6e6d6c6b6a69686766656463626160
126415 [L1] Cache hit from L2: addr = 083, data = 63
126415 [TEST] CPU read @0x5d2
126425 [L1] Cache miss: addr = 5d2
126425 [TEST] CPU read @0x620
126445 [L2] Cache miss: addr = 5d2
126455 [MEM] Mem hit: addr = 5c0, data = c0
126465 [L2] Cache Allocate: addr = 5d2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
126475 [L1] Cache Allocate: addr = 620 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
126475 [L1] Cache hit from L2: addr = 620, data = d0
126475 [TEST] CPU read @0x33d
126485 [L1] Cache miss: addr = 33d
126485 [TEST] CPU read @0x4bf
126505 [L2] Cache miss: addr = 33d
126515 [MEM] Mem hit: addr = 320, data = 20
126525 [L2] Cache Allocate: addr = 33d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
126535 [L1] Cache Allocate: addr = 4bf data = 3f3e3d3c3b3a39383736353433323130
126535 [L1] Cache hit from L2: addr = 4bf, data = 3f
126535 [TEST] CPU read @0x489
126545 [L1] Cache miss: addr = 489
126545 [TEST] CPU read @0x596
126565 [L2] Cache miss: addr = 489
126575 [MEM] Mem hit: addr = 480, data = 80
126585 [L2] Cache Allocate: addr = 489 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
126595 [L1] Cache Allocate: addr = 596 data = 8f8e8d8c8b8a89888786858483828180
126595 [L1] Cache hit from L2: addr = 596, data = 86
126595 [TEST] CPU read @0x336
126605 [L1] Cache miss: addr = 336
126605 [TEST] CPU read @0x13c
126625 [L2] Cache hit: addr = 336, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
126635 [L1] Cache Allocate: addr = 13c data = 2f2e2d2c2b2a29282726252423222120
126635 [L1] Cache hit from L2: addr = 13c, data = 2c
126635 [TEST] CPU read @0x3bf
126645 [L1] Cache miss: addr = 3bf
126645 [TEST] CPU read @0x14f
126665 [L2] Cache miss: addr = 3bf
126675 [MEM] Mem hit: addr = 3a0, data = a0
126685 [L2] Cache Allocate: addr = 3bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
126695 [L1] Cache Allocate: addr = 14f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
126695 [L1] Cache hit from L2: addr = 14f, data = bf
126695 [TEST] CPU read @0x6ad
126705 [L1] Cache miss: addr = 6ad
126705 [TEST] CPU read @0x798
126725 [L2] Cache miss: addr = 6ad
126735 [MEM] Mem hit: addr = 6a0, data = a0
126745 [L2] Cache Allocate: addr = 6ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
126755 [L1] Cache Allocate: addr = 798 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
126755 [L1] Cache hit from L2: addr = 798, data = a8
126755 [TEST] CPU read @0x572
126765 [L1] Cache miss: addr = 572
126765 [TEST] CPU read @0x46c
126785 [L2] Cache hit: addr = 572, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
126795 [L1] Cache Allocate: addr = 46c data = 6f6e6d6c6b6a69686766656463626160
126795 [L1] Cache hit from L2: addr = 46c, data = 6c
126795 [TEST] CPU read @0x584
126805 [L1] Cache miss: addr = 584
126805 [TEST] CPU read @0x484
126825 [L2] Cache miss: addr = 584
126835 [MEM] Mem hit: addr = 580, data = 80
126845 [L2] Cache Allocate: addr = 584 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
126855 [L1] Cache Allocate: addr = 484 data = 8f8e8d8c8b8a89888786858483828180
126855 [L1] Cache hit from L2: addr = 484, data = 84
126855 [TEST] CPU read @0x765
126865 [L1] Cache miss: addr = 765
126865 [TEST] CPU read @0x793
126885 [L2] Cache miss: addr = 765
126895 [MEM] Mem hit: addr = 760, data = 60
126905 [L2] Cache Allocate: addr = 765 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
126915 [L1] Cache Allocate: addr = 793 data = 6f6e6d6c6b6a69686766656463626160
126915 [L1] Cache hit from L2: addr = 793, data = 63
126915 [TEST] CPU read @0x039
126925 [L1] Cache miss: addr = 039
126925 [TEST] CPU read @0x475
126945 [L2] Cache miss: addr = 039
126955 [MEM] Mem hit: addr = 020, data = 20
126965 [L2] Cache Allocate: addr = 039 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
126975 [L1] Cache Allocate: addr = 475 data = 3f3e3d3c3b3a39383736353433323130
126975 [L1] Cache hit from L2: addr = 475, data = 35
126975 [TEST] CPU read @0x5ea
126985 [L1] Cache miss: addr = 5ea
126985 [TEST] CPU read @0x1b6
127005 [L2] Cache hit: addr = 5ea, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
127015 [L1] Cache Allocate: addr = 1b6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
127015 [L1] Cache hit from L2: addr = 1b6, data = e6
127015 [TEST] CPU read @0x7ae
127025 [L1] Cache miss: addr = 7ae
127025 [TEST] CPU read @0x35a
127045 [L2] Cache miss: addr = 7ae
127055 [MEM] Mem hit: addr = 7a0, data = a0
127065 [L2] Cache Allocate: addr = 7ae data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
127075 [L1] Cache Allocate: addr = 35a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
127075 [L1] Cache hit from L2: addr = 35a, data = aa
127075 [TEST] CPU read @0x00f
127085 [L1] Cache miss: addr = 00f
127085 [TEST] CPU read @0x708
127105 [L2] Cache miss: addr = 00f
127115 [MEM] Mem hit: addr = 000, data = 00
127125 [L2] Cache Allocate: addr = 00f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
127135 [L1] Cache Allocate: addr = 708 data = 0f0e0d0c0b0a09080706050403020100
127135 [L1] Cache hit from L2: addr = 708, data = 08
127135 [TEST] CPU read @0x3b4
127145 [L1] Cache miss: addr = 3b4
127145 [TEST] CPU read @0x402
127165 [L2] Cache miss: addr = 3b4
127175 [MEM] Mem hit: addr = 3a0, data = a0
127185 [L2] Cache Allocate: addr = 3b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
127195 [L1] Cache Allocate: addr = 402 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
127195 [L1] Cache hit from L2: addr = 402, data = b2
127195 [TEST] CPU read @0x2c3
127205 [L1] Cache miss: addr = 2c3
127205 [TEST] CPU read @0x66d
127225 [L2] Cache miss: addr = 2c3
127235 [MEM] Mem hit: addr = 2c0, data = c0
127245 [L2] Cache Allocate: addr = 2c3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
127255 [L1] Cache Allocate: addr = 66d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
127255 [L1] Cache hit from L2: addr = 66d, data = cd
127255 [TEST] CPU read @0x0c6
127265 [L1] Cache miss: addr = 0c6
127265 [TEST] CPU read @0x534
127285 [L2] Cache miss: addr = 0c6
127295 [MEM] Mem hit: addr = 0c0, data = c0
127305 [L2] Cache Allocate: addr = 0c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
127315 [L1] Cache Allocate: addr = 534 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
127315 [L1] Cache hit from L2: addr = 534, data = c4
127315 [TEST] CPU read @0x245
127325 [L1] Cache miss: addr = 245
127325 [TEST] CPU read @0x34d
127345 [L2] Cache miss: addr = 245
127355 [MEM] Mem hit: addr = 240, data = 40
127365 [L2] Cache Allocate: addr = 245 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
127375 [L1] Cache Allocate: addr = 34d data = 4f4e4d4c4b4a49484746454443424140
127375 [L1] Cache hit from L2: addr = 34d, data = 4d
127375 [TEST] CPU read @0x4ef
127385 [L1] Cache miss: addr = 4ef
127385 [TEST] CPU read @0x024
127405 [L2] Cache miss: addr = 4ef
127415 [MEM] Mem hit: addr = 4e0, data = e0
127425 [L2] Cache Allocate: addr = 4ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
127435 [L1] Cache Allocate: addr = 024 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
127435 [L1] Cache hit from L2: addr = 024, data = e4
127435 [TEST] CPU read @0x082
127445 [L1] Cache miss: addr = 082
127445 [TEST] CPU read @0x70d
127465 [L2] Cache miss: addr = 082
127475 [MEM] Mem hit: addr = 080, data = 80
127485 [L2] Cache Allocate: addr = 082 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
127495 [L1] Cache Allocate: addr = 70d data = 8f8e8d8c8b8a89888786858483828180
127495 [L1] Cache hit from L2: addr = 70d, data = 8d
127495 [TEST] CPU read @0x15a
127505 [L1] Cache miss: addr = 15a
127505 [TEST] CPU read @0x357
127525 [L2] Cache miss: addr = 15a
127535 [MEM] Mem hit: addr = 140, data = 40
127545 [L2] Cache Allocate: addr = 15a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
127555 [L1] Cache Allocate: addr = 357 data = 5f5e5d5c5b5a59585756555453525150
127555 [L1] Cache hit from L2: addr = 357, data = 57
127555 [TEST] CPU read @0x4aa
127565 [L1] Cache miss: addr = 4aa
127565 [TEST] CPU read @0x11a
127585 [L2] Cache miss: addr = 4aa
127595 [MEM] Mem hit: addr = 4a0, data = a0
127605 [L2] Cache Allocate: addr = 4aa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
127615 [L1] Cache Allocate: addr = 11a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
127615 [L1] Cache hit from L2: addr = 11a, data = aa
127615 [TEST] CPU read @0x373
127625 [L1] Cache miss: addr = 373
127625 [TEST] CPU read @0x683
127645 [L2] Cache miss: addr = 373
127655 [MEM] Mem hit: addr = 360, data = 60
127665 [L2] Cache Allocate: addr = 373 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
127675 [L1] Cache Allocate: addr = 683 data = 7f7e7d7c7b7a79787776757473727170
127675 [L1] Cache hit from L2: addr = 683, data = 73
127675 [TEST] CPU read @0x5a9
127685 [L1] Cache miss: addr = 5a9
127685 [TEST] CPU read @0x3d4
127705 [L2] Cache miss: addr = 5a9
127715 [MEM] Mem hit: addr = 5a0, data = a0
127725 [L2] Cache Allocate: addr = 5a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
127735 [L1] Cache Allocate: addr = 3d4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
127735 [L1] Cache hit from L2: addr = 3d4, data = a4
127735 [TEST] CPU read @0x022
127745 [L1] Cache hit: addr = 022, data = e2
127745 [TEST] CPU read @0x397
127755 [L1] Cache miss: addr = 397
127755 [TEST] CPU read @0x4bd
127775 [L2] Cache miss: addr = 397
127785 [MEM] Mem hit: addr = 380, data = 80
127795 [L2] Cache Allocate: addr = 397 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
127805 [L1] Cache Allocate: addr = 4bd data = 9f9e9d9c9b9a99989796959493929190
127805 [L1] Cache hit from L2: addr = 4bd, data = 9d
127805 [TEST] CPU read @0x22f
127815 [L1] Cache miss: addr = 22f
127815 [TEST] CPU read @0x313
127835 [L2] Cache miss: addr = 22f
127845 [MEM] Mem hit: addr = 220, data = 20
127855 [L2] Cache Allocate: addr = 22f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
127865 [L1] Cache Allocate: addr = 313 data = 2f2e2d2c2b2a29282726252423222120
127865 [L1] Cache hit from L2: addr = 313, data = 23
127865 [TEST] CPU read @0x072
127875 [L1] Cache miss: addr = 072
127875 [TEST] CPU read @0x0e9
127895 [L2] Cache miss: addr = 072
127905 [MEM] Mem hit: addr = 060, data = 60
127915 [L2] Cache Allocate: addr = 072 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
127925 [L1] Cache Allocate: addr = 0e9 data = 7f7e7d7c7b7a79787776757473727170
127925 [L1] Cache hit from L2: addr = 0e9, data = 79
127925 [TEST] CPU read @0x36a
127935 [L1] Cache miss: addr = 36a
127935 [TEST] CPU read @0x77e
127955 [L2] Cache miss: addr = 36a
127965 [MEM] Mem hit: addr = 360, data = 60
127975 [L2] Cache Allocate: addr = 36a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
127985 [L1] Cache Allocate: addr = 77e data = 6f6e6d6c6b6a69686766656463626160
127985 [L1] Cache hit from L2: addr = 77e, data = 6e
127985 [TEST] CPU read @0x46d
127995 [L1] Cache miss: addr = 46d
127995 [TEST] CPU read @0x374
128015 [L2] Cache miss: addr = 46d
128025 [MEM] Mem hit: addr = 460, data = 60
128035 [L2] Cache Allocate: addr = 46d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
128045 [L1] Cache Allocate: addr = 374 data = 6f6e6d6c6b6a69686766656463626160
128045 [L1] Cache hit from L2: addr = 374, data = 64
128045 [TEST] CPU read @0x7aa
128055 [L1] Cache miss: addr = 7aa
128055 [TEST] CPU read @0x169
128075 [L2] Cache miss: addr = 7aa
128085 [MEM] Mem hit: addr = 7a0, data = a0
128095 [L2] Cache Allocate: addr = 7aa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
128105 [L1] Cache Allocate: addr = 169 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
128105 [L1] Cache hit from L2: addr = 169, data = a9
128105 [TEST] CPU read @0x441
128115 [L1] Cache miss: addr = 441
128115 [TEST] CPU read @0x330
128135 [L2] Cache miss: addr = 441
128145 [MEM] Mem hit: addr = 440, data = 40
128155 [L2] Cache Allocate: addr = 441 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
128165 [L1] Cache Allocate: addr = 330 data = 4f4e4d4c4b4a49484746454443424140
128165 [L1] Cache hit from L2: addr = 330, data = 40
128165 [TEST] CPU read @0x5df
128175 [L1] Cache miss: addr = 5df
128175 [TEST] CPU read @0x3e4
128195 [L2] Cache miss: addr = 5df
128205 [MEM] Mem hit: addr = 5c0, data = c0
128215 [L2] Cache Allocate: addr = 5df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
128225 [L1] Cache Allocate: addr = 3e4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
128225 [L1] Cache hit from L2: addr = 3e4, data = d4
128225 [TEST] CPU read @0x277
128235 [L1] Cache miss: addr = 277
128235 [TEST] CPU read @0x1bf
128255 [L2] Cache hit: addr = 277, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
128265 [L1] Cache Allocate: addr = 1bf data = 6f6e6d6c6b6a69686766656463626160
128265 [L1] Cache hit from L2: addr = 1bf, data = 6f
128265 [TEST] CPU read @0x6ba
128275 [L1] Cache miss: addr = 6ba
128275 [TEST] CPU read @0x42a
128295 [L2] Cache miss: addr = 6ba
128305 [MEM] Mem hit: addr = 6a0, data = a0
128315 [L2] Cache Allocate: addr = 6ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
128325 [L1] Cache Allocate: addr = 42a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
128325 [L1] Cache hit from L2: addr = 42a, data = ba
128325 [TEST] CPU read @0x5e1
128335 [L1] Cache miss: addr = 5e1
128335 [TEST] CPU read @0x596
128355 [L2] Cache hit: addr = 5e1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
128365 [L1] Cache Allocate: addr = 596 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
128365 [L1] Cache hit from L2: addr = 596, data = e6
128365 [TEST] CPU read @0x015
128375 [L1] Cache miss: addr = 015
128375 [TEST] CPU read @0x726
128395 [L2] Cache hit: addr = 015, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
128405 [L1] Cache Allocate: addr = 726 data = 0f0e0d0c0b0a09080706050403020100
128405 [L1] Cache hit from L2: addr = 726, data = 06
128405 [TEST] CPU read @0x34d
128415 [L1] Cache hit: addr = 34d, data = 4d
128415 [TEST] CPU read @0x6e6
128425 [L1] Cache miss: addr = 6e6
128425 [TEST] CPU read @0x1ae
128445 [L2] Cache miss: addr = 6e6
128455 [MEM] Mem hit: addr = 6e0, data = e0
128465 [L2] Cache Allocate: addr = 6e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
128475 [L1] Cache Allocate: addr = 1ae data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
128475 [L1] Cache hit from L2: addr = 1ae, data = ee
128475 [TEST] CPU read @0x05c
128485 [L1] Cache miss: addr = 05c
128485 [TEST] CPU read @0x6f2
128505 [L2] Cache miss: addr = 05c
128515 [MEM] Mem hit: addr = 040, data = 40
128525 [L2] Cache Allocate: addr = 05c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
128535 [L1] Cache Allocate: addr = 6f2 data = 5f5e5d5c5b5a59585756555453525150
128535 [L1] Cache hit from L2: addr = 6f2, data = 52
128535 [TEST] CPU read @0x531
128545 [L1] Cache miss: addr = 531
128545 [TEST] CPU read @0x17a
128565 [L2] Cache miss: addr = 531
128575 [MEM] Mem hit: addr = 520, data = 20
128585 [L2] Cache Allocate: addr = 531 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
128595 [L1] Cache Allocate: addr = 17a data = 3f3e3d3c3b3a39383736353433323130
128595 [L1] Cache hit from L2: addr = 17a, data = 3a
128595 [TEST] CPU read @0x296
128605 [L1] Cache miss: addr = 296
128605 [TEST] CPU read @0x7c3
128625 [L2] Cache miss: addr = 296
128635 [MEM] Mem hit: addr = 280, data = 80
128645 [L2] Cache Allocate: addr = 296 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
128655 [L1] Cache Allocate: addr = 7c3 data = 9f9e9d9c9b9a99989796959493929190
128655 [L1] Cache hit from L2: addr = 7c3, data = 93
128655 [TEST] CPU read @0x2c5
128665 [L1] Cache miss: addr = 2c5
128665 [TEST] CPU read @0x770
128685 [L2] Cache miss: addr = 2c5
128695 [MEM] Mem hit: addr = 2c0, data = c0
128705 [L2] Cache Allocate: addr = 2c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
128715 [L1] Cache Allocate: addr = 770 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
128715 [L1] Cache hit from L2: addr = 770, data = c0
128715 [TEST] CPU read @0x26e
128725 [L1] Cache miss: addr = 26e
128725 [TEST] CPU read @0x230
128745 [L2] Cache hit: addr = 26e, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
128755 [L1] Cache Allocate: addr = 230 data = 6f6e6d6c6b6a69686766656463626160
128755 [L1] Cache hit from L2: addr = 230, data = 60
128755 [TEST] CPU read @0x2bf
128765 [L1] Cache miss: addr = 2bf
128765 [TEST] CPU read @0x431
128785 [L2] Cache miss: addr = 2bf
128795 [MEM] Mem hit: addr = 2a0, data = a0
128805 [L2] Cache Allocate: addr = 2bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
128815 [L1] Cache Allocate: addr = 431 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
128815 [L1] Cache hit from L2: addr = 431, data = b1
128815 [TEST] CPU read @0x40e
128825 [L1] Cache miss: addr = 40e
128825 [TEST] CPU read @0x77e
128845 [L2] Cache miss: addr = 40e
128855 [MEM] Mem hit: addr = 400, data = 00
128865 [L2] Cache Allocate: addr = 40e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
128875 [L1] Cache Allocate: addr = 77e data = 0f0e0d0c0b0a09080706050403020100
128875 [L1] Cache hit from L2: addr = 77e, data = 0e
128875 [TEST] CPU read @0x5ef
128885 [L1] Cache miss: addr = 5ef
128885 [TEST] CPU read @0x74f
128905 [L2] Cache hit: addr = 5ef, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
128915 [L1] Cache Allocate: addr = 74f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
128915 [L1] Cache hit from L2: addr = 74f, data = ef
128915 [TEST] CPU read @0x532
128925 [L1] Cache miss: addr = 532
128925 [TEST] CPU read @0x43a
128945 [L2] Cache hit: addr = 532, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
128955 [L1] Cache Allocate: addr = 43a data = 2f2e2d2c2b2a29282726252423222120
128955 [L1] Cache hit from L2: addr = 43a, data = 2a
128955 [TEST] CPU read @0x237
128965 [L1] Cache miss: addr = 237
128965 [TEST] CPU read @0x396
128985 [L2] Cache miss: addr = 237
128995 [MEM] Mem hit: addr = 220, data = 20
129005 [L2] Cache Allocate: addr = 237 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
129015 [L1] Cache Allocate: addr = 396 data = 3f3e3d3c3b3a39383736353433323130
129015 [L1] Cache hit from L2: addr = 396, data = 36
129015 [TEST] CPU read @0x7da
129025 [L1] Cache miss: addr = 7da
129025 [TEST] CPU read @0x1f1
129045 [L2] Cache miss: addr = 7da
129055 [MEM] Mem hit: addr = 7c0, data = c0
129065 [L2] Cache Allocate: addr = 7da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
129075 [L1] Cache Allocate: addr = 1f1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
129075 [L1] Cache hit from L2: addr = 1f1, data = d1
129075 [TEST] CPU read @0x7ad
129085 [L1] Cache miss: addr = 7ad
129085 [TEST] CPU read @0x337
129105 [L2] Cache miss: addr = 7ad
129115 [MEM] Mem hit: addr = 7a0, data = a0
129125 [L2] Cache Allocate: addr = 7ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
129135 [L1] Cache Allocate: addr = 337 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
129135 [L1] Cache hit from L2: addr = 337, data = a7
129135 [TEST] CPU read @0x5ad
129145 [L1] Cache miss: addr = 5ad
129145 [TEST] CPU read @0x7be
129165 [L2] Cache miss: addr = 5ad
129175 [MEM] Mem hit: addr = 5a0, data = a0
129185 [L2] Cache Allocate: addr = 5ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
129195 [L1] Cache Allocate: addr = 7be data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
129195 [L1] Cache hit from L2: addr = 7be, data = ae
129195 [TEST] CPU read @0x639
129205 [L1] Cache miss: addr = 639
129205 [TEST] CPU read @0x51b
129225 [L2] Cache miss: addr = 639
129235 [MEM] Mem hit: addr = 620, data = 20
129245 [L2] Cache Allocate: addr = 639 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
129255 [L1] Cache Allocate: addr = 51b data = 3f3e3d3c3b3a39383736353433323130
129255 [L1] Cache hit from L2: addr = 51b, data = 3b
129255 [TEST] CPU read @0x77a
129265 [L1] Cache miss: addr = 77a
129265 [TEST] CPU read @0x4bb
129285 [L2] Cache miss: addr = 77a
129295 [MEM] Mem hit: addr = 760, data = 60
129305 [L2] Cache Allocate: addr = 77a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
129315 [L1] Cache Allocate: addr = 4bb data = 7f7e7d7c7b7a79787776757473727170
129315 [L1] Cache hit from L2: addr = 4bb, data = 7b
129315 [TEST] CPU read @0x1d9
129325 [L1] Cache miss: addr = 1d9
129325 [TEST] CPU read @0x044
129345 [L2] Cache miss: addr = 1d9
129355 [MEM] Mem hit: addr = 1c0, data = c0
129365 [L2] Cache Allocate: addr = 1d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
129375 [L1] Cache Allocate: addr = 044 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
129375 [L1] Cache hit from L2: addr = 044, data = d4
129375 [TEST] CPU read @0x5d6
129385 [L1] Cache miss: addr = 5d6
129385 [TEST] CPU read @0x506
129405 [L2] Cache miss: addr = 5d6
129415 [MEM] Mem hit: addr = 5c0, data = c0
129425 [L2] Cache Allocate: addr = 5d6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
129435 [L1] Cache Allocate: addr = 506 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
129435 [L1] Cache hit from L2: addr = 506, data = d6
129435 [TEST] CPU read @0x55a
129445 [L1] Cache miss: addr = 55a
129445 [TEST] CPU read @0x190
129465 [L2] Cache hit: addr = 55a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
129475 [L1] Cache Allocate: addr = 190 data = 4f4e4d4c4b4a49484746454443424140
129475 [L1] Cache hit from L2: addr = 190, data = 40
129475 [TEST] CPU read @0x74e
129485 [L1] Cache miss: addr = 74e
129485 [TEST] CPU read @0x55c
129505 [L2] Cache miss: addr = 74e
129515 [MEM] Mem hit: addr = 740, data = 40
129525 [L2] Cache Allocate: addr = 74e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
129535 [L1] Cache Allocate: addr = 55c data = 4f4e4d4c4b4a49484746454443424140
129535 [L1] Cache hit from L2: addr = 55c, data = 4c
129535 [TEST] CPU read @0x0a1
129545 [L1] Cache miss: addr = 0a1
129545 [TEST] CPU read @0x3b4
129565 [L2] Cache hit: addr = 0a1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
129575 [L1] Cache Allocate: addr = 3b4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
129575 [L1] Cache hit from L2: addr = 3b4, data = a4
129575 [TEST] CPU read @0x427
129585 [L1] Cache miss: addr = 427
129585 [TEST] CPU read @0x6e4
129605 [L2] Cache miss: addr = 427
129615 [MEM] Mem hit: addr = 420, data = 20
129625 [L2] Cache Allocate: addr = 427 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
129635 [L1] Cache Allocate: addr = 6e4 data = 2f2e2d2c2b2a29282726252423222120
129635 [L1] Cache hit from L2: addr = 6e4, data = 24
129635 [TEST] CPU read @0x758
129645 [L1] Cache miss: addr = 758
129645 [TEST] CPU read @0x6c7
129665 [L2] Cache hit: addr = 758, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
129675 [L1] Cache Allocate: addr = 6c7 data = 4f4e4d4c4b4a49484746454443424140
129675 [L1] Cache hit from L2: addr = 6c7, data = 47
129675 [TEST] CPU read @0x51b
129685 [L1] Cache miss: addr = 51b
129685 [TEST] CPU read @0x655
129705 [L2] Cache hit: addr = 51b, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
129715 [L1] Cache Allocate: addr = 655 data = 0f0e0d0c0b0a09080706050403020100
129715 [L1] Cache hit from L2: addr = 655, data = 05
129715 [TEST] CPU read @0x624
129725 [L1] Cache miss: addr = 624
129725 [TEST] CPU read @0x039
129745 [L2] Cache miss: addr = 624
129755 [MEM] Mem hit: addr = 620, data = 20
129765 [L2] Cache Allocate: addr = 624 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
129775 [L1] Cache Allocate: addr = 039 data = 2f2e2d2c2b2a29282726252423222120
129775 [L1] Cache hit from L2: addr = 039, data = 29
129775 [TEST] CPU read @0x217
129785 [L1] Cache miss: addr = 217
129785 [TEST] CPU read @0x2f7
129805 [L2] Cache miss: addr = 217
129815 [MEM] Mem hit: addr = 200, data = 00
129825 [L2] Cache Allocate: addr = 217 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
129835 [L1] Cache Allocate: addr = 2f7 data = 1f1e1d1c1b1a19181716151413121110
129835 [L1] Cache hit from L2: addr = 2f7, data = 17
129835 [TEST] CPU read @0x224
129845 [L1] Cache miss: addr = 224
129845 [TEST] CPU read @0x190
129865 [L2] Cache miss: addr = 224
129875 [MEM] Mem hit: addr = 220, data = 20
129885 [L2] Cache Allocate: addr = 224 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
129895 [L1] Cache Allocate: addr = 190 data = 2f2e2d2c2b2a29282726252423222120
129895 [L1] Cache hit from L2: addr = 190, data = 20
129895 [TEST] CPU read @0x16f
129905 [L1] Cache miss: addr = 16f
129905 [TEST] CPU read @0x5a3
129925 [L2] Cache miss: addr = 16f
129935 [MEM] Mem hit: addr = 160, data = 60
129945 [L2] Cache Allocate: addr = 16f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
129955 [L1] Cache Allocate: addr = 5a3 data = 6f6e6d6c6b6a69686766656463626160
129955 [L1] Cache hit from L2: addr = 5a3, data = 63
129955 [TEST] CPU read @0x5f1
129965 [L1] Cache miss: addr = 5f1
129965 [TEST] CPU read @0x7af
129985 [L2] Cache hit: addr = 5f1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
129995 [L1] Cache Allocate: addr = 7af data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
129995 [L1] Cache hit from L2: addr = 7af, data = ef
129995 [TEST] CPU read @0x771
130005 [L1] Cache miss: addr = 771
130005 [TEST] CPU read @0x35c
130025 [L2] Cache miss: addr = 771
130035 [MEM] Mem hit: addr = 760, data = 60
130045 [L2] Cache Allocate: addr = 771 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
130055 [L1] Cache Allocate: addr = 35c data = 7f7e7d7c7b7a79787776757473727170
130055 [L1] Cache hit from L2: addr = 35c, data = 7c
130055 [TEST] CPU read @0x2d3
130065 [L1] Cache miss: addr = 2d3
130065 [TEST] CPU read @0x624
130085 [L2] Cache miss: addr = 2d3
130095 [MEM] Mem hit: addr = 2c0, data = c0
130105 [L2] Cache Allocate: addr = 2d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
130115 [L1] Cache Allocate: addr = 624 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
130115 [L1] Cache hit from L2: addr = 624, data = d4
130115 [TEST] CPU read @0x5ed
130125 [L1] Cache miss: addr = 5ed
130125 [TEST] CPU read @0x695
130145 [L2] Cache hit: addr = 5ed, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
130155 [L1] Cache Allocate: addr = 695 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
130155 [L1] Cache hit from L2: addr = 695, data = e5
130155 [TEST] CPU read @0x267
130165 [L1] Cache miss: addr = 267
130165 [TEST] CPU read @0x32b
130185 [L2] Cache hit: addr = 267, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
130195 [L1] Cache Allocate: addr = 32b data = 6f6e6d6c6b6a69686766656463626160
130195 [L1] Cache hit from L2: addr = 32b, data = 6b
130195 [TEST] CPU read @0x288
130205 [L1] Cache miss: addr = 288
130205 [TEST] CPU read @0x5b7
130225 [L2] Cache hit: addr = 288, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
130235 [L1] Cache Allocate: addr = 5b7 data = 8f8e8d8c8b8a89888786858483828180
130235 [L1] Cache hit from L2: addr = 5b7, data = 87
130235 [TEST] CPU read @0x46c
130245 [L1] Cache miss: addr = 46c
130245 [TEST] CPU read @0x6e3
130265 [L2] Cache miss: addr = 46c
130275 [MEM] Mem hit: addr = 460, data = 60
130285 [L2] Cache Allocate: addr = 46c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
130295 [L1] Cache Allocate: addr = 6e3 data = 6f6e6d6c6b6a69686766656463626160
130295 [L1] Cache hit from L2: addr = 6e3, data = 63
130295 [TEST] CPU read @0x070
130305 [L1] Cache miss: addr = 070
130305 [TEST] CPU read @0x30c
130325 [L2] Cache miss: addr = 070
130335 [MEM] Mem hit: addr = 060, data = 60
130345 [L2] Cache Allocate: addr = 070 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
130355 [L1] Cache Allocate: addr = 30c data = 7f7e7d7c7b7a79787776757473727170
130355 [L1] Cache hit from L2: addr = 30c, data = 7c
130355 [TEST] CPU read @0x7f3
130365 [L1] Cache miss: addr = 7f3
130365 [TEST] CPU read @0x771
130385 [L2] Cache miss: addr = 7f3
130395 [MEM] Mem hit: addr = 7e0, data = e0
130405 [L2] Cache Allocate: addr = 7f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
130415 [L1] Cache Allocate: addr = 771 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
130415 [L1] Cache hit from L2: addr = 771, data = f1
130415 [TEST] CPU read @0x552
130425 [L1] Cache miss: addr = 552
130425 [TEST] CPU read @0x39c
130445 [L2] Cache hit: addr = 552, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
130455 [L1] Cache Allocate: addr = 39c data = 4f4e4d4c4b4a49484746454443424140
130455 [L1] Cache hit from L2: addr = 39c, data = 4c
130455 [TEST] CPU read @0x29b
130465 [L1] Cache miss: addr = 29b
130465 [TEST] CPU read @0x17a
130485 [L2] Cache hit: addr = 29b, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
130495 [L1] Cache Allocate: addr = 17a data = 8f8e8d8c8b8a89888786858483828180
130495 [L1] Cache hit from L2: addr = 17a, data = 8a
130495 [TEST] CPU read @0x317
130505 [L1] Cache miss: addr = 317
130505 [TEST] CPU read @0x015
130525 [L2] Cache miss: addr = 317
130535 [MEM] Mem hit: addr = 300, data = 00
130545 [L2] Cache Allocate: addr = 317 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
130555 [L1] Cache Allocate: addr = 015 data = 1f1e1d1c1b1a19181716151413121110
130555 [L1] Cache hit from L2: addr = 015, data = 15
130555 [TEST] CPU read @0x030
130565 [L1] Cache miss: addr = 030
130565 [TEST] CPU read @0x1c7
130585 [L2] Cache miss: addr = 030
130595 [MEM] Mem hit: addr = 020, data = 20
130605 [L2] Cache Allocate: addr = 030 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
130615 [L1] Cache Allocate: addr = 1c7 data = 3f3e3d3c3b3a39383736353433323130
130615 [L1] Cache hit from L2: addr = 1c7, data = 37
130615 [TEST] CPU read @0x75d
130625 [L1] Cache miss: addr = 75d
130625 [TEST] CPU read @0x25e
130645 [L2] Cache hit: addr = 75d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
130655 [L1] Cache Allocate: addr = 25e data = 4f4e4d4c4b4a49484746454443424140
130655 [L1] Cache hit from L2: addr = 25e, data = 4e
130655 [TEST] CPU read @0x23b
130665 [L1] Cache miss: addr = 23b
130665 [TEST] CPU read @0x664
130685 [L2] Cache miss: addr = 23b
130695 [MEM] Mem hit: addr = 220, data = 20
130705 [L2] Cache Allocate: addr = 23b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
130715 [L1] Cache Allocate: addr = 664 data = 3f3e3d3c3b3a39383736353433323130
130715 [L1] Cache hit from L2: addr = 664, data = 34
130715 [TEST] CPU read @0x525
130725 [L1] Cache miss: addr = 525
130725 [TEST] CPU read @0x3e2
130745 [L2] Cache miss: addr = 525
130755 [MEM] Mem hit: addr = 520, data = 20
130765 [L2] Cache Allocate: addr = 525 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
130775 [L1] Cache Allocate: addr = 3e2 data = 2f2e2d2c2b2a29282726252423222120
130775 [L1] Cache hit from L2: addr = 3e2, data = 22
130775 [TEST] CPU read @0x2e5
130785 [L1] Cache miss: addr = 2e5
130785 [TEST] CPU read @0x525
130805 [L2] Cache miss: addr = 2e5
130815 [MEM] Mem hit: addr = 2e0, data = e0
130825 [L2] Cache Allocate: addr = 2e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
130835 [L1] Cache Allocate: addr = 525 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
130835 [L1] Cache hit from L2: addr = 525, data = e5
130835 [TEST] CPU read @0x6a6
130845 [L1] Cache miss: addr = 6a6
130845 [TEST] CPU read @0x636
130865 [L2] Cache miss: addr = 6a6
130875 [MEM] Mem hit: addr = 6a0, data = a0
130885 [L2] Cache Allocate: addr = 6a6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
130895 [L1] Cache Allocate: addr = 636 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
130895 [L1] Cache hit from L2: addr = 636, data = a6
130895 [TEST] CPU read @0x7c6
130905 [L1] Cache miss: addr = 7c6
130905 [TEST] CPU read @0x0cd
130925 [L2] Cache miss: addr = 7c6
130935 [MEM] Mem hit: addr = 7c0, data = c0
130945 [L2] Cache Allocate: addr = 7c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
130955 [L1] Cache Allocate: addr = 0cd data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
130955 [L1] Cache hit from L2: addr = 0cd, data = cd
130955 [TEST] CPU read @0x4ce
130965 [L1] Cache miss: addr = 4ce
130965 [TEST] CPU read @0x728
130985 [L2] Cache miss: addr = 4ce
130995 [MEM] Mem hit: addr = 4c0, data = c0
131005 [L2] Cache Allocate: addr = 4ce data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
131015 [L1] Cache Allocate: addr = 728 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
131015 [L1] Cache hit from L2: addr = 728, data = c8
131015 [TEST] CPU read @0x2e6
131025 [L1] Cache miss: addr = 2e6
131025 [TEST] CPU read @0x3cc
131045 [L2] Cache hit: addr = 2e6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
131055 [L1] Cache Allocate: addr = 3cc data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
131055 [L1] Cache hit from L2: addr = 3cc, data = ec
131055 [TEST] CPU read @0x751
131065 [L1] Cache miss: addr = 751
131065 [TEST] CPU read @0x4d2
131085 [L2] Cache hit: addr = 751, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
131095 [L1] Cache Allocate: addr = 4d2 data = 4f4e4d4c4b4a49484746454443424140
131095 [L1] Cache hit from L2: addr = 4d2, data = 42
131095 [TEST] CPU read @0x5a7
131105 [L1] Cache miss: addr = 5a7
131105 [TEST] CPU read @0x4d5
131125 [L2] Cache miss: addr = 5a7
131135 [MEM] Mem hit: addr = 5a0, data = a0
131145 [L2] Cache Allocate: addr = 5a7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
131155 [L1] Cache Allocate: addr = 4d5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
131155 [L1] Cache hit from L2: addr = 4d5, data = a5
131155 [TEST] CPU read @0x3da
131165 [L1] Cache miss: addr = 3da
131165 [TEST] CPU read @0x7d6
131185 [L2] Cache miss: addr = 3da
131195 [MEM] Mem hit: addr = 3c0, data = c0
131205 [L2] Cache Allocate: addr = 3da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
131215 [L1] Cache Allocate: addr = 7d6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
131215 [L1] Cache hit from L2: addr = 7d6, data = d6
131215 [TEST] CPU read @0x2cf
131225 [L1] Cache miss: addr = 2cf
131225 [TEST] CPU read @0x536
131245 [L2] Cache miss: addr = 2cf
131255 [MEM] Mem hit: addr = 2c0, data = c0
131265 [L2] Cache Allocate: addr = 2cf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
131275 [L1] Cache Allocate: addr = 536 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
131275 [L1] Cache hit from L2: addr = 536, data = c6
131275 [TEST] CPU read @0x63c
131285 [L1] Cache miss: addr = 63c
131285 [TEST] CPU read @0x53d
131305 [L2] Cache miss: addr = 63c
131315 [MEM] Mem hit: addr = 620, data = 20
131325 [L2] Cache Allocate: addr = 63c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
131335 [L1] Cache Allocate: addr = 53d data = 3f3e3d3c3b3a39383736353433323130
131335 [L1] Cache hit from L2: addr = 53d, data = 3d
131335 [TEST] CPU read @0x666
131345 [L1] Cache miss: addr = 666
131345 [TEST] CPU read @0x436
131365 [L2] Cache miss: addr = 666
131375 [MEM] Mem hit: addr = 660, data = 60
131385 [L2] Cache Allocate: addr = 666 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
131395 [L1] Cache Allocate: addr = 436 data = 6f6e6d6c6b6a69686766656463626160
131395 [L1] Cache hit from L2: addr = 436, data = 66
131395 [TEST] CPU read @0x32f
131405 [L1] Cache miss: addr = 32f
131405 [TEST] CPU read @0x334
131425 [L2] Cache miss: addr = 32f
131435 [MEM] Mem hit: addr = 320, data = 20
131445 [L2] Cache Allocate: addr = 32f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
131455 [L1] Cache Allocate: addr = 334 data = 2f2e2d2c2b2a29282726252423222120
131455 [L1] Cache hit from L2: addr = 334, data = 24
131455 [TEST] CPU read @0x3a7
131465 [L1] Cache miss: addr = 3a7
131465 [TEST] CPU read @0x06b
131485 [L2] Cache miss: addr = 3a7
131495 [MEM] Mem hit: addr = 3a0, data = a0
131505 [L2] Cache Allocate: addr = 3a7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
131515 [L1] Cache Allocate: addr = 06b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
131515 [L1] Cache hit from L2: addr = 06b, data = ab
131515 [TEST] CPU read @0x27e
131525 [L1] Cache miss: addr = 27e
131525 [TEST] CPU read @0x329
131545 [L2] Cache hit: addr = 27e, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
131555 [L1] Cache Allocate: addr = 329 data = 6f6e6d6c6b6a69686766656463626160
131555 [L1] Cache hit from L2: addr = 329, data = 69
131555 [TEST] CPU read @0x2b8
131565 [L1] Cache miss: addr = 2b8
131565 [TEST] CPU read @0x742
131585 [L2] Cache miss: addr = 2b8
131595 [MEM] Mem hit: addr = 2a0, data = a0
131605 [L2] Cache Allocate: addr = 2b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
131615 [L1] Cache Allocate: addr = 742 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
131615 [L1] Cache hit from L2: addr = 742, data = b2
131615 [TEST] CPU read @0x736
131625 [L1] Cache miss: addr = 736
131625 [TEST] CPU read @0x15d
131645 [L2] Cache miss: addr = 736
131655 [MEM] Mem hit: addr = 720, data = 20
131665 [L2] Cache Allocate: addr = 736 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
131675 [L1] Cache Allocate: addr = 15d data = 3f3e3d3c3b3a39383736353433323130
131675 [L1] Cache hit from L2: addr = 15d, data = 3d
131675 [TEST] CPU read @0x15e
131685 [L1] Cache hit: addr = 15e, data = 3e
131685 [TEST] CPU read @0x0b2
131695 [L1] Cache miss: addr = 0b2
131695 [TEST] CPU read @0x1b6
131715 [L2] Cache hit: addr = 0b2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
131725 [L1] Cache Allocate: addr = 1b6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
131725 [L1] Cache hit from L2: addr = 1b6, data = a6
131725 [TEST] CPU read @0x19e
131735 [L1] Cache miss: addr = 19e
131735 [TEST] CPU read @0x36d
131755 [L2] Cache hit: addr = 19e, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
131765 [L1] Cache Allocate: addr = 36d data = 8f8e8d8c8b8a89888786858483828180
131765 [L1] Cache hit from L2: addr = 36d, data = 8d
131765 [TEST] CPU read @0x24b
131775 [L1] Cache miss: addr = 24b
131775 [TEST] CPU read @0x324
131795 [L2] Cache miss: addr = 24b
131805 [MEM] Mem hit: addr = 240, data = 40
131815 [L2] Cache Allocate: addr = 24b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
131825 [L1] Cache Allocate: addr = 324 data = 4f4e4d4c4b4a49484746454443424140
131825 [L1] Cache hit from L2: addr = 324, data = 44
131825 [TEST] CPU read @0x018
131835 [L1] Cache hit: addr = 018, data = 18
131835 [TEST] CPU read @0x529
131845 [L1] Cache miss: addr = 529
131845 [TEST] CPU read @0x2a6
131865 [L2] Cache miss: addr = 529
131875 [MEM] Mem hit: addr = 520, data = 20
131885 [L2] Cache Allocate: addr = 529 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
131895 [L1] Cache Allocate: addr = 2a6 data = 2f2e2d2c2b2a29282726252423222120
131895 [L1] Cache hit from L2: addr = 2a6, data = 26
131895 [TEST] CPU read @0x546
131905 [L1] Cache miss: addr = 546
131905 [TEST] CPU read @0x302
131925 [L2] Cache hit: addr = 546, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
131935 [L1] Cache Allocate: addr = 302 data = 4f4e4d4c4b4a49484746454443424140
131935 [L1] Cache hit from L2: addr = 302, data = 42
131935 [TEST] CPU read @0x343
131945 [L1] Cache miss: addr = 343
131945 [TEST] CPU read @0x362
131965 [L2] Cache miss: addr = 343
131975 [MEM] Mem hit: addr = 340, data = 40
131985 [L2] Cache Allocate: addr = 343 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
131995 [L1] Cache Allocate: addr = 362 data = 4f4e4d4c4b4a49484746454443424140
131995 [L1] Cache hit from L2: addr = 362, data = 42
131995 [TEST] CPU read @0x71f
132005 [L1] Cache miss: addr = 71f
132005 [TEST] CPU read @0x514
132025 [L2] Cache miss: addr = 71f
132035 [MEM] Mem hit: addr = 700, data = 00
132045 [L2] Cache Allocate: addr = 71f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
132055 [L1] Cache Allocate: addr = 514 data = 1f1e1d1c1b1a19181716151413121110
132055 [L1] Cache hit from L2: addr = 514, data = 14
132055 [TEST] CPU read @0x1c6
132065 [L1] Cache miss: addr = 1c6
132065 [TEST] CPU read @0x1a8
132085 [L2] Cache miss: addr = 1c6
132095 [MEM] Mem hit: addr = 1c0, data = c0
132105 [L2] Cache Allocate: addr = 1c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
132115 [L1] Cache Allocate: addr = 1a8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
132115 [L1] Cache hit from L2: addr = 1a8, data = c8
132115 [TEST] CPU read @0x669
132125 [L1] Cache miss: addr = 669
132125 [TEST] CPU read @0x085
132145 [L2] Cache hit: addr = 669, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
132155 [L1] Cache Allocate: addr = 085 data = 6f6e6d6c6b6a69686766656463626160
132155 [L1] Cache hit from L2: addr = 085, data = 65
132155 [TEST] CPU read @0x28e
132165 [L1] Cache miss: addr = 28e
132165 [TEST] CPU read @0x67b
132185 [L2] Cache hit: addr = 28e, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
132195 [L1] Cache Allocate: addr = 67b data = 8f8e8d8c8b8a89888786858483828180
132195 [L1] Cache hit from L2: addr = 67b, data = 8b
132195 [TEST] CPU read @0x145
132205 [L1] Cache miss: addr = 145
132205 [TEST] CPU read @0x385
132225 [L2] Cache miss: addr = 145
132235 [MEM] Mem hit: addr = 140, data = 40
132245 [L2] Cache Allocate: addr = 145 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
132255 [L1] Cache Allocate: addr = 385 data = 4f4e4d4c4b4a49484746454443424140
132255 [L1] Cache hit from L2: addr = 385, data = 45
132255 [TEST] CPU read @0x598
132265 [L1] Cache miss: addr = 598
132265 [TEST] CPU read @0x1b1
132285 [L2] Cache miss: addr = 598
132295 [MEM] Mem hit: addr = 580, data = 80
132305 [L2] Cache Allocate: addr = 598 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
132315 [L1] Cache Allocate: addr = 1b1 data = 9f9e9d9c9b9a99989796959493929190
132315 [L1] Cache hit from L2: addr = 1b1, data = 91
132315 [TEST] CPU read @0x12b
132325 [L1] Cache miss: addr = 12b
132325 [TEST] CPU read @0x0ec
132345 [L2] Cache hit: addr = 12b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
132355 [L1] Cache Allocate: addr = 0ec data = 2f2e2d2c2b2a29282726252423222120
132355 [L1] Cache hit from L2: addr = 0ec, data = 2c
132355 [TEST] CPU read @0x0cf
132365 [L1] Cache miss: addr = 0cf
132365 [TEST] CPU read @0x5f2
132385 [L2] Cache miss: addr = 0cf
132395 [MEM] Mem hit: addr = 0c0, data = c0
132405 [L2] Cache Allocate: addr = 0cf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
132415 [L1] Cache Allocate: addr = 5f2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
132415 [L1] Cache hit from L2: addr = 5f2, data = c2
132415 [TEST] CPU read @0x394
132425 [L1] Cache miss: addr = 394
132425 [TEST] CPU read @0x51c
132445 [L2] Cache miss: addr = 394
132455 [MEM] Mem hit: addr = 380, data = 80
132465 [L2] Cache Allocate: addr = 394 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
132475 [L1] Cache Allocate: addr = 51c data = 9f9e9d9c9b9a99989796959493929190
132475 [L1] Cache hit from L2: addr = 51c, data = 9c
132475 [TEST] CPU read @0x6a5
132485 [L1] Cache miss: addr = 6a5
132485 [TEST] CPU read @0x588
132505 [L2] Cache miss: addr = 6a5
132515 [MEM] Mem hit: addr = 6a0, data = a0
132525 [L2] Cache Allocate: addr = 6a5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
132535 [L1] Cache Allocate: addr = 588 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
132535 [L1] Cache hit from L2: addr = 588, data = a8
132535 [TEST] CPU read @0x03f
132545 [L1] Cache miss: addr = 03f
132545 [TEST] CPU read @0x4bc
132565 [L2] Cache miss: addr = 03f
132575 [MEM] Mem hit: addr = 020, data = 20
132585 [L2] Cache Allocate: addr = 03f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
132595 [L1] Cache Allocate: addr = 4bc data = 3f3e3d3c3b3a39383736353433323130
132595 [L1] Cache hit from L2: addr = 4bc, data = 3c
132595 [TEST] CPU read @0x61a
132605 [L1] Cache miss: addr = 61a
132605 [TEST] CPU read @0x56c
132625 [L2] Cache miss: addr = 61a
132635 [MEM] Mem hit: addr = 600, data = 00
132645 [L2] Cache Allocate: addr = 61a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
132655 [L1] Cache Allocate: addr = 56c data = 1f1e1d1c1b1a19181716151413121110
132655 [L1] Cache hit from L2: addr = 56c, data = 1c
132655 [TEST] CPU read @0x2b1
132665 [L1] Cache miss: addr = 2b1
132665 [TEST] CPU read @0x263
132685 [L2] Cache miss: addr = 2b1
132695 [MEM] Mem hit: addr = 2a0, data = a0
132705 [L2] Cache Allocate: addr = 2b1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
132715 [L1] Cache Allocate: addr = 263 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
132715 [L1] Cache hit from L2: addr = 263, data = b3
132715 [TEST] CPU read @0x678
132725 [L1] Cache miss: addr = 678
132725 [TEST] CPU read @0x352
132745 [L2] Cache hit: addr = 678, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
132755 [L1] Cache Allocate: addr = 352 data = 6f6e6d6c6b6a69686766656463626160
132755 [L1] Cache hit from L2: addr = 352, data = 62
132755 [TEST] CPU read @0x1b6
132765 [L1] Cache miss: addr = 1b6
132765 [TEST] CPU read @0x3c4
132785 [L2] Cache miss: addr = 1b6
132795 [MEM] Mem hit: addr = 1a0, data = a0
132805 [L2] Cache Allocate: addr = 1b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
132815 [L1] Cache Allocate: addr = 3c4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
132815 [L1] Cache hit from L2: addr = 3c4, data = b4
132815 [TEST] CPU read @0x270
132825 [L1] Cache miss: addr = 270
132825 [TEST] CPU read @0x11c
132845 [L2] Cache hit: addr = 270, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
132855 [L1] Cache Allocate: addr = 11c data = 6f6e6d6c6b6a69686766656463626160
132855 [L1] Cache hit from L2: addr = 11c, data = 6c
132855 [TEST] CPU read @0x18f
132865 [L1] Cache miss: addr = 18f
132865 [TEST] CPU read @0x27a
132885 [L2] Cache hit: addr = 18f, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
132895 [L1] Cache Allocate: addr = 27a data = 8f8e8d8c8b8a89888786858483828180
132895 [L1] Cache hit from L2: addr = 27a, data = 8a
132895 [TEST] CPU read @0x7de
132905 [L1] Cache miss: addr = 7de
132905 [TEST] CPU read @0x585
132925 [L2] Cache miss: addr = 7de
132935 [MEM] Mem hit: addr = 7c0, data = c0
132945 [L2] Cache Allocate: addr = 7de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
132955 [L1] Cache Allocate: addr = 585 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
132955 [L1] Cache hit from L2: addr = 585, data = d5
132955 [TEST] CPU read @0x696
132965 [L1] Cache miss: addr = 696
132965 [TEST] CPU read @0x40a
132985 [L2] Cache miss: addr = 696
132995 [MEM] Mem hit: addr = 680, data = 80
133005 [L2] Cache Allocate: addr = 696 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
133015 [L1] Cache Allocate: addr = 40a data = 9f9e9d9c9b9a99989796959493929190
133015 [L1] Cache hit from L2: addr = 40a, data = 9a
133015 [TEST] CPU read @0x6e2
133025 [L1] Cache miss: addr = 6e2
133025 [TEST] CPU read @0x161
133045 [L2] Cache miss: addr = 6e2
133055 [MEM] Mem hit: addr = 6e0, data = e0
133065 [L2] Cache Allocate: addr = 6e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
133075 [L1] Cache Allocate: addr = 161 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
133075 [L1] Cache hit from L2: addr = 161, data = e1
133075 [TEST] CPU read @0x7f5
133085 [L1] Cache miss: addr = 7f5
133085 [TEST] CPU read @0x42f
133105 [L2] Cache miss: addr = 7f5
133115 [MEM] Mem hit: addr = 7e0, data = e0
133125 [L2] Cache Allocate: addr = 7f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
133135 [L1] Cache Allocate: addr = 42f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
133135 [L1] Cache hit from L2: addr = 42f, data = ff
133135 [TEST] CPU read @0x686
133145 [L1] Cache miss: addr = 686
133145 [TEST] CPU read @0x03f
133165 [L2] Cache hit: addr = 686, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
133175 [L1] Cache Allocate: addr = 03f data = 8f8e8d8c8b8a89888786858483828180
133175 [L1] Cache hit from L2: addr = 03f, data = 8f
133175 [TEST] CPU read @0x550
133185 [L1] Cache miss: addr = 550
133185 [TEST] CPU read @0x013
133205 [L2] Cache hit: addr = 550, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
133215 [L1] Cache Allocate: addr = 013 data = 4f4e4d4c4b4a49484746454443424140
133215 [L1] Cache hit from L2: addr = 013, data = 43
133215 [TEST] CPU read @0x0ab
133225 [L1] Cache miss: addr = 0ab
133225 [TEST] CPU read @0x2d1
133245 [L2] Cache hit: addr = 0ab, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
133255 [L1] Cache Allocate: addr = 2d1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
133255 [L1] Cache hit from L2: addr = 2d1, data = a1
133255 [TEST] CPU read @0x5e6
133265 [L1] Cache miss: addr = 5e6
133265 [TEST] CPU read @0x27b
133285 [L2] Cache hit: addr = 5e6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
133295 [L1] Cache Allocate: addr = 27b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
133295 [L1] Cache hit from L2: addr = 27b, data = eb
133295 [TEST] CPU read @0x47d
133305 [L1] Cache miss: addr = 47d
133305 [TEST] CPU read @0x0f3
133325 [L2] Cache miss: addr = 47d
133335 [MEM] Mem hit: addr = 460, data = 60
133345 [L2] Cache Allocate: addr = 47d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
133355 [L1] Cache Allocate: addr = 0f3 data = 7f7e7d7c7b7a79787776757473727170
133355 [L1] Cache hit from L2: addr = 0f3, data = 73
133355 [TEST] CPU read @0x31c
133365 [L1] Cache miss: addr = 31c
133365 [TEST] CPU read @0x093
133385 [L2] Cache miss: addr = 31c
133395 [MEM] Mem hit: addr = 300, data = 00
133405 [L2] Cache Allocate: addr = 31c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
133415 [L1] Cache Allocate: addr = 093 data = 1f1e1d1c1b1a19181716151413121110
133415 [L1] Cache hit from L2: addr = 093, data = 13
133415 [TEST] CPU read @0x217
133425 [L1] Cache miss: addr = 217
133425 [TEST] CPU read @0x095
133445 [L2] Cache miss: addr = 217
133455 [MEM] Mem hit: addr = 200, data = 00
133465 [L2] Cache Allocate: addr = 217 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
133475 [L1] Cache Allocate: addr = 095 data = 1f1e1d1c1b1a19181716151413121110
133475 [L1] Cache hit from L2: addr = 095, data = 15
133475 [TEST] CPU read @0x1e9
133485 [L1] Cache miss: addr = 1e9
133485 [TEST] CPU read @0x45d
133505 [L2] Cache miss: addr = 1e9
133515 [MEM] Mem hit: addr = 1e0, data = e0
133525 [L2] Cache Allocate: addr = 1e9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
133535 [L1] Cache Allocate: addr = 45d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
133535 [L1] Cache hit from L2: addr = 45d, data = ed
133535 [TEST] CPU read @0x194
133545 [L1] Cache miss: addr = 194
133545 [TEST] CPU read @0x280
133565 [L2] Cache hit: addr = 194, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
133575 [L1] Cache Allocate: addr = 280 data = 8f8e8d8c8b8a89888786858483828180
133575 [L1] Cache hit from L2: addr = 280, data = 80
133575 [TEST] CPU read @0x428
133585 [L1] Cache hit: addr = 428, data = f8
133585 [TEST] CPU read @0x371
133595 [L1] Cache miss: addr = 371
133595 [TEST] CPU read @0x355
133615 [L2] Cache miss: addr = 371
133625 [MEM] Mem hit: addr = 360, data = 60
133635 [L2] Cache Allocate: addr = 371 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
133645 [L1] Cache Allocate: addr = 355 data = 7f7e7d7c7b7a79787776757473727170
133645 [L1] Cache hit from L2: addr = 355, data = 75
133645 [TEST] CPU read @0x12f
133655 [L1] Cache miss: addr = 12f
133655 [TEST] CPU read @0x42d
133675 [L2] Cache hit: addr = 12f, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
133685 [L1] Cache Allocate: addr = 42d data = 2f2e2d2c2b2a29282726252423222120
133685 [L1] Cache hit from L2: addr = 42d, data = 2d
133685 [TEST] CPU read @0x612
133695 [L1] Cache miss: addr = 612
133695 [TEST] CPU read @0x496
133715 [L2] Cache miss: addr = 612
133725 [MEM] Mem hit: addr = 600, data = 00
133735 [L2] Cache Allocate: addr = 612 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
133745 [L1] Cache Allocate: addr = 496 data = 1f1e1d1c1b1a19181716151413121110
133745 [L1] Cache hit from L2: addr = 496, data = 16
133745 [TEST] CPU read @0x1a5
133755 [L1] Cache miss: addr = 1a5
133755 [TEST] CPU read @0x0b6
133775 [L2] Cache hit: addr = 1a5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
133785 [L1] Cache Allocate: addr = 0b6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
133785 [L1] Cache hit from L2: addr = 0b6, data = a6
133785 [TEST] CPU read @0x639
133795 [L1] Cache miss: addr = 639
133795 [TEST] CPU read @0x328
133815 [L2] Cache miss: addr = 639
133825 [MEM] Mem hit: addr = 620, data = 20
133835 [L2] Cache Allocate: addr = 639 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
133845 [L1] Cache Allocate: addr = 328 data = 3f3e3d3c3b3a39383736353433323130
133845 [L1] Cache hit from L2: addr = 328, data = 38
133845 [TEST] CPU read @0x39c
133855 [L1] Cache miss: addr = 39c
133855 [TEST] CPU read @0x692
133875 [L2] Cache miss: addr = 39c
133885 [MEM] Mem hit: addr = 380, data = 80
133895 [L2] Cache Allocate: addr = 39c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
133905 [L1] Cache Allocate: addr = 692 data = 9f9e9d9c9b9a99989796959493929190
133905 [L1] Cache hit from L2: addr = 692, data = 92
133905 [TEST] CPU read @0x7b4
133915 [L1] Cache miss: addr = 7b4
133915 [TEST] CPU read @0x06e
133935 [L2] Cache miss: addr = 7b4
133945 [MEM] Mem hit: addr = 7a0, data = a0
133955 [L2] Cache Allocate: addr = 7b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
133965 [L1] Cache Allocate: addr = 06e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
133965 [L1] Cache hit from L2: addr = 06e, data = be
133965 [TEST] CPU read @0x1d0
133975 [L1] Cache miss: addr = 1d0
133975 [TEST] CPU read @0x30f
133995 [L2] Cache miss: addr = 1d0
134005 [MEM] Mem hit: addr = 1c0, data = c0
134015 [L2] Cache Allocate: addr = 1d0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
134025 [L1] Cache Allocate: addr = 30f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
134025 [L1] Cache hit from L2: addr = 30f, data = df
134025 [TEST] CPU read @0x1e2
134035 [L1] Cache miss: addr = 1e2
134035 [TEST] CPU read @0x171
134055 [L2] Cache hit: addr = 1e2, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
134065 [L1] Cache Allocate: addr = 171 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
134065 [L1] Cache hit from L2: addr = 171, data = e1
134065 [TEST] CPU read @0x0d8
134075 [L1] Cache miss: addr = 0d8
134075 [TEST] CPU read @0x790
134095 [L2] Cache miss: addr = 0d8
134105 [MEM] Mem hit: addr = 0c0, data = c0
134115 [L2] Cache Allocate: addr = 0d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
134125 [L1] Cache Allocate: addr = 790 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
134125 [L1] Cache hit from L2: addr = 790, data = d0
134125 [TEST] CPU read @0x134
134135 [L1] Cache miss: addr = 134
134135 [TEST] CPU read @0x323
134155 [L2] Cache hit: addr = 134, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
134165 [L1] Cache Allocate: addr = 323 data = 2f2e2d2c2b2a29282726252423222120
134165 [L1] Cache hit from L2: addr = 323, data = 23
134165 [TEST] CPU read @0x453
134175 [L1] Cache miss: addr = 453
134175 [TEST] CPU read @0x25b
134195 [L2] Cache miss: addr = 453
134205 [MEM] Mem hit: addr = 440, data = 40
134215 [L2] Cache Allocate: addr = 453 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
134225 [L1] Cache Allocate: addr = 25b data = 5f5e5d5c5b5a59585756555453525150
134225 [L1] Cache hit from L2: addr = 25b, data = 5b
134225 [TEST] CPU read @0x3fc
134235 [L1] Cache miss: addr = 3fc
134235 [TEST] CPU read @0x7a4
134255 [L2] Cache miss: addr = 3fc
134265 [MEM] Mem hit: addr = 3e0, data = e0
134275 [L2] Cache Allocate: addr = 3fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
134285 [L1] Cache Allocate: addr = 7a4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
134285 [L1] Cache hit from L2: addr = 7a4, data = f4
134285 [TEST] CPU read @0x3c3
134295 [L1] Cache hit: addr = 3c3, data = b3
134295 [TEST] CPU read @0x1ff
134305 [L1] Cache miss: addr = 1ff
134305 [TEST] CPU read @0x5b2
134325 [L2] Cache miss: addr = 1ff
134335 [MEM] Mem hit: addr = 1e0, data = e0
134345 [L2] Cache Allocate: addr = 1ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
134355 [L1] Cache Allocate: addr = 5b2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
134355 [L1] Cache hit from L2: addr = 5b2, data = f2
134355 [TEST] CPU read @0x2b6
134365 [L1] Cache miss: addr = 2b6
134365 [TEST] CPU read @0x5f9
134385 [L2] Cache miss: addr = 2b6
134395 [MEM] Mem hit: addr = 2a0, data = a0
134405 [L2] Cache Allocate: addr = 2b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
134415 [L1] Cache Allocate: addr = 5f9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
134415 [L1] Cache hit from L2: addr = 5f9, data = b9
134415 [TEST] CPU read @0x25a
134425 [L1] Cache hit: addr = 25a, data = 5a
134425 [TEST] CPU read @0x139
134435 [L1] Cache miss: addr = 139
134435 [TEST] CPU read @0x313
134455 [L2] Cache hit: addr = 139, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
134465 [L1] Cache Allocate: addr = 313 data = 2f2e2d2c2b2a29282726252423222120
134465 [L1] Cache hit from L2: addr = 313, data = 23
134465 [TEST] CPU read @0x75e
134475 [L1] Cache miss: addr = 75e
134475 [TEST] CPU read @0x7b9
134495 [L2] Cache miss: addr = 75e
134505 [MEM] Mem hit: addr = 740, data = 40
134515 [L2] Cache Allocate: addr = 75e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
134525 [L1] Cache Allocate: addr = 7b9 data = 5f5e5d5c5b5a59585756555453525150
134525 [L1] Cache hit from L2: addr = 7b9, data = 59
134525 [TEST] CPU read @0x43e
134535 [L1] Cache miss: addr = 43e
134535 [TEST] CPU read @0x3e6
134555 [L2] Cache miss: addr = 43e
134565 [MEM] Mem hit: addr = 420, data = 20
134575 [L2] Cache Allocate: addr = 43e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
134585 [L1] Cache Allocate: addr = 3e6 data = 3f3e3d3c3b3a39383736353433323130
134585 [L1] Cache hit from L2: addr = 3e6, data = 36
134585 [TEST] CPU read @0x4f5
134595 [L1] Cache miss: addr = 4f5
134595 [TEST] CPU read @0x1f7
134615 [L2] Cache miss: addr = 4f5
134625 [MEM] Mem hit: addr = 4e0, data = e0
134635 [L2] Cache Allocate: addr = 4f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
134645 [L1] Cache Allocate: addr = 1f7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
134645 [L1] Cache hit from L2: addr = 1f7, data = f7
134645 [TEST] CPU read @0x358
134655 [L1] Cache miss: addr = 358
134655 [TEST] CPU read @0x71c
134675 [L2] Cache miss: addr = 358
134685 [MEM] Mem hit: addr = 340, data = 40
134695 [L2] Cache Allocate: addr = 358 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
134705 [L1] Cache Allocate: addr = 71c data = 5f5e5d5c5b5a59585756555453525150
134705 [L1] Cache hit from L2: addr = 71c, data = 5c
134705 [TEST] CPU read @0x572
134715 [L1] Cache miss: addr = 572
134715 [TEST] CPU read @0x529
134735 [L2] Cache miss: addr = 572
134745 [MEM] Mem hit: addr = 560, data = 60
134755 [L2] Cache Allocate: addr = 572 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
134765 [L1] Cache Allocate: addr = 529 data = 7f7e7d7c7b7a79787776757473727170
134765 [L1] Cache hit from L2: addr = 529, data = 79
134765 [TEST] CPU read @0x1ec
134775 [L1] Cache miss: addr = 1ec
134775 [TEST] CPU read @0x2c6
134795 [L2] Cache miss: addr = 1ec
134805 [MEM] Mem hit: addr = 1e0, data = e0
134815 [L2] Cache Allocate: addr = 1ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
134825 [L1] Cache Allocate: addr = 2c6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
134825 [L1] Cache hit from L2: addr = 2c6, data = e6
134825 [TEST] CPU read @0x338
134835 [L1] Cache miss: addr = 338
134835 [TEST] CPU read @0x6c2
134855 [L2] Cache miss: addr = 338
134865 [MEM] Mem hit: addr = 320, data = 20
134875 [L2] Cache Allocate: addr = 338 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
134885 [L1] Cache Allocate: addr = 6c2 data = 3f3e3d3c3b3a39383736353433323130
134885 [L1] Cache hit from L2: addr = 6c2, data = 32
134885 [TEST] CPU read @0x674
134895 [L1] Cache miss: addr = 674
134895 [TEST] CPU read @0x13d
134915 [L2] Cache miss: addr = 674
134925 [MEM] Mem hit: addr = 660, data = 60
134935 [L2] Cache Allocate: addr = 674 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
134945 [L1] Cache Allocate: addr = 13d data = 7f7e7d7c7b7a79787776757473727170
134945 [L1] Cache hit from L2: addr = 13d, data = 7d
134945 [TEST] CPU read @0x796
134955 [L1] Cache miss: addr = 796
134955 [TEST] CPU read @0x3ab
134975 [L2] Cache miss: addr = 796
134985 [MEM] Mem hit: addr = 780, data = 80
134995 [L2] Cache Allocate: addr = 796 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
135005 [L1] Cache Allocate: addr = 3ab data = 9f9e9d9c9b9a99989796959493929190
135005 [L1] Cache hit from L2: addr = 3ab, data = 9b
135005 [TEST] CPU read @0x553
135015 [L1] Cache miss: addr = 553
135015 [TEST] CPU read @0x148
135035 [L2] Cache hit: addr = 553, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
135045 [L1] Cache Allocate: addr = 148 data = 4f4e4d4c4b4a49484746454443424140
135045 [L1] Cache hit from L2: addr = 148, data = 48
135045 [TEST] CPU read @0x124
135055 [L1] Cache miss: addr = 124
135055 [TEST] CPU read @0x347
135075 [L2] Cache hit: addr = 124, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
135085 [L1] Cache Allocate: addr = 347 data = 2f2e2d2c2b2a29282726252423222120
135085 [L1] Cache hit from L2: addr = 347, data = 27
135085 [TEST] CPU read @0x7a9
135095 [L1] Cache miss: addr = 7a9
135095 [TEST] CPU read @0x2fe
135115 [L2] Cache miss: addr = 7a9
135125 [MEM] Mem hit: addr = 7a0, data = a0
135135 [L2] Cache Allocate: addr = 7a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
135145 [L1] Cache Allocate: addr = 2fe data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
135145 [L1] Cache hit from L2: addr = 2fe, data = ae
135145 [TEST] CPU read @0x48b
135155 [L1] Cache miss: addr = 48b
135155 [TEST] CPU read @0x6d7
135175 [L2] Cache miss: addr = 48b
135185 [MEM] Mem hit: addr = 480, data = 80
135195 [L2] Cache Allocate: addr = 48b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
135205 [L1] Cache Allocate: addr = 6d7 data = 8f8e8d8c8b8a89888786858483828180
135205 [L1] Cache hit from L2: addr = 6d7, data = 87
135205 [TEST] CPU read @0x768
135215 [L1] Cache miss: addr = 768
135215 [TEST] CPU read @0x590
135235 [L2] Cache miss: addr = 768
135245 [MEM] Mem hit: addr = 760, data = 60
135255 [L2] Cache Allocate: addr = 768 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
135265 [L1] Cache Allocate: addr = 590 data = 6f6e6d6c6b6a69686766656463626160
135265 [L1] Cache hit from L2: addr = 590, data = 60
135265 [TEST] CPU read @0x49c
135275 [L1] Cache miss: addr = 49c
135275 [TEST] CPU read @0x642
135295 [L2] Cache hit: addr = 49c, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
135305 [L1] Cache Allocate: addr = 642 data = 8f8e8d8c8b8a89888786858483828180
135305 [L1] Cache hit from L2: addr = 642, data = 82
135305 [TEST] CPU read @0x122
135315 [L1] Cache miss: addr = 122
135315 [TEST] CPU read @0x3c1
135335 [L2] Cache hit: addr = 122, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
135345 [L1] Cache Allocate: addr = 3c1 data = 2f2e2d2c2b2a29282726252423222120
135345 [L1] Cache hit from L2: addr = 3c1, data = 21
135345 [TEST] CPU read @0x404
135355 [L1] Cache miss: addr = 404
135355 [TEST] CPU read @0x2a7
135375 [L2] Cache miss: addr = 404
135385 [MEM] Mem hit: addr = 400, data = 00
135395 [L2] Cache Allocate: addr = 404 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
135405 [L1] Cache Allocate: addr = 2a7 data = 0f0e0d0c0b0a09080706050403020100
135405 [L1] Cache hit from L2: addr = 2a7, data = 07
135405 [TEST] CPU read @0x3ba
135415 [L1] Cache miss: addr = 3ba
135415 [TEST] CPU read @0x03b
135435 [L2] Cache miss: addr = 3ba
135445 [MEM] Mem hit: addr = 3a0, data = a0
135455 [L2] Cache Allocate: addr = 3ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
135465 [L1] Cache Allocate: addr = 03b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
135465 [L1] Cache hit from L2: addr = 03b, data = bb
135465 [TEST] CPU read @0x27b
135475 [L1] Cache miss: addr = 27b
135475 [TEST] CPU read @0x2bc
135495 [L2] Cache hit: addr = 27b, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
135505 [L1] Cache Allocate: addr = 2bc data = 6f6e6d6c6b6a69686766656463626160
135505 [L1] Cache hit from L2: addr = 2bc, data = 6c
135505 [TEST] CPU read @0x786
135515 [L1] Cache miss: addr = 786
135515 [TEST] CPU read @0x276
135535 [L2] Cache miss: addr = 786
135545 [MEM] Mem hit: addr = 780, data = 80
135555 [L2] Cache Allocate: addr = 786 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
135565 [L1] Cache Allocate: addr = 276 data = 8f8e8d8c8b8a89888786858483828180
135565 [L1] Cache hit from L2: addr = 276, data = 86
135565 [TEST] CPU read @0x6c7
135575 [L1] Cache miss: addr = 6c7
135575 [TEST] CPU read @0x47b
135595 [L2] Cache hit: addr = 6c7, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
135605 [L1] Cache Allocate: addr = 47b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
135605 [L1] Cache hit from L2: addr = 47b, data = cb
135605 [TEST] CPU read @0x007
135615 [L1] Cache miss: addr = 007
135615 [TEST] CPU read @0x47b
135635 [L2] Cache miss: addr = 007
135645 [MEM] Mem hit: addr = 000, data = 00
135655 [L2] Cache Allocate: addr = 007 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
135665 [L1] Cache Allocate: addr = 47b data = 0f0e0d0c0b0a09080706050403020100
135665 [L1] Cache hit from L2: addr = 47b, data = 0b
135665 [TEST] CPU read @0x264
135675 [L1] Cache miss: addr = 264
135675 [TEST] CPU read @0x4fb
135695 [L2] Cache hit: addr = 264, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
135705 [L1] Cache Allocate: addr = 4fb data = 6f6e6d6c6b6a69686766656463626160
135705 [L1] Cache hit from L2: addr = 4fb, data = 6b
135705 [TEST] CPU read @0x6bd
135715 [L1] Cache miss: addr = 6bd
135715 [TEST] CPU read @0x122
135735 [L2] Cache miss: addr = 6bd
135745 [MEM] Mem hit: addr = 6a0, data = a0
135755 [L2] Cache Allocate: addr = 6bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
135765 [L1] Cache Allocate: addr = 122 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
135765 [L1] Cache hit from L2: addr = 122, data = b2
135765 [TEST] CPU read @0x731
135775 [L1] Cache miss: addr = 731
135775 [TEST] CPU read @0x507
135795 [L2] Cache miss: addr = 731
135805 [MEM] Mem hit: addr = 720, data = 20
135815 [L2] Cache Allocate: addr = 731 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
135825 [L1] Cache Allocate: addr = 507 data = 3f3e3d3c3b3a39383736353433323130
135825 [L1] Cache hit from L2: addr = 507, data = 37
135825 [TEST] CPU read @0x33f
135835 [L1] Cache miss: addr = 33f
135835 [TEST] CPU read @0x617
135855 [L2] Cache miss: addr = 33f
135865 [MEM] Mem hit: addr = 320, data = 20
135875 [L2] Cache Allocate: addr = 33f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
135885 [L1] Cache Allocate: addr = 617 data = 3f3e3d3c3b3a39383736353433323130
135885 [L1] Cache hit from L2: addr = 617, data = 37
135885 [TEST] CPU read @0x6f7
135895 [L1] Cache miss: addr = 6f7
135895 [TEST] CPU read @0x45e
135915 [L2] Cache miss: addr = 6f7
135925 [MEM] Mem hit: addr = 6e0, data = e0
135935 [L2] Cache Allocate: addr = 6f7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
135945 [L1] Cache Allocate: addr = 45e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
135945 [L1] Cache hit from L2: addr = 45e, data = fe
135945 [TEST] CPU read @0x224
135955 [L1] Cache miss: addr = 224
135955 [TEST] CPU read @0x654
135975 [L2] Cache miss: addr = 224
135985 [MEM] Mem hit: addr = 220, data = 20
135995 [L2] Cache Allocate: addr = 224 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
136005 [L1] Cache Allocate: addr = 654 data = 2f2e2d2c2b2a29282726252423222120
136005 [L1] Cache hit from L2: addr = 654, data = 24
136005 [TEST] CPU read @0x61a
136015 [L1] Cache hit: addr = 61a, data = 3a
136015 [TEST] CPU read @0x513
136025 [L1] Cache miss: addr = 513
136025 [TEST] CPU read @0x1db
136045 [L2] Cache hit: addr = 513, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
136055 [L1] Cache Allocate: addr = 1db data = 0f0e0d0c0b0a09080706050403020100
136055 [L1] Cache hit from L2: addr = 1db, data = 0b
136055 [TEST] CPU read @0x749
136065 [L1] Cache miss: addr = 749
136065 [TEST] CPU read @0x462
136085 [L2] Cache miss: addr = 749
136095 [MEM] Mem hit: addr = 740, data = 40
136105 [L2] Cache Allocate: addr = 749 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
136115 [L1] Cache Allocate: addr = 462 data = 4f4e4d4c4b4a49484746454443424140
136115 [L1] Cache hit from L2: addr = 462, data = 42
136115 [TEST] CPU read @0x410
136125 [L1] Cache miss: addr = 410
136125 [TEST] CPU read @0x00e
136145 [L2] Cache miss: addr = 410
136155 [MEM] Mem hit: addr = 400, data = 00
136165 [L2] Cache Allocate: addr = 410 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
136175 [L1] Cache Allocate: addr = 00e data = 1f1e1d1c1b1a19181716151413121110
136175 [L1] Cache hit from L2: addr = 00e, data = 1e
136175 [TEST] CPU read @0x271
136185 [L1] Cache miss: addr = 271
136185 [TEST] CPU read @0x214
136205 [L2] Cache hit: addr = 271, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
136215 [L1] Cache Allocate: addr = 214 data = 6f6e6d6c6b6a69686766656463626160
136215 [L1] Cache hit from L2: addr = 214, data = 64
136215 [TEST] CPU read @0x524
136225 [L1] Cache miss: addr = 524
136225 [TEST] CPU read @0x197
136245 [L2] Cache miss: addr = 524
136255 [MEM] Mem hit: addr = 520, data = 20
136265 [L2] Cache Allocate: addr = 524 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
136275 [L1] Cache Allocate: addr = 197 data = 2f2e2d2c2b2a29282726252423222120
136275 [L1] Cache hit from L2: addr = 197, data = 27
136275 [TEST] CPU read @0x67d
136285 [L1] Cache miss: addr = 67d
136285 [TEST] CPU read @0x755
136305 [L2] Cache miss: addr = 67d
136315 [MEM] Mem hit: addr = 660, data = 60
136325 [L2] Cache Allocate: addr = 67d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
136335 [L1] Cache Allocate: addr = 755 data = 7f7e7d7c7b7a79787776757473727170
136335 [L1] Cache hit from L2: addr = 755, data = 75
136335 [TEST] CPU read @0x2a3
136345 [L1] Cache miss: addr = 2a3
136345 [TEST] CPU read @0x2b7
136365 [L2] Cache miss: addr = 2a3
136375 [MEM] Mem hit: addr = 2a0, data = a0
136385 [L2] Cache Allocate: addr = 2a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
136395 [L1] Cache Allocate: addr = 2b7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
136395 [L1] Cache hit from L2: addr = 2b7, data = a7
136395 [TEST] CPU read @0x6e4
136405 [L1] Cache miss: addr = 6e4
136405 [TEST] CPU read @0x312
136425 [L2] Cache hit: addr = 6e4, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
136435 [L1] Cache Allocate: addr = 312 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
136435 [L1] Cache hit from L2: addr = 312, data = e2
136435 [TEST] CPU read @0x206
136445 [L1] Cache miss: addr = 206
136445 [TEST] CPU read @0x28f
136465 [L2] Cache miss: addr = 206
136475 [MEM] Mem hit: addr = 200, data = 00
136485 [L2] Cache Allocate: addr = 206 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
136495 [L1] Cache Allocate: addr = 28f data = 0f0e0d0c0b0a09080706050403020100
136495 [L1] Cache hit from L2: addr = 28f, data = 0f
136495 [TEST] CPU read @0x7f1
136505 [L1] Cache miss: addr = 7f1
136505 [TEST] CPU read @0x258
136525 [L2] Cache miss: addr = 7f1
136535 [MEM] Mem hit: addr = 7e0, data = e0
136545 [L2] Cache Allocate: addr = 7f1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
136555 [L1] Cache Allocate: addr = 258 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
136555 [L1] Cache hit from L2: addr = 258, data = f8
136555 [TEST] CPU read @0x086
136565 [L1] Cache miss: addr = 086
136565 [TEST] CPU read @0x689
136585 [L2] Cache miss: addr = 086
136595 [MEM] Mem hit: addr = 080, data = 80
136605 [L2] Cache Allocate: addr = 086 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
136615 [L1] Cache Allocate: addr = 689 data = 8f8e8d8c8b8a89888786858483828180
136615 [L1] Cache hit from L2: addr = 689, data = 89
136615 [TEST] CPU read @0x12d
136625 [L1] Cache hit: addr = 12d, data = bd
136625 [TEST] CPU read @0x46a
136635 [L1] Cache hit: addr = 46a, data = 4a
136635 [TEST] CPU read @0x02f
136645 [L1] Cache miss: addr = 02f
136645 [TEST] CPU read @0x1b9
136665 [L2] Cache miss: addr = 02f
136675 [MEM] Mem hit: addr = 020, data = 20
136685 [L2] Cache Allocate: addr = 02f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
136695 [L1] Cache Allocate: addr = 1b9 data = 2f2e2d2c2b2a29282726252423222120
136695 [L1] Cache hit from L2: addr = 1b9, data = 29
136695 [TEST] CPU read @0x534
136705 [L1] Cache miss: addr = 534
136705 [TEST] CPU read @0x376
136725 [L2] Cache miss: addr = 534
136735 [MEM] Mem hit: addr = 520, data = 20
136745 [L2] Cache Allocate: addr = 534 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
136755 [L1] Cache Allocate: addr = 376 data = 3f3e3d3c3b3a39383736353433323130
136755 [L1] Cache hit from L2: addr = 376, data = 36
136755 [TEST] CPU read @0x559
136765 [L1] Cache miss: addr = 559
136765 [TEST] CPU read @0x5ce
136785 [L2] Cache hit: addr = 559, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
136795 [L1] Cache Allocate: addr = 5ce data = 4f4e4d4c4b4a49484746454443424140
136795 [L1] Cache hit from L2: addr = 5ce, data = 4e
136795 [TEST] CPU read @0x3d2
136805 [L1] Cache miss: addr = 3d2
136805 [TEST] CPU read @0x136
136825 [L2] Cache miss: addr = 3d2
136835 [MEM] Mem hit: addr = 3c0, data = c0
136845 [L2] Cache Allocate: addr = 3d2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
136855 [L1] Cache Allocate: addr = 136 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
136855 [L1] Cache hit from L2: addr = 136, data = d6
136855 [TEST] CPU read @0x409
136865 [L1] Cache miss: addr = 409
136865 [TEST] CPU read @0x0c0
136885 [L2] Cache miss: addr = 409
136895 [MEM] Mem hit: addr = 400, data = 00
136905 [L2] Cache Allocate: addr = 409 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
136915 [L1] Cache Allocate: addr = 0c0 data = 0f0e0d0c0b0a09080706050403020100
136915 [L1] Cache hit from L2: addr = 0c0, data = 00
136915 [TEST] CPU read @0x084
136925 [L1] Cache miss: addr = 084
136925 [TEST] CPU read @0x45a
136945 [L2] Cache hit: addr = 084, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
136955 [L1] Cache Allocate: addr = 45a data = 8f8e8d8c8b8a89888786858483828180
136955 [L1] Cache hit from L2: addr = 45a, data = 8a
136955 [TEST] CPU read @0x028
136965 [L1] Cache miss: addr = 028
136965 [TEST] CPU read @0x1b3
136985 [L2] Cache miss: addr = 028
136995 [MEM] Mem hit: addr = 020, data = 20
137005 [L2] Cache Allocate: addr = 028 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
137015 [L1] Cache Allocate: addr = 1b3 data = 2f2e2d2c2b2a29282726252423222120
137015 [L1] Cache hit from L2: addr = 1b3, data = 23
137015 [TEST] CPU read @0x328
137025 [L1] Cache miss: addr = 328
137025 [TEST] CPU read @0x11a
137045 [L2] Cache miss: addr = 328
137055 [MEM] Mem hit: addr = 320, data = 20
137065 [L2] Cache Allocate: addr = 328 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
137075 [L1] Cache Allocate: addr = 11a data = 2f2e2d2c2b2a29282726252423222120
137075 [L1] Cache hit from L2: addr = 11a, data = 2a
137075 [TEST] CPU read @0x717
137085 [L1] Cache miss: addr = 717
137085 [TEST] CPU read @0x541
137105 [L2] Cache miss: addr = 717
137115 [MEM] Mem hit: addr = 700, data = 00
137125 [L2] Cache Allocate: addr = 717 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
137135 [L1] Cache Allocate: addr = 541 data = 1f1e1d1c1b1a19181716151413121110
137135 [L1] Cache hit from L2: addr = 541, data = 11
137135 [TEST] CPU read @0x40c
137145 [L1] Cache miss: addr = 40c
137145 [TEST] CPU read @0x2bb
137165 [L2] Cache miss: addr = 40c
137175 [MEM] Mem hit: addr = 400, data = 00
137185 [L2] Cache Allocate: addr = 40c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
137195 [L1] Cache Allocate: addr = 2bb data = 0f0e0d0c0b0a09080706050403020100
137195 [L1] Cache hit from L2: addr = 2bb, data = 0b
137195 [TEST] CPU read @0x480
137205 [L1] Cache miss: addr = 480
137205 [TEST] CPU read @0x4b9
137225 [L2] Cache miss: addr = 480
137235 [MEM] Mem hit: addr = 480, data = 80
137245 [L2] Cache Allocate: addr = 480 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
137255 [L1] Cache Allocate: addr = 4b9 data = 8f8e8d8c8b8a89888786858483828180
137255 [L1] Cache hit from L2: addr = 4b9, data = 89
137255 [TEST] CPU read @0x20a
137265 [L1] Cache miss: addr = 20a
137265 [TEST] CPU read @0x566
137285 [L2] Cache miss: addr = 20a
137295 [MEM] Mem hit: addr = 200, data = 00
137305 [L2] Cache Allocate: addr = 20a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
137315 [L1] Cache Allocate: addr = 566 data = 0f0e0d0c0b0a09080706050403020100
137315 [L1] Cache hit from L2: addr = 566, data = 06
137315 [TEST] CPU read @0x3fc
137325 [L1] Cache miss: addr = 3fc
137325 [TEST] CPU read @0x564
137345 [L2] Cache miss: addr = 3fc
137355 [MEM] Mem hit: addr = 3e0, data = e0
137365 [L2] Cache Allocate: addr = 3fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
137375 [L1] Cache Allocate: addr = 564 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
137375 [L1] Cache hit from L2: addr = 564, data = f4
137375 [TEST] CPU read @0x106
137385 [L1] Cache miss: addr = 106
137385 [TEST] CPU read @0x32f
137405 [L2] Cache miss: addr = 106
137415 [MEM] Mem hit: addr = 100, data = 00
137425 [L2] Cache Allocate: addr = 106 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
137435 [L1] Cache Allocate: addr = 32f data = 0f0e0d0c0b0a09080706050403020100
137435 [L1] Cache hit from L2: addr = 32f, data = 0f
137435 [TEST] CPU read @0x464
137445 [L1] Cache miss: addr = 464
137445 [TEST] CPU read @0x47c
137465 [L2] Cache miss: addr = 464
137475 [MEM] Mem hit: addr = 460, data = 60
137485 [L2] Cache Allocate: addr = 464 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
137495 [L1] Cache Allocate: addr = 47c data = 6f6e6d6c6b6a69686766656463626160
137495 [L1] Cache hit from L2: addr = 47c, data = 6c
137495 [TEST] CPU read @0x062
137505 [L1] Cache miss: addr = 062
137505 [TEST] CPU read @0x296
137525 [L2] Cache miss: addr = 062
137535 [MEM] Mem hit: addr = 060, data = 60
137545 [L2] Cache Allocate: addr = 062 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
137555 [L1] Cache Allocate: addr = 296 data = 6f6e6d6c6b6a69686766656463626160
137555 [L1] Cache hit from L2: addr = 296, data = 66
137555 [TEST] CPU read @0x364
137565 [L1] Cache miss: addr = 364
137565 [TEST] CPU read @0x7d5
137585 [L2] Cache miss: addr = 364
137595 [MEM] Mem hit: addr = 360, data = 60
137605 [L2] Cache Allocate: addr = 364 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
137615 [L1] Cache Allocate: addr = 7d5 data = 6f6e6d6c6b6a69686766656463626160
137615 [L1] Cache hit from L2: addr = 7d5, data = 65
137615 [TEST] CPU read @0x2ba
137625 [L1] Cache miss: addr = 2ba
137625 [TEST] CPU read @0x665
137645 [L2] Cache hit: addr = 2ba, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
137655 [L1] Cache Allocate: addr = 665 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
137655 [L1] Cache hit from L2: addr = 665, data = a5
137655 [TEST] CPU read @0x72a
137665 [L1] Cache miss: addr = 72a
137665 [TEST] CPU read @0x0e1
137685 [L2] Cache miss: addr = 72a
137695 [MEM] Mem hit: addr = 720, data = 20
137705 [L2] Cache Allocate: addr = 72a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
137715 [L1] Cache Allocate: addr = 0e1 data = 2f2e2d2c2b2a29282726252423222120
137715 [L1] Cache hit from L2: addr = 0e1, data = 21
137715 [TEST] CPU read @0x799
137725 [L1] Cache miss: addr = 799
137725 [TEST] CPU read @0x23c
137745 [L2] Cache miss: addr = 799
137755 [MEM] Mem hit: addr = 780, data = 80
137765 [L2] Cache Allocate: addr = 799 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
137775 [L1] Cache Allocate: addr = 23c data = 9f9e9d9c9b9a99989796959493929190
137775 [L1] Cache hit from L2: addr = 23c, data = 9c
137775 [TEST] CPU read @0x3c9
137785 [L1] Cache miss: addr = 3c9
137785 [TEST] CPU read @0x323
137805 [L2] Cache hit: addr = 3c9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
137815 [L1] Cache Allocate: addr = 323 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
137815 [L1] Cache hit from L2: addr = 323, data = c3
137815 [TEST] CPU read @0x358
137825 [L1] Cache miss: addr = 358
137825 [TEST] CPU read @0x4ae
137845 [L2] Cache miss: addr = 358
137855 [MEM] Mem hit: addr = 340, data = 40
137865 [L2] Cache Allocate: addr = 358 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
137875 [L1] Cache Allocate: addr = 4ae data = 5f5e5d5c5b5a59585756555453525150
137875 [L1] Cache hit from L2: addr = 4ae, data = 5e
137875 [TEST] CPU read @0x72b
137885 [L1] Cache miss: addr = 72b
137885 [TEST] CPU read @0x6a2
137905 [L2] Cache hit: addr = 72b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
137915 [L1] Cache Allocate: addr = 6a2 data = 2f2e2d2c2b2a29282726252423222120
137915 [L1] Cache hit from L2: addr = 6a2, data = 22
137915 [TEST] CPU read @0x2e8
137925 [L1] Cache miss: addr = 2e8
137925 [TEST] CPU read @0x139
137945 [L2] Cache miss: addr = 2e8
137955 [MEM] Mem hit: addr = 2e0, data = e0
137965 [L2] Cache Allocate: addr = 2e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
137975 [L1] Cache Allocate: addr = 139 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
137975 [L1] Cache hit from L2: addr = 139, data = e9
137975 [TEST] CPU read @0x21c
137985 [L1] Cache miss: addr = 21c
137985 [TEST] CPU read @0x27b
138005 [L2] Cache miss: addr = 21c
138015 [MEM] Mem hit: addr = 200, data = 00
138025 [L2] Cache Allocate: addr = 21c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
138035 [L1] Cache Allocate: addr = 27b data = 1f1e1d1c1b1a19181716151413121110
138035 [L1] Cache hit from L2: addr = 27b, data = 1b
138035 [TEST] CPU read @0x2bd
138045 [L1] Cache miss: addr = 2bd
138045 [TEST] CPU read @0x7f9
138065 [L2] Cache hit: addr = 2bd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
138075 [L1] Cache Allocate: addr = 7f9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
138075 [L1] Cache hit from L2: addr = 7f9, data = a9
138075 [TEST] CPU read @0x45f
138085 [L1] Cache miss: addr = 45f
138085 [TEST] CPU read @0x132
138105 [L2] Cache miss: addr = 45f
138115 [MEM] Mem hit: addr = 440, data = 40
138125 [L2] Cache Allocate: addr = 45f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
138135 [L1] Cache Allocate: addr = 132 data = 5f5e5d5c5b5a59585756555453525150
138135 [L1] Cache hit from L2: addr = 132, data = 52
138135 [TEST] CPU read @0x788
138145 [L1] Cache miss: addr = 788
138145 [TEST] CPU read @0x66b
138165 [L2] Cache hit: addr = 788, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
138175 [L1] Cache Allocate: addr = 66b data = 8f8e8d8c8b8a89888786858483828180
138175 [L1] Cache hit from L2: addr = 66b, data = 8b
138175 [TEST] CPU read @0x148
138185 [L1] Cache miss: addr = 148
138185 [TEST] CPU read @0x5bf
138205 [L2] Cache miss: addr = 148
138215 [MEM] Mem hit: addr = 140, data = 40
138225 [L2] Cache Allocate: addr = 148 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
138235 [L1] Cache Allocate: addr = 5bf data = 4f4e4d4c4b4a49484746454443424140
138235 [L1] Cache hit from L2: addr = 5bf, data = 4f
138235 [TEST] CPU read @0x10e
138245 [L1] Cache miss: addr = 10e
138245 [TEST] CPU read @0x21f
138265 [L2] Cache miss: addr = 10e
138275 [MEM] Mem hit: addr = 100, data = 00
138285 [L2] Cache Allocate: addr = 10e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
138295 [L1] Cache Allocate: addr = 21f data = 0f0e0d0c0b0a09080706050403020100
138295 [L1] Cache hit from L2: addr = 21f, data = 0f
138295 [TEST] CPU read @0x3d1
138305 [L1] Cache miss: addr = 3d1
138305 [TEST] CPU read @0x410
138325 [L2] Cache hit: addr = 3d1, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
138335 [L1] Cache Allocate: addr = 410 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
138335 [L1] Cache hit from L2: addr = 410, data = c0
138335 [TEST] CPU read @0x0bb
138345 [L1] Cache miss: addr = 0bb
138345 [TEST] CPU read @0x1a6
138365 [L2] Cache hit: addr = 0bb, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
138375 [L1] Cache Allocate: addr = 1a6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
138375 [L1] Cache hit from L2: addr = 1a6, data = a6
138375 [TEST] CPU read @0x69f
138385 [L1] Cache miss: addr = 69f
138385 [TEST] CPU read @0x303
138405 [L2] Cache miss: addr = 69f
138415 [MEM] Mem hit: addr = 680, data = 80
138425 [L2] Cache Allocate: addr = 69f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
138435 [L1] Cache Allocate: addr = 303 data = 9f9e9d9c9b9a99989796959493929190
138435 [L1] Cache hit from L2: addr = 303, data = 93
138435 [TEST] CPU read @0x73a
138445 [L1] Cache miss: addr = 73a
138445 [TEST] CPU read @0x39c
138465 [L2] Cache hit: addr = 73a, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
138475 [L1] Cache Allocate: addr = 39c data = 2f2e2d2c2b2a29282726252423222120
138475 [L1] Cache hit from L2: addr = 39c, data = 2c
138475 [TEST] CPU read @0x7f8
138485 [L1] Cache hit: addr = 7f8, data = a8
138485 [TEST] CPU read @0x570
138495 [L1] Cache miss: addr = 570
138495 [TEST] CPU read @0x3c3
138515 [L2] Cache miss: addr = 570
138525 [MEM] Mem hit: addr = 560, data = 60
138535 [L2] Cache Allocate: addr = 570 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
138545 [L1] Cache Allocate: addr = 3c3 data = 7f7e7d7c7b7a79787776757473727170
138545 [L1] Cache hit from L2: addr = 3c3, data = 73
138545 [TEST] CPU read @0x720
138555 [L1] Cache miss: addr = 720
138555 [TEST] CPU read @0x31b
138575 [L2] Cache hit: addr = 720, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
138585 [L1] Cache Allocate: addr = 31b data = 2f2e2d2c2b2a29282726252423222120
138585 [L1] Cache hit from L2: addr = 31b, data = 2b
138585 [TEST] CPU read @0x56a
138595 [L1] Cache miss: addr = 56a
138595 [TEST] CPU read @0x557
138615 [L2] Cache hit: addr = 56a, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
138625 [L1] Cache Allocate: addr = 557 data = 6f6e6d6c6b6a69686766656463626160
138625 [L1] Cache hit from L2: addr = 557, data = 67
138625 [TEST] CPU read @0x49d
138635 [L1] Cache miss: addr = 49d
138635 [TEST] CPU read @0x3ee
138655 [L2] Cache miss: addr = 49d
138665 [MEM] Mem hit: addr = 480, data = 80
138675 [L2] Cache Allocate: addr = 49d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
138685 [L1] Cache Allocate: addr = 3ee data = 9f9e9d9c9b9a99989796959493929190
138685 [L1] Cache hit from L2: addr = 3ee, data = 9e
138685 [TEST] CPU read @0x641
138695 [L1] Cache miss: addr = 641
138695 [TEST] CPU read @0x3a9
138715 [L2] Cache miss: addr = 641
138725 [MEM] Mem hit: addr = 640, data = 40
138735 [L2] Cache Allocate: addr = 641 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
138745 [L1] Cache Allocate: addr = 3a9 data = 4f4e4d4c4b4a49484746454443424140
138745 [L1] Cache hit from L2: addr = 3a9, data = 49
138745 [TEST] CPU read @0x72c
138755 [L1] Cache miss: addr = 72c
138755 [TEST] CPU read @0x589
138775 [L2] Cache hit: addr = 72c, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
138785 [L1] Cache Allocate: addr = 589 data = 2f2e2d2c2b2a29282726252423222120
138785 [L1] Cache hit from L2: addr = 589, data = 29
138785 [TEST] CPU read @0x15f
138795 [L1] Cache miss: addr = 15f
138795 [TEST] CPU read @0x0e0
138815 [L2] Cache miss: addr = 15f
138825 [MEM] Mem hit: addr = 140, data = 40
138835 [L2] Cache Allocate: addr = 15f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
138845 [L1] Cache Allocate: addr = 0e0 data = 5f5e5d5c5b5a59585756555453525150
138845 [L1] Cache hit from L2: addr = 0e0, data = 50
138845 [TEST] CPU read @0x276
138855 [L1] Cache miss: addr = 276
138855 [TEST] CPU read @0x584
138875 [L2] Cache hit: addr = 276, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
138885 [L1] Cache Allocate: addr = 584 data = 6f6e6d6c6b6a69686766656463626160
138885 [L1] Cache hit from L2: addr = 584, data = 64
138885 [TEST] CPU read @0x59f
138895 [L1] Cache miss: addr = 59f
138895 [TEST] CPU read @0x2f3
138915 [L2] Cache miss: addr = 59f
138925 [MEM] Mem hit: addr = 580, data = 80
138935 [L2] Cache Allocate: addr = 59f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
138945 [L1] Cache Allocate: addr = 2f3 data = 9f9e9d9c9b9a99989796959493929190
138945 [L1] Cache hit from L2: addr = 2f3, data = 93
138945 [TEST] CPU read @0x062
138955 [L1] Cache miss: addr = 062
138955 [TEST] CPU read @0x78e
138975 [L2] Cache miss: addr = 062
138985 [MEM] Mem hit: addr = 060, data = 60
138995 [L2] Cache Allocate: addr = 062 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
139005 [L1] Cache Allocate: addr = 78e data = 6f6e6d6c6b6a69686766656463626160
139005 [L1] Cache hit from L2: addr = 78e, data = 6e
139005 [TEST] CPU read @0x630
139015 [L1] Cache miss: addr = 630
139015 [TEST] CPU read @0x2d6
139035 [L2] Cache miss: addr = 630
139045 [MEM] Mem hit: addr = 620, data = 20
139055 [L2] Cache Allocate: addr = 630 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
139065 [L1] Cache Allocate: addr = 2d6 data = 3f3e3d3c3b3a39383736353433323130
139065 [L1] Cache hit from L2: addr = 2d6, data = 36
139065 [TEST] CPU read @0x573
139075 [L1] Cache miss: addr = 573
139075 [TEST] CPU read @0x63d
139095 [L2] Cache miss: addr = 573
139105 [MEM] Mem hit: addr = 560, data = 60
139115 [L2] Cache Allocate: addr = 573 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
139125 [L1] Cache Allocate: addr = 63d data = 7f7e7d7c7b7a79787776757473727170
139125 [L1] Cache hit from L2: addr = 63d, data = 7d
139125 [TEST] CPU read @0x59a
139135 [L1] Cache miss: addr = 59a
139135 [TEST] CPU read @0x12e
139155 [L2] Cache hit: addr = 59a, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
139165 [L1] Cache Allocate: addr = 12e data = 8f8e8d8c8b8a89888786858483828180
139165 [L1] Cache hit from L2: addr = 12e, data = 8e
139165 [TEST] CPU read @0x621
139175 [L1] Cache miss: addr = 621
139175 [TEST] CPU read @0x191
139195 [L2] Cache hit: addr = 621, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
139205 [L1] Cache Allocate: addr = 191 data = 2f2e2d2c2b2a29282726252423222120
139205 [L1] Cache hit from L2: addr = 191, data = 21
139205 [TEST] CPU read @0x109
139215 [L1] Cache miss: addr = 109
139215 [TEST] CPU read @0x5c1
139235 [L2] Cache hit: addr = 109, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
139245 [L1] Cache Allocate: addr = 5c1 data = 0f0e0d0c0b0a09080706050403020100
139245 [L1] Cache hit from L2: addr = 5c1, data = 01
139245 [TEST] CPU read @0x70e
139255 [L1] Cache miss: addr = 70e
139255 [TEST] CPU read @0x124
139275 [L2] Cache miss: addr = 70e
139285 [MEM] Mem hit: addr = 700, data = 00
139295 [L2] Cache Allocate: addr = 70e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
139305 [L1] Cache Allocate: addr = 124 data = 0f0e0d0c0b0a09080706050403020100
139305 [L1] Cache hit from L2: addr = 124, data = 04
139305 [TEST] CPU read @0x762
139315 [L1] Cache miss: addr = 762
139315 [TEST] CPU read @0x662
139335 [L2] Cache miss: addr = 762
139345 [MEM] Mem hit: addr = 760, data = 60
139355 [L2] Cache Allocate: addr = 762 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
139365 [L1] Cache Allocate: addr = 662 data = 6f6e6d6c6b6a69686766656463626160
139365 [L1] Cache hit from L2: addr = 662, data = 62
139365 [TEST] CPU read @0x170
139375 [L1] Cache miss: addr = 170
139375 [TEST] CPU read @0x17d
139395 [L2] Cache miss: addr = 170
139405 [MEM] Mem hit: addr = 160, data = 60
139415 [L2] Cache Allocate: addr = 170 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
139425 [L1] Cache Allocate: addr = 17d data = 7f7e7d7c7b7a79787776757473727170
139425 [L1] Cache hit from L2: addr = 17d, data = 7d
139425 [TEST] CPU read @0x550
139435 [L1] Cache miss: addr = 550
139435 [TEST] CPU read @0x789
139455 [L2] Cache hit: addr = 550, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
139465 [L1] Cache Allocate: addr = 789 data = 4f4e4d4c4b4a49484746454443424140
139465 [L1] Cache hit from L2: addr = 789, data = 49
139465 [TEST] CPU read @0x67f
139475 [L1] Cache miss: addr = 67f
139475 [TEST] CPU read @0x17f
139495 [L2] Cache miss: addr = 67f
139505 [MEM] Mem hit: addr = 660, data = 60
139515 [L2] Cache Allocate: addr = 67f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
139525 [L1] Cache Allocate: addr = 17f data = 7f7e7d7c7b7a79787776757473727170
139525 [L1] Cache hit from L2: addr = 17f, data = 7f
139525 [TEST] CPU read @0x6d1
139535 [L1] Cache miss: addr = 6d1
139535 [TEST] CPU read @0x259
139555 [L2] Cache hit: addr = 6d1, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
139565 [L1] Cache Allocate: addr = 259 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
139565 [L1] Cache hit from L2: addr = 259, data = c9
139565 [TEST] CPU read @0x446
139575 [L1] Cache miss: addr = 446
139575 [TEST] CPU read @0x06b
139595 [L2] Cache miss: addr = 446
139605 [MEM] Mem hit: addr = 440, data = 40
139615 [L2] Cache Allocate: addr = 446 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
139625 [L1] Cache Allocate: addr = 06b data = 4f4e4d4c4b4a49484746454443424140
139625 [L1] Cache hit from L2: addr = 06b, data = 4b
139625 [TEST] CPU read @0x45f
139635 [L1] Cache miss: addr = 45f
139635 [TEST] CPU read @0x73b
139655 [L2] Cache hit: addr = 45f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
139665 [L1] Cache Allocate: addr = 73b data = 4f4e4d4c4b4a49484746454443424140
139665 [L1] Cache hit from L2: addr = 73b, data = 4b
139665 [TEST] CPU read @0x7b0
139675 [L1] Cache miss: addr = 7b0
139675 [TEST] CPU read @0x66c
139695 [L2] Cache miss: addr = 7b0
139705 [MEM] Mem hit: addr = 7a0, data = a0
139715 [L2] Cache Allocate: addr = 7b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
139725 [L1] Cache Allocate: addr = 66c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
139725 [L1] Cache hit from L2: addr = 66c, data = bc
139725 [TEST] CPU read @0x757
139735 [L1] Cache miss: addr = 757
139735 [TEST] CPU read @0x7d8
139755 [L2] Cache miss: addr = 757
139765 [MEM] Mem hit: addr = 740, data = 40
139775 [L2] Cache Allocate: addr = 757 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
139785 [L1] Cache Allocate: addr = 7d8 data = 5f5e5d5c5b5a59585756555453525150
139785 [L1] Cache hit from L2: addr = 7d8, data = 58
139785 [TEST] CPU read @0x325
139795 [L1] Cache miss: addr = 325
139795 [TEST] CPU read @0x72a
139815 [L2] Cache miss: addr = 325
139825 [MEM] Mem hit: addr = 320, data = 20
139835 [L2] Cache Allocate: addr = 325 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
139845 [L1] Cache Allocate: addr = 72a data = 2f2e2d2c2b2a29282726252423222120
139845 [L1] Cache hit from L2: addr = 72a, data = 2a
139845 [TEST] CPU read @0x0a0
139855 [L1] Cache miss: addr = 0a0
139855 [TEST] CPU read @0x4a4
139875 [L2] Cache hit: addr = 0a0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
139885 [L1] Cache Allocate: addr = 4a4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
139885 [L1] Cache hit from L2: addr = 4a4, data = a4
139885 [TEST] CPU read @0x490
139895 [L1] Cache miss: addr = 490
139895 [TEST] CPU read @0x555
139915 [L2] Cache miss: addr = 490
139925 [MEM] Mem hit: addr = 480, data = 80
139935 [L2] Cache Allocate: addr = 490 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
139945 [L1] Cache Allocate: addr = 555 data = 9f9e9d9c9b9a99989796959493929190
139945 [L1] Cache hit from L2: addr = 555, data = 95
139945 [TEST] CPU read @0x246
139955 [L1] Cache miss: addr = 246
139955 [TEST] CPU read @0x1a7
139975 [L2] Cache miss: addr = 246
139985 [MEM] Mem hit: addr = 240, data = 40
139995 [L2] Cache Allocate: addr = 246 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
140005 [L1] Cache Allocate: addr = 1a7 data = 4f4e4d4c4b4a49484746454443424140
140005 [L1] Cache hit from L2: addr = 1a7, data = 47
140005 [TEST] CPU read @0x525
140015 [L1] Cache miss: addr = 525
140015 [TEST] CPU read @0x3a5
140035 [L2] Cache miss: addr = 525
140045 [MEM] Mem hit: addr = 520, data = 20
140055 [L2] Cache Allocate: addr = 525 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
140065 [L1] Cache Allocate: addr = 3a5 data = 2f2e2d2c2b2a29282726252423222120
140065 [L1] Cache hit from L2: addr = 3a5, data = 25
140065 [TEST] CPU read @0x606
140075 [L1] Cache miss: addr = 606
140075 [TEST] CPU read @0x3d1
140095 [L2] Cache miss: addr = 606
140105 [MEM] Mem hit: addr = 600, data = 00
140115 [L2] Cache Allocate: addr = 606 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
140125 [L1] Cache Allocate: addr = 3d1 data = 0f0e0d0c0b0a09080706050403020100
140125 [L1] Cache hit from L2: addr = 3d1, data = 01
140125 [TEST] CPU read @0x4c6
140135 [L1] Cache miss: addr = 4c6
140135 [TEST] CPU read @0x146
140155 [L2] Cache miss: addr = 4c6
140165 [MEM] Mem hit: addr = 4c0, data = c0
140175 [L2] Cache Allocate: addr = 4c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
140185 [L1] Cache Allocate: addr = 146 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
140185 [L1] Cache hit from L2: addr = 146, data = c6
140185 [TEST] CPU read @0x27b
140195 [L1] Cache miss: addr = 27b
140195 [TEST] CPU read @0x380
140215 [L2] Cache hit: addr = 27b, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
140225 [L1] Cache Allocate: addr = 380 data = 6f6e6d6c6b6a69686766656463626160
140225 [L1] Cache hit from L2: addr = 380, data = 60
140225 [TEST] CPU read @0x252
140235 [L1] Cache miss: addr = 252
140235 [TEST] CPU read @0x127
140255 [L2] Cache hit: addr = 252, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
140265 [L1] Cache Allocate: addr = 127 data = 4f4e4d4c4b4a49484746454443424140
140265 [L1] Cache hit from L2: addr = 127, data = 47
140265 [TEST] CPU read @0x7eb
140275 [L1] Cache miss: addr = 7eb
140275 [TEST] CPU read @0x071
140295 [L2] Cache miss: addr = 7eb
140305 [MEM] Mem hit: addr = 7e0, data = e0
140315 [L2] Cache Allocate: addr = 7eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
140325 [L1] Cache Allocate: addr = 071 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
140325 [L1] Cache hit from L2: addr = 071, data = e1
140325 [TEST] CPU read @0x7c5
140335 [L1] Cache miss: addr = 7c5
140335 [TEST] CPU read @0x525
140355 [L2] Cache miss: addr = 7c5
140365 [MEM] Mem hit: addr = 7c0, data = c0
140375 [L2] Cache Allocate: addr = 7c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
140385 [L1] Cache Allocate: addr = 525 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
140385 [L1] Cache hit from L2: addr = 525, data = c5
140385 [TEST] CPU read @0x569
140395 [L1] Cache miss: addr = 569
140395 [TEST] CPU read @0x2e2
140415 [L2] Cache miss: addr = 569
140425 [MEM] Mem hit: addr = 560, data = 60
140435 [L2] Cache Allocate: addr = 569 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
140445 [L1] Cache Allocate: addr = 2e2 data = 6f6e6d6c6b6a69686766656463626160
140445 [L1] Cache hit from L2: addr = 2e2, data = 62
140445 [TEST] CPU read @0x272
140455 [L1] Cache miss: addr = 272
140455 [TEST] CPU read @0x388
140475 [L2] Cache hit: addr = 272, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
140485 [L1] Cache Allocate: addr = 388 data = 6f6e6d6c6b6a69686766656463626160
140485 [L1] Cache hit from L2: addr = 388, data = 68
140485 [TEST] CPU read @0x247
140495 [L1] Cache miss: addr = 247
140495 [TEST] CPU read @0x50e
140515 [L2] Cache hit: addr = 247, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
140525 [L1] Cache Allocate: addr = 50e data = 4f4e4d4c4b4a49484746454443424140
140525 [L1] Cache hit from L2: addr = 50e, data = 4e
140525 [TEST] CPU read @0x53e
140535 [L1] Cache miss: addr = 53e
140535 [TEST] CPU read @0x6cc
140555 [L2] Cache hit: addr = 53e, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
140565 [L1] Cache Allocate: addr = 6cc data = 2f2e2d2c2b2a29282726252423222120
140565 [L1] Cache hit from L2: addr = 6cc, data = 2c
140565 [TEST] CPU read @0x387
140575 [L1] Cache miss: addr = 387
140575 [TEST] CPU read @0x3bf
140595 [L2] Cache miss: addr = 387
140605 [MEM] Mem hit: addr = 380, data = 80
140615 [L2] Cache Allocate: addr = 387 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
140625 [L1] Cache Allocate: addr = 3bf data = 8f8e8d8c8b8a89888786858483828180
140625 [L1] Cache hit from L2: addr = 3bf, data = 8f
140625 [TEST] CPU read @0x625
140635 [L1] Cache miss: addr = 625
140635 [TEST] CPU read @0x52f
140655 [L2] Cache miss: addr = 625
140665 [MEM] Mem hit: addr = 620, data = 20
140675 [L2] Cache Allocate: addr = 625 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
140685 [L1] Cache Allocate: addr = 52f data = 2f2e2d2c2b2a29282726252423222120
140685 [L1] Cache hit from L2: addr = 52f, data = 2f
140685 [TEST] CPU read @0x051
140695 [L1] Cache miss: addr = 051
140695 [TEST] CPU read @0x633
140715 [L2] Cache miss: addr = 051
140725 [MEM] Mem hit: addr = 040, data = 40
140735 [L2] Cache Allocate: addr = 051 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
140745 [L1] Cache Allocate: addr = 633 data = 5f5e5d5c5b5a59585756555453525150
140745 [L1] Cache hit from L2: addr = 633, data = 53
140745 [TEST] CPU read @0x5f1
140755 [L1] Cache miss: addr = 5f1
140755 [TEST] CPU read @0x0fa
140775 [L2] Cache hit: addr = 5f1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
140785 [L1] Cache Allocate: addr = 0fa data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
140785 [L1] Cache hit from L2: addr = 0fa, data = ea
140785 [TEST] CPU read @0x217
140795 [L1] Cache miss: addr = 217
140795 [TEST] CPU read @0x108
140815 [L2] Cache miss: addr = 217
140825 [MEM] Mem hit: addr = 200, data = 00
140835 [L2] Cache Allocate: addr = 217 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
140845 [L1] Cache Allocate: addr = 108 data = 1f1e1d1c1b1a19181716151413121110
140845 [L1] Cache hit from L2: addr = 108, data = 18
140845 [TEST] CPU read @0x46a
140855 [L1] Cache miss: addr = 46a
140855 [TEST] CPU read @0x7fb
140875 [L2] Cache miss: addr = 46a
140885 [MEM] Mem hit: addr = 460, data = 60
140895 [L2] Cache Allocate: addr = 46a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
140905 [L1] Cache Allocate: addr = 7fb data = 6f6e6d6c6b6a69686766656463626160
140905 [L1] Cache hit from L2: addr = 7fb, data = 6b
140905 [TEST] CPU read @0x272
140915 [L1] Cache miss: addr = 272
140915 [TEST] CPU read @0x165
140935 [L2] Cache hit: addr = 272, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
140945 [L1] Cache Allocate: addr = 165 data = 6f6e6d6c6b6a69686766656463626160
140945 [L1] Cache hit from L2: addr = 165, data = 65
140945 [TEST] CPU read @0x0e5
140955 [L1] Cache miss: addr = 0e5
140955 [TEST] CPU read @0x22f
140975 [L2] Cache miss: addr = 0e5
140985 [MEM] Mem hit: addr = 0e0, data = e0
140995 [L2] Cache Allocate: addr = 0e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
141005 [L1] Cache Allocate: addr = 22f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
141005 [L1] Cache hit from L2: addr = 22f, data = ef
141005 [TEST] CPU read @0x653
141015 [L1] Cache miss: addr = 653
141015 [TEST] CPU read @0x71f
141035 [L2] Cache miss: addr = 653
141045 [MEM] Mem hit: addr = 640, data = 40
141055 [L2] Cache Allocate: addr = 653 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
141065 [L1] Cache Allocate: addr = 71f data = 5f5e5d5c5b5a59585756555453525150
141065 [L1] Cache hit from L2: addr = 71f, data = 5f
141065 [TEST] CPU read @0x483
141075 [L1] Cache miss: addr = 483
141075 [TEST] CPU read @0x709
141095 [L2] Cache miss: addr = 483
141105 [MEM] Mem hit: addr = 480, data = 80
141115 [L2] Cache Allocate: addr = 483 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
141125 [L1] Cache Allocate: addr = 709 data = 8f8e8d8c8b8a89888786858483828180
141125 [L1] Cache hit from L2: addr = 709, data = 89
141125 [TEST] CPU read @0x1a7
141135 [L1] Cache miss: addr = 1a7
141135 [TEST] CPU read @0x206
141155 [L2] Cache miss: addr = 1a7
141165 [MEM] Mem hit: addr = 1a0, data = a0
141175 [L2] Cache Allocate: addr = 1a7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
141185 [L1] Cache Allocate: addr = 206 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
141185 [L1] Cache hit from L2: addr = 206, data = a6
141185 [TEST] CPU read @0x6f7
141195 [L1] Cache miss: addr = 6f7
141195 [TEST] CPU read @0x05f
141215 [L2] Cache miss: addr = 6f7
141225 [MEM] Mem hit: addr = 6e0, data = e0
141235 [L2] Cache Allocate: addr = 6f7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
141245 [L1] Cache Allocate: addr = 05f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
141245 [L1] Cache hit from L2: addr = 05f, data = ff
141245 [TEST] CPU read @0x5f9
141255 [L1] Cache miss: addr = 5f9
141255 [TEST] CPU read @0x223
141275 [L2] Cache hit: addr = 5f9, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
141285 [L1] Cache Allocate: addr = 223 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
141285 [L1] Cache hit from L2: addr = 223, data = e3
141285 [TEST] CPU read @0x034
141295 [L1] Cache miss: addr = 034
141295 [TEST] CPU read @0x75e
141315 [L2] Cache miss: addr = 034
141325 [MEM] Mem hit: addr = 020, data = 20
141335 [L2] Cache Allocate: addr = 034 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
141345 [L1] Cache Allocate: addr = 75e data = 3f3e3d3c3b3a39383736353433323130
141345 [L1] Cache hit from L2: addr = 75e, data = 3e
141345 [TEST] CPU read @0x039
141355 [L1] Cache miss: addr = 039
141355 [TEST] CPU read @0x210
141375 [L2] Cache hit: addr = 039, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
141385 [L1] Cache Allocate: addr = 210 data = 2f2e2d2c2b2a29282726252423222120
141385 [L1] Cache hit from L2: addr = 210, data = 20
141385 [TEST] CPU read @0x0cd
141395 [L1] Cache miss: addr = 0cd
141395 [TEST] CPU read @0x190
141415 [L2] Cache miss: addr = 0cd
141425 [MEM] Mem hit: addr = 0c0, data = c0
141435 [L2] Cache Allocate: addr = 0cd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
141445 [L1] Cache Allocate: addr = 190 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
141445 [L1] Cache hit from L2: addr = 190, data = c0
141445 [TEST] CPU read @0x734
141455 [L1] Cache miss: addr = 734
141455 [TEST] CPU read @0x625
141475 [L2] Cache miss: addr = 734
141485 [MEM] Mem hit: addr = 720, data = 20
141495 [L2] Cache Allocate: addr = 734 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
141505 [L1] Cache Allocate: addr = 625 data = 3f3e3d3c3b3a39383736353433323130
141505 [L1] Cache hit from L2: addr = 625, data = 35
141505 [TEST] CPU read @0x06b
141515 [L1] Cache miss: addr = 06b
141515 [TEST] CPU read @0x568
141535 [L2] Cache miss: addr = 06b
141545 [MEM] Mem hit: addr = 060, data = 60
141555 [L2] Cache Allocate: addr = 06b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
141565 [L1] Cache Allocate: addr = 568 data = 6f6e6d6c6b6a69686766656463626160
141565 [L1] Cache hit from L2: addr = 568, data = 68
141565 [TEST] CPU read @0x3d9
141575 [L1] Cache miss: addr = 3d9
141575 [TEST] CPU read @0x0ba
141595 [L2] Cache miss: addr = 3d9
141605 [MEM] Mem hit: addr = 3c0, data = c0
141615 [L2] Cache Allocate: addr = 3d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
141625 [L1] Cache Allocate: addr = 0ba data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
141625 [L1] Cache hit from L2: addr = 0ba, data = da
141625 [TEST] CPU read @0x52b
141635 [L1] Cache miss: addr = 52b
141635 [TEST] CPU read @0x747
141655 [L2] Cache miss: addr = 52b
141665 [MEM] Mem hit: addr = 520, data = 20
141675 [L2] Cache Allocate: addr = 52b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
141685 [L1] Cache Allocate: addr = 747 data = 2f2e2d2c2b2a29282726252423222120
141685 [L1] Cache hit from L2: addr = 747, data = 27
141685 [TEST] CPU read @0x3e8
141695 [L1] Cache miss: addr = 3e8
141695 [TEST] CPU read @0x12f
141715 [L2] Cache miss: addr = 3e8
141725 [MEM] Mem hit: addr = 3e0, data = e0
141735 [L2] Cache Allocate: addr = 3e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
141745 [L1] Cache Allocate: addr = 12f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
141745 [L1] Cache hit from L2: addr = 12f, data = ef
141745 [TEST] CPU read @0x23f
141755 [L1] Cache miss: addr = 23f
141755 [TEST] CPU read @0x16d
141775 [L2] Cache miss: addr = 23f
141785 [MEM] Mem hit: addr = 220, data = 20
141795 [L2] Cache Allocate: addr = 23f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
141805 [L1] Cache Allocate: addr = 16d data = 3f3e3d3c3b3a39383736353433323130
141805 [L1] Cache hit from L2: addr = 16d, data = 3d
141805 [TEST] CPU read @0x119
141815 [L1] Cache miss: addr = 119
141815 [TEST] CPU read @0x6f1
141835 [L2] Cache miss: addr = 119
141845 [MEM] Mem hit: addr = 100, data = 00
141855 [L2] Cache Allocate: addr = 119 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
141865 [L1] Cache Allocate: addr = 6f1 data = 1f1e1d1c1b1a19181716151413121110
141865 [L1] Cache hit from L2: addr = 6f1, data = 11
141865 [TEST] CPU read @0x5a6
141875 [L1] Cache miss: addr = 5a6
141875 [TEST] CPU read @0x2e6
141895 [L2] Cache miss: addr = 5a6
141905 [MEM] Mem hit: addr = 5a0, data = a0
141915 [L2] Cache Allocate: addr = 5a6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
141925 [L1] Cache Allocate: addr = 2e6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
141925 [L1] Cache hit from L2: addr = 2e6, data = a6
141925 [TEST] CPU read @0x25d
141935 [L1] Cache miss: addr = 25d
141935 [TEST] CPU read @0x339
141955 [L2] Cache miss: addr = 25d
141965 [MEM] Mem hit: addr = 240, data = 40
141975 [L2] Cache Allocate: addr = 25d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
141985 [L1] Cache Allocate: addr = 339 data = 5f5e5d5c5b5a59585756555453525150
141985 [L1] Cache hit from L2: addr = 339, data = 59
141985 [TEST] CPU read @0x656
141995 [L1] Cache miss: addr = 656
141995 [TEST] CPU read @0x4cb
142015 [L2] Cache miss: addr = 656
142025 [MEM] Mem hit: addr = 640, data = 40
142035 [L2] Cache Allocate: addr = 656 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
142045 [L1] Cache Allocate: addr = 4cb data = 5f5e5d5c5b5a59585756555453525150
142045 [L1] Cache hit from L2: addr = 4cb, data = 5b
142045 [TEST] CPU read @0x049
142055 [L1] Cache miss: addr = 049
142055 [TEST] CPU read @0x5b9
142075 [L2] Cache miss: addr = 049
142085 [MEM] Mem hit: addr = 040, data = 40
142095 [L2] Cache Allocate: addr = 049 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
142105 [L1] Cache Allocate: addr = 5b9 data = 4f4e4d4c4b4a49484746454443424140
142105 [L1] Cache hit from L2: addr = 5b9, data = 49
142105 [TEST] CPU read @0x7b4
142115 [L1] Cache miss: addr = 7b4
142115 [TEST] CPU read @0x6e3
142135 [L2] Cache miss: addr = 7b4
142145 [MEM] Mem hit: addr = 7a0, data = a0
142155 [L2] Cache Allocate: addr = 7b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
142165 [L1] Cache Allocate: addr = 6e3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
142165 [L1] Cache hit from L2: addr = 6e3, data = b3
142165 [TEST] CPU read @0x549
142175 [L1] Cache miss: addr = 549
142175 [TEST] CPU read @0x3f5
142195 [L2] Cache hit: addr = 549, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
142205 [L1] Cache Allocate: addr = 3f5 data = 4f4e4d4c4b4a49484746454443424140
142205 [L1] Cache hit from L2: addr = 3f5, data = 45
142205 [TEST] CPU read @0x6a6
142215 [L1] Cache miss: addr = 6a6
142215 [TEST] CPU read @0x021
142235 [L2] Cache miss: addr = 6a6
142245 [MEM] Mem hit: addr = 6a0, data = a0
142255 [L2] Cache Allocate: addr = 6a6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
142265 [L1] Cache Allocate: addr = 021 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
142265 [L1] Cache hit from L2: addr = 021, data = a1
142265 [TEST] CPU read @0x5b0
142275 [L1] Cache hit: addr = 5b0, data = 40
142275 [TEST] CPU read @0x070
142285 [L1] Cache miss: addr = 070
142285 [TEST] CPU read @0x424
142305 [L2] Cache hit: addr = 070, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
142315 [L1] Cache Allocate: addr = 424 data = 6f6e6d6c6b6a69686766656463626160
142315 [L1] Cache hit from L2: addr = 424, data = 64
142315 [TEST] CPU read @0x0dc
142325 [L1] Cache miss: addr = 0dc
142325 [TEST] CPU read @0x13d
142345 [L2] Cache miss: addr = 0dc
142355 [MEM] Mem hit: addr = 0c0, data = c0
142365 [L2] Cache Allocate: addr = 0dc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
142375 [L1] Cache Allocate: addr = 13d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
142375 [L1] Cache hit from L2: addr = 13d, data = dd
142375 [TEST] CPU read @0x080
142385 [L1] Cache miss: addr = 080
142385 [TEST] CPU read @0x298
142405 [L2] Cache miss: addr = 080
142415 [MEM] Mem hit: addr = 080, data = 80
142425 [L2] Cache Allocate: addr = 080 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
142435 [L1] Cache Allocate: addr = 298 data = 8f8e8d8c8b8a89888786858483828180
142435 [L1] Cache hit from L2: addr = 298, data = 88
142435 [TEST] CPU read @0x25a
142445 [L1] Cache miss: addr = 25a
142445 [TEST] CPU read @0x52b
142465 [L2] Cache miss: addr = 25a
142475 [MEM] Mem hit: addr = 240, data = 40
142485 [L2] Cache Allocate: addr = 25a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
142495 [L1] Cache Allocate: addr = 52b data = 5f5e5d5c5b5a59585756555453525150
142495 [L1] Cache hit from L2: addr = 52b, data = 5b
142495 [TEST] CPU read @0x2e5
142505 [L1] Cache miss: addr = 2e5
142505 [TEST] CPU read @0x4ea
142525 [L2] Cache miss: addr = 2e5
142535 [MEM] Mem hit: addr = 2e0, data = e0
142545 [L2] Cache Allocate: addr = 2e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
142555 [L1] Cache Allocate: addr = 4ea data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
142555 [L1] Cache hit from L2: addr = 4ea, data = ea
142555 [TEST] CPU read @0x28e
142565 [L1] Cache miss: addr = 28e
142565 [TEST] CPU read @0x36e
142585 [L2] Cache miss: addr = 28e
142595 [MEM] Mem hit: addr = 280, data = 80
142605 [L2] Cache Allocate: addr = 28e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
142615 [L1] Cache Allocate: addr = 36e data = 8f8e8d8c8b8a89888786858483828180
142615 [L1] Cache hit from L2: addr = 36e, data = 8e
142615 [TEST] CPU read @0x0ef
142625 [L1] Cache miss: addr = 0ef
142625 [TEST] CPU read @0x18c
142645 [L2] Cache miss: addr = 0ef
142655 [MEM] Mem hit: addr = 0e0, data = e0
142665 [L2] Cache Allocate: addr = 0ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
142675 [L1] Cache Allocate: addr = 18c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
142675 [L1] Cache hit from L2: addr = 18c, data = ec
142675 [TEST] CPU read @0x48d
142685 [L1] Cache miss: addr = 48d
142685 [TEST] CPU read @0x724
142705 [L2] Cache miss: addr = 48d
142715 [MEM] Mem hit: addr = 480, data = 80
142725 [L2] Cache Allocate: addr = 48d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
142735 [L1] Cache Allocate: addr = 724 data = 8f8e8d8c8b8a89888786858483828180
142735 [L1] Cache hit from L2: addr = 724, data = 84
142735 [TEST] CPU read @0x55e
142745 [L1] Cache miss: addr = 55e
142745 [TEST] CPU read @0x15b
142765 [L2] Cache hit: addr = 55e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
142775 [L1] Cache Allocate: addr = 15b data = 4f4e4d4c4b4a49484746454443424140
142775 [L1] Cache hit from L2: addr = 15b, data = 4b
142775 [TEST] CPU read @0x3ae
142785 [L1] Cache miss: addr = 3ae
142785 [TEST] CPU read @0x5e2
142805 [L2] Cache miss: addr = 3ae
142815 [MEM] Mem hit: addr = 3a0, data = a0
142825 [L2] Cache Allocate: addr = 3ae data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
142835 [L1] Cache Allocate: addr = 5e2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
142835 [L1] Cache hit from L2: addr = 5e2, data = a2
142835 [TEST] CPU read @0x5bf
142845 [L1] Cache miss: addr = 5bf
142845 [TEST] CPU read @0x3bb
142865 [L2] Cache miss: addr = 5bf
142875 [MEM] Mem hit: addr = 5a0, data = a0
142885 [L2] Cache Allocate: addr = 5bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
142895 [L1] Cache Allocate: addr = 3bb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
142895 [L1] Cache hit from L2: addr = 3bb, data = bb
142895 [TEST] CPU read @0x4ca
142905 [L1] Cache hit: addr = 4ca, data = 5a
142905 [TEST] CPU read @0x2ed
142915 [L1] Cache miss: addr = 2ed
142915 [TEST] CPU read @0x674
142935 [L2] Cache miss: addr = 2ed
142945 [MEM] Mem hit: addr = 2e0, data = e0
142955 [L2] Cache Allocate: addr = 2ed data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
142965 [L1] Cache Allocate: addr = 674 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
142965 [L1] Cache hit from L2: addr = 674, data = e4
142965 [TEST] CPU read @0x6b6
142975 [L1] Cache miss: addr = 6b6
142975 [TEST] CPU read @0x2a0
142995 [L2] Cache miss: addr = 6b6
143005 [MEM] Mem hit: addr = 6a0, data = a0
143015 [L2] Cache Allocate: addr = 6b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
143025 [L1] Cache Allocate: addr = 2a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
143025 [L1] Cache hit from L2: addr = 2a0, data = b0
143025 [TEST] CPU read @0x2f8
143035 [L1] Cache miss: addr = 2f8
143035 [TEST] CPU read @0x326
143055 [L2] Cache hit: addr = 2f8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
143065 [L1] Cache Allocate: addr = 326 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
143065 [L1] Cache hit from L2: addr = 326, data = e6
143065 [TEST] CPU read @0x77d
143075 [L1] Cache miss: addr = 77d
143075 [TEST] CPU read @0x5bf
143095 [L2] Cache miss: addr = 77d
143105 [MEM] Mem hit: addr = 760, data = 60
143115 [L2] Cache Allocate: addr = 77d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
143125 [L1] Cache Allocate: addr = 5bf data = 7f7e7d7c7b7a79787776757473727170
143125 [L1] Cache hit from L2: addr = 5bf, data = 7f
143125 [TEST] CPU read @0x27f
143135 [L1] Cache miss: addr = 27f
143135 [TEST] CPU read @0x6d4
143155 [L2] Cache hit: addr = 27f, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
143165 [L1] Cache Allocate: addr = 6d4 data = 6f6e6d6c6b6a69686766656463626160
143165 [L1] Cache hit from L2: addr = 6d4, data = 64
143165 [TEST] CPU read @0x121
143175 [L1] Cache miss: addr = 121
143175 [TEST] CPU read @0x20d
143195 [L2] Cache hit: addr = 121, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
143205 [L1] Cache Allocate: addr = 20d data = 2f2e2d2c2b2a29282726252423222120
143205 [L1] Cache hit from L2: addr = 20d, data = 2d
143205 [TEST] CPU read @0x457
143215 [L1] Cache miss: addr = 457
143215 [TEST] CPU read @0x43d
143235 [L2] Cache miss: addr = 457
143245 [MEM] Mem hit: addr = 440, data = 40
143255 [L2] Cache Allocate: addr = 457 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
143265 [L1] Cache Allocate: addr = 43d data = 5f5e5d5c5b5a59585756555453525150
143265 [L1] Cache hit from L2: addr = 43d, data = 5d
143265 [TEST] CPU read @0x4e6
143275 [L1] Cache miss: addr = 4e6
143275 [TEST] CPU read @0x33e
143295 [L2] Cache miss: addr = 4e6
143305 [MEM] Mem hit: addr = 4e0, data = e0
143315 [L2] Cache Allocate: addr = 4e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
143325 [L1] Cache Allocate: addr = 33e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
143325 [L1] Cache hit from L2: addr = 33e, data = ee
143325 [TEST] CPU read @0x590
143335 [L1] Cache miss: addr = 590
143335 [TEST] CPU read @0x4d8
143355 [L2] Cache miss: addr = 590
143365 [MEM] Mem hit: addr = 580, data = 80
143375 [L2] Cache Allocate: addr = 590 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
143385 [L1] Cache Allocate: addr = 4d8 data = 9f9e9d9c9b9a99989796959493929190
143385 [L1] Cache hit from L2: addr = 4d8, data = 98
143385 [TEST] CPU read @0x6f3
143395 [L1] Cache miss: addr = 6f3
143395 [TEST] CPU read @0x159
143415 [L2] Cache miss: addr = 6f3
143425 [MEM] Mem hit: addr = 6e0, data = e0
143435 [L2] Cache Allocate: addr = 6f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
143445 [L1] Cache Allocate: addr = 159 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
143445 [L1] Cache hit from L2: addr = 159, data = f9
143445 [TEST] CPU read @0x135
143455 [L1] Cache miss: addr = 135
143455 [TEST] CPU read @0x013
143475 [L2] Cache hit: addr = 135, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
143485 [L1] Cache Allocate: addr = 013 data = 2f2e2d2c2b2a29282726252423222120
143485 [L1] Cache hit from L2: addr = 013, data = 23
143485 [TEST] CPU read @0x7cf
143495 [L1] Cache miss: addr = 7cf
143495 [TEST] CPU read @0x7a3
143515 [L2] Cache miss: addr = 7cf
143525 [MEM] Mem hit: addr = 7c0, data = c0
143535 [L2] Cache Allocate: addr = 7cf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
143545 [L1] Cache Allocate: addr = 7a3 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
143545 [L1] Cache hit from L2: addr = 7a3, data = c3
143545 [TEST] CPU read @0x211
143555 [L1] Cache miss: addr = 211
143555 [TEST] CPU read @0x210
143575 [L2] Cache miss: addr = 211
143585 [MEM] Mem hit: addr = 200, data = 00
143595 [L2] Cache Allocate: addr = 211 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
143605 [L1] Cache Allocate: addr = 210 data = 1f1e1d1c1b1a19181716151413121110
143605 [L1] Cache hit from L2: addr = 210, data = 10
143605 [TEST] CPU read @0x46e
143615 [L1] Cache miss: addr = 46e
143615 [TEST] CPU read @0x5fd
143635 [L2] Cache miss: addr = 46e
143645 [MEM] Mem hit: addr = 460, data = 60
143655 [L2] Cache Allocate: addr = 46e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
143665 [L1] Cache Allocate: addr = 5fd data = 6f6e6d6c6b6a69686766656463626160
143665 [L1] Cache hit from L2: addr = 5fd, data = 6d
143665 [TEST] CPU read @0x004
143675 [L1] Cache miss: addr = 004
143675 [TEST] CPU read @0x09d
143695 [L2] Cache miss: addr = 004
143705 [MEM] Mem hit: addr = 000, data = 00
143715 [L2] Cache Allocate: addr = 004 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
143725 [L1] Cache Allocate: addr = 09d data = 0f0e0d0c0b0a09080706050403020100
143725 [L1] Cache hit from L2: addr = 09d, data = 0d
143725 [TEST] CPU read @0x436
143735 [L1] Cache miss: addr = 436
143735 [TEST] CPU read @0x220
143755 [L2] Cache miss: addr = 436
143765 [MEM] Mem hit: addr = 420, data = 20
143775 [L2] Cache Allocate: addr = 436 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
143785 [L1] Cache Allocate: addr = 220 data = 3f3e3d3c3b3a39383736353433323130
143785 [L1] Cache hit from L2: addr = 220, data = 30
143785 [TEST] CPU read @0x409
143795 [L1] Cache miss: addr = 409
143795 [TEST] CPU read @0x098
143815 [L2] Cache miss: addr = 409
143825 [MEM] Mem hit: addr = 400, data = 00
143835 [L2] Cache Allocate: addr = 409 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
143845 [L1] Cache Allocate: addr = 098 data = 0f0e0d0c0b0a09080706050403020100
143845 [L1] Cache hit from L2: addr = 098, data = 08
143845 [TEST] CPU read @0x1cd
143855 [L1] Cache miss: addr = 1cd
143855 [TEST] CPU read @0x1bb
143875 [L2] Cache miss: addr = 1cd
143885 [MEM] Mem hit: addr = 1c0, data = c0
143895 [L2] Cache Allocate: addr = 1cd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
143905 [L1] Cache Allocate: addr = 1bb data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
143905 [L1] Cache hit from L2: addr = 1bb, data = cb
143905 [TEST] CPU read @0x37f
143915 [L1] Cache miss: addr = 37f
143915 [TEST] CPU read @0x37f
143935 [L2] Cache miss: addr = 37f
143945 [MEM] Mem hit: addr = 360, data = 60
143955 [L2] Cache Allocate: addr = 37f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
143965 [L1] Cache Allocate: addr = 37f data = 7f7e7d7c7b7a79787776757473727170
143965 [L1] Cache hit from L2: addr = 37f, data = 7f
143965 [TEST] CPU read @0x502
143975 [L1] Cache miss: addr = 502
143975 [TEST] CPU read @0x7de
143995 [L2] Cache hit: addr = 502, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
144005 [L1] Cache Allocate: addr = 7de data = 0f0e0d0c0b0a09080706050403020100
144005 [L1] Cache hit from L2: addr = 7de, data = 0e
144005 [TEST] CPU read @0x0cf
144015 [L1] Cache miss: addr = 0cf
144015 [TEST] CPU read @0x45b
144035 [L2] Cache miss: addr = 0cf
144045 [MEM] Mem hit: addr = 0c0, data = c0
144055 [L2] Cache Allocate: addr = 0cf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
144065 [L1] Cache Allocate: addr = 45b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
144065 [L1] Cache hit from L2: addr = 45b, data = cb
144065 [TEST] CPU read @0x5ba
144075 [L1] Cache miss: addr = 5ba
144075 [TEST] CPU read @0x3b7
144095 [L2] Cache miss: addr = 5ba
144105 [MEM] Mem hit: addr = 5a0, data = a0
144115 [L2] Cache Allocate: addr = 5ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
144125 [L1] Cache Allocate: addr = 3b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
144125 [L1] Cache hit from L2: addr = 3b7, data = b7
144125 [TEST] CPU read @0x10f
144135 [L1] Cache miss: addr = 10f
144135 [TEST] CPU read @0x0c3
144155 [L2] Cache miss: addr = 10f
144165 [MEM] Mem hit: addr = 100, data = 00
144175 [L2] Cache Allocate: addr = 10f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
144185 [L1] Cache Allocate: addr = 0c3 data = 0f0e0d0c0b0a09080706050403020100
144185 [L1] Cache hit from L2: addr = 0c3, data = 03
144185 [TEST] CPU read @0x725
144195 [L1] Cache miss: addr = 725
144195 [TEST] CPU read @0x009
144215 [L2] Cache miss: addr = 725
144225 [MEM] Mem hit: addr = 720, data = 20
144235 [L2] Cache Allocate: addr = 725 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
144245 [L1] Cache Allocate: addr = 009 data = 2f2e2d2c2b2a29282726252423222120
144245 [L1] Cache hit from L2: addr = 009, data = 29
144245 [TEST] CPU read @0x7a6
144255 [L1] Cache miss: addr = 7a6
144255 [TEST] CPU read @0x632
144275 [L2] Cache miss: addr = 7a6
144285 [MEM] Mem hit: addr = 7a0, data = a0
144295 [L2] Cache Allocate: addr = 7a6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
144305 [L1] Cache Allocate: addr = 632 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
144305 [L1] Cache hit from L2: addr = 632, data = a2
144305 [TEST] CPU read @0x621
144315 [L1] Cache miss: addr = 621
144315 [TEST] CPU read @0x46c
144335 [L2] Cache miss: addr = 621
144345 [MEM] Mem hit: addr = 620, data = 20
144355 [L2] Cache Allocate: addr = 621 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
144365 [L1] Cache Allocate: addr = 46c data = 2f2e2d2c2b2a29282726252423222120
144365 [L1] Cache hit from L2: addr = 46c, data = 2c
144365 [TEST] CPU read @0x09f
144375 [L1] Cache hit: addr = 09f, data = 0f
144375 [TEST] CPU read @0x161
144385 [L1] Cache miss: addr = 161
144385 [TEST] CPU read @0x51f
144405 [L2] Cache miss: addr = 161
144415 [MEM] Mem hit: addr = 160, data = 60
144425 [L2] Cache Allocate: addr = 161 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
144435 [L1] Cache Allocate: addr = 51f data = 6f6e6d6c6b6a69686766656463626160
144435 [L1] Cache hit from L2: addr = 51f, data = 6f
144435 [TEST] CPU read @0x2b2
144445 [L1] Cache miss: addr = 2b2
144445 [TEST] CPU read @0x1b6
144465 [L2] Cache miss: addr = 2b2
144475 [MEM] Mem hit: addr = 2a0, data = a0
144485 [L2] Cache Allocate: addr = 2b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
144495 [L1] Cache Allocate: addr = 1b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
144495 [L1] Cache hit from L2: addr = 1b6, data = b6
144495 [TEST] CPU read @0x0e2
144505 [L1] Cache miss: addr = 0e2
144505 [TEST] CPU read @0x361
144525 [L2] Cache miss: addr = 0e2
144535 [MEM] Mem hit: addr = 0e0, data = e0
144545 [L2] Cache Allocate: addr = 0e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
144555 [L1] Cache Allocate: addr = 361 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
144555 [L1] Cache hit from L2: addr = 361, data = e1
144555 [TEST] CPU read @0x485
144565 [L1] Cache miss: addr = 485
144565 [TEST] CPU read @0x5bd
144585 [L2] Cache miss: addr = 485
144595 [MEM] Mem hit: addr = 480, data = 80
144605 [L2] Cache Allocate: addr = 485 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
144615 [L1] Cache Allocate: addr = 5bd data = 8f8e8d8c8b8a89888786858483828180
144615 [L1] Cache hit from L2: addr = 5bd, data = 8d
144615 [TEST] CPU read @0x5b3
144625 [L1] Cache hit: addr = 5b3, data = 83
144625 [TEST] CPU read @0x6e4
144635 [L1] Cache miss: addr = 6e4
144635 [TEST] CPU read @0x29b
144655 [L2] Cache miss: addr = 6e4
144665 [MEM] Mem hit: addr = 6e0, data = e0
144675 [L2] Cache Allocate: addr = 6e4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
144685 [L1] Cache Allocate: addr = 29b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
144685 [L1] Cache hit from L2: addr = 29b, data = eb
144685 [TEST] CPU read @0x569
144695 [L1] Cache miss: addr = 569
144695 [TEST] CPU read @0x1fd
144715 [L2] Cache miss: addr = 569
144725 [MEM] Mem hit: addr = 560, data = 60
144735 [L2] Cache Allocate: addr = 569 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
144745 [L1] Cache Allocate: addr = 1fd data = 6f6e6d6c6b6a69686766656463626160
144745 [L1] Cache hit from L2: addr = 1fd, data = 6d
144745 [TEST] CPU read @0x1df
144755 [L1] Cache miss: addr = 1df
144755 [TEST] CPU read @0x494
144775 [L2] Cache miss: addr = 1df
144785 [MEM] Mem hit: addr = 1c0, data = c0
144795 [L2] Cache Allocate: addr = 1df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
144805 [L1] Cache Allocate: addr = 494 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
144805 [L1] Cache hit from L2: addr = 494, data = d4
144805 [TEST] CPU read @0x22c
144815 [L1] Cache hit: addr = 22c, data = 3c
144815 [TEST] CPU read @0x3c0
144825 [L1] Cache miss: addr = 3c0
144825 [TEST] CPU read @0x21a
144845 [L2] Cache miss: addr = 3c0
144855 [MEM] Mem hit: addr = 3c0, data = c0
144865 [L2] Cache Allocate: addr = 3c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
144875 [L1] Cache Allocate: addr = 21a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
144875 [L1] Cache hit from L2: addr = 21a, data = ca
144875 [TEST] CPU read @0x1db
144885 [L1] Cache miss: addr = 1db
144885 [TEST] CPU read @0x525
144905 [L2] Cache miss: addr = 1db
144915 [MEM] Mem hit: addr = 1c0, data = c0
144925 [L2] Cache Allocate: addr = 1db data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
144935 [L1] Cache Allocate: addr = 525 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
144935 [L1] Cache hit from L2: addr = 525, data = d5
144935 [TEST] CPU read @0x09d
144945 [L1] Cache miss: addr = 09d
144945 [TEST] CPU read @0x3fe
144965 [L2] Cache miss: addr = 09d
144975 [MEM] Mem hit: addr = 080, data = 80
144985 [L2] Cache Allocate: addr = 09d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
144995 [L1] Cache Allocate: addr = 3fe data = 9f9e9d9c9b9a99989796959493929190
144995 [L1] Cache hit from L2: addr = 3fe, data = 9e
144995 [TEST] CPU read @0x5a6
145005 [L1] Cache miss: addr = 5a6
145005 [TEST] CPU read @0x3cc
145025 [L2] Cache miss: addr = 5a6
145035 [MEM] Mem hit: addr = 5a0, data = a0
145045 [L2] Cache Allocate: addr = 5a6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
145055 [L1] Cache Allocate: addr = 3cc data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
145055 [L1] Cache hit from L2: addr = 3cc, data = ac
145055 [TEST] CPU read @0x570
145065 [L1] Cache miss: addr = 570
145065 [TEST] CPU read @0x2bf
145085 [L2] Cache hit: addr = 570, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
145095 [L1] Cache Allocate: addr = 2bf data = 6f6e6d6c6b6a69686766656463626160
145095 [L1] Cache hit from L2: addr = 2bf, data = 6f
145095 [TEST] CPU read @0x166
145105 [L1] Cache miss: addr = 166
145105 [TEST] CPU read @0x168
145125 [L2] Cache miss: addr = 166
145135 [MEM] Mem hit: addr = 160, data = 60
145145 [L2] Cache Allocate: addr = 166 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
145155 [L1] Cache Allocate: addr = 168 data = 6f6e6d6c6b6a69686766656463626160
145155 [L1] Cache hit from L2: addr = 168, data = 68
145155 [TEST] CPU read @0x006
145165 [L1] Cache hit: addr = 006, data = 26
145165 [TEST] CPU read @0x669
145175 [L1] Cache miss: addr = 669
145175 [TEST] CPU read @0x0c0
145195 [L2] Cache miss: addr = 669
145205 [MEM] Mem hit: addr = 660, data = 60
145215 [L2] Cache Allocate: addr = 669 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
145225 [L1] Cache Allocate: addr = 0c0 data = 6f6e6d6c6b6a69686766656463626160
145225 [L1] Cache hit from L2: addr = 0c0, data = 60
145225 [TEST] CPU read @0x1e9
145235 [L1] Cache miss: addr = 1e9
145235 [TEST] CPU read @0x094
145255 [L2] Cache miss: addr = 1e9
145265 [MEM] Mem hit: addr = 1e0, data = e0
145275 [L2] Cache Allocate: addr = 1e9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
145285 [L1] Cache Allocate: addr = 094 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
145285 [L1] Cache hit from L2: addr = 094, data = e4
145285 [TEST] CPU read @0x42d
145295 [L1] Cache miss: addr = 42d
145295 [TEST] CPU read @0x573
145315 [L2] Cache miss: addr = 42d
145325 [MEM] Mem hit: addr = 420, data = 20
145335 [L2] Cache Allocate: addr = 42d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
145345 [L1] Cache Allocate: addr = 573 data = 2f2e2d2c2b2a29282726252423222120
145345 [L1] Cache hit from L2: addr = 573, data = 23
145345 [TEST] CPU read @0x642
145355 [L1] Cache miss: addr = 642
145355 [TEST] CPU read @0x627
145375 [L2] Cache miss: addr = 642
145385 [MEM] Mem hit: addr = 640, data = 40
145395 [L2] Cache Allocate: addr = 642 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
145405 [L1] Cache Allocate: addr = 627 data = 4f4e4d4c4b4a49484746454443424140
145405 [L1] Cache hit from L2: addr = 627, data = 47
145405 [TEST] CPU read @0x6ce
145415 [L1] Cache miss: addr = 6ce
145415 [TEST] CPU read @0x72d
145435 [L2] Cache hit: addr = 6ce, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
145445 [L1] Cache Allocate: addr = 72d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
145445 [L1] Cache hit from L2: addr = 72d, data = cd
145445 [TEST] CPU read @0x7dd
145455 [L1] Cache miss: addr = 7dd
145455 [TEST] CPU read @0x0dc
145475 [L2] Cache miss: addr = 7dd
145485 [MEM] Mem hit: addr = 7c0, data = c0
145495 [L2] Cache Allocate: addr = 7dd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
145505 [L1] Cache Allocate: addr = 0dc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
145505 [L1] Cache hit from L2: addr = 0dc, data = dc
145505 [TEST] CPU read @0x07a
145515 [L1] Cache miss: addr = 07a
145515 [TEST] CPU read @0x0c3
145535 [L2] Cache miss: addr = 07a
145545 [MEM] Mem hit: addr = 060, data = 60
145555 [L2] Cache Allocate: addr = 07a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
145565 [L1] Cache Allocate: addr = 0c3 data = 7f7e7d7c7b7a79787776757473727170
145565 [L1] Cache hit from L2: addr = 0c3, data = 73
145565 [TEST] CPU read @0x631
145575 [L1] Cache miss: addr = 631
145575 [TEST] CPU read @0x3f4
145595 [L2] Cache miss: addr = 631
145605 [MEM] Mem hit: addr = 620, data = 20
145615 [L2] Cache Allocate: addr = 631 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
145625 [L1] Cache Allocate: addr = 3f4 data = 3f3e3d3c3b3a39383736353433323130
145625 [L1] Cache hit from L2: addr = 3f4, data = 34
145625 [TEST] CPU read @0x0ef
145635 [L1] Cache miss: addr = 0ef
145635 [TEST] CPU read @0x3c0
145655 [L2] Cache miss: addr = 0ef
145665 [MEM] Mem hit: addr = 0e0, data = e0
145675 [L2] Cache Allocate: addr = 0ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
145685 [L1] Cache Allocate: addr = 3c0 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
145685 [L1] Cache hit from L2: addr = 3c0, data = e0
145685 [TEST] CPU read @0x127
145695 [L1] Cache miss: addr = 127
145695 [TEST] CPU read @0x1a1
145715 [L2] Cache hit: addr = 127, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
145725 [L1] Cache Allocate: addr = 1a1 data = 2f2e2d2c2b2a29282726252423222120
145725 [L1] Cache hit from L2: addr = 1a1, data = 21
145725 [TEST] CPU read @0x03f
145735 [L1] Cache miss: addr = 03f
145735 [TEST] CPU read @0x4cc
145755 [L2] Cache miss: addr = 03f
145765 [MEM] Mem hit: addr = 020, data = 20
145775 [L2] Cache Allocate: addr = 03f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
145785 [L1] Cache Allocate: addr = 4cc data = 3f3e3d3c3b3a39383736353433323130
145785 [L1] Cache hit from L2: addr = 4cc, data = 3c
145785 [TEST] CPU read @0x25a
145795 [L1] Cache miss: addr = 25a
145795 [TEST] CPU read @0x7a8
145815 [L2] Cache miss: addr = 25a
145825 [MEM] Mem hit: addr = 240, data = 40
145835 [L2] Cache Allocate: addr = 25a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
145845 [L1] Cache Allocate: addr = 7a8 data = 5f5e5d5c5b5a59585756555453525150
145845 [L1] Cache hit from L2: addr = 7a8, data = 58
145845 [TEST] CPU read @0x612
145855 [L1] Cache miss: addr = 612
145855 [TEST] CPU read @0x4e0
145875 [L2] Cache miss: addr = 612
145885 [MEM] Mem hit: addr = 600, data = 00
145895 [L2] Cache Allocate: addr = 612 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
145905 [L1] Cache Allocate: addr = 4e0 data = 1f1e1d1c1b1a19181716151413121110
145905 [L1] Cache hit from L2: addr = 4e0, data = 10
145905 [TEST] CPU read @0x6cb
145915 [L1] Cache miss: addr = 6cb
145915 [TEST] CPU read @0x199
145935 [L2] Cache hit: addr = 6cb, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
145945 [L1] Cache Allocate: addr = 199 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
145945 [L1] Cache hit from L2: addr = 199, data = c9
145945 [TEST] CPU read @0x4b5
145955 [L1] Cache miss: addr = 4b5
145955 [TEST] CPU read @0x6b9
145975 [L2] Cache miss: addr = 4b5
145985 [MEM] Mem hit: addr = 4a0, data = a0
145995 [L2] Cache Allocate: addr = 4b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
146005 [L1] Cache Allocate: addr = 6b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
146005 [L1] Cache hit from L2: addr = 6b9, data = b9
146005 [TEST] CPU read @0x026
146015 [L1] Cache miss: addr = 026
146015 [TEST] CPU read @0x2e3
146035 [L2] Cache hit: addr = 026, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
146045 [L1] Cache Allocate: addr = 2e3 data = 2f2e2d2c2b2a29282726252423222120
146045 [L1] Cache hit from L2: addr = 2e3, data = 23
146045 [TEST] CPU read @0x6d6
146055 [L1] Cache miss: addr = 6d6
146055 [TEST] CPU read @0x788
146075 [L2] Cache hit: addr = 6d6, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
146085 [L1] Cache Allocate: addr = 788 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
146085 [L1] Cache hit from L2: addr = 788, data = c8
146085 [TEST] CPU read @0x626
146095 [L1] Cache miss: addr = 626
146095 [TEST] CPU read @0x65f
146115 [L2] Cache miss: addr = 626
146125 [MEM] Mem hit: addr = 620, data = 20
146135 [L2] Cache Allocate: addr = 626 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
146145 [L1] Cache Allocate: addr = 65f data = 2f2e2d2c2b2a29282726252423222120
146145 [L1] Cache hit from L2: addr = 65f, data = 2f
146145 [TEST] CPU read @0x23e
146155 [L1] Cache miss: addr = 23e
146155 [TEST] CPU read @0x156
146175 [L2] Cache miss: addr = 23e
146185 [MEM] Mem hit: addr = 220, data = 20
146195 [L2] Cache Allocate: addr = 23e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
146205 [L1] Cache Allocate: addr = 156 data = 3f3e3d3c3b3a39383736353433323130
146205 [L1] Cache hit from L2: addr = 156, data = 36
146205 [TEST] CPU read @0x23d
146215 [L1] Cache miss: addr = 23d
146215 [TEST] CPU read @0x4aa
146235 [L2] Cache hit: addr = 23d, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
146245 [L1] Cache Allocate: addr = 4aa data = 2f2e2d2c2b2a29282726252423222120
146245 [L1] Cache hit from L2: addr = 4aa, data = 2a
146245 [TEST] CPU read @0x368
146255 [L1] Cache miss: addr = 368
146255 [TEST] CPU read @0x717
146275 [L2] Cache miss: addr = 368
146285 [MEM] Mem hit: addr = 360, data = 60
146295 [L2] Cache Allocate: addr = 368 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
146305 [L1] Cache Allocate: addr = 717 data = 6f6e6d6c6b6a69686766656463626160
146305 [L1] Cache hit from L2: addr = 717, data = 67
146305 [TEST] CPU read @0x310
146315 [L1] Cache miss: addr = 310
146315 [TEST] CPU read @0x5e9
146335 [L2] Cache miss: addr = 310
146345 [MEM] Mem hit: addr = 300, data = 00
146355 [L2] Cache Allocate: addr = 310 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
146365 [L1] Cache Allocate: addr = 5e9 data = 1f1e1d1c1b1a19181716151413121110
146365 [L1] Cache hit from L2: addr = 5e9, data = 19
146365 [TEST] CPU read @0x346
146375 [L1] Cache miss: addr = 346
146375 [TEST] CPU read @0x1d8
146395 [L2] Cache miss: addr = 346
146405 [MEM] Mem hit: addr = 340, data = 40
146415 [L2] Cache Allocate: addr = 346 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
146425 [L1] Cache Allocate: addr = 1d8 data = 4f4e4d4c4b4a49484746454443424140
146425 [L1] Cache hit from L2: addr = 1d8, data = 48
146425 [TEST] CPU read @0x0df
146435 [L1] Cache miss: addr = 0df
146435 [TEST] CPU read @0x546
146455 [L2] Cache miss: addr = 0df
146465 [MEM] Mem hit: addr = 0c0, data = c0
146475 [L2] Cache Allocate: addr = 0df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
146485 [L1] Cache Allocate: addr = 546 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
146485 [L1] Cache hit from L2: addr = 546, data = d6
146485 [TEST] CPU read @0x013
146495 [L1] Cache miss: addr = 013
146495 [TEST] CPU read @0x60e
146515 [L2] Cache miss: addr = 013
146525 [MEM] Mem hit: addr = 000, data = 00
146535 [L2] Cache Allocate: addr = 013 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
146545 [L1] Cache Allocate: addr = 60e data = 1f1e1d1c1b1a19181716151413121110
146545 [L1] Cache hit from L2: addr = 60e, data = 1e
146545 [TEST] CPU read @0x170
146555 [L1] Cache miss: addr = 170
146555 [TEST] CPU read @0x1d2
146575 [L2] Cache miss: addr = 170
146585 [MEM] Mem hit: addr = 160, data = 60
146595 [L2] Cache Allocate: addr = 170 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
146605 [L1] Cache Allocate: addr = 1d2 data = 7f7e7d7c7b7a79787776757473727170
146605 [L1] Cache hit from L2: addr = 1d2, data = 72
146605 [TEST] CPU read @0x784
146615 [L1] Cache miss: addr = 784
146615 [TEST] CPU read @0x77d
146635 [L2] Cache miss: addr = 784
146645 [MEM] Mem hit: addr = 780, data = 80
146655 [L2] Cache Allocate: addr = 784 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
146665 [L1] Cache Allocate: addr = 77d data = 8f8e8d8c8b8a89888786858483828180
146665 [L1] Cache hit from L2: addr = 77d, data = 8d
146665 [TEST] CPU read @0x1a1
146675 [L1] Cache miss: addr = 1a1
146675 [TEST] CPU read @0x403
146695 [L2] Cache miss: addr = 1a1
146705 [MEM] Mem hit: addr = 1a0, data = a0
146715 [L2] Cache Allocate: addr = 1a1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
146725 [L1] Cache Allocate: addr = 403 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
146725 [L1] Cache hit from L2: addr = 403, data = a3
146725 [TEST] CPU read @0x234
146735 [L1] Cache miss: addr = 234
146735 [TEST] CPU read @0x5a0
146755 [L2] Cache hit: addr = 234, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
146765 [L1] Cache Allocate: addr = 5a0 data = 2f2e2d2c2b2a29282726252423222120
146765 [L1] Cache hit from L2: addr = 5a0, data = 20
146765 [TEST] CPU read @0x222
146775 [L1] Cache miss: addr = 222
146775 [TEST] CPU read @0x48d
146795 [L2] Cache hit: addr = 222, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
146805 [L1] Cache Allocate: addr = 48d data = 2f2e2d2c2b2a29282726252423222120
146805 [L1] Cache hit from L2: addr = 48d, data = 2d
146805 [TEST] CPU read @0x7a0
146815 [L1] Cache miss: addr = 7a0
146815 [TEST] CPU read @0x41d
146835 [L2] Cache miss: addr = 7a0
146845 [MEM] Mem hit: addr = 7a0, data = a0
146855 [L2] Cache Allocate: addr = 7a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
146865 [L1] Cache Allocate: addr = 41d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
146865 [L1] Cache hit from L2: addr = 41d, data = ad
146865 [TEST] CPU read @0x289
146875 [L1] Cache miss: addr = 289
146875 [TEST] CPU read @0x4cb
146895 [L2] Cache miss: addr = 289
146905 [MEM] Mem hit: addr = 280, data = 80
146915 [L2] Cache Allocate: addr = 289 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
146925 [L1] Cache Allocate: addr = 4cb data = 8f8e8d8c8b8a89888786858483828180
146925 [L1] Cache hit from L2: addr = 4cb, data = 8b
146925 [TEST] CPU read @0x78e
146935 [L1] Cache miss: addr = 78e
146935 [TEST] CPU read @0x22e
146955 [L2] Cache miss: addr = 78e
146965 [MEM] Mem hit: addr = 780, data = 80
146975 [L2] Cache Allocate: addr = 78e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
146985 [L1] Cache Allocate: addr = 22e data = 8f8e8d8c8b8a89888786858483828180
146985 [L1] Cache hit from L2: addr = 22e, data = 8e
146985 [TEST] CPU read @0x742
146995 [L1] Cache miss: addr = 742
146995 [TEST] CPU read @0x66f
147015 [L2] Cache miss: addr = 742
147025 [MEM] Mem hit: addr = 740, data = 40
147035 [L2] Cache Allocate: addr = 742 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
147045 [L1] Cache Allocate: addr = 66f data = 4f4e4d4c4b4a49484746454443424140
147045 [L1] Cache hit from L2: addr = 66f, data = 4f
147045 [TEST] CPU read @0x133
147055 [L1] Cache miss: addr = 133
147055 [TEST] CPU read @0x387
147075 [L2] Cache hit: addr = 133, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
147085 [L1] Cache Allocate: addr = 387 data = 2f2e2d2c2b2a29282726252423222120
147085 [L1] Cache hit from L2: addr = 387, data = 27
147085 [TEST] CPU read @0x084
147095 [L1] Cache miss: addr = 084
147095 [TEST] CPU read @0x3ad
147115 [L2] Cache miss: addr = 084
147125 [MEM] Mem hit: addr = 080, data = 80
147135 [L2] Cache Allocate: addr = 084 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
147145 [L1] Cache Allocate: addr = 3ad data = 8f8e8d8c8b8a89888786858483828180
147145 [L1] Cache hit from L2: addr = 3ad, data = 8d
147145 [TEST] CPU read @0x7f9
147155 [L1] Cache miss: addr = 7f9
147155 [TEST] CPU read @0x09b
147175 [L2] Cache miss: addr = 7f9
147185 [MEM] Mem hit: addr = 7e0, data = e0
147195 [L2] Cache Allocate: addr = 7f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
147205 [L1] Cache Allocate: addr = 09b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
147205 [L1] Cache hit from L2: addr = 09b, data = fb
147205 [TEST] CPU read @0x7d6
147215 [L1] Cache miss: addr = 7d6
147215 [TEST] CPU read @0x0a5
147235 [L2] Cache miss: addr = 7d6
147245 [MEM] Mem hit: addr = 7c0, data = c0
147255 [L2] Cache Allocate: addr = 7d6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
147265 [L1] Cache Allocate: addr = 0a5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
147265 [L1] Cache hit from L2: addr = 0a5, data = d5
147265 [TEST] CPU read @0x72d
147275 [L1] Cache miss: addr = 72d
147275 [TEST] CPU read @0x7d0
147295 [L2] Cache miss: addr = 72d
147305 [MEM] Mem hit: addr = 720, data = 20
147315 [L2] Cache Allocate: addr = 72d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
147325 [L1] Cache Allocate: addr = 7d0 data = 2f2e2d2c2b2a29282726252423222120
147325 [L1] Cache hit from L2: addr = 7d0, data = 20
147325 [TEST] CPU read @0x346
147335 [L1] Cache miss: addr = 346
147335 [TEST] CPU read @0x635
147355 [L2] Cache miss: addr = 346
147365 [MEM] Mem hit: addr = 340, data = 40
147375 [L2] Cache Allocate: addr = 346 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
147385 [L1] Cache Allocate: addr = 635 data = 4f4e4d4c4b4a49484746454443424140
147385 [L1] Cache hit from L2: addr = 635, data = 45
147385 [TEST] CPU read @0x17d
147395 [L1] Cache miss: addr = 17d
147395 [TEST] CPU read @0x285
147415 [L2] Cache hit: addr = 17d, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
147425 [L1] Cache Allocate: addr = 285 data = 6f6e6d6c6b6a69686766656463626160
147425 [L1] Cache hit from L2: addr = 285, data = 65
147425 [TEST] CPU read @0x0e0
147435 [L1] Cache miss: addr = 0e0
147435 [TEST] CPU read @0x1fb
147455 [L2] Cache miss: addr = 0e0
147465 [MEM] Mem hit: addr = 0e0, data = e0
147475 [L2] Cache Allocate: addr = 0e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
147485 [L1] Cache Allocate: addr = 1fb data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
147485 [L1] Cache hit from L2: addr = 1fb, data = eb
147485 [TEST] CPU read @0x696
147495 [L1] Cache miss: addr = 696
147495 [TEST] CPU read @0x275
147515 [L2] Cache miss: addr = 696
147525 [MEM] Mem hit: addr = 680, data = 80
147535 [L2] Cache Allocate: addr = 696 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
147545 [L1] Cache Allocate: addr = 275 data = 9f9e9d9c9b9a99989796959493929190
147545 [L1] Cache hit from L2: addr = 275, data = 95
147545 [TEST] CPU read @0x485
147555 [L1] Cache miss: addr = 485
147555 [TEST] CPU read @0x2ad
147575 [L2] Cache miss: addr = 485
147585 [MEM] Mem hit: addr = 480, data = 80
147595 [L2] Cache Allocate: addr = 485 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
147605 [L1] Cache Allocate: addr = 2ad data = 8f8e8d8c8b8a89888786858483828180
147605 [L1] Cache hit from L2: addr = 2ad, data = 8d
147605 [TEST] CPU read @0x6bc
147615 [L1] Cache miss: addr = 6bc
147615 [TEST] CPU read @0x75b
147635 [L2] Cache miss: addr = 6bc
147645 [MEM] Mem hit: addr = 6a0, data = a0
147655 [L2] Cache Allocate: addr = 6bc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
147665 [L1] Cache Allocate: addr = 75b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
147665 [L1] Cache hit from L2: addr = 75b, data = bb
147665 [TEST] CPU read @0x5bf
147675 [L1] Cache miss: addr = 5bf
147675 [TEST] CPU read @0x191
147695 [L2] Cache miss: addr = 5bf
147705 [MEM] Mem hit: addr = 5a0, data = a0
147715 [L2] Cache Allocate: addr = 5bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
147725 [L1] Cache Allocate: addr = 191 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
147725 [L1] Cache hit from L2: addr = 191, data = b1
147725 [TEST] CPU read @0x1b2
147735 [L1] Cache miss: addr = 1b2
147735 [TEST] CPU read @0x465
147755 [L2] Cache miss: addr = 1b2
147765 [MEM] Mem hit: addr = 1a0, data = a0
147775 [L2] Cache Allocate: addr = 1b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
147785 [L1] Cache Allocate: addr = 465 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
147785 [L1] Cache hit from L2: addr = 465, data = b5
147785 [TEST] CPU read @0x491
147795 [L1] Cache miss: addr = 491
147795 [TEST] CPU read @0x73e
147815 [L2] Cache hit: addr = 491, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
147825 [L1] Cache Allocate: addr = 73e data = 8f8e8d8c8b8a89888786858483828180
147825 [L1] Cache hit from L2: addr = 73e, data = 8e
147825 [TEST] CPU read @0x7cb
147835 [L1] Cache miss: addr = 7cb
147835 [TEST] CPU read @0x055
147855 [L2] Cache hit: addr = 7cb, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
147865 [L1] Cache Allocate: addr = 055 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
147865 [L1] Cache hit from L2: addr = 055, data = c5
147865 [TEST] CPU read @0x600
147875 [L1] Cache miss: addr = 600
147875 [TEST] CPU read @0x768
147895 [L2] Cache miss: addr = 600
147905 [MEM] Mem hit: addr = 600, data = 00
147915 [L2] Cache Allocate: addr = 600 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
147925 [L1] Cache Allocate: addr = 768 data = 0f0e0d0c0b0a09080706050403020100
147925 [L1] Cache hit from L2: addr = 768, data = 08
147925 [TEST] CPU read @0x782
147935 [L1] Cache miss: addr = 782
147935 [TEST] CPU read @0x4e5
147955 [L2] Cache miss: addr = 782
147965 [MEM] Mem hit: addr = 780, data = 80
147975 [L2] Cache Allocate: addr = 782 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
147985 [L1] Cache Allocate: addr = 4e5 data = 8f8e8d8c8b8a89888786858483828180
147985 [L1] Cache hit from L2: addr = 4e5, data = 85
147985 [TEST] CPU read @0x64e
147995 [L1] Cache miss: addr = 64e
147995 [TEST] CPU read @0x0ec
148015 [L2] Cache miss: addr = 64e
148025 [MEM] Mem hit: addr = 640, data = 40
148035 [L2] Cache Allocate: addr = 64e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
148045 [L1] Cache Allocate: addr = 0ec data = 4f4e4d4c4b4a49484746454443424140
148045 [L1] Cache hit from L2: addr = 0ec, data = 4c
148045 [TEST] CPU read @0x363
148055 [L1] Cache miss: addr = 363
148055 [TEST] CPU read @0x149
148075 [L2] Cache miss: addr = 363
148085 [MEM] Mem hit: addr = 360, data = 60
148095 [L2] Cache Allocate: addr = 363 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
148105 [L1] Cache Allocate: addr = 149 data = 6f6e6d6c6b6a69686766656463626160
148105 [L1] Cache hit from L2: addr = 149, data = 69
148105 [TEST] CPU read @0x08a
148115 [L1] Cache miss: addr = 08a
148115 [TEST] CPU read @0x4d1
148135 [L2] Cache miss: addr = 08a
148145 [MEM] Mem hit: addr = 080, data = 80
148155 [L2] Cache Allocate: addr = 08a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
148165 [L1] Cache Allocate: addr = 4d1 data = 8f8e8d8c8b8a89888786858483828180
148165 [L1] Cache hit from L2: addr = 4d1, data = 81
148165 [TEST] CPU read @0x1ac
148175 [L1] Cache miss: addr = 1ac
148175 [TEST] CPU read @0x75b
148195 [L2] Cache hit: addr = 1ac, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
148205 [L1] Cache Allocate: addr = 75b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
148205 [L1] Cache hit from L2: addr = 75b, data = ab
148205 [TEST] CPU read @0x295
148215 [L1] Cache miss: addr = 295
148215 [TEST] CPU read @0x079
148235 [L2] Cache miss: addr = 295
148245 [MEM] Mem hit: addr = 280, data = 80
148255 [L2] Cache Allocate: addr = 295 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
148265 [L1] Cache Allocate: addr = 079 data = 9f9e9d9c9b9a99989796959493929190
148265 [L1] Cache hit from L2: addr = 079, data = 99
148265 [TEST] CPU read @0x274
148275 [L1] Cache miss: addr = 274
148275 [TEST] CPU read @0x063
148295 [L2] Cache hit: addr = 274, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
148305 [L1] Cache Allocate: addr = 063 data = 6f6e6d6c6b6a69686766656463626160
148305 [L1] Cache hit from L2: addr = 063, data = 63
148305 [TEST] CPU read @0x625
148315 [L1] Cache miss: addr = 625
148315 [TEST] CPU read @0x0bb
148335 [L2] Cache miss: addr = 625
148345 [MEM] Mem hit: addr = 620, data = 20
148355 [L2] Cache Allocate: addr = 625 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
148365 [L1] Cache Allocate: addr = 0bb data = 2f2e2d2c2b2a29282726252423222120
148365 [L1] Cache hit from L2: addr = 0bb, data = 2b
148365 [TEST] CPU read @0x4b7
148375 [L1] Cache miss: addr = 4b7
148375 [TEST] CPU read @0x5f0
148395 [L2] Cache miss: addr = 4b7
148405 [MEM] Mem hit: addr = 4a0, data = a0
148415 [L2] Cache Allocate: addr = 4b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
148425 [L1] Cache Allocate: addr = 5f0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
148425 [L1] Cache hit from L2: addr = 5f0, data = b0
148425 [TEST] CPU read @0x2e9
148435 [L1] Cache miss: addr = 2e9
148435 [TEST] CPU read @0x11e
148455 [L2] Cache miss: addr = 2e9
148465 [MEM] Mem hit: addr = 2e0, data = e0
148475 [L2] Cache Allocate: addr = 2e9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
148485 [L1] Cache Allocate: addr = 11e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
148485 [L1] Cache hit from L2: addr = 11e, data = ee
148485 [TEST] CPU read @0x217
148495 [L1] Cache miss: addr = 217
148495 [TEST] CPU read @0x6be
148515 [L2] Cache miss: addr = 217
148525 [MEM] Mem hit: addr = 200, data = 00
148535 [L2] Cache Allocate: addr = 217 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
148545 [L1] Cache Allocate: addr = 6be data = 1f1e1d1c1b1a19181716151413121110
148545 [L1] Cache hit from L2: addr = 6be, data = 1e
148545 [TEST] CPU read @0x166
148555 [L1] Cache miss: addr = 166
148555 [TEST] CPU read @0x5e4
148575 [L2] Cache miss: addr = 166
148585 [MEM] Mem hit: addr = 160, data = 60
148595 [L2] Cache Allocate: addr = 166 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
148605 [L1] Cache Allocate: addr = 5e4 data = 6f6e6d6c6b6a69686766656463626160
148605 [L1] Cache hit from L2: addr = 5e4, data = 64
148605 [TEST] CPU read @0x2b3
148615 [L1] Cache miss: addr = 2b3
148615 [TEST] CPU read @0x31d
148635 [L2] Cache miss: addr = 2b3
148645 [MEM] Mem hit: addr = 2a0, data = a0
148655 [L2] Cache Allocate: addr = 2b3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
148665 [L1] Cache Allocate: addr = 31d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
148665 [L1] Cache hit from L2: addr = 31d, data = bd
148665 [TEST] CPU read @0x797
148675 [L1] Cache miss: addr = 797
148675 [TEST] CPU read @0x12f
148695 [L2] Cache miss: addr = 797
148705 [MEM] Mem hit: addr = 780, data = 80
148715 [L2] Cache Allocate: addr = 797 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
148725 [L1] Cache Allocate: addr = 12f data = 9f9e9d9c9b9a99989796959493929190
148725 [L1] Cache hit from L2: addr = 12f, data = 9f
148725 [TEST] CPU read @0x1e3
148735 [L1] Cache miss: addr = 1e3
148735 [TEST] CPU read @0x5d8
148755 [L2] Cache miss: addr = 1e3
148765 [MEM] Mem hit: addr = 1e0, data = e0
148775 [L2] Cache Allocate: addr = 1e3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
148785 [L1] Cache Allocate: addr = 5d8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
148785 [L1] Cache hit from L2: addr = 5d8, data = e8
148785 [TEST] CPU read @0x5fd
148795 [L1] Cache hit: addr = 5fd, data = bd
148795 [TEST] CPU read @0x6e6
148805 [L1] Cache miss: addr = 6e6
148805 [TEST] CPU read @0x43b
148825 [L2] Cache miss: addr = 6e6
148835 [MEM] Mem hit: addr = 6e0, data = e0
148845 [L2] Cache Allocate: addr = 6e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
148855 [L1] Cache Allocate: addr = 43b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
148855 [L1] Cache hit from L2: addr = 43b, data = eb
148855 [TEST] CPU read @0x00b
148865 [L1] Cache miss: addr = 00b
148865 [TEST] CPU read @0x32a
148885 [L2] Cache miss: addr = 00b
148895 [MEM] Mem hit: addr = 000, data = 00
148905 [L2] Cache Allocate: addr = 00b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
148915 [L1] Cache Allocate: addr = 32a data = 0f0e0d0c0b0a09080706050403020100
148915 [L1] Cache hit from L2: addr = 32a, data = 0a
148915 [TEST] CPU read @0x69a
148925 [L1] Cache miss: addr = 69a
148925 [TEST] CPU read @0x6a0
148945 [L2] Cache miss: addr = 69a
148955 [MEM] Mem hit: addr = 680, data = 80
148965 [L2] Cache Allocate: addr = 69a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
148975 [L1] Cache Allocate: addr = 6a0 data = 9f9e9d9c9b9a99989796959493929190
148975 [L1] Cache hit from L2: addr = 6a0, data = 90
148975 [TEST] CPU read @0x1e9
148985 [L1] Cache miss: addr = 1e9
148985 [TEST] CPU read @0x55d
149005 [L2] Cache miss: addr = 1e9
149015 [MEM] Mem hit: addr = 1e0, data = e0
149025 [L2] Cache Allocate: addr = 1e9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
149035 [L1] Cache Allocate: addr = 55d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
149035 [L1] Cache hit from L2: addr = 55d, data = ed
149035 [TEST] CPU read @0x028
149045 [L1] Cache miss: addr = 028
149045 [TEST] CPU read @0x3d8
149065 [L2] Cache miss: addr = 028
149075 [MEM] Mem hit: addr = 020, data = 20
149085 [L2] Cache Allocate: addr = 028 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
149095 [L1] Cache Allocate: addr = 3d8 data = 2f2e2d2c2b2a29282726252423222120
149095 [L1] Cache hit from L2: addr = 3d8, data = 28
149095 [TEST] CPU read @0x5e1
149105 [L1] Cache hit: addr = 5e1, data = 61
149105 [TEST] CPU read @0x54f
149115 [L1] Cache miss: addr = 54f
149115 [TEST] CPU read @0x342
149135 [L2] Cache hit: addr = 54f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
149145 [L1] Cache Allocate: addr = 342 data = 4f4e4d4c4b4a49484746454443424140
149145 [L1] Cache hit from L2: addr = 342, data = 42
149145 [TEST] CPU read @0x358
149155 [L1] Cache miss: addr = 358
149155 [TEST] CPU read @0x51f
149175 [L2] Cache miss: addr = 358
149185 [MEM] Mem hit: addr = 340, data = 40
149195 [L2] Cache Allocate: addr = 358 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
149205 [L1] Cache Allocate: addr = 51f data = 5f5e5d5c5b5a59585756555453525150
149205 [L1] Cache hit from L2: addr = 51f, data = 5f
149205 [TEST] CPU read @0x6c7
149215 [L1] Cache miss: addr = 6c7
149215 [TEST] CPU read @0x1ab
149235 [L2] Cache hit: addr = 6c7, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
149245 [L1] Cache Allocate: addr = 1ab data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
149245 [L1] Cache hit from L2: addr = 1ab, data = cb
149245 [TEST] CPU read @0x3c1
149255 [L1] Cache miss: addr = 3c1
149255 [TEST] CPU read @0x1e5
149275 [L2] Cache miss: addr = 3c1
149285 [MEM] Mem hit: addr = 3c0, data = c0
149295 [L2] Cache Allocate: addr = 3c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
149305 [L1] Cache Allocate: addr = 1e5 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
149305 [L1] Cache hit from L2: addr = 1e5, data = c5
149305 [TEST] CPU read @0x108
149315 [L1] Cache miss: addr = 108
149315 [TEST] CPU read @0x743
149335 [L2] Cache miss: addr = 108
149345 [MEM] Mem hit: addr = 100, data = 00
149355 [L2] Cache Allocate: addr = 108 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
149365 [L1] Cache Allocate: addr = 743 data = 0f0e0d0c0b0a09080706050403020100
149365 [L1] Cache hit from L2: addr = 743, data = 03
149365 [TEST] CPU read @0x0cb
149375 [L1] Cache miss: addr = 0cb
149375 [TEST] CPU read @0x1ad
149395 [L2] Cache miss: addr = 0cb
149405 [MEM] Mem hit: addr = 0c0, data = c0
149415 [L2] Cache Allocate: addr = 0cb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
149425 [L1] Cache Allocate: addr = 1ad data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
149425 [L1] Cache hit from L2: addr = 1ad, data = cd
149425 [TEST] CPU read @0x4b6
149435 [L1] Cache miss: addr = 4b6
149435 [TEST] CPU read @0x0bb
149455 [L2] Cache miss: addr = 4b6
149465 [MEM] Mem hit: addr = 4a0, data = a0
149475 [L2] Cache Allocate: addr = 4b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
149485 [L1] Cache Allocate: addr = 0bb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
149485 [L1] Cache hit from L2: addr = 0bb, data = bb
149485 [TEST] CPU read @0x405
149495 [L1] Cache miss: addr = 405
149495 [TEST] CPU read @0x288
149515 [L2] Cache miss: addr = 405
149525 [MEM] Mem hit: addr = 400, data = 00
149535 [L2] Cache Allocate: addr = 405 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
149545 [L1] Cache Allocate: addr = 288 data = 0f0e0d0c0b0a09080706050403020100
149545 [L1] Cache hit from L2: addr = 288, data = 08
149545 [TEST] CPU read @0x64b
149555 [L1] Cache miss: addr = 64b
149555 [TEST] CPU read @0x30c
149575 [L2] Cache miss: addr = 64b
149585 [MEM] Mem hit: addr = 640, data = 40
149595 [L2] Cache Allocate: addr = 64b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
149605 [L1] Cache Allocate: addr = 30c data = 4f4e4d4c4b4a49484746454443424140
149605 [L1] Cache hit from L2: addr = 30c, data = 4c
149605 [TEST] CPU read @0x142
149615 [L1] Cache miss: addr = 142
149615 [TEST] CPU read @0x2c8
149635 [L2] Cache miss: addr = 142
149645 [MEM] Mem hit: addr = 140, data = 40
149655 [L2] Cache Allocate: addr = 142 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
149665 [L1] Cache Allocate: addr = 2c8 data = 4f4e4d4c4b4a49484746454443424140
149665 [L1] Cache hit from L2: addr = 2c8, data = 48
149665 [TEST] CPU read @0x5ac
149675 [L1] Cache miss: addr = 5ac
149675 [TEST] CPU read @0x77c
149695 [L2] Cache miss: addr = 5ac
149705 [MEM] Mem hit: addr = 5a0, data = a0
149715 [L2] Cache Allocate: addr = 5ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
149725 [L1] Cache Allocate: addr = 77c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
149725 [L1] Cache hit from L2: addr = 77c, data = ac
149725 [TEST] CPU read @0x505
149735 [L1] Cache miss: addr = 505
149735 [TEST] CPU read @0x34a
149755 [L2] Cache hit: addr = 505, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
149765 [L1] Cache Allocate: addr = 34a data = 0f0e0d0c0b0a09080706050403020100
149765 [L1] Cache hit from L2: addr = 34a, data = 0a
149765 [TEST] CPU read @0x0ff
149775 [L1] Cache miss: addr = 0ff
149775 [TEST] CPU read @0x561
149795 [L2] Cache miss: addr = 0ff
149805 [MEM] Mem hit: addr = 0e0, data = e0
149815 [L2] Cache Allocate: addr = 0ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
149825 [L1] Cache Allocate: addr = 561 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
149825 [L1] Cache hit from L2: addr = 561, data = f1
149825 [TEST] CPU read @0x4c3
149835 [L1] Cache miss: addr = 4c3
149835 [TEST] CPU read @0x27d
149855 [L2] Cache miss: addr = 4c3
149865 [MEM] Mem hit: addr = 4c0, data = c0
149875 [L2] Cache Allocate: addr = 4c3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
149885 [L1] Cache Allocate: addr = 27d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
149885 [L1] Cache hit from L2: addr = 27d, data = cd
149885 [TEST] CPU read @0x058
149895 [L1] Cache miss: addr = 058
149895 [TEST] CPU read @0x45b
149915 [L2] Cache miss: addr = 058
149925 [MEM] Mem hit: addr = 040, data = 40
149935 [L2] Cache Allocate: addr = 058 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
149945 [L1] Cache Allocate: addr = 45b data = 5f5e5d5c5b5a59585756555453525150
149945 [L1] Cache hit from L2: addr = 45b, data = 5b
149945 [TEST] CPU read @0x45e
149955 [L1] Cache hit: addr = 45e, data = 5e
149955 [TEST] CPU read @0x381
149965 [L1] Cache miss: addr = 381
149965 [TEST] CPU read @0x751
149985 [L2] Cache miss: addr = 381
149995 [MEM] Mem hit: addr = 380, data = 80
150005 [L2] Cache Allocate: addr = 381 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
150015 [L1] Cache Allocate: addr = 751 data = 8f8e8d8c8b8a89888786858483828180
150015 [L1] Cache hit from L2: addr = 751, data = 81
150015 [TEST] CPU read @0x53b
150025 [L1] Cache miss: addr = 53b
150025 [TEST] CPU read @0x3a2
150045 [L2] Cache miss: addr = 53b
150055 [MEM] Mem hit: addr = 520, data = 20
150065 [L2] Cache Allocate: addr = 53b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
150075 [L1] Cache Allocate: addr = 3a2 data = 3f3e3d3c3b3a39383736353433323130
150075 [L1] Cache hit from L2: addr = 3a2, data = 32
150075 [TEST] CPU read @0x266
150085 [L1] Cache miss: addr = 266
150085 [TEST] CPU read @0x725
150105 [L2] Cache hit: addr = 266, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
150115 [L1] Cache Allocate: addr = 725 data = 6f6e6d6c6b6a69686766656463626160
150115 [L1] Cache hit from L2: addr = 725, data = 65
150115 [TEST] CPU read @0x15a
150125 [L1] Cache miss: addr = 15a
150125 [TEST] CPU read @0x029
150145 [L2] Cache miss: addr = 15a
150155 [MEM] Mem hit: addr = 140, data = 40
150165 [L2] Cache Allocate: addr = 15a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
150175 [L1] Cache Allocate: addr = 029 data = 5f5e5d5c5b5a59585756555453525150
150175 [L1] Cache hit from L2: addr = 029, data = 59
150175 [TEST] CPU read @0x201
150185 [L1] Cache miss: addr = 201
150185 [TEST] CPU read @0x773
150205 [L2] Cache miss: addr = 201
150215 [MEM] Mem hit: addr = 200, data = 00
150225 [L2] Cache Allocate: addr = 201 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
150235 [L1] Cache Allocate: addr = 773 data = 0f0e0d0c0b0a09080706050403020100
150235 [L1] Cache hit from L2: addr = 773, data = 03
150235 [TEST] CPU read @0x584
150245 [L1] Cache miss: addr = 584
150245 [TEST] CPU read @0x576
150265 [L2] Cache miss: addr = 584
150275 [MEM] Mem hit: addr = 580, data = 80
150285 [L2] Cache Allocate: addr = 584 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
150295 [L1] Cache Allocate: addr = 576 data = 8f8e8d8c8b8a89888786858483828180
150295 [L1] Cache hit from L2: addr = 576, data = 86
150295 [TEST] CPU read @0x143
150305 [L1] Cache miss: addr = 143
150305 [TEST] CPU read @0x125
150325 [L2] Cache hit: addr = 143, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
150335 [L1] Cache Allocate: addr = 125 data = 4f4e4d4c4b4a49484746454443424140
150335 [L1] Cache hit from L2: addr = 125, data = 45
150335 [TEST] CPU read @0x544
150345 [L1] Cache miss: addr = 544
150345 [TEST] CPU read @0x0a0
150365 [L2] Cache hit: addr = 544, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
150375 [L1] Cache Allocate: addr = 0a0 data = 4f4e4d4c4b4a49484746454443424140
150375 [L1] Cache hit from L2: addr = 0a0, data = 40
150375 [TEST] CPU read @0x1a3
150385 [L1] Cache miss: addr = 1a3
150385 [TEST] CPU read @0x0b8
150405 [L2] Cache miss: addr = 1a3
150415 [MEM] Mem hit: addr = 1a0, data = a0
150425 [L2] Cache Allocate: addr = 1a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
150435 [L1] Cache Allocate: addr = 0b8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
150435 [L1] Cache hit from L2: addr = 0b8, data = a8
150435 [TEST] CPU read @0x4b9
150445 [L1] Cache miss: addr = 4b9
150445 [TEST] CPU read @0x06b
150465 [L2] Cache miss: addr = 4b9
150475 [MEM] Mem hit: addr = 4a0, data = a0
150485 [L2] Cache Allocate: addr = 4b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
150495 [L1] Cache Allocate: addr = 06b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
150495 [L1] Cache hit from L2: addr = 06b, data = bb
150495 [TEST] CPU read @0x770
150505 [L1] Cache miss: addr = 770
150505 [TEST] CPU read @0x459
150525 [L2] Cache miss: addr = 770
150535 [MEM] Mem hit: addr = 760, data = 60
150545 [L2] Cache Allocate: addr = 770 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
150555 [L1] Cache Allocate: addr = 459 data = 7f7e7d7c7b7a79787776757473727170
150555 [L1] Cache hit from L2: addr = 459, data = 79
150555 [TEST] CPU read @0x6b7
150565 [L1] Cache miss: addr = 6b7
150565 [TEST] CPU read @0x21e
150585 [L2] Cache miss: addr = 6b7
150595 [MEM] Mem hit: addr = 6a0, data = a0
150605 [L2] Cache Allocate: addr = 6b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
150615 [L1] Cache Allocate: addr = 21e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
150615 [L1] Cache hit from L2: addr = 21e, data = be
150615 [TEST] CPU read @0x6ab
150625 [L1] Cache miss: addr = 6ab
150625 [TEST] CPU read @0x60b
150645 [L2] Cache hit: addr = 6ab, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
150655 [L1] Cache Allocate: addr = 60b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
150655 [L1] Cache hit from L2: addr = 60b, data = ab
150655 [TEST] CPU read @0x265
150665 [L1] Cache miss: addr = 265
150665 [TEST] CPU read @0x0f5
150685 [L2] Cache hit: addr = 265, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
150695 [L1] Cache Allocate: addr = 0f5 data = 6f6e6d6c6b6a69686766656463626160
150695 [L1] Cache hit from L2: addr = 0f5, data = 65
150695 [TEST] CPU read @0x23c
150705 [L1] Cache miss: addr = 23c
150705 [TEST] CPU read @0x35e
150725 [L2] Cache miss: addr = 23c
150735 [MEM] Mem hit: addr = 220, data = 20
150745 [L2] Cache Allocate: addr = 23c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
150755 [L1] Cache Allocate: addr = 35e data = 3f3e3d3c3b3a39383736353433323130
150755 [L1] Cache hit from L2: addr = 35e, data = 3e
150755 [TEST] CPU read @0x114
150765 [L1] Cache miss: addr = 114
150765 [TEST] CPU read @0x784
150785 [L2] Cache miss: addr = 114
150795 [MEM] Mem hit: addr = 100, data = 00
150805 [L2] Cache Allocate: addr = 114 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
150815 [L1] Cache Allocate: addr = 784 data = 1f1e1d1c1b1a19181716151413121110
150815 [L1] Cache hit from L2: addr = 784, data = 14
150815 [TEST] CPU read @0x312
150825 [L1] Cache miss: addr = 312
150825 [TEST] CPU read @0x7cf
150845 [L2] Cache miss: addr = 312
150855 [MEM] Mem hit: addr = 300, data = 00
150865 [L2] Cache Allocate: addr = 312 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
150875 [L1] Cache Allocate: addr = 7cf data = 1f1e1d1c1b1a19181716151413121110
150875 [L1] Cache hit from L2: addr = 7cf, data = 1f
150875 [TEST] CPU read @0x684
150885 [L1] Cache miss: addr = 684
150885 [TEST] CPU read @0x3e2
150905 [L2] Cache miss: addr = 684
150915 [MEM] Mem hit: addr = 680, data = 80
150925 [L2] Cache Allocate: addr = 684 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
150935 [L1] Cache Allocate: addr = 3e2 data = 8f8e8d8c8b8a89888786858483828180
150935 [L1] Cache hit from L2: addr = 3e2, data = 82
150935 [TEST] CPU read @0x620
150945 [L1] Cache miss: addr = 620
150945 [TEST] CPU read @0x679
150965 [L2] Cache miss: addr = 620
150975 [MEM] Mem hit: addr = 620, data = 20
150985 [L2] Cache Allocate: addr = 620 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
150995 [L1] Cache Allocate: addr = 679 data = 2f2e2d2c2b2a29282726252423222120
150995 [L1] Cache hit from L2: addr = 679, data = 29
150995 [TEST] CPU read @0x151
151005 [L1] Cache miss: addr = 151
151005 [TEST] CPU read @0x6fa
151025 [L2] Cache hit: addr = 151, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
151035 [L1] Cache Allocate: addr = 6fa data = 4f4e4d4c4b4a49484746454443424140
151035 [L1] Cache hit from L2: addr = 6fa, data = 4a
151035 [TEST] CPU read @0x5a8
151045 [L1] Cache miss: addr = 5a8
151045 [TEST] CPU read @0x316
151065 [L2] Cache miss: addr = 5a8
151075 [MEM] Mem hit: addr = 5a0, data = a0
151085 [L2] Cache Allocate: addr = 5a8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
151095 [L1] Cache Allocate: addr = 316 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
151095 [L1] Cache hit from L2: addr = 316, data = a6
151095 [TEST] CPU read @0x2c1
151105 [L1] Cache miss: addr = 2c1
151105 [TEST] CPU read @0x0d0
151125 [L2] Cache miss: addr = 2c1
151135 [MEM] Mem hit: addr = 2c0, data = c0
151145 [L2] Cache Allocate: addr = 2c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
151155 [L1] Cache Allocate: addr = 0d0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
151155 [L1] Cache hit from L2: addr = 0d0, data = c0
151155 [TEST] CPU read @0x3d7
151165 [L1] Cache miss: addr = 3d7
151165 [TEST] CPU read @0x200
151185 [L2] Cache miss: addr = 3d7
151195 [MEM] Mem hit: addr = 3c0, data = c0
151205 [L2] Cache Allocate: addr = 3d7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
151215 [L1] Cache Allocate: addr = 200 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
151215 [L1] Cache hit from L2: addr = 200, data = d0
151215 [TEST] CPU read @0x0a6
151225 [L1] Cache hit: addr = 0a6, data = 46
151225 [TEST] CPU read @0x317
151235 [L1] Cache hit: addr = 317, data = a7
151235 [TEST] CPU read @0x01f
151245 [L1] Cache miss: addr = 01f
151245 [TEST] CPU read @0x23c
151265 [L2] Cache miss: addr = 01f
151275 [MEM] Mem hit: addr = 000, data = 00
151285 [L2] Cache Allocate: addr = 01f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
151295 [L1] Cache Allocate: addr = 23c data = 1f1e1d1c1b1a19181716151413121110
151295 [L1] Cache hit from L2: addr = 23c, data = 1c
151295 [TEST] CPU read @0x793
151305 [L1] Cache miss: addr = 793
151305 [TEST] CPU read @0x0fc
151325 [L2] Cache miss: addr = 793
151335 [MEM] Mem hit: addr = 780, data = 80
151345 [L2] Cache Allocate: addr = 793 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
151355 [L1] Cache Allocate: addr = 0fc data = 9f9e9d9c9b9a99989796959493929190
151355 [L1] Cache hit from L2: addr = 0fc, data = 9c
151355 [TEST] CPU read @0x253
151365 [L1] Cache miss: addr = 253
151365 [TEST] CPU read @0x227
151385 [L2] Cache miss: addr = 253
151395 [MEM] Mem hit: addr = 240, data = 40
151405 [L2] Cache Allocate: addr = 253 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
151415 [L1] Cache Allocate: addr = 227 data = 5f5e5d5c5b5a59585756555453525150
151415 [L1] Cache hit from L2: addr = 227, data = 57
151415 [TEST] CPU read @0x71a
151425 [L1] Cache miss: addr = 71a
151425 [TEST] CPU read @0x05f
151445 [L2] Cache miss: addr = 71a
151455 [MEM] Mem hit: addr = 700, data = 00
151465 [L2] Cache Allocate: addr = 71a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
151475 [L1] Cache Allocate: addr = 05f data = 1f1e1d1c1b1a19181716151413121110
151475 [L1] Cache hit from L2: addr = 05f, data = 1f
151475 [TEST] CPU read @0x1f0
151485 [L1] Cache miss: addr = 1f0
151485 [TEST] CPU read @0x4e5
151505 [L2] Cache miss: addr = 1f0
151515 [MEM] Mem hit: addr = 1e0, data = e0
151525 [L2] Cache Allocate: addr = 1f0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
151535 [L1] Cache Allocate: addr = 4e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
151535 [L1] Cache hit from L2: addr = 4e5, data = f5
151535 [TEST] CPU read @0x140
151545 [L1] Cache miss: addr = 140
151545 [TEST] CPU read @0x479
151565 [L2] Cache miss: addr = 140
151575 [MEM] Mem hit: addr = 140, data = 40
151585 [L2] Cache Allocate: addr = 140 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
151595 [L1] Cache Allocate: addr = 479 data = 4f4e4d4c4b4a49484746454443424140
151595 [L1] Cache hit from L2: addr = 479, data = 49
151595 [TEST] CPU read @0x597
151605 [L1] Cache miss: addr = 597
151605 [TEST] CPU read @0x628
151625 [L2] Cache miss: addr = 597
151635 [MEM] Mem hit: addr = 580, data = 80
151645 [L2] Cache Allocate: addr = 597 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
151655 [L1] Cache Allocate: addr = 628 data = 9f9e9d9c9b9a99989796959493929190
151655 [L1] Cache hit from L2: addr = 628, data = 98
151655 [TEST] CPU read @0x5f5
151665 [L1] Cache miss: addr = 5f5
151665 [TEST] CPU read @0x126
151685 [L2] Cache hit: addr = 5f5, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
151695 [L1] Cache Allocate: addr = 126 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
151695 [L1] Cache hit from L2: addr = 126, data = e6
151695 [TEST] CPU read @0x024
151705 [L1] Cache miss: addr = 024
151705 [TEST] CPU read @0x157
151725 [L2] Cache miss: addr = 024
151735 [MEM] Mem hit: addr = 020, data = 20
151745 [L2] Cache Allocate: addr = 024 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
151755 [L1] Cache Allocate: addr = 157 data = 2f2e2d2c2b2a29282726252423222120
151755 [L1] Cache hit from L2: addr = 157, data = 27
151755 [TEST] CPU read @0x0b5
151765 [L1] Cache miss: addr = 0b5
151765 [TEST] CPU read @0x3c0
151785 [L2] Cache hit: addr = 0b5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
151795 [L1] Cache Allocate: addr = 3c0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
151795 [L1] Cache hit from L2: addr = 3c0, data = a0
151795 [TEST] CPU read @0x46a
151805 [L1] Cache miss: addr = 46a
151805 [TEST] CPU read @0x4d0
151825 [L2] Cache miss: addr = 46a
151835 [MEM] Mem hit: addr = 460, data = 60
151845 [L2] Cache Allocate: addr = 46a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
151855 [L1] Cache Allocate: addr = 4d0 data = 6f6e6d6c6b6a69686766656463626160
151855 [L1] Cache hit from L2: addr = 4d0, data = 60
151855 [TEST] CPU read @0x00f
151865 [L1] Cache miss: addr = 00f
151865 [TEST] CPU read @0x7d7
151885 [L2] Cache miss: addr = 00f
151895 [MEM] Mem hit: addr = 000, data = 00
151905 [L2] Cache Allocate: addr = 00f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
151915 [L1] Cache Allocate: addr = 7d7 data = 0f0e0d0c0b0a09080706050403020100
151915 [L1] Cache hit from L2: addr = 7d7, data = 07
151915 [TEST] CPU read @0x1f9
151925 [L1] Cache miss: addr = 1f9
151925 [TEST] CPU read @0x133
151945 [L2] Cache hit: addr = 1f9, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
151955 [L1] Cache Allocate: addr = 133 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
151955 [L1] Cache hit from L2: addr = 133, data = e3
151955 [TEST] CPU read @0x04f
151965 [L1] Cache miss: addr = 04f
151965 [TEST] CPU read @0x5a5
151985 [L2] Cache miss: addr = 04f
151995 [MEM] Mem hit: addr = 040, data = 40
152005 [L2] Cache Allocate: addr = 04f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
152015 [L1] Cache Allocate: addr = 5a5 data = 4f4e4d4c4b4a49484746454443424140
152015 [L1] Cache hit from L2: addr = 5a5, data = 45
152015 [TEST] CPU read @0x2f3
152025 [L1] Cache miss: addr = 2f3
152025 [TEST] CPU read @0x66d
152045 [L2] Cache miss: addr = 2f3
152055 [MEM] Mem hit: addr = 2e0, data = e0
152065 [L2] Cache Allocate: addr = 2f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
152075 [L1] Cache Allocate: addr = 66d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
152075 [L1] Cache hit from L2: addr = 66d, data = fd
152075 [TEST] CPU read @0x5fd
152085 [L1] Cache miss: addr = 5fd
152085 [TEST] CPU read @0x593
152105 [L2] Cache hit: addr = 5fd, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
152115 [L1] Cache Allocate: addr = 593 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
152115 [L1] Cache hit from L2: addr = 593, data = e3
152115 [TEST] CPU read @0x669
152125 [L1] Cache hit: addr = 669, data = f9
152125 [TEST] CPU read @0x391
152135 [L1] Cache miss: addr = 391
152135 [TEST] CPU read @0x670
152155 [L2] Cache miss: addr = 391
152165 [MEM] Mem hit: addr = 380, data = 80
152175 [L2] Cache Allocate: addr = 391 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
152185 [L1] Cache Allocate: addr = 670 data = 9f9e9d9c9b9a99989796959493929190
152185 [L1] Cache hit from L2: addr = 670, data = 90
152185 [TEST] CPU read @0x1a7
152195 [L1] Cache miss: addr = 1a7
152195 [TEST] CPU read @0x02b
152215 [L2] Cache miss: addr = 1a7
152225 [MEM] Mem hit: addr = 1a0, data = a0
152235 [L2] Cache Allocate: addr = 1a7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
152245 [L1] Cache Allocate: addr = 02b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
152245 [L1] Cache hit from L2: addr = 02b, data = ab
152245 [TEST] CPU read @0x212
152255 [L1] Cache miss: addr = 212
152255 [TEST] CPU read @0x621
152275 [L2] Cache miss: addr = 212
152285 [MEM] Mem hit: addr = 200, data = 00
152295 [L2] Cache Allocate: addr = 212 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
152305 [L1] Cache Allocate: addr = 621 data = 1f1e1d1c1b1a19181716151413121110
152305 [L1] Cache hit from L2: addr = 621, data = 11
152305 [TEST] CPU read @0x736
152315 [L1] Cache miss: addr = 736
152315 [TEST] CPU read @0x493
152335 [L2] Cache miss: addr = 736
152345 [MEM] Mem hit: addr = 720, data = 20
152355 [L2] Cache Allocate: addr = 736 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
152365 [L1] Cache Allocate: addr = 493 data = 3f3e3d3c3b3a39383736353433323130
152365 [L1] Cache hit from L2: addr = 493, data = 33
152365 [TEST] CPU read @0x07c
152375 [L1] Cache miss: addr = 07c
152375 [TEST] CPU read @0x405
152395 [L2] Cache miss: addr = 07c
152405 [MEM] Mem hit: addr = 060, data = 60
152415 [L2] Cache Allocate: addr = 07c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
152425 [L1] Cache Allocate: addr = 405 data = 7f7e7d7c7b7a79787776757473727170
152425 [L1] Cache hit from L2: addr = 405, data = 75
152425 [TEST] CPU read @0x0a9
152435 [L1] Cache miss: addr = 0a9
152435 [TEST] CPU read @0x436
152455 [L2] Cache hit: addr = 0a9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
152465 [L1] Cache Allocate: addr = 436 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
152465 [L1] Cache hit from L2: addr = 436, data = a6
152465 [TEST] CPU read @0x247
152475 [L1] Cache miss: addr = 247
152475 [TEST] CPU read @0x099
152495 [L2] Cache miss: addr = 247
152505 [MEM] Mem hit: addr = 240, data = 40
152515 [L2] Cache Allocate: addr = 247 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
152525 [L1] Cache Allocate: addr = 099 data = 4f4e4d4c4b4a49484746454443424140
152525 [L1] Cache hit from L2: addr = 099, data = 49
152525 [TEST] CPU read @0x4ba
152535 [L1] Cache miss: addr = 4ba
152535 [TEST] CPU read @0x0ff
152555 [L2] Cache miss: addr = 4ba
152565 [MEM] Mem hit: addr = 4a0, data = a0
152575 [L2] Cache Allocate: addr = 4ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
152585 [L1] Cache Allocate: addr = 0ff data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
152585 [L1] Cache hit from L2: addr = 0ff, data = bf
152585 [TEST] CPU read @0x3ce
152595 [L1] Cache hit: addr = 3ce, data = ae
152595 [TEST] CPU read @0x2e1
152605 [L1] Cache miss: addr = 2e1
152605 [TEST] CPU read @0x3fc
152625 [L2] Cache hit: addr = 2e1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
152635 [L1] Cache Allocate: addr = 3fc data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
152635 [L1] Cache hit from L2: addr = 3fc, data = ec
152635 [TEST] CPU read @0x19c
152645 [L1] Cache miss: addr = 19c
152645 [TEST] CPU read @0x514
152665 [L2] Cache hit: addr = 19c, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
152675 [L1] Cache Allocate: addr = 514 data = 8f8e8d8c8b8a89888786858483828180
152675 [L1] Cache hit from L2: addr = 514, data = 84
152675 [TEST] CPU read @0x10d
152685 [L1] Cache miss: addr = 10d
152685 [TEST] CPU read @0x4fa
152705 [L2] Cache miss: addr = 10d
152715 [MEM] Mem hit: addr = 100, data = 00
152725 [L2] Cache Allocate: addr = 10d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
152735 [L1] Cache Allocate: addr = 4fa data = 0f0e0d0c0b0a09080706050403020100
152735 [L1] Cache hit from L2: addr = 4fa, data = 0a
152735 [TEST] CPU read @0x3c9
152745 [L1] Cache hit: addr = 3c9, data = a9
152745 [TEST] CPU read @0x765
152755 [L1] Cache miss: addr = 765
152755 [TEST] CPU read @0x7fe
152775 [L2] Cache miss: addr = 765
152785 [MEM] Mem hit: addr = 760, data = 60
152795 [L2] Cache Allocate: addr = 765 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
152805 [L1] Cache Allocate: addr = 7fe data = 6f6e6d6c6b6a69686766656463626160
152805 [L1] Cache hit from L2: addr = 7fe, data = 6e
152805 [TEST] CPU read @0x0dc
152815 [L1] Cache miss: addr = 0dc
152815 [TEST] CPU read @0x35d
152835 [L2] Cache miss: addr = 0dc
152845 [MEM] Mem hit: addr = 0c0, data = c0
152855 [L2] Cache Allocate: addr = 0dc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
152865 [L1] Cache Allocate: addr = 35d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
152865 [L1] Cache hit from L2: addr = 35d, data = dd
152865 [TEST] CPU read @0x36a
152875 [L1] Cache miss: addr = 36a
152875 [TEST] CPU read @0x061
152895 [L2] Cache miss: addr = 36a
152905 [MEM] Mem hit: addr = 360, data = 60
152915 [L2] Cache Allocate: addr = 36a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
152925 [L1] Cache Allocate: addr = 061 data = 6f6e6d6c6b6a69686766656463626160
152925 [L1] Cache hit from L2: addr = 061, data = 61
152925 [TEST] CPU read @0x7d3
152935 [L1] Cache miss: addr = 7d3
152935 [TEST] CPU read @0x5a4
152955 [L2] Cache miss: addr = 7d3
152965 [MEM] Mem hit: addr = 7c0, data = c0
152975 [L2] Cache Allocate: addr = 7d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
152985 [L1] Cache Allocate: addr = 5a4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
152985 [L1] Cache hit from L2: addr = 5a4, data = d4
152985 [TEST] CPU read @0x4c8
152995 [L1] Cache miss: addr = 4c8
152995 [TEST] CPU read @0x19c
153015 [L2] Cache miss: addr = 4c8
153025 [MEM] Mem hit: addr = 4c0, data = c0
153035 [L2] Cache Allocate: addr = 4c8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
153045 [L1] Cache Allocate: addr = 19c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
153045 [L1] Cache hit from L2: addr = 19c, data = cc
153045 [TEST] CPU read @0x23a
153055 [L1] Cache miss: addr = 23a
153055 [TEST] CPU read @0x5ea
153075 [L2] Cache miss: addr = 23a
153085 [MEM] Mem hit: addr = 220, data = 20
153095 [L2] Cache Allocate: addr = 23a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
153105 [L1] Cache Allocate: addr = 5ea data = 3f3e3d3c3b3a39383736353433323130
153105 [L1] Cache hit from L2: addr = 5ea, data = 3a
153105 [TEST] CPU read @0x3ee
153115 [L1] Cache miss: addr = 3ee
153115 [TEST] CPU read @0x641
153135 [L2] Cache miss: addr = 3ee
153145 [MEM] Mem hit: addr = 3e0, data = e0
153155 [L2] Cache Allocate: addr = 3ee data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
153165 [L1] Cache Allocate: addr = 641 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
153165 [L1] Cache hit from L2: addr = 641, data = e1
153165 [TEST] CPU read @0x4aa
153175 [L1] Cache miss: addr = 4aa
153175 [TEST] CPU read @0x7c3
153195 [L2] Cache hit: addr = 4aa, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
153205 [L1] Cache Allocate: addr = 7c3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
153205 [L1] Cache hit from L2: addr = 7c3, data = a3
153205 [TEST] CPU read @0x617
153215 [L1] Cache miss: addr = 617
153215 [TEST] CPU read @0x33f
153235 [L2] Cache miss: addr = 617
153245 [MEM] Mem hit: addr = 600, data = 00
153255 [L2] Cache Allocate: addr = 617 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
153265 [L1] Cache Allocate: addr = 33f data = 1f1e1d1c1b1a19181716151413121110
153265 [L1] Cache hit from L2: addr = 33f, data = 1f
153265 [TEST] CPU read @0x4f6
153275 [L1] Cache miss: addr = 4f6
153275 [TEST] CPU read @0x6fa
153295 [L2] Cache miss: addr = 4f6
153305 [MEM] Mem hit: addr = 4e0, data = e0
153315 [L2] Cache Allocate: addr = 4f6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
153325 [L1] Cache Allocate: addr = 6fa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
153325 [L1] Cache hit from L2: addr = 6fa, data = fa
153325 [TEST] CPU read @0x526
153335 [L1] Cache miss: addr = 526
153335 [TEST] CPU read @0x490
153355 [L2] Cache miss: addr = 526
153365 [MEM] Mem hit: addr = 520, data = 20
153375 [L2] Cache Allocate: addr = 526 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
153385 [L1] Cache Allocate: addr = 490 data = 2f2e2d2c2b2a29282726252423222120
153385 [L1] Cache hit from L2: addr = 490, data = 20
153385 [TEST] CPU read @0x74e
153395 [L1] Cache miss: addr = 74e
153395 [TEST] CPU read @0x6a1
153415 [L2] Cache miss: addr = 74e
153425 [MEM] Mem hit: addr = 740, data = 40
153435 [L2] Cache Allocate: addr = 74e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
153445 [L1] Cache Allocate: addr = 6a1 data = 4f4e4d4c4b4a49484746454443424140
153445 [L1] Cache hit from L2: addr = 6a1, data = 41
153445 [TEST] CPU read @0x26f
153455 [L1] Cache miss: addr = 26f
153455 [TEST] CPU read @0x58f
153475 [L2] Cache hit: addr = 26f, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
153485 [L1] Cache Allocate: addr = 58f data = 6f6e6d6c6b6a69686766656463626160
153485 [L1] Cache hit from L2: addr = 58f, data = 6f
153485 [TEST] CPU read @0x46f
153495 [L1] Cache miss: addr = 46f
153495 [TEST] CPU read @0x644
153515 [L2] Cache miss: addr = 46f
153525 [MEM] Mem hit: addr = 460, data = 60
153535 [L2] Cache Allocate: addr = 46f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
153545 [L1] Cache Allocate: addr = 644 data = 6f6e6d6c6b6a69686766656463626160
153545 [L1] Cache hit from L2: addr = 644, data = 64
153545 [TEST] CPU read @0x503
153555 [L1] Cache miss: addr = 503
153555 [TEST] CPU read @0x0ba
153575 [L2] Cache hit: addr = 503, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
153585 [L1] Cache Allocate: addr = 0ba data = 0f0e0d0c0b0a09080706050403020100
153585 [L1] Cache hit from L2: addr = 0ba, data = 0a
153585 [TEST] CPU read @0x338
153595 [L1] Cache miss: addr = 338
153595 [TEST] CPU read @0x7a5
153615 [L2] Cache miss: addr = 338
153625 [MEM] Mem hit: addr = 320, data = 20
153635 [L2] Cache Allocate: addr = 338 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
153645 [L1] Cache Allocate: addr = 7a5 data = 3f3e3d3c3b3a39383736353433323130
153645 [L1] Cache hit from L2: addr = 7a5, data = 35
153645 [TEST] CPU read @0x39f
153655 [L1] Cache miss: addr = 39f
153655 [TEST] CPU read @0x415
153675 [L2] Cache hit: addr = 39f, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
153685 [L1] Cache Allocate: addr = 415 data = 8f8e8d8c8b8a89888786858483828180
153685 [L1] Cache hit from L2: addr = 415, data = 85
153685 [TEST] CPU read @0x573
153695 [L1] Cache miss: addr = 573
153695 [TEST] CPU read @0x511
153715 [L2] Cache miss: addr = 573
153725 [MEM] Mem hit: addr = 560, data = 60
153735 [L2] Cache Allocate: addr = 573 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
153745 [L1] Cache Allocate: addr = 511 data = 7f7e7d7c7b7a79787776757473727170
153745 [L1] Cache hit from L2: addr = 511, data = 71
153745 [TEST] CPU read @0x5cb
153755 [L1] Cache miss: addr = 5cb
153755 [TEST] CPU read @0x4df
153775 [L2] Cache miss: addr = 5cb
153785 [MEM] Mem hit: addr = 5c0, data = c0
153795 [L2] Cache Allocate: addr = 5cb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
153805 [L1] Cache Allocate: addr = 4df data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
153805 [L1] Cache hit from L2: addr = 4df, data = cf
153805 [TEST] CPU read @0x133
153815 [L1] Cache miss: addr = 133
153815 [TEST] CPU read @0x5ac
153835 [L2] Cache hit: addr = 133, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
153845 [L1] Cache Allocate: addr = 5ac data = 2f2e2d2c2b2a29282726252423222120
153845 [L1] Cache hit from L2: addr = 5ac, data = 2c
153845 [TEST] CPU read @0x748
153855 [L1] Cache miss: addr = 748
153855 [TEST] CPU read @0x2dd
153875 [L2] Cache hit: addr = 748, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
153885 [L1] Cache Allocate: addr = 2dd data = 4f4e4d4c4b4a49484746454443424140
153885 [L1] Cache hit from L2: addr = 2dd, data = 4d
153885 [TEST] CPU read @0x398
153895 [L1] Cache miss: addr = 398
153895 [TEST] CPU read @0x2bb
153915 [L2] Cache hit: addr = 398, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
153925 [L1] Cache Allocate: addr = 2bb data = 8f8e8d8c8b8a89888786858483828180
153925 [L1] Cache hit from L2: addr = 2bb, data = 8b
153925 [TEST] CPU read @0x066
153935 [L1] Cache miss: addr = 066
153935 [TEST] CPU read @0x6e5
153955 [L2] Cache miss: addr = 066
153965 [MEM] Mem hit: addr = 060, data = 60
153975 [L2] Cache Allocate: addr = 066 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
153985 [L1] Cache Allocate: addr = 6e5 data = 6f6e6d6c6b6a69686766656463626160
153985 [L1] Cache hit from L2: addr = 6e5, data = 65
153985 [TEST] CPU read @0x35c
153995 [L1] Cache miss: addr = 35c
153995 [TEST] CPU read @0x06d
154015 [L2] Cache miss: addr = 35c
154025 [MEM] Mem hit: addr = 340, data = 40
154035 [L2] Cache Allocate: addr = 35c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
154045 [L1] Cache Allocate: addr = 06d data = 5f5e5d5c5b5a59585756555453525150
154045 [L1] Cache hit from L2: addr = 06d, data = 5d
154045 [TEST] CPU read @0x553
154055 [L1] Cache miss: addr = 553
154055 [TEST] CPU read @0x1f2
154075 [L2] Cache hit: addr = 553, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
154085 [L1] Cache Allocate: addr = 1f2 data = 4f4e4d4c4b4a49484746454443424140
154085 [L1] Cache hit from L2: addr = 1f2, data = 42
154085 [TEST] CPU read @0x2ed
154095 [L1] Cache miss: addr = 2ed
154095 [TEST] CPU read @0x7fc
154115 [L2] Cache miss: addr = 2ed
154125 [MEM] Mem hit: addr = 2e0, data = e0
154135 [L2] Cache Allocate: addr = 2ed data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
154145 [L1] Cache Allocate: addr = 7fc data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
154145 [L1] Cache hit from L2: addr = 7fc, data = ec
154145 [TEST] CPU read @0x006
154155 [L1] Cache miss: addr = 006
154155 [TEST] CPU read @0x166
154175 [L2] Cache miss: addr = 006
154185 [MEM] Mem hit: addr = 000, data = 00
154195 [L2] Cache Allocate: addr = 006 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
154205 [L1] Cache Allocate: addr = 166 data = 0f0e0d0c0b0a09080706050403020100
154205 [L1] Cache hit from L2: addr = 166, data = 06
154205 [TEST] CPU read @0x185
154215 [L1] Cache miss: addr = 185
154215 [TEST] CPU read @0x6c3
154235 [L2] Cache hit: addr = 185, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
154245 [L1] Cache Allocate: addr = 6c3 data = 8f8e8d8c8b8a89888786858483828180
154245 [L1] Cache hit from L2: addr = 6c3, data = 83
154245 [TEST] CPU read @0x5cf
154255 [L1] Cache miss: addr = 5cf
154255 [TEST] CPU read @0x6c1
154275 [L2] Cache hit: addr = 5cf, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
154285 [L1] Cache Allocate: addr = 6c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
154285 [L1] Cache hit from L2: addr = 6c1, data = c1
154285 [TEST] CPU read @0x408
154295 [L1] Cache miss: addr = 408
154295 [TEST] CPU read @0x327
154315 [L2] Cache miss: addr = 408
154325 [MEM] Mem hit: addr = 400, data = 00
154335 [L2] Cache Allocate: addr = 408 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
154345 [L1] Cache Allocate: addr = 327 data = 0f0e0d0c0b0a09080706050403020100
154345 [L1] Cache hit from L2: addr = 327, data = 07
154345 [TEST] CPU read @0x336
154355 [L1] Cache miss: addr = 336
154355 [TEST] CPU read @0x07e
154375 [L2] Cache hit: addr = 336, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
154385 [L1] Cache Allocate: addr = 07e data = 2f2e2d2c2b2a29282726252423222120
154385 [L1] Cache hit from L2: addr = 07e, data = 2e
154385 [TEST] CPU read @0x1fb
154395 [L1] Cache miss: addr = 1fb
154395 [TEST] CPU read @0x1d3
154415 [L2] Cache miss: addr = 1fb
154425 [MEM] Mem hit: addr = 1e0, data = e0
154435 [L2] Cache Allocate: addr = 1fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
154445 [L1] Cache Allocate: addr = 1d3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
154445 [L1] Cache hit from L2: addr = 1d3, data = f3
154445 [TEST] CPU read @0x02c
154455 [L1] Cache miss: addr = 02c
154455 [TEST] CPU read @0x352
154475 [L2] Cache miss: addr = 02c
154485 [MEM] Mem hit: addr = 020, data = 20
154495 [L2] Cache Allocate: addr = 02c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
154505 [L1] Cache Allocate: addr = 352 data = 2f2e2d2c2b2a29282726252423222120
154505 [L1] Cache hit from L2: addr = 352, data = 22
154505 [TEST] CPU read @0x281
154515 [L1] Cache miss: addr = 281
154515 [TEST] CPU read @0x544
154535 [L2] Cache miss: addr = 281
154545 [MEM] Mem hit: addr = 280, data = 80
154555 [L2] Cache Allocate: addr = 281 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
154565 [L1] Cache Allocate: addr = 544 data = 8f8e8d8c8b8a89888786858483828180
154565 [L1] Cache hit from L2: addr = 544, data = 84
154565 [TEST] CPU read @0x040
154575 [L1] Cache miss: addr = 040
154575 [TEST] CPU read @0x07d
154595 [L2] Cache miss: addr = 040
154605 [MEM] Mem hit: addr = 040, data = 40
154615 [L2] Cache Allocate: addr = 040 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
154625 [L1] Cache Allocate: addr = 07d data = 4f4e4d4c4b4a49484746454443424140
154625 [L1] Cache hit from L2: addr = 07d, data = 4d
154625 [TEST] CPU read @0x4a2
154635 [L1] Cache miss: addr = 4a2
154635 [TEST] CPU read @0x313
154655 [L2] Cache hit: addr = 4a2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
154665 [L1] Cache Allocate: addr = 313 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
154665 [L1] Cache hit from L2: addr = 313, data = a3
154665 [TEST] CPU read @0x7d4
154675 [L1] Cache miss: addr = 7d4
154675 [TEST] CPU read @0x56e
154695 [L2] Cache miss: addr = 7d4
154705 [MEM] Mem hit: addr = 7c0, data = c0
154715 [L2] Cache Allocate: addr = 7d4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
154725 [L1] Cache Allocate: addr = 56e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
154725 [L1] Cache hit from L2: addr = 56e, data = de
154725 [TEST] CPU read @0x3bf
154735 [L1] Cache miss: addr = 3bf
154735 [TEST] CPU read @0x601
154755 [L2] Cache miss: addr = 3bf
154765 [MEM] Mem hit: addr = 3a0, data = a0
154775 [L2] Cache Allocate: addr = 3bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
154785 [L1] Cache Allocate: addr = 601 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
154785 [L1] Cache hit from L2: addr = 601, data = b1
154785 [TEST] CPU read @0x0fe
154795 [L1] Cache miss: addr = 0fe
154795 [TEST] CPU read @0x671
154815 [L2] Cache miss: addr = 0fe
154825 [MEM] Mem hit: addr = 0e0, data = e0
154835 [L2] Cache Allocate: addr = 0fe data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
154845 [L1] Cache Allocate: addr = 671 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
154845 [L1] Cache hit from L2: addr = 671, data = f1
154845 [TEST] CPU read @0x281
154855 [L1] Cache miss: addr = 281
154855 [TEST] CPU read @0x52f
154875 [L2] Cache hit: addr = 281, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
154885 [L1] Cache Allocate: addr = 52f data = 8f8e8d8c8b8a89888786858483828180
154885 [L1] Cache hit from L2: addr = 52f, data = 8f
154885 [TEST] CPU read @0x029
154895 [L1] Cache miss: addr = 029
154895 [TEST] CPU read @0x798
154915 [L2] Cache hit: addr = 029, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
154925 [L1] Cache Allocate: addr = 798 data = 2f2e2d2c2b2a29282726252423222120
154925 [L1] Cache hit from L2: addr = 798, data = 28
154925 [TEST] CPU read @0x62d
154935 [L1] Cache miss: addr = 62d
154935 [TEST] CPU read @0x08b
154955 [L2] Cache miss: addr = 62d
154965 [MEM] Mem hit: addr = 620, data = 20
154975 [L2] Cache Allocate: addr = 62d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
154985 [L1] Cache Allocate: addr = 08b data = 2f2e2d2c2b2a29282726252423222120
154985 [L1] Cache hit from L2: addr = 08b, data = 2b
154985 [TEST] CPU read @0x401
154995 [L1] Cache miss: addr = 401
154995 [TEST] CPU read @0x49b
155015 [L2] Cache hit: addr = 401, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
155025 [L1] Cache Allocate: addr = 49b data = 0f0e0d0c0b0a09080706050403020100
155025 [L1] Cache hit from L2: addr = 49b, data = 0b
155025 [TEST] CPU read @0x39f
155035 [L1] Cache miss: addr = 39f
155035 [TEST] CPU read @0x5d3
155055 [L2] Cache miss: addr = 39f
155065 [MEM] Mem hit: addr = 380, data = 80
155075 [L2] Cache Allocate: addr = 39f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
155085 [L1] Cache Allocate: addr = 5d3 data = 9f9e9d9c9b9a99989796959493929190
155085 [L1] Cache hit from L2: addr = 5d3, data = 93
155085 [TEST] CPU read @0x7dc
155095 [L1] Cache miss: addr = 7dc
155095 [TEST] CPU read @0x1ef
155115 [L2] Cache hit: addr = 7dc, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
155125 [L1] Cache Allocate: addr = 1ef data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
155125 [L1] Cache hit from L2: addr = 1ef, data = cf
155125 [TEST] CPU read @0x4d0
155135 [L1] Cache miss: addr = 4d0
155135 [TEST] CPU read @0x745
155155 [L2] Cache miss: addr = 4d0
155165 [MEM] Mem hit: addr = 4c0, data = c0
155175 [L2] Cache Allocate: addr = 4d0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
155185 [L1] Cache Allocate: addr = 745 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
155185 [L1] Cache hit from L2: addr = 745, data = d5
155185 [TEST] CPU read @0x31b
155195 [L1] Cache miss: addr = 31b
155195 [TEST] CPU read @0x0ba
155215 [L2] Cache miss: addr = 31b
155225 [MEM] Mem hit: addr = 300, data = 00
155235 [L2] Cache Allocate: addr = 31b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
155245 [L1] Cache Allocate: addr = 0ba data = 1f1e1d1c1b1a19181716151413121110
155245 [L1] Cache hit from L2: addr = 0ba, data = 1a
155245 [TEST] CPU read @0x746
155255 [L1] Cache hit: addr = 746, data = d6
155255 [TEST] CPU read @0x451
155265 [L1] Cache miss: addr = 451
155265 [TEST] CPU read @0x7ae
155285 [L2] Cache miss: addr = 451
155295 [MEM] Mem hit: addr = 440, data = 40
155305 [L2] Cache Allocate: addr = 451 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
155315 [L1] Cache Allocate: addr = 7ae data = 5f5e5d5c5b5a59585756555453525150
155315 [L1] Cache hit from L2: addr = 7ae, data = 5e
155315 [TEST] CPU read @0x0ed
155325 [L1] Cache miss: addr = 0ed
155325 [TEST] CPU read @0x733
155345 [L2] Cache hit: addr = 0ed, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
155355 [L1] Cache Allocate: addr = 733 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
155355 [L1] Cache hit from L2: addr = 733, data = e3
155355 [TEST] CPU read @0x662
155365 [L1] Cache miss: addr = 662
155365 [TEST] CPU read @0x54e
155385 [L2] Cache miss: addr = 662
155395 [MEM] Mem hit: addr = 660, data = 60
155405 [L2] Cache Allocate: addr = 662 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
155415 [L1] Cache Allocate: addr = 54e data = 6f6e6d6c6b6a69686766656463626160
155415 [L1] Cache hit from L2: addr = 54e, data = 6e
155415 [TEST] CPU read @0x438
155425 [L1] Cache miss: addr = 438
155425 [TEST] CPU read @0x6aa
155445 [L2] Cache miss: addr = 438
155455 [MEM] Mem hit: addr = 420, data = 20
155465 [L2] Cache Allocate: addr = 438 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
155475 [L1] Cache Allocate: addr = 6aa data = 3f3e3d3c3b3a39383736353433323130
155475 [L1] Cache hit from L2: addr = 6aa, data = 3a
155475 [TEST] CPU read @0x326
155485 [L1] Cache miss: addr = 326
155485 [TEST] CPU read @0x083
155505 [L2] Cache miss: addr = 326
155515 [MEM] Mem hit: addr = 320, data = 20
155525 [L2] Cache Allocate: addr = 326 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
155535 [L1] Cache Allocate: addr = 083 data = 2f2e2d2c2b2a29282726252423222120
155535 [L1] Cache hit from L2: addr = 083, data = 23
155535 [TEST] CPU read @0x606
155545 [L1] Cache miss: addr = 606
155545 [TEST] CPU read @0x3c0
155565 [L2] Cache miss: addr = 606
155575 [MEM] Mem hit: addr = 600, data = 00
155585 [L2] Cache Allocate: addr = 606 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
155595 [L1] Cache Allocate: addr = 3c0 data = 0f0e0d0c0b0a09080706050403020100
155595 [L1] Cache hit from L2: addr = 3c0, data = 00
155595 [TEST] CPU read @0x555
155605 [L1] Cache miss: addr = 555
155605 [TEST] CPU read @0x013
155625 [L2] Cache hit: addr = 555, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
155635 [L1] Cache Allocate: addr = 013 data = 4f4e4d4c4b4a49484746454443424140
155635 [L1] Cache hit from L2: addr = 013, data = 43
155635 [TEST] CPU read @0x642
155645 [L1] Cache miss: addr = 642
155645 [TEST] CPU read @0x1e9
155665 [L2] Cache miss: addr = 642
155675 [MEM] Mem hit: addr = 640, data = 40
155685 [L2] Cache Allocate: addr = 642 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
155695 [L1] Cache Allocate: addr = 1e9 data = 4f4e4d4c4b4a49484746454443424140
155695 [L1] Cache hit from L2: addr = 1e9, data = 49
155695 [TEST] CPU read @0x665
155705 [L1] Cache miss: addr = 665
155705 [TEST] CPU read @0x6e5
155725 [L2] Cache hit: addr = 665, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
155735 [L1] Cache Allocate: addr = 6e5 data = 6f6e6d6c6b6a69686766656463626160
155735 [L1] Cache hit from L2: addr = 6e5, data = 65
155735 [TEST] CPU read @0x424
155745 [L1] Cache miss: addr = 424
155745 [TEST] CPU read @0x273
155765 [L2] Cache miss: addr = 424
155775 [MEM] Mem hit: addr = 420, data = 20
155785 [L2] Cache Allocate: addr = 424 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
155795 [L1] Cache Allocate: addr = 273 data = 2f2e2d2c2b2a29282726252423222120
155795 [L1] Cache hit from L2: addr = 273, data = 23
155795 [TEST] CPU read @0x130
155805 [L1] Cache miss: addr = 130
155805 [TEST] CPU read @0x008
155825 [L2] Cache hit: addr = 130, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
155835 [L1] Cache Allocate: addr = 008 data = 2f2e2d2c2b2a29282726252423222120
155835 [L1] Cache hit from L2: addr = 008, data = 28
155835 [TEST] CPU read @0x1ab
155845 [L1] Cache miss: addr = 1ab
155845 [TEST] CPU read @0x56e
155865 [L2] Cache miss: addr = 1ab
155875 [MEM] Mem hit: addr = 1a0, data = a0
155885 [L2] Cache Allocate: addr = 1ab data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
155895 [L1] Cache Allocate: addr = 56e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
155895 [L1] Cache hit from L2: addr = 56e, data = ae
155895 [TEST] CPU read @0x2fa
155905 [L1] Cache miss: addr = 2fa
155905 [TEST] CPU read @0x7da
155925 [L2] Cache miss: addr = 2fa
155935 [MEM] Mem hit: addr = 2e0, data = e0
155945 [L2] Cache Allocate: addr = 2fa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
155955 [L1] Cache Allocate: addr = 7da data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
155955 [L1] Cache hit from L2: addr = 7da, data = fa
155955 [TEST] CPU read @0x20b
155965 [L1] Cache miss: addr = 20b
155965 [TEST] CPU read @0x5e7
155985 [L2] Cache miss: addr = 20b
155995 [MEM] Mem hit: addr = 200, data = 00
156005 [L2] Cache Allocate: addr = 20b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
156015 [L1] Cache Allocate: addr = 5e7 data = 0f0e0d0c0b0a09080706050403020100
156015 [L1] Cache hit from L2: addr = 5e7, data = 07
156015 [TEST] CPU read @0x5d4
156025 [L1] Cache miss: addr = 5d4
156025 [TEST] CPU read @0x2fb
156045 [L2] Cache miss: addr = 5d4
156055 [MEM] Mem hit: addr = 5c0, data = c0
156065 [L2] Cache Allocate: addr = 5d4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
156075 [L1] Cache Allocate: addr = 2fb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
156075 [L1] Cache hit from L2: addr = 2fb, data = db
156075 [TEST] CPU read @0x0c4
156085 [L1] Cache miss: addr = 0c4
156085 [TEST] CPU read @0x5b5
156105 [L2] Cache miss: addr = 0c4
156115 [MEM] Mem hit: addr = 0c0, data = c0
156125 [L2] Cache Allocate: addr = 0c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
156135 [L1] Cache Allocate: addr = 5b5 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
156135 [L1] Cache hit from L2: addr = 5b5, data = c5
156135 [TEST] CPU read @0x6d3
156145 [L1] Cache miss: addr = 6d3
156145 [TEST] CPU read @0x31f
156165 [L2] Cache hit: addr = 6d3, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
156175 [L1] Cache Allocate: addr = 31f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
156175 [L1] Cache hit from L2: addr = 31f, data = cf
156175 [TEST] CPU read @0x695
156185 [L1] Cache miss: addr = 695
156185 [TEST] CPU read @0x2d0
156205 [L2] Cache miss: addr = 695
156215 [MEM] Mem hit: addr = 680, data = 80
156225 [L2] Cache Allocate: addr = 695 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
156235 [L1] Cache Allocate: addr = 2d0 data = 9f9e9d9c9b9a99989796959493929190
156235 [L1] Cache hit from L2: addr = 2d0, data = 90
156235 [TEST] CPU read @0x60e
156245 [L1] Cache miss: addr = 60e
156245 [TEST] CPU read @0x751
156265 [L2] Cache miss: addr = 60e
156275 [MEM] Mem hit: addr = 600, data = 00
156285 [L2] Cache Allocate: addr = 60e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
156295 [L1] Cache Allocate: addr = 751 data = 0f0e0d0c0b0a09080706050403020100
156295 [L1] Cache hit from L2: addr = 751, data = 01
156295 [TEST] CPU read @0x708
156305 [L1] Cache miss: addr = 708
156305 [TEST] CPU read @0x16d
156325 [L2] Cache miss: addr = 708
156335 [MEM] Mem hit: addr = 700, data = 00
156345 [L2] Cache Allocate: addr = 708 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
156355 [L1] Cache Allocate: addr = 16d data = 0f0e0d0c0b0a09080706050403020100
156355 [L1] Cache hit from L2: addr = 16d, data = 0d
156355 [TEST] CPU read @0x1e8
156365 [L1] Cache miss: addr = 1e8
156365 [TEST] CPU read @0x2c7
156385 [L2] Cache miss: addr = 1e8
156395 [MEM] Mem hit: addr = 1e0, data = e0
156405 [L2] Cache Allocate: addr = 1e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
156415 [L1] Cache Allocate: addr = 2c7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
156415 [L1] Cache hit from L2: addr = 2c7, data = e7
156415 [TEST] CPU read @0x0d0
156425 [L1] Cache miss: addr = 0d0
156425 [TEST] CPU read @0x3cb
156445 [L2] Cache hit: addr = 0d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
156455 [L1] Cache Allocate: addr = 3cb data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
156455 [L1] Cache hit from L2: addr = 3cb, data = cb
156455 [TEST] CPU read @0x08a
156465 [L1] Cache miss: addr = 08a
156465 [TEST] CPU read @0x0d7
156485 [L2] Cache miss: addr = 08a
156495 [MEM] Mem hit: addr = 080, data = 80
156505 [L2] Cache Allocate: addr = 08a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
156515 [L1] Cache Allocate: addr = 0d7 data = 8f8e8d8c8b8a89888786858483828180
156515 [L1] Cache hit from L2: addr = 0d7, data = 87
156515 [TEST] CPU read @0x6aa
156525 [L1] Cache hit: addr = 6aa, data = 3a
156525 [TEST] CPU read @0x7fc
156535 [L1] Cache miss: addr = 7fc
156535 [TEST] CPU read @0x21f
156555 [L2] Cache miss: addr = 7fc
156565 [MEM] Mem hit: addr = 7e0, data = e0
156575 [L2] Cache Allocate: addr = 7fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
156585 [L1] Cache Allocate: addr = 21f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
156585 [L1] Cache hit from L2: addr = 21f, data = ff
156585 [TEST] CPU read @0x430
156595 [L1] Cache miss: addr = 430
156595 [TEST] CPU read @0x201
156615 [L2] Cache hit: addr = 430, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
156625 [L1] Cache Allocate: addr = 201 data = 2f2e2d2c2b2a29282726252423222120
156625 [L1] Cache hit from L2: addr = 201, data = 21
156625 [TEST] CPU read @0x78f
156635 [L1] Cache miss: addr = 78f
156635 [TEST] CPU read @0x1ab
156655 [L2] Cache miss: addr = 78f
156665 [MEM] Mem hit: addr = 780, data = 80
156675 [L2] Cache Allocate: addr = 78f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
156685 [L1] Cache Allocate: addr = 1ab data = 8f8e8d8c8b8a89888786858483828180
156685 [L1] Cache hit from L2: addr = 1ab, data = 8b
156685 [TEST] CPU read @0x2e6
156695 [L1] Cache miss: addr = 2e6
156695 [TEST] CPU read @0x206
156715 [L2] Cache miss: addr = 2e6
156725 [MEM] Mem hit: addr = 2e0, data = e0
156735 [L2] Cache Allocate: addr = 2e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
156745 [L1] Cache Allocate: addr = 206 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
156745 [L1] Cache hit from L2: addr = 206, data = e6
156745 [TEST] CPU read @0x062
156755 [L1] Cache miss: addr = 062
156755 [TEST] CPU read @0x216
156775 [L2] Cache miss: addr = 062
156785 [MEM] Mem hit: addr = 060, data = 60
156795 [L2] Cache Allocate: addr = 062 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
156805 [L1] Cache Allocate: addr = 216 data = 6f6e6d6c6b6a69686766656463626160
156805 [L1] Cache hit from L2: addr = 216, data = 66
156805 [TEST] CPU read @0x065
156815 [L1] Cache miss: addr = 065
156815 [TEST] CPU read @0x57d
156835 [L2] Cache hit: addr = 065, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
156845 [L1] Cache Allocate: addr = 57d data = 6f6e6d6c6b6a69686766656463626160
156845 [L1] Cache hit from L2: addr = 57d, data = 6d
156845 [TEST] CPU read @0x585
156855 [L1] Cache miss: addr = 585
156855 [TEST] CPU read @0x043
156875 [L2] Cache miss: addr = 585
156885 [MEM] Mem hit: addr = 580, data = 80
156895 [L2] Cache Allocate: addr = 585 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
156905 [L1] Cache Allocate: addr = 043 data = 8f8e8d8c8b8a89888786858483828180
156905 [L1] Cache hit from L2: addr = 043, data = 83
156905 [TEST] CPU read @0x1f5
156915 [L1] Cache miss: addr = 1f5
156915 [TEST] CPU read @0x0ee
156935 [L2] Cache miss: addr = 1f5
156945 [MEM] Mem hit: addr = 1e0, data = e0
156955 [L2] Cache Allocate: addr = 1f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
156965 [L1] Cache Allocate: addr = 0ee data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
156965 [L1] Cache hit from L2: addr = 0ee, data = fe
156965 [TEST] CPU read @0x47b
156975 [L1] Cache miss: addr = 47b
156975 [TEST] CPU read @0x2c7
156995 [L2] Cache miss: addr = 47b
157005 [MEM] Mem hit: addr = 460, data = 60
157015 [L2] Cache Allocate: addr = 47b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
157025 [L1] Cache Allocate: addr = 2c7 data = 7f7e7d7c7b7a79787776757473727170
157025 [L1] Cache hit from L2: addr = 2c7, data = 77
157025 [TEST] CPU read @0x1d3
157035 [L1] Cache miss: addr = 1d3
157035 [TEST] CPU read @0x470
157055 [L2] Cache miss: addr = 1d3
157065 [MEM] Mem hit: addr = 1c0, data = c0
157075 [L2] Cache Allocate: addr = 1d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
157085 [L1] Cache Allocate: addr = 470 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
157085 [L1] Cache hit from L2: addr = 470, data = d0
157085 [TEST] CPU read @0x6b6
157095 [L1] Cache miss: addr = 6b6
157095 [TEST] CPU read @0x127
157115 [L2] Cache miss: addr = 6b6
157125 [MEM] Mem hit: addr = 6a0, data = a0
157135 [L2] Cache Allocate: addr = 6b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
157145 [L1] Cache Allocate: addr = 127 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
157145 [L1] Cache hit from L2: addr = 127, data = b7
157145 [TEST] CPU read @0x281
157155 [L1] Cache miss: addr = 281
157155 [TEST] CPU read @0x3d9
157175 [L2] Cache miss: addr = 281
157185 [MEM] Mem hit: addr = 280, data = 80
157195 [L2] Cache Allocate: addr = 281 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
157205 [L1] Cache Allocate: addr = 3d9 data = 8f8e8d8c8b8a89888786858483828180
157205 [L1] Cache hit from L2: addr = 3d9, data = 89
157205 [TEST] CPU read @0x2a3
157215 [L1] Cache miss: addr = 2a3
157215 [TEST] CPU read @0x014
157235 [L2] Cache miss: addr = 2a3
157245 [MEM] Mem hit: addr = 2a0, data = a0
157255 [L2] Cache Allocate: addr = 2a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
157265 [L1] Cache Allocate: addr = 014 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
157265 [L1] Cache hit from L2: addr = 014, data = a4
157265 [TEST] CPU read @0x367
157275 [L1] Cache miss: addr = 367
157275 [TEST] CPU read @0x373
157295 [L2] Cache miss: addr = 367
157305 [MEM] Mem hit: addr = 360, data = 60
157315 [L2] Cache Allocate: addr = 367 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
157325 [L1] Cache Allocate: addr = 373 data = 6f6e6d6c6b6a69686766656463626160
157325 [L1] Cache hit from L2: addr = 373, data = 63
157325 [TEST] CPU read @0x521
157335 [L1] Cache miss: addr = 521
157335 [TEST] CPU read @0x7ab
157355 [L2] Cache miss: addr = 521
157365 [MEM] Mem hit: addr = 520, data = 20
157375 [L2] Cache Allocate: addr = 521 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
157385 [L1] Cache Allocate: addr = 7ab data = 2f2e2d2c2b2a29282726252423222120
157385 [L1] Cache hit from L2: addr = 7ab, data = 2b
157385 [TEST] CPU read @0x756
157395 [L1] Cache miss: addr = 756
157395 [TEST] CPU read @0x6f7
157415 [L2] Cache miss: addr = 756
157425 [MEM] Mem hit: addr = 740, data = 40
157435 [L2] Cache Allocate: addr = 756 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
157445 [L1] Cache Allocate: addr = 6f7 data = 5f5e5d5c5b5a59585756555453525150
157445 [L1] Cache hit from L2: addr = 6f7, data = 57
157445 [TEST] CPU read @0x5b8
157455 [L1] Cache hit: addr = 5b8, data = c8
157455 [TEST] CPU read @0x427
157465 [L1] Cache miss: addr = 427
157465 [TEST] CPU read @0x108
157485 [L2] Cache miss: addr = 427
157495 [MEM] Mem hit: addr = 420, data = 20
157505 [L2] Cache Allocate: addr = 427 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
157515 [L1] Cache Allocate: addr = 108 data = 2f2e2d2c2b2a29282726252423222120
157515 [L1] Cache hit from L2: addr = 108, data = 28
157515 [TEST] CPU read @0x012
157525 [L1] Cache hit: addr = 012, data = a2
157525 [TEST] CPU read @0x36c
157535 [L1] Cache miss: addr = 36c
157535 [TEST] CPU read @0x2f6
157555 [L2] Cache hit: addr = 36c, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
157565 [L1] Cache Allocate: addr = 2f6 data = 6f6e6d6c6b6a69686766656463626160
157565 [L1] Cache hit from L2: addr = 2f6, data = 66
157565 [TEST] CPU read @0x73b
157575 [L1] Cache miss: addr = 73b
157575 [TEST] CPU read @0x717
157595 [L2] Cache miss: addr = 73b
157605 [MEM] Mem hit: addr = 720, data = 20
157615 [L2] Cache Allocate: addr = 73b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
157625 [L1] Cache Allocate: addr = 717 data = 3f3e3d3c3b3a39383736353433323130
157625 [L1] Cache hit from L2: addr = 717, data = 37
157625 [TEST] CPU read @0x37f
157635 [L1] Cache miss: addr = 37f
157635 [TEST] CPU read @0x1bf
157655 [L2] Cache hit: addr = 37f, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
157665 [L1] Cache Allocate: addr = 1bf data = 6f6e6d6c6b6a69686766656463626160
157665 [L1] Cache hit from L2: addr = 1bf, data = 6f
157665 [TEST] CPU read @0x373
157675 [L1] Cache miss: addr = 373
157675 [TEST] CPU read @0x627
157695 [L2] Cache hit: addr = 373, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
157705 [L1] Cache Allocate: addr = 627 data = 6f6e6d6c6b6a69686766656463626160
157705 [L1] Cache hit from L2: addr = 627, data = 67
157705 [TEST] CPU read @0x6fa
157715 [L1] Cache miss: addr = 6fa
157715 [TEST] CPU read @0x637
157735 [L2] Cache miss: addr = 6fa
157745 [MEM] Mem hit: addr = 6e0, data = e0
157755 [L2] Cache Allocate: addr = 6fa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
157765 [L1] Cache Allocate: addr = 637 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
157765 [L1] Cache hit from L2: addr = 637, data = f7
157765 [TEST] CPU read @0x002
157775 [L1] Cache miss: addr = 002
157775 [TEST] CPU read @0x07e
157795 [L2] Cache miss: addr = 002
157805 [MEM] Mem hit: addr = 000, data = 00
157815 [L2] Cache Allocate: addr = 002 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
157825 [L1] Cache Allocate: addr = 07e data = 0f0e0d0c0b0a09080706050403020100
157825 [L1] Cache hit from L2: addr = 07e, data = 0e
157825 [TEST] CPU read @0x363
157835 [L1] Cache miss: addr = 363
157835 [TEST] CPU read @0x553
157855 [L2] Cache hit: addr = 363, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
157865 [L1] Cache Allocate: addr = 553 data = 6f6e6d6c6b6a69686766656463626160
157865 [L1] Cache hit from L2: addr = 553, data = 63
157865 [TEST] CPU read @0x774
157875 [L1] Cache miss: addr = 774
157875 [TEST] CPU read @0x31d
157895 [L2] Cache miss: addr = 774
157905 [MEM] Mem hit: addr = 760, data = 60
157915 [L2] Cache Allocate: addr = 774 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
157925 [L1] Cache Allocate: addr = 31d data = 7f7e7d7c7b7a79787776757473727170
157925 [L1] Cache hit from L2: addr = 31d, data = 7d
157925 [TEST] CPU read @0x25b
157935 [L1] Cache miss: addr = 25b
157935 [TEST] CPU read @0x1c0
157955 [L2] Cache miss: addr = 25b
157965 [MEM] Mem hit: addr = 240, data = 40
157975 [L2] Cache Allocate: addr = 25b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
157985 [L1] Cache Allocate: addr = 1c0 data = 5f5e5d5c5b5a59585756555453525150
157985 [L1] Cache hit from L2: addr = 1c0, data = 50
157985 [TEST] CPU read @0x6eb
157995 [L1] Cache miss: addr = 6eb
157995 [TEST] CPU read @0x792
158015 [L2] Cache hit: addr = 6eb, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
158025 [L1] Cache Allocate: addr = 792 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
158025 [L1] Cache hit from L2: addr = 792, data = e2
158025 [TEST] CPU read @0x59e
158035 [L1] Cache miss: addr = 59e
158035 [TEST] CPU read @0x71e
158055 [L2] Cache miss: addr = 59e
158065 [MEM] Mem hit: addr = 580, data = 80
158075 [L2] Cache Allocate: addr = 59e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
158085 [L1] Cache Allocate: addr = 71e data = 9f9e9d9c9b9a99989796959493929190
158085 [L1] Cache hit from L2: addr = 71e, data = 9e
158085 [TEST] CPU read @0x485
158095 [L1] Cache miss: addr = 485
158095 [TEST] CPU read @0x50a
158115 [L2] Cache miss: addr = 485
158125 [MEM] Mem hit: addr = 480, data = 80
158135 [L2] Cache Allocate: addr = 485 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
158145 [L1] Cache Allocate: addr = 50a data = 8f8e8d8c8b8a89888786858483828180
158145 [L1] Cache hit from L2: addr = 50a, data = 8a
158145 [TEST] CPU read @0x420
158155 [L1] Cache miss: addr = 420
158155 [TEST] CPU read @0x2fb
158175 [L2] Cache miss: addr = 420
158185 [MEM] Mem hit: addr = 420, data = 20
158195 [L2] Cache Allocate: addr = 420 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
158205 [L1] Cache Allocate: addr = 2fb data = 2f2e2d2c2b2a29282726252423222120
158205 [L1] Cache hit from L2: addr = 2fb, data = 2b
158205 [TEST] CPU read @0x673
158215 [L1] Cache miss: addr = 673
158215 [TEST] CPU read @0x76b
158235 [L2] Cache miss: addr = 673
158245 [MEM] Mem hit: addr = 660, data = 60
158255 [L2] Cache Allocate: addr = 673 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
158265 [L1] Cache Allocate: addr = 76b data = 7f7e7d7c7b7a79787776757473727170
158265 [L1] Cache hit from L2: addr = 76b, data = 7b
158265 [TEST] CPU read @0x2b5
158275 [L1] Cache miss: addr = 2b5
158275 [TEST] CPU read @0x1fe
158295 [L2] Cache hit: addr = 2b5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
158305 [L1] Cache Allocate: addr = 1fe data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
158305 [L1] Cache hit from L2: addr = 1fe, data = ae
158305 [TEST] CPU read @0x6c3
158315 [L1] Cache miss: addr = 6c3
158315 [TEST] CPU read @0x7b1
158335 [L2] Cache hit: addr = 6c3, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
158345 [L1] Cache Allocate: addr = 7b1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
158345 [L1] Cache hit from L2: addr = 7b1, data = c1
158345 [TEST] CPU read @0x00d
158355 [L1] Cache miss: addr = 00d
158355 [TEST] CPU read @0x340
158375 [L2] Cache hit: addr = 00d, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
158385 [L1] Cache Allocate: addr = 340 data = 0f0e0d0c0b0a09080706050403020100
158385 [L1] Cache hit from L2: addr = 340, data = 00
158385 [TEST] CPU read @0x382
158395 [L1] Cache miss: addr = 382
158395 [TEST] CPU read @0x23f
158415 [L2] Cache miss: addr = 382
158425 [MEM] Mem hit: addr = 380, data = 80
158435 [L2] Cache Allocate: addr = 382 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
158445 [L1] Cache Allocate: addr = 23f data = 8f8e8d8c8b8a89888786858483828180
158445 [L1] Cache hit from L2: addr = 23f, data = 8f
158445 [TEST] CPU read @0x562
158455 [L1] Cache miss: addr = 562
158455 [TEST] CPU read @0x144
158475 [L2] Cache miss: addr = 562
158485 [MEM] Mem hit: addr = 560, data = 60
158495 [L2] Cache Allocate: addr = 562 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
158505 [L1] Cache Allocate: addr = 144 data = 6f6e6d6c6b6a69686766656463626160
158505 [L1] Cache hit from L2: addr = 144, data = 64
158505 [TEST] CPU read @0x24f
158515 [L1] Cache miss: addr = 24f
158515 [TEST] CPU read @0x762
158535 [L2] Cache hit: addr = 24f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
158545 [L1] Cache Allocate: addr = 762 data = 4f4e4d4c4b4a49484746454443424140
158545 [L1] Cache hit from L2: addr = 762, data = 42
158545 [TEST] CPU read @0x6b0
158555 [L1] Cache miss: addr = 6b0
158555 [TEST] CPU read @0x38f
158575 [L2] Cache miss: addr = 6b0
158585 [MEM] Mem hit: addr = 6a0, data = a0
158595 [L2] Cache Allocate: addr = 6b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
158605 [L1] Cache Allocate: addr = 38f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
158605 [L1] Cache hit from L2: addr = 38f, data = bf
158605 [TEST] CPU read @0x1f0
158615 [L1] Cache hit: addr = 1f0, data = a0
158615 [TEST] CPU read @0x1b5
158625 [L1] Cache miss: addr = 1b5
158625 [TEST] CPU read @0x0d0
158645 [L2] Cache miss: addr = 1b5
158655 [MEM] Mem hit: addr = 1a0, data = a0
158665 [L2] Cache Allocate: addr = 1b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
158675 [L1] Cache Allocate: addr = 0d0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
158675 [L1] Cache hit from L2: addr = 0d0, data = b0
158675 [TEST] CPU read @0x754
158685 [L1] Cache miss: addr = 754
158685 [TEST] CPU read @0x205
158705 [L2] Cache miss: addr = 754
158715 [MEM] Mem hit: addr = 740, data = 40
158725 [L2] Cache Allocate: addr = 754 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
158735 [L1] Cache Allocate: addr = 205 data = 5f5e5d5c5b5a59585756555453525150
158735 [L1] Cache hit from L2: addr = 205, data = 55
158735 [TEST] CPU read @0x7b4
158745 [L1] Cache miss: addr = 7b4
158745 [TEST] CPU read @0x14e
158765 [L2] Cache miss: addr = 7b4
158775 [MEM] Mem hit: addr = 7a0, data = a0
158785 [L2] Cache Allocate: addr = 7b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
158795 [L1] Cache Allocate: addr = 14e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
158795 [L1] Cache hit from L2: addr = 14e, data = be
158795 [TEST] CPU read @0x325
158805 [L1] Cache miss: addr = 325
158805 [TEST] CPU read @0x073
158825 [L2] Cache miss: addr = 325
158835 [MEM] Mem hit: addr = 320, data = 20
158845 [L2] Cache Allocate: addr = 325 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
158855 [L1] Cache Allocate: addr = 073 data = 2f2e2d2c2b2a29282726252423222120
158855 [L1] Cache hit from L2: addr = 073, data = 23
158855 [TEST] CPU read @0x311
158865 [L1] Cache miss: addr = 311
158865 [TEST] CPU read @0x146
158885 [L2] Cache miss: addr = 311
158895 [MEM] Mem hit: addr = 300, data = 00
158905 [L2] Cache Allocate: addr = 311 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
158915 [L1] Cache Allocate: addr = 146 data = 1f1e1d1c1b1a19181716151413121110
158915 [L1] Cache hit from L2: addr = 146, data = 16
158915 [TEST] CPU read @0x730
158925 [L1] Cache miss: addr = 730
158925 [TEST] CPU read @0x799
158945 [L2] Cache miss: addr = 730
158955 [MEM] Mem hit: addr = 720, data = 20
158965 [L2] Cache Allocate: addr = 730 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
158975 [L1] Cache Allocate: addr = 799 data = 3f3e3d3c3b3a39383736353433323130
158975 [L1] Cache hit from L2: addr = 799, data = 39
158975 [TEST] CPU read @0x62b
158985 [L1] Cache hit: addr = 62b, data = 6b
158985 [TEST] CPU read @0x43b
158995 [L1] Cache miss: addr = 43b
158995 [TEST] CPU read @0x6f2
159015 [L2] Cache miss: addr = 43b
159025 [MEM] Mem hit: addr = 420, data = 20
159035 [L2] Cache Allocate: addr = 43b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
159045 [L1] Cache Allocate: addr = 6f2 data = 3f3e3d3c3b3a39383736353433323130
159045 [L1] Cache hit from L2: addr = 6f2, data = 32
159045 [TEST] CPU read @0x7ec
159055 [L1] Cache miss: addr = 7ec
159055 [TEST] CPU read @0x744
159075 [L2] Cache miss: addr = 7ec
159085 [MEM] Mem hit: addr = 7e0, data = e0
159095 [L2] Cache Allocate: addr = 7ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
159105 [L1] Cache Allocate: addr = 744 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
159105 [L1] Cache hit from L2: addr = 744, data = e4
159105 [TEST] CPU read @0x322
159115 [L1] Cache miss: addr = 322
159115 [TEST] CPU read @0x2de
159135 [L2] Cache miss: addr = 322
159145 [MEM] Mem hit: addr = 320, data = 20
159155 [L2] Cache Allocate: addr = 322 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
159165 [L1] Cache Allocate: addr = 2de data = 2f2e2d2c2b2a29282726252423222120
159165 [L1] Cache hit from L2: addr = 2de, data = 2e
159165 [TEST] CPU read @0x511
159175 [L1] Cache miss: addr = 511
159175 [TEST] CPU read @0x4b3
159195 [L2] Cache hit: addr = 511, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
159205 [L1] Cache Allocate: addr = 4b3 data = 0f0e0d0c0b0a09080706050403020100
159205 [L1] Cache hit from L2: addr = 4b3, data = 03
159205 [TEST] CPU read @0x58b
159215 [L1] Cache miss: addr = 58b
159215 [TEST] CPU read @0x5f2
159235 [L2] Cache miss: addr = 58b
159245 [MEM] Mem hit: addr = 580, data = 80
159255 [L2] Cache Allocate: addr = 58b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
159265 [L1] Cache Allocate: addr = 5f2 data = 8f8e8d8c8b8a89888786858483828180
159265 [L1] Cache hit from L2: addr = 5f2, data = 82
159265 [TEST] CPU read @0x40d
159275 [L1] Cache miss: addr = 40d
159275 [TEST] CPU read @0x6da
159295 [L2] Cache miss: addr = 40d
159305 [MEM] Mem hit: addr = 400, data = 00
159315 [L2] Cache Allocate: addr = 40d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
159325 [L1] Cache Allocate: addr = 6da data = 0f0e0d0c0b0a09080706050403020100
159325 [L1] Cache hit from L2: addr = 6da, data = 0a
159325 [TEST] CPU read @0x640
159335 [L1] Cache miss: addr = 640
159335 [TEST] CPU read @0x6ad
159355 [L2] Cache miss: addr = 640
159365 [MEM] Mem hit: addr = 640, data = 40
159375 [L2] Cache Allocate: addr = 640 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
159385 [L1] Cache Allocate: addr = 6ad data = 4f4e4d4c4b4a49484746454443424140
159385 [L1] Cache hit from L2: addr = 6ad, data = 4d
159385 [TEST] CPU read @0x59f
159395 [L1] Cache miss: addr = 59f
159395 [TEST] CPU read @0x1fd
159415 [L2] Cache hit: addr = 59f, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
159425 [L1] Cache Allocate: addr = 1fd data = 8f8e8d8c8b8a89888786858483828180
159425 [L1] Cache hit from L2: addr = 1fd, data = 8d
159425 [TEST] CPU read @0x624
159435 [L1] Cache miss: addr = 624
159435 [TEST] CPU read @0x063
159455 [L2] Cache miss: addr = 624
159465 [MEM] Mem hit: addr = 620, data = 20
159475 [L2] Cache Allocate: addr = 624 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
159485 [L1] Cache Allocate: addr = 063 data = 2f2e2d2c2b2a29282726252423222120
159485 [L1] Cache hit from L2: addr = 063, data = 23
159485 [TEST] CPU read @0x768
159495 [L1] Cache miss: addr = 768
159495 [TEST] CPU read @0x7cc
159515 [L2] Cache miss: addr = 768
159525 [MEM] Mem hit: addr = 760, data = 60
159535 [L2] Cache Allocate: addr = 768 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
159545 [L1] Cache Allocate: addr = 7cc data = 6f6e6d6c6b6a69686766656463626160
159545 [L1] Cache hit from L2: addr = 7cc, data = 6c
159545 [TEST] CPU read @0x7be
159555 [L1] Cache miss: addr = 7be
159555 [TEST] CPU read @0x360
159575 [L2] Cache hit: addr = 7be, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
159585 [L1] Cache Allocate: addr = 360 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
159585 [L1] Cache hit from L2: addr = 360, data = a0
159585 [TEST] CPU read @0x1e1
159595 [L1] Cache miss: addr = 1e1
159595 [TEST] CPU read @0x5c3
159615 [L2] Cache miss: addr = 1e1
159625 [MEM] Mem hit: addr = 1e0, data = e0
159635 [L2] Cache Allocate: addr = 1e1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
159645 [L1] Cache Allocate: addr = 5c3 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
159645 [L1] Cache hit from L2: addr = 5c3, data = e3
159645 [TEST] CPU read @0x534
159655 [L1] Cache miss: addr = 534
159655 [TEST] CPU read @0x3dc
159675 [L2] Cache miss: addr = 534
159685 [MEM] Mem hit: addr = 520, data = 20
159695 [L2] Cache Allocate: addr = 534 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
159705 [L1] Cache Allocate: addr = 3dc data = 3f3e3d3c3b3a39383736353433323130
159705 [L1] Cache hit from L2: addr = 3dc, data = 3c
159705 [TEST] CPU read @0x4d9
159715 [L1] Cache miss: addr = 4d9
159715 [TEST] CPU read @0x72b
159735 [L2] Cache miss: addr = 4d9
159745 [MEM] Mem hit: addr = 4c0, data = c0
159755 [L2] Cache Allocate: addr = 4d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
159765 [L1] Cache Allocate: addr = 72b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
159765 [L1] Cache hit from L2: addr = 72b, data = db
159765 [TEST] CPU read @0x21d
159775 [L1] Cache miss: addr = 21d
159775 [TEST] CPU read @0x530
159795 [L2] Cache miss: addr = 21d
159805 [MEM] Mem hit: addr = 200, data = 00
159815 [L2] Cache Allocate: addr = 21d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
159825 [L1] Cache Allocate: addr = 530 data = 1f1e1d1c1b1a19181716151413121110
159825 [L1] Cache hit from L2: addr = 530, data = 10
159825 [TEST] CPU read @0x774
159835 [L1] Cache miss: addr = 774
159835 [TEST] CPU read @0x0e3
159855 [L2] Cache hit: addr = 774, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
159865 [L1] Cache Allocate: addr = 0e3 data = 6f6e6d6c6b6a69686766656463626160
159865 [L1] Cache hit from L2: addr = 0e3, data = 63
159865 [TEST] CPU read @0x5ff
159875 [L1] Cache miss: addr = 5ff
159875 [TEST] CPU read @0x445
159895 [L2] Cache hit: addr = 5ff, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
159905 [L1] Cache Allocate: addr = 445 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
159905 [L1] Cache hit from L2: addr = 445, data = e5
159905 [TEST] CPU read @0x453
159915 [L1] Cache miss: addr = 453
159915 [TEST] CPU read @0x4b4
159935 [L2] Cache miss: addr = 453
159945 [MEM] Mem hit: addr = 440, data = 40
159955 [L2] Cache Allocate: addr = 453 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
159965 [L1] Cache Allocate: addr = 4b4 data = 5f5e5d5c5b5a59585756555453525150
159965 [L1] Cache hit from L2: addr = 4b4, data = 54
159965 [TEST] CPU read @0x1c5
159975 [L1] Cache miss: addr = 1c5
159975 [TEST] CPU read @0x7b8
159995 [L2] Cache miss: addr = 1c5
160005 [MEM] Mem hit: addr = 1c0, data = c0
160015 [L2] Cache Allocate: addr = 1c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
160025 [L1] Cache Allocate: addr = 7b8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
160025 [L1] Cache hit from L2: addr = 7b8, data = c8
160025 [TEST] CPU read @0x1f7
160035 [L1] Cache hit: addr = 1f7, data = 87
160035 [TEST] CPU read @0x361
160045 [L1] Cache miss: addr = 361
160045 [TEST] CPU read @0x019
160065 [L2] Cache miss: addr = 361
160075 [MEM] Mem hit: addr = 360, data = 60
160085 [L2] Cache Allocate: addr = 361 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
160095 [L1] Cache Allocate: addr = 019 data = 6f6e6d6c6b6a69686766656463626160
160095 [L1] Cache hit from L2: addr = 019, data = 69
160095 [TEST] CPU read @0x5ac
160105 [L1] Cache miss: addr = 5ac
160105 [TEST] CPU read @0x104
160125 [L2] Cache miss: addr = 5ac
160135 [MEM] Mem hit: addr = 5a0, data = a0
160145 [L2] Cache Allocate: addr = 5ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
160155 [L1] Cache Allocate: addr = 104 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
160155 [L1] Cache hit from L2: addr = 104, data = a4
160155 [TEST] CPU read @0x238
160165 [L1] Cache miss: addr = 238
160165 [TEST] CPU read @0x1e7
160185 [L2] Cache miss: addr = 238
160195 [MEM] Mem hit: addr = 220, data = 20
160205 [L2] Cache Allocate: addr = 238 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
160215 [L1] Cache Allocate: addr = 1e7 data = 3f3e3d3c3b3a39383736353433323130
160215 [L1] Cache hit from L2: addr = 1e7, data = 37
160215 [TEST] CPU read @0x6ba
160225 [L1] Cache miss: addr = 6ba
160225 [TEST] CPU read @0x760
160245 [L2] Cache miss: addr = 6ba
160255 [MEM] Mem hit: addr = 6a0, data = a0
160265 [L2] Cache Allocate: addr = 6ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
160275 [L1] Cache Allocate: addr = 760 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
160275 [L1] Cache hit from L2: addr = 760, data = b0
160275 [TEST] CPU read @0x243
160285 [L1] Cache miss: addr = 243
160285 [TEST] CPU read @0x7f1
160305 [L2] Cache miss: addr = 243
160315 [MEM] Mem hit: addr = 240, data = 40
160325 [L2] Cache Allocate: addr = 243 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
160335 [L1] Cache Allocate: addr = 7f1 data = 4f4e4d4c4b4a49484746454443424140
160335 [L1] Cache hit from L2: addr = 7f1, data = 41
160335 [TEST] CPU read @0x4ff
160345 [L1] Cache miss: addr = 4ff
160345 [TEST] CPU read @0x6e9
160365 [L2] Cache miss: addr = 4ff
160375 [MEM] Mem hit: addr = 4e0, data = e0
160385 [L2] Cache Allocate: addr = 4ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
160395 [L1] Cache Allocate: addr = 6e9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
160395 [L1] Cache hit from L2: addr = 6e9, data = f9
160395 [TEST] CPU read @0x6f1
160405 [L1] Cache miss: addr = 6f1
160405 [TEST] CPU read @0x5c0
160425 [L2] Cache miss: addr = 6f1
160435 [MEM] Mem hit: addr = 6e0, data = e0
160445 [L2] Cache Allocate: addr = 6f1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
160455 [L1] Cache Allocate: addr = 5c0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
160455 [L1] Cache hit from L2: addr = 5c0, data = f0
160455 [TEST] CPU read @0x5c3
160465 [L1] Cache hit: addr = 5c3, data = f3
160465 [TEST] CPU read @0x7ba
160475 [L1] Cache hit: addr = 7ba, data = ca
160475 [TEST] CPU read @0x351
160485 [L1] Cache miss: addr = 351
160485 [TEST] CPU read @0x1cc
160505 [L2] Cache miss: addr = 351
160515 [MEM] Mem hit: addr = 340, data = 40
160525 [L2] Cache Allocate: addr = 351 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
160535 [L1] Cache Allocate: addr = 1cc data = 5f5e5d5c5b5a59585756555453525150
160535 [L1] Cache hit from L2: addr = 1cc, data = 5c
160535 [TEST] CPU read @0x3a0
160545 [L1] Cache miss: addr = 3a0
160545 [TEST] CPU read @0x1b2
160565 [L2] Cache miss: addr = 3a0
160575 [MEM] Mem hit: addr = 3a0, data = a0
160585 [L2] Cache Allocate: addr = 3a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
160595 [L1] Cache Allocate: addr = 1b2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
160595 [L1] Cache hit from L2: addr = 1b2, data = a2
160595 [TEST] CPU read @0x2af
160605 [L1] Cache miss: addr = 2af
160605 [TEST] CPU read @0x43d
160625 [L2] Cache miss: addr = 2af
160635 [MEM] Mem hit: addr = 2a0, data = a0
160645 [L2] Cache Allocate: addr = 2af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
160655 [L1] Cache Allocate: addr = 43d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
160655 [L1] Cache hit from L2: addr = 43d, data = ad
160655 [TEST] CPU read @0x2b7
160665 [L1] Cache miss: addr = 2b7
160665 [TEST] CPU read @0x03f
160685 [L2] Cache hit: addr = 2b7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
160695 [L1] Cache Allocate: addr = 03f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
160695 [L1] Cache hit from L2: addr = 03f, data = af
160695 [TEST] CPU read @0x2b7
160705 [L1] Cache miss: addr = 2b7
160705 [TEST] CPU read @0x510
160725 [L2] Cache hit: addr = 2b7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
160735 [L1] Cache Allocate: addr = 510 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
160735 [L1] Cache hit from L2: addr = 510, data = a0
160735 [TEST] CPU read @0x1dd
160745 [L1] Cache miss: addr = 1dd
160745 [TEST] CPU read @0x513
160765 [L2] Cache hit: addr = 1dd, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
160775 [L1] Cache Allocate: addr = 513 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
160775 [L1] Cache hit from L2: addr = 513, data = c3
160775 [TEST] CPU read @0x4e8
160785 [L1] Cache miss: addr = 4e8
160785 [TEST] CPU read @0x7ff
160805 [L2] Cache miss: addr = 4e8
160815 [MEM] Mem hit: addr = 4e0, data = e0
160825 [L2] Cache Allocate: addr = 4e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
160835 [L1] Cache Allocate: addr = 7ff data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
160835 [L1] Cache hit from L2: addr = 7ff, data = ef
160835 [TEST] CPU read @0x136
160845 [L1] Cache miss: addr = 136
160845 [TEST] CPU read @0x7d5
160865 [L2] Cache hit: addr = 136, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
160875 [L1] Cache Allocate: addr = 7d5 data = 2f2e2d2c2b2a29282726252423222120
160875 [L1] Cache hit from L2: addr = 7d5, data = 25
160875 [TEST] CPU read @0x07f
160885 [L1] Cache miss: addr = 07f
160885 [TEST] CPU read @0x400
160905 [L2] Cache miss: addr = 07f
160915 [MEM] Mem hit: addr = 060, data = 60
160925 [L2] Cache Allocate: addr = 07f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
160935 [L1] Cache Allocate: addr = 400 data = 7f7e7d7c7b7a79787776757473727170
160935 [L1] Cache hit from L2: addr = 400, data = 70
160935 [TEST] CPU read @0x647
160945 [L1] Cache miss: addr = 647
160945 [TEST] CPU read @0x46a
160965 [L2] Cache miss: addr = 647
160975 [MEM] Mem hit: addr = 640, data = 40
160985 [L2] Cache Allocate: addr = 647 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
160995 [L1] Cache Allocate: addr = 46a data = 4f4e4d4c4b4a49484746454443424140
160995 [L1] Cache hit from L2: addr = 46a, data = 4a
160995 [TEST] CPU read @0x7a3
161005 [L1] Cache miss: addr = 7a3
161005 [TEST] CPU read @0x5bb
161025 [L2] Cache miss: addr = 7a3
161035 [MEM] Mem hit: addr = 7a0, data = a0
161045 [L2] Cache Allocate: addr = 7a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
161055 [L1] Cache Allocate: addr = 5bb data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
161055 [L1] Cache hit from L2: addr = 5bb, data = ab
161055 [TEST] CPU read @0x4e1
161065 [L1] Cache miss: addr = 4e1
161065 [TEST] CPU read @0x0e6
161085 [L2] Cache hit: addr = 4e1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
161095 [L1] Cache Allocate: addr = 0e6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
161095 [L1] Cache hit from L2: addr = 0e6, data = e6
161095 [TEST] CPU read @0x5f4
161105 [L1] Cache miss: addr = 5f4
161105 [TEST] CPU read @0x7c6
161125 [L2] Cache hit: addr = 5f4, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
161135 [L1] Cache Allocate: addr = 7c6 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
161135 [L1] Cache hit from L2: addr = 7c6, data = e6
161135 [TEST] CPU read @0x1eb
161145 [L1] Cache miss: addr = 1eb
161145 [TEST] CPU read @0x7ca
161165 [L2] Cache miss: addr = 1eb
161175 [MEM] Mem hit: addr = 1e0, data = e0
161185 [L2] Cache Allocate: addr = 1eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
161195 [L1] Cache Allocate: addr = 7ca data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
161195 [L1] Cache hit from L2: addr = 7ca, data = ea
161195 [TEST] CPU read @0x64d
161205 [L1] Cache miss: addr = 64d
161205 [TEST] CPU read @0x500
161225 [L2] Cache hit: addr = 64d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
161235 [L1] Cache Allocate: addr = 500 data = 4f4e4d4c4b4a49484746454443424140
161235 [L1] Cache hit from L2: addr = 500, data = 40
161235 [TEST] CPU read @0x084
161245 [L1] Cache miss: addr = 084
161245 [TEST] CPU read @0x29b
161265 [L2] Cache miss: addr = 084
161275 [MEM] Mem hit: addr = 080, data = 80
161285 [L2] Cache Allocate: addr = 084 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
161295 [L1] Cache Allocate: addr = 29b data = 8f8e8d8c8b8a89888786858483828180
161295 [L1] Cache hit from L2: addr = 29b, data = 8b
161295 [TEST] CPU read @0x0de
161305 [L1] Cache miss: addr = 0de
161305 [TEST] CPU read @0x4eb
161325 [L2] Cache miss: addr = 0de
161335 [MEM] Mem hit: addr = 0c0, data = c0
161345 [L2] Cache Allocate: addr = 0de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
161355 [L1] Cache Allocate: addr = 4eb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
161355 [L1] Cache hit from L2: addr = 4eb, data = db
161355 [TEST] CPU read @0x566
161365 [L1] Cache miss: addr = 566
161365 [TEST] CPU read @0x26c
161385 [L2] Cache miss: addr = 566
161395 [MEM] Mem hit: addr = 560, data = 60
161405 [L2] Cache Allocate: addr = 566 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
161415 [L1] Cache Allocate: addr = 26c data = 6f6e6d6c6b6a69686766656463626160
161415 [L1] Cache hit from L2: addr = 26c, data = 6c
161415 [TEST] CPU read @0x662
161425 [L1] Cache miss: addr = 662
161425 [TEST] CPU read @0x756
161445 [L2] Cache miss: addr = 662
161455 [MEM] Mem hit: addr = 660, data = 60
161465 [L2] Cache Allocate: addr = 662 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
161475 [L1] Cache Allocate: addr = 756 data = 6f6e6d6c6b6a69686766656463626160
161475 [L1] Cache hit from L2: addr = 756, data = 66
161475 [TEST] CPU read @0x21a
161485 [L1] Cache miss: addr = 21a
161485 [TEST] CPU read @0x37b
161505 [L2] Cache hit: addr = 21a, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
161515 [L1] Cache Allocate: addr = 37b data = 0f0e0d0c0b0a09080706050403020100
161515 [L1] Cache hit from L2: addr = 37b, data = 0b
161515 [TEST] CPU read @0x4a4
161525 [L1] Cache miss: addr = 4a4
161525 [TEST] CPU read @0x42b
161545 [L2] Cache miss: addr = 4a4
161555 [MEM] Mem hit: addr = 4a0, data = a0
161565 [L2] Cache Allocate: addr = 4a4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
161575 [L1] Cache Allocate: addr = 42b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
161575 [L1] Cache hit from L2: addr = 42b, data = ab
161575 [TEST] CPU read @0x6dc
161585 [L1] Cache miss: addr = 6dc
161585 [TEST] CPU read @0x472
161605 [L2] Cache hit: addr = 6dc, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
161615 [L1] Cache Allocate: addr = 472 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
161615 [L1] Cache hit from L2: addr = 472, data = c2
161615 [TEST] CPU read @0x403
161625 [L1] Cache miss: addr = 403
161625 [TEST] CPU read @0x5c6
161645 [L2] Cache miss: addr = 403
161655 [MEM] Mem hit: addr = 400, data = 00
161665 [L2] Cache Allocate: addr = 403 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
161675 [L1] Cache Allocate: addr = 5c6 data = 0f0e0d0c0b0a09080706050403020100
161675 [L1] Cache hit from L2: addr = 5c6, data = 06
161675 [TEST] CPU read @0x3b9
161685 [L1] Cache miss: addr = 3b9
161685 [TEST] CPU read @0x562
161705 [L2] Cache miss: addr = 3b9
161715 [MEM] Mem hit: addr = 3a0, data = a0
161725 [L2] Cache Allocate: addr = 3b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
161735 [L1] Cache Allocate: addr = 562 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
161735 [L1] Cache hit from L2: addr = 562, data = b2
161735 [TEST] CPU read @0x748
161745 [L1] Cache miss: addr = 748
161745 [TEST] CPU read @0x1a4
161765 [L2] Cache miss: addr = 748
161775 [MEM] Mem hit: addr = 740, data = 40
161785 [L2] Cache Allocate: addr = 748 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
161795 [L1] Cache Allocate: addr = 1a4 data = 4f4e4d4c4b4a49484746454443424140
161795 [L1] Cache hit from L2: addr = 1a4, data = 44
161795 [TEST] CPU read @0x6d3
161805 [L1] Cache miss: addr = 6d3
161805 [TEST] CPU read @0x618
161825 [L2] Cache hit: addr = 6d3, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
161835 [L1] Cache Allocate: addr = 618 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
161835 [L1] Cache hit from L2: addr = 618, data = c8
161835 [TEST] CPU read @0x25e
161845 [L1] Cache miss: addr = 25e
161845 [TEST] CPU read @0x6bb
161865 [L2] Cache miss: addr = 25e
161875 [MEM] Mem hit: addr = 240, data = 40
161885 [L2] Cache Allocate: addr = 25e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
161895 [L1] Cache Allocate: addr = 6bb data = 5f5e5d5c5b5a59585756555453525150
161895 [L1] Cache hit from L2: addr = 6bb, data = 5b
161895 [TEST] CPU read @0x552
161905 [L1] Cache miss: addr = 552
161905 [TEST] CPU read @0x0dd
161925 [L2] Cache hit: addr = 552, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
161935 [L1] Cache Allocate: addr = 0dd data = 4f4e4d4c4b4a49484746454443424140
161935 [L1] Cache hit from L2: addr = 0dd, data = 4d
161935 [TEST] CPU read @0x649
161945 [L1] Cache miss: addr = 649
161945 [TEST] CPU read @0x06b
161965 [L2] Cache miss: addr = 649
161975 [MEM] Mem hit: addr = 640, data = 40
161985 [L2] Cache Allocate: addr = 649 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
161995 [L1] Cache Allocate: addr = 06b data = 4f4e4d4c4b4a49484746454443424140
161995 [L1] Cache hit from L2: addr = 06b, data = 4b
161995 [TEST] CPU read @0x7e5
162005 [L1] Cache miss: addr = 7e5
162005 [TEST] CPU read @0x43c
162025 [L2] Cache miss: addr = 7e5
162035 [MEM] Mem hit: addr = 7e0, data = e0
162045 [L2] Cache Allocate: addr = 7e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
162055 [L1] Cache Allocate: addr = 43c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
162055 [L1] Cache hit from L2: addr = 43c, data = ec
162055 [TEST] CPU read @0x7ff
162065 [L1] Cache miss: addr = 7ff
162065 [TEST] CPU read @0x242
162085 [L2] Cache hit: addr = 7ff, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
162095 [L1] Cache Allocate: addr = 242 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
162095 [L1] Cache hit from L2: addr = 242, data = e2
162095 [TEST] CPU read @0x35f
162105 [L1] Cache miss: addr = 35f
162105 [TEST] CPU read @0x1e6
162125 [L2] Cache miss: addr = 35f
162135 [MEM] Mem hit: addr = 340, data = 40
162145 [L2] Cache Allocate: addr = 35f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
162155 [L1] Cache Allocate: addr = 1e6 data = 5f5e5d5c5b5a59585756555453525150
162155 [L1] Cache hit from L2: addr = 1e6, data = 56
162155 [TEST] CPU read @0x75f
162165 [L1] Cache miss: addr = 75f
162165 [TEST] CPU read @0x081
162185 [L2] Cache miss: addr = 75f
162195 [MEM] Mem hit: addr = 740, data = 40
162205 [L2] Cache Allocate: addr = 75f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
162215 [L1] Cache Allocate: addr = 081 data = 5f5e5d5c5b5a59585756555453525150
162215 [L1] Cache hit from L2: addr = 081, data = 51
162215 [TEST] CPU read @0x55a
162225 [L1] Cache miss: addr = 55a
162225 [TEST] CPU read @0x64b
162245 [L2] Cache hit: addr = 55a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
162255 [L1] Cache Allocate: addr = 64b data = 4f4e4d4c4b4a49484746454443424140
162255 [L1] Cache hit from L2: addr = 64b, data = 4b
162255 [TEST] CPU read @0x303
162265 [L1] Cache miss: addr = 303
162265 [TEST] CPU read @0x0b2
162285 [L2] Cache miss: addr = 303
162295 [MEM] Mem hit: addr = 300, data = 00
162305 [L2] Cache Allocate: addr = 303 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
162315 [L1] Cache Allocate: addr = 0b2 data = 0f0e0d0c0b0a09080706050403020100
162315 [L1] Cache hit from L2: addr = 0b2, data = 02
162315 [TEST] CPU read @0x064
162325 [L1] Cache miss: addr = 064
162325 [TEST] CPU read @0x5ff
162345 [L2] Cache miss: addr = 064
162355 [MEM] Mem hit: addr = 060, data = 60
162365 [L2] Cache Allocate: addr = 064 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
162375 [L1] Cache Allocate: addr = 5ff data = 6f6e6d6c6b6a69686766656463626160
162375 [L1] Cache hit from L2: addr = 5ff, data = 6f
162375 [TEST] CPU read @0x71e
162385 [L1] Cache miss: addr = 71e
162385 [TEST] CPU read @0x723
162405 [L2] Cache miss: addr = 71e
162415 [MEM] Mem hit: addr = 700, data = 00
162425 [L2] Cache Allocate: addr = 71e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
162435 [L1] Cache Allocate: addr = 723 data = 1f1e1d1c1b1a19181716151413121110
162435 [L1] Cache hit from L2: addr = 723, data = 13
162435 [TEST] CPU read @0x29e
162445 [L1] Cache miss: addr = 29e
162445 [TEST] CPU read @0x389
162465 [L2] Cache miss: addr = 29e
162475 [MEM] Mem hit: addr = 280, data = 80
162485 [L2] Cache Allocate: addr = 29e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
162495 [L1] Cache Allocate: addr = 389 data = 9f9e9d9c9b9a99989796959493929190
162495 [L1] Cache hit from L2: addr = 389, data = 99
162495 [TEST] CPU read @0x523
162505 [L1] Cache miss: addr = 523
162505 [TEST] CPU read @0x3aa
162525 [L2] Cache miss: addr = 523
162535 [MEM] Mem hit: addr = 520, data = 20
162545 [L2] Cache Allocate: addr = 523 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
162555 [L1] Cache Allocate: addr = 3aa data = 2f2e2d2c2b2a29282726252423222120
162555 [L1] Cache hit from L2: addr = 3aa, data = 2a
162555 [TEST] CPU read @0x75a
162565 [L1] Cache miss: addr = 75a
162565 [TEST] CPU read @0x1ab
162585 [L2] Cache hit: addr = 75a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
162595 [L1] Cache Allocate: addr = 1ab data = 4f4e4d4c4b4a49484746454443424140
162595 [L1] Cache hit from L2: addr = 1ab, data = 4b
162595 [TEST] CPU read @0x56e
162605 [L1] Cache miss: addr = 56e
162605 [TEST] CPU read @0x57d
162625 [L2] Cache miss: addr = 56e
162635 [MEM] Mem hit: addr = 560, data = 60
162645 [L2] Cache Allocate: addr = 56e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
162655 [L1] Cache Allocate: addr = 57d data = 6f6e6d6c6b6a69686766656463626160
162655 [L1] Cache hit from L2: addr = 57d, data = 6d
162655 [TEST] CPU read @0x799
162665 [L1] Cache miss: addr = 799
162665 [TEST] CPU read @0x3c0
162685 [L2] Cache miss: addr = 799
162695 [MEM] Mem hit: addr = 780, data = 80
162705 [L2] Cache Allocate: addr = 799 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
162715 [L1] Cache Allocate: addr = 3c0 data = 9f9e9d9c9b9a99989796959493929190
162715 [L1] Cache hit from L2: addr = 3c0, data = 90
162715 [TEST] CPU read @0x7a2
162725 [L1] Cache miss: addr = 7a2
162725 [TEST] CPU read @0x17b
162745 [L2] Cache miss: addr = 7a2
162755 [MEM] Mem hit: addr = 7a0, data = a0
162765 [L2] Cache Allocate: addr = 7a2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
162775 [L1] Cache Allocate: addr = 17b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
162775 [L1] Cache hit from L2: addr = 17b, data = ab
162775 [TEST] CPU read @0x2f5
162785 [L1] Cache miss: addr = 2f5
162785 [TEST] CPU read @0x34a
162805 [L2] Cache miss: addr = 2f5
162815 [MEM] Mem hit: addr = 2e0, data = e0
162825 [L2] Cache Allocate: addr = 2f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
162835 [L1] Cache Allocate: addr = 34a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
162835 [L1] Cache hit from L2: addr = 34a, data = fa
162835 [TEST] CPU read @0x1f3
162845 [L1] Cache miss: addr = 1f3
162845 [TEST] CPU read @0x1c1
162865 [L2] Cache miss: addr = 1f3
162875 [MEM] Mem hit: addr = 1e0, data = e0
162885 [L2] Cache Allocate: addr = 1f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
162895 [L1] Cache Allocate: addr = 1c1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
162895 [L1] Cache hit from L2: addr = 1c1, data = f1
162895 [TEST] CPU read @0x3e4
162905 [L1] Cache miss: addr = 3e4
162905 [TEST] CPU read @0x546
162925 [L2] Cache miss: addr = 3e4
162935 [MEM] Mem hit: addr = 3e0, data = e0
162945 [L2] Cache Allocate: addr = 3e4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
162955 [L1] Cache Allocate: addr = 546 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
162955 [L1] Cache hit from L2: addr = 546, data = e6
162955 [TEST] CPU read @0x720
162965 [L1] Cache miss: addr = 720
162965 [TEST] CPU read @0x0e1
162985 [L2] Cache miss: addr = 720
162995 [MEM] Mem hit: addr = 720, data = 20
163005 [L2] Cache Allocate: addr = 720 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
163015 [L1] Cache Allocate: addr = 0e1 data = 2f2e2d2c2b2a29282726252423222120
163015 [L1] Cache hit from L2: addr = 0e1, data = 21
163015 [TEST] CPU read @0x7cb
163025 [L1] Cache miss: addr = 7cb
163025 [TEST] CPU read @0x757
163045 [L2] Cache miss: addr = 7cb
163055 [MEM] Mem hit: addr = 7c0, data = c0
163065 [L2] Cache Allocate: addr = 7cb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
163075 [L1] Cache Allocate: addr = 757 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
163075 [L1] Cache hit from L2: addr = 757, data = c7
163075 [TEST] CPU read @0x445
163085 [L1] Cache miss: addr = 445
163085 [TEST] CPU read @0x693
163105 [L2] Cache miss: addr = 445
163115 [MEM] Mem hit: addr = 440, data = 40
163125 [L2] Cache Allocate: addr = 445 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
163135 [L1] Cache Allocate: addr = 693 data = 4f4e4d4c4b4a49484746454443424140
163135 [L1] Cache hit from L2: addr = 693, data = 43
163135 [TEST] CPU read @0x6e2
163145 [L1] Cache miss: addr = 6e2
163145 [TEST] CPU read @0x26e
163165 [L2] Cache miss: addr = 6e2
163175 [MEM] Mem hit: addr = 6e0, data = e0
163185 [L2] Cache Allocate: addr = 6e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
163195 [L1] Cache Allocate: addr = 26e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
163195 [L1] Cache hit from L2: addr = 26e, data = ee
163195 [TEST] CPU read @0x747
163205 [L1] Cache miss: addr = 747
163205 [TEST] CPU read @0x331
163225 [L2] Cache miss: addr = 747
163235 [MEM] Mem hit: addr = 740, data = 40
163245 [L2] Cache Allocate: addr = 747 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
163255 [L1] Cache Allocate: addr = 331 data = 4f4e4d4c4b4a49484746454443424140
163255 [L1] Cache hit from L2: addr = 331, data = 41
163255 [TEST] CPU read @0x158
163265 [L1] Cache miss: addr = 158
163265 [TEST] CPU read @0x5fd
163285 [L2] Cache miss: addr = 158
163295 [MEM] Mem hit: addr = 140, data = 40
163305 [L2] Cache Allocate: addr = 158 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
163315 [L1] Cache Allocate: addr = 5fd data = 5f5e5d5c5b5a59585756555453525150
163315 [L1] Cache hit from L2: addr = 5fd, data = 5d
163315 [TEST] CPU read @0x012
163325 [L1] Cache miss: addr = 012
163325 [TEST] CPU read @0x6e4
163345 [L2] Cache miss: addr = 012
163355 [MEM] Mem hit: addr = 000, data = 00
163365 [L2] Cache Allocate: addr = 012 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
163375 [L1] Cache Allocate: addr = 6e4 data = 1f1e1d1c1b1a19181716151413121110
163375 [L1] Cache hit from L2: addr = 6e4, data = 14
163375 [TEST] CPU read @0x0b5
163385 [L1] Cache miss: addr = 0b5
163385 [TEST] CPU read @0x24e
163405 [L2] Cache hit: addr = 0b5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
163415 [L1] Cache Allocate: addr = 24e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
163415 [L1] Cache hit from L2: addr = 24e, data = ae
163415 [TEST] CPU read @0x459
163425 [L1] Cache miss: addr = 459
163425 [TEST] CPU read @0x2d2
163445 [L2] Cache miss: addr = 459
163455 [MEM] Mem hit: addr = 440, data = 40
163465 [L2] Cache Allocate: addr = 459 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
163475 [L1] Cache Allocate: addr = 2d2 data = 5f5e5d5c5b5a59585756555453525150
163475 [L1] Cache hit from L2: addr = 2d2, data = 52
163475 [TEST] CPU read @0x1eb
163485 [L1] Cache miss: addr = 1eb
163485 [TEST] CPU read @0x618
163505 [L2] Cache miss: addr = 1eb
163515 [MEM] Mem hit: addr = 1e0, data = e0
163525 [L2] Cache Allocate: addr = 1eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
163535 [L1] Cache Allocate: addr = 618 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
163535 [L1] Cache hit from L2: addr = 618, data = e8
163535 [TEST] CPU read @0x31d
163545 [L1] Cache miss: addr = 31d
163545 [TEST] CPU read @0x21f
163565 [L2] Cache miss: addr = 31d
163575 [MEM] Mem hit: addr = 300, data = 00
163585 [L2] Cache Allocate: addr = 31d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
163595 [L1] Cache Allocate: addr = 21f data = 1f1e1d1c1b1a19181716151413121110
163595 [L1] Cache hit from L2: addr = 21f, data = 1f
163595 [TEST] CPU read @0x019
163605 [L1] Cache miss: addr = 019
163605 [TEST] CPU read @0x6ec
163625 [L2] Cache miss: addr = 019
163635 [MEM] Mem hit: addr = 000, data = 00
163645 [L2] Cache Allocate: addr = 019 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
163655 [L1] Cache Allocate: addr = 6ec data = 1f1e1d1c1b1a19181716151413121110
163655 [L1] Cache hit from L2: addr = 6ec, data = 1c
163655 [TEST] CPU read @0x2a1
163665 [L1] Cache miss: addr = 2a1
163665 [TEST] CPU read @0x228
163685 [L2] Cache miss: addr = 2a1
163695 [MEM] Mem hit: addr = 2a0, data = a0
163705 [L2] Cache Allocate: addr = 2a1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
163715 [L1] Cache Allocate: addr = 228 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
163715 [L1] Cache hit from L2: addr = 228, data = a8
163715 [TEST] CPU read @0x169
163725 [L1] Cache miss: addr = 169
163725 [TEST] CPU read @0x58b
163745 [L2] Cache miss: addr = 169
163755 [MEM] Mem hit: addr = 160, data = 60
163765 [L2] Cache Allocate: addr = 169 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
163775 [L1] Cache Allocate: addr = 58b data = 6f6e6d6c6b6a69686766656463626160
163775 [L1] Cache hit from L2: addr = 58b, data = 6b
163775 [TEST] CPU read @0x31b
163785 [L1] Cache miss: addr = 31b
163785 [TEST] CPU read @0x0bf
163805 [L2] Cache miss: addr = 31b
163815 [MEM] Mem hit: addr = 300, data = 00
163825 [L2] Cache Allocate: addr = 31b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
163835 [L1] Cache Allocate: addr = 0bf data = 1f1e1d1c1b1a19181716151413121110
163835 [L1] Cache hit from L2: addr = 0bf, data = 1f
163835 [TEST] CPU read @0x115
163845 [L1] Cache miss: addr = 115
163845 [TEST] CPU read @0x4c8
163865 [L2] Cache miss: addr = 115
163875 [MEM] Mem hit: addr = 100, data = 00
163885 [L2] Cache Allocate: addr = 115 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
163895 [L1] Cache Allocate: addr = 4c8 data = 1f1e1d1c1b1a19181716151413121110
163895 [L1] Cache hit from L2: addr = 4c8, data = 18
163895 [TEST] CPU read @0x7c0
163905 [L1] Cache miss: addr = 7c0
163905 [TEST] CPU read @0x6d1
163925 [L2] Cache hit: addr = 7c0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
163935 [L1] Cache Allocate: addr = 6d1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
163935 [L1] Cache hit from L2: addr = 6d1, data = c1
163935 [TEST] CPU read @0x0f4
163945 [L1] Cache miss: addr = 0f4
163945 [TEST] CPU read @0x500
163965 [L2] Cache miss: addr = 0f4
163975 [MEM] Mem hit: addr = 0e0, data = e0
163985 [L2] Cache Allocate: addr = 0f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
163995 [L1] Cache Allocate: addr = 500 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
163995 [L1] Cache hit from L2: addr = 500, data = f0
163995 [TEST] CPU read @0x376
164005 [L1] Cache miss: addr = 376
164005 [TEST] CPU read @0x340
164025 [L2] Cache miss: addr = 376
164035 [MEM] Mem hit: addr = 360, data = 60
164045 [L2] Cache Allocate: addr = 376 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
164055 [L1] Cache Allocate: addr = 340 data = 7f7e7d7c7b7a79787776757473727170
164055 [L1] Cache hit from L2: addr = 340, data = 70
164055 [TEST] CPU read @0x698
164065 [L1] Cache miss: addr = 698
164065 [TEST] CPU read @0x7cb
164085 [L2] Cache miss: addr = 698
164095 [MEM] Mem hit: addr = 680, data = 80
164105 [L2] Cache Allocate: addr = 698 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
164115 [L1] Cache Allocate: addr = 7cb data = 9f9e9d9c9b9a99989796959493929190
164115 [L1] Cache hit from L2: addr = 7cb, data = 9b
164115 [TEST] CPU read @0x3dd
164125 [L1] Cache miss: addr = 3dd
164125 [TEST] CPU read @0x74d
164145 [L2] Cache miss: addr = 3dd
164155 [MEM] Mem hit: addr = 3c0, data = c0
164165 [L2] Cache Allocate: addr = 3dd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
164175 [L1] Cache Allocate: addr = 74d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
164175 [L1] Cache hit from L2: addr = 74d, data = dd
164175 [TEST] CPU read @0x772
164185 [L1] Cache miss: addr = 772
164185 [TEST] CPU read @0x6fe
164205 [L2] Cache miss: addr = 772
164215 [MEM] Mem hit: addr = 760, data = 60
164225 [L2] Cache Allocate: addr = 772 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
164235 [L1] Cache Allocate: addr = 6fe data = 7f7e7d7c7b7a79787776757473727170
164235 [L1] Cache hit from L2: addr = 6fe, data = 7e
164235 [TEST] CPU read @0x2e6
164245 [L1] Cache miss: addr = 2e6
164245 [TEST] CPU read @0x773
164265 [L2] Cache miss: addr = 2e6
164275 [MEM] Mem hit: addr = 2e0, data = e0
164285 [L2] Cache Allocate: addr = 2e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
164295 [L1] Cache Allocate: addr = 773 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
164295 [L1] Cache hit from L2: addr = 773, data = e3
164295 [TEST] CPU read @0x4eb
164305 [L1] Cache miss: addr = 4eb
164305 [TEST] CPU read @0x38b
164325 [L2] Cache miss: addr = 4eb
164335 [MEM] Mem hit: addr = 4e0, data = e0
164345 [L2] Cache Allocate: addr = 4eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
164355 [L1] Cache Allocate: addr = 38b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
164355 [L1] Cache hit from L2: addr = 38b, data = eb
164355 [TEST] CPU read @0x4b4
164365 [L1] Cache miss: addr = 4b4
164365 [TEST] CPU read @0x0fd
164385 [L2] Cache miss: addr = 4b4
164395 [MEM] Mem hit: addr = 4a0, data = a0
164405 [L2] Cache Allocate: addr = 4b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
164415 [L1] Cache Allocate: addr = 0fd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
164415 [L1] Cache hit from L2: addr = 0fd, data = bd
164415 [TEST] CPU read @0x4f6
164425 [L1] Cache miss: addr = 4f6
164425 [TEST] CPU read @0x467
164445 [L2] Cache hit: addr = 4f6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
164455 [L1] Cache Allocate: addr = 467 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
164455 [L1] Cache hit from L2: addr = 467, data = e7
164455 [TEST] CPU read @0x0f7
164465 [L1] Cache hit: addr = 0f7, data = b7
164465 [TEST] CPU read @0x634
164475 [L1] Cache miss: addr = 634
164475 [TEST] CPU read @0x10b
164495 [L2] Cache miss: addr = 634
164505 [MEM] Mem hit: addr = 620, data = 20
164515 [L2] Cache Allocate: addr = 634 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
164525 [L1] Cache Allocate: addr = 10b data = 3f3e3d3c3b3a39383736353433323130
164525 [L1] Cache hit from L2: addr = 10b, data = 3b
164525 [TEST] CPU read @0x0fd
164535 [L1] Cache hit: addr = 0fd, data = bd
164535 [TEST] CPU read @0x686
164545 [L1] Cache miss: addr = 686
164545 [TEST] CPU read @0x487
164565 [L2] Cache hit: addr = 686, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
164575 [L1] Cache Allocate: addr = 487 data = 8f8e8d8c8b8a89888786858483828180
164575 [L1] Cache hit from L2: addr = 487, data = 87
164575 [TEST] CPU read @0x106
164585 [L1] Cache miss: addr = 106
164585 [TEST] CPU read @0x454
164605 [L2] Cache hit: addr = 106, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
164615 [L1] Cache Allocate: addr = 454 data = 0f0e0d0c0b0a09080706050403020100
164615 [L1] Cache hit from L2: addr = 454, data = 04
164615 [TEST] CPU read @0x562
164625 [L1] Cache miss: addr = 562
164625 [TEST] CPU read @0x176
164645 [L2] Cache miss: addr = 562
164655 [MEM] Mem hit: addr = 560, data = 60
164665 [L2] Cache Allocate: addr = 562 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
164675 [L1] Cache Allocate: addr = 176 data = 6f6e6d6c6b6a69686766656463626160
164675 [L1] Cache hit from L2: addr = 176, data = 66
164675 [TEST] CPU read @0x4e0
164685 [L1] Cache miss: addr = 4e0
164685 [TEST] CPU read @0x57a
164705 [L2] Cache hit: addr = 4e0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
164715 [L1] Cache Allocate: addr = 57a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
164715 [L1] Cache hit from L2: addr = 57a, data = ea
164715 [TEST] CPU read @0x6e6
164725 [L1] Cache miss: addr = 6e6
164725 [TEST] CPU read @0x49d
164745 [L2] Cache miss: addr = 6e6
164755 [MEM] Mem hit: addr = 6e0, data = e0
164765 [L2] Cache Allocate: addr = 6e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
164775 [L1] Cache Allocate: addr = 49d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
164775 [L1] Cache hit from L2: addr = 49d, data = ed
164775 [TEST] CPU read @0x3c0
164785 [L1] Cache miss: addr = 3c0
164785 [TEST] CPU read @0x14b
164805 [L2] Cache hit: addr = 3c0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
164815 [L1] Cache Allocate: addr = 14b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
164815 [L1] Cache hit from L2: addr = 14b, data = cb
164815 [TEST] CPU read @0x150
164825 [L1] Cache miss: addr = 150
164825 [TEST] CPU read @0x6bd
164845 [L2] Cache miss: addr = 150
164855 [MEM] Mem hit: addr = 140, data = 40
164865 [L2] Cache Allocate: addr = 150 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
164875 [L1] Cache Allocate: addr = 6bd data = 5f5e5d5c5b5a59585756555453525150
164875 [L1] Cache hit from L2: addr = 6bd, data = 5d
164875 [TEST] CPU read @0x052
164885 [L1] Cache miss: addr = 052
164885 [TEST] CPU read @0x12f
164905 [L2] Cache miss: addr = 052
164915 [MEM] Mem hit: addr = 040, data = 40
164925 [L2] Cache Allocate: addr = 052 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
164935 [L1] Cache Allocate: addr = 12f data = 5f5e5d5c5b5a59585756555453525150
164935 [L1] Cache hit from L2: addr = 12f, data = 5f
164935 [TEST] CPU read @0x769
164945 [L1] Cache miss: addr = 769
164945 [TEST] CPU read @0x117
164965 [L2] Cache miss: addr = 769
164975 [MEM] Mem hit: addr = 760, data = 60
164985 [L2] Cache Allocate: addr = 769 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
164995 [L1] Cache Allocate: addr = 117 data = 6f6e6d6c6b6a69686766656463626160
164995 [L1] Cache hit from L2: addr = 117, data = 67
164995 [TEST] CPU read @0x7e5
165005 [L1] Cache miss: addr = 7e5
165005 [TEST] CPU read @0x1e1
165025 [L2] Cache miss: addr = 7e5
165035 [MEM] Mem hit: addr = 7e0, data = e0
165045 [L2] Cache Allocate: addr = 7e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
165055 [L1] Cache Allocate: addr = 1e1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
165055 [L1] Cache hit from L2: addr = 1e1, data = e1
165055 [TEST] CPU read @0x476
165065 [L1] Cache miss: addr = 476
165065 [TEST] CPU read @0x7ed
165085 [L2] Cache miss: addr = 476
165095 [MEM] Mem hit: addr = 460, data = 60
165105 [L2] Cache Allocate: addr = 476 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
165115 [L1] Cache Allocate: addr = 7ed data = 7f7e7d7c7b7a79787776757473727170
165115 [L1] Cache hit from L2: addr = 7ed, data = 7d
165115 [TEST] CPU read @0x142
165125 [L1] Cache hit: addr = 142, data = c2
165125 [TEST] CPU read @0x0e5
165135 [L1] Cache miss: addr = 0e5
165135 [TEST] CPU read @0x436
165155 [L2] Cache miss: addr = 0e5
165165 [MEM] Mem hit: addr = 0e0, data = e0
165175 [L2] Cache Allocate: addr = 0e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
165185 [L1] Cache Allocate: addr = 436 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
165185 [L1] Cache hit from L2: addr = 436, data = e6
165185 [TEST] CPU read @0x682
165195 [L1] Cache miss: addr = 682
165195 [TEST] CPU read @0x7bc
165215 [L2] Cache hit: addr = 682, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
165225 [L1] Cache Allocate: addr = 7bc data = 8f8e8d8c8b8a89888786858483828180
165225 [L1] Cache hit from L2: addr = 7bc, data = 8c
165225 [TEST] CPU read @0x2af
165235 [L1] Cache miss: addr = 2af
165235 [TEST] CPU read @0x617
165255 [L2] Cache miss: addr = 2af
165265 [MEM] Mem hit: addr = 2a0, data = a0
165275 [L2] Cache Allocate: addr = 2af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
165285 [L1] Cache Allocate: addr = 617 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
165285 [L1] Cache hit from L2: addr = 617, data = a7
165285 [TEST] CPU read @0x27d
165295 [L1] Cache miss: addr = 27d
165295 [TEST] CPU read @0x260
165315 [L2] Cache hit: addr = 27d, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
165325 [L1] Cache Allocate: addr = 260 data = 6f6e6d6c6b6a69686766656463626160
165325 [L1] Cache hit from L2: addr = 260, data = 60
165325 [TEST] CPU read @0x52d
165335 [L1] Cache miss: addr = 52d
165335 [TEST] CPU read @0x272
165355 [L2] Cache miss: addr = 52d
165365 [MEM] Mem hit: addr = 520, data = 20
165375 [L2] Cache Allocate: addr = 52d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
165385 [L1] Cache Allocate: addr = 272 data = 2f2e2d2c2b2a29282726252423222120
165385 [L1] Cache hit from L2: addr = 272, data = 22
165385 [TEST] CPU read @0x7f7
165395 [L1] Cache miss: addr = 7f7
165395 [TEST] CPU read @0x6da
165415 [L2] Cache miss: addr = 7f7
165425 [MEM] Mem hit: addr = 7e0, data = e0
165435 [L2] Cache Allocate: addr = 7f7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
165445 [L1] Cache Allocate: addr = 6da data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
165445 [L1] Cache hit from L2: addr = 6da, data = fa
165445 [TEST] CPU read @0x7b1
165455 [L1] Cache hit: addr = 7b1, data = 81
165455 [TEST] CPU read @0x7e1
165465 [L1] Cache miss: addr = 7e1
165465 [TEST] CPU read @0x10e
165485 [L2] Cache hit: addr = 7e1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
165495 [L1] Cache Allocate: addr = 10e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
165495 [L1] Cache hit from L2: addr = 10e, data = ee
165495 [TEST] CPU read @0x2e3
165505 [L1] Cache miss: addr = 2e3
165505 [TEST] CPU read @0x2eb
165525 [L2] Cache miss: addr = 2e3
165535 [MEM] Mem hit: addr = 2e0, data = e0
165545 [L2] Cache Allocate: addr = 2e3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
165555 [L1] Cache Allocate: addr = 2eb data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
165555 [L1] Cache hit from L2: addr = 2eb, data = eb
165555 [TEST] CPU read @0x692
165565 [L1] Cache miss: addr = 692
165565 [TEST] CPU read @0x567
165585 [L2] Cache hit: addr = 692, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
165595 [L1] Cache Allocate: addr = 567 data = 8f8e8d8c8b8a89888786858483828180
165595 [L1] Cache hit from L2: addr = 567, data = 87
165595 [TEST] CPU read @0x6cd
165605 [L1] Cache miss: addr = 6cd
165605 [TEST] CPU read @0x6fc
165625 [L2] Cache hit: addr = 6cd, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
165635 [L1] Cache Allocate: addr = 6fc data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
165635 [L1] Cache hit from L2: addr = 6fc, data = cc
165635 [TEST] CPU read @0x6ab
165645 [L1] Cache miss: addr = 6ab
165645 [TEST] CPU read @0x359
165665 [L2] Cache miss: addr = 6ab
165675 [MEM] Mem hit: addr = 6a0, data = a0
165685 [L2] Cache Allocate: addr = 6ab data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
165695 [L1] Cache Allocate: addr = 359 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
165695 [L1] Cache hit from L2: addr = 359, data = a9
165695 [TEST] CPU read @0x11d
165705 [L1] Cache miss: addr = 11d
165705 [TEST] CPU read @0x540
165725 [L2] Cache hit: addr = 11d, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
165735 [L1] Cache Allocate: addr = 540 data = 0f0e0d0c0b0a09080706050403020100
165735 [L1] Cache hit from L2: addr = 540, data = 00
165735 [TEST] CPU read @0x28b
165745 [L1] Cache miss: addr = 28b
165745 [TEST] CPU read @0x239
165765 [L2] Cache miss: addr = 28b
165775 [MEM] Mem hit: addr = 280, data = 80
165785 [L2] Cache Allocate: addr = 28b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
165795 [L1] Cache Allocate: addr = 239 data = 8f8e8d8c8b8a89888786858483828180
165795 [L1] Cache hit from L2: addr = 239, data = 89
165795 [TEST] CPU read @0x49d
165805 [L1] Cache miss: addr = 49d
165805 [TEST] CPU read @0x0e1
165825 [L2] Cache miss: addr = 49d
165835 [MEM] Mem hit: addr = 480, data = 80
165845 [L2] Cache Allocate: addr = 49d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
165855 [L1] Cache Allocate: addr = 0e1 data = 9f9e9d9c9b9a99989796959493929190
165855 [L1] Cache hit from L2: addr = 0e1, data = 91
165855 [TEST] CPU read @0x518
165865 [L1] Cache miss: addr = 518
165865 [TEST] CPU read @0x684
165885 [L2] Cache hit: addr = 518, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
165895 [L1] Cache Allocate: addr = 684 data = 0f0e0d0c0b0a09080706050403020100
165895 [L1] Cache hit from L2: addr = 684, data = 04
165895 [TEST] CPU read @0x7f6
165905 [L1] Cache miss: addr = 7f6
165905 [TEST] CPU read @0x0d7
165925 [L2] Cache miss: addr = 7f6
165935 [MEM] Mem hit: addr = 7e0, data = e0
165945 [L2] Cache Allocate: addr = 7f6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
165955 [L1] Cache Allocate: addr = 0d7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
165955 [L1] Cache hit from L2: addr = 0d7, data = f7
165955 [TEST] CPU read @0x5db
165965 [L1] Cache miss: addr = 5db
165965 [TEST] CPU read @0x450
165985 [L2] Cache miss: addr = 5db
165995 [MEM] Mem hit: addr = 5c0, data = c0
166005 [L2] Cache Allocate: addr = 5db data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
166015 [L1] Cache Allocate: addr = 450 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
166015 [L1] Cache hit from L2: addr = 450, data = d0
166015 [TEST] CPU read @0x335
166025 [L1] Cache miss: addr = 335
166025 [TEST] CPU read @0x760
166045 [L2] Cache miss: addr = 335
166055 [MEM] Mem hit: addr = 320, data = 20
166065 [L2] Cache Allocate: addr = 335 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
166075 [L1] Cache Allocate: addr = 760 data = 3f3e3d3c3b3a39383736353433323130
166075 [L1] Cache hit from L2: addr = 760, data = 30
166075 [TEST] CPU read @0x211
166085 [L1] Cache miss: addr = 211
166085 [TEST] CPU read @0x7d6
166105 [L2] Cache miss: addr = 211
166115 [MEM] Mem hit: addr = 200, data = 00
166125 [L2] Cache Allocate: addr = 211 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
166135 [L1] Cache Allocate: addr = 7d6 data = 1f1e1d1c1b1a19181716151413121110
166135 [L1] Cache hit from L2: addr = 7d6, data = 16
166135 [TEST] CPU read @0x341
166145 [L1] Cache miss: addr = 341
166145 [TEST] CPU read @0x08e
166165 [L2] Cache miss: addr = 341
166175 [MEM] Mem hit: addr = 340, data = 40
166185 [L2] Cache Allocate: addr = 341 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
166195 [L1] Cache Allocate: addr = 08e data = 4f4e4d4c4b4a49484746454443424140
166195 [L1] Cache hit from L2: addr = 08e, data = 4e
166195 [TEST] CPU read @0x77f
166205 [L1] Cache miss: addr = 77f
166205 [TEST] CPU read @0x36b
166225 [L2] Cache miss: addr = 77f
166235 [MEM] Mem hit: addr = 760, data = 60
166245 [L2] Cache Allocate: addr = 77f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
166255 [L1] Cache Allocate: addr = 36b data = 7f7e7d7c7b7a79787776757473727170
166255 [L1] Cache hit from L2: addr = 36b, data = 7b
166255 [TEST] CPU read @0x6ae
166265 [L1] Cache miss: addr = 6ae
166265 [TEST] CPU read @0x107
166285 [L2] Cache hit: addr = 6ae, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
166295 [L1] Cache Allocate: addr = 107 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
166295 [L1] Cache hit from L2: addr = 107, data = a7
166295 [TEST] CPU read @0x129
166305 [L1] Cache hit: addr = 129, data = 59
166305 [TEST] CPU read @0x1c8
166315 [L1] Cache miss: addr = 1c8
166315 [TEST] CPU read @0x6f4
166335 [L2] Cache miss: addr = 1c8
166345 [MEM] Mem hit: addr = 1c0, data = c0
166355 [L2] Cache Allocate: addr = 1c8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
166365 [L1] Cache Allocate: addr = 6f4 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
166365 [L1] Cache hit from L2: addr = 6f4, data = c4
166365 [TEST] CPU read @0x382
166375 [L1] Cache miss: addr = 382
166375 [TEST] CPU read @0x7bd
166395 [L2] Cache miss: addr = 382
166405 [MEM] Mem hit: addr = 380, data = 80
166415 [L2] Cache Allocate: addr = 382 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
166425 [L1] Cache Allocate: addr = 7bd data = 8f8e8d8c8b8a89888786858483828180
166425 [L1] Cache hit from L2: addr = 7bd, data = 8d
166425 [TEST] CPU read @0x2eb
166435 [L1] Cache miss: addr = 2eb
166435 [TEST] CPU read @0x070
166455 [L2] Cache miss: addr = 2eb
166465 [MEM] Mem hit: addr = 2e0, data = e0
166475 [L2] Cache Allocate: addr = 2eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
166485 [L1] Cache Allocate: addr = 070 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
166485 [L1] Cache hit from L2: addr = 070, data = e0
166485 [TEST] CPU read @0x52d
166495 [L1] Cache miss: addr = 52d
166495 [TEST] CPU read @0x4d6
166515 [L2] Cache miss: addr = 52d
166525 [MEM] Mem hit: addr = 520, data = 20
166535 [L2] Cache Allocate: addr = 52d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
166545 [L1] Cache Allocate: addr = 4d6 data = 2f2e2d2c2b2a29282726252423222120
166545 [L1] Cache hit from L2: addr = 4d6, data = 26
166545 [TEST] CPU read @0x77a
166555 [L1] Cache miss: addr = 77a
166555 [TEST] CPU read @0x13c
166575 [L2] Cache hit: addr = 77a, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
166585 [L1] Cache Allocate: addr = 13c data = 6f6e6d6c6b6a69686766656463626160
166585 [L1] Cache hit from L2: addr = 13c, data = 6c
166585 [TEST] CPU read @0x07b
166595 [L1] Cache hit: addr = 07b, data = eb
166595 [TEST] CPU read @0x7d8
166605 [L1] Cache miss: addr = 7d8
166605 [TEST] CPU read @0x5f3
166625 [L2] Cache miss: addr = 7d8
166635 [MEM] Mem hit: addr = 7c0, data = c0
166645 [L2] Cache Allocate: addr = 7d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
166655 [L1] Cache Allocate: addr = 5f3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
166655 [L1] Cache hit from L2: addr = 5f3, data = d3
166655 [TEST] CPU read @0x23c
166665 [L1] Cache miss: addr = 23c
166665 [TEST] CPU read @0x38d
166685 [L2] Cache miss: addr = 23c
166695 [MEM] Mem hit: addr = 220, data = 20
166705 [L2] Cache Allocate: addr = 23c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
166715 [L1] Cache Allocate: addr = 38d data = 3f3e3d3c3b3a39383736353433323130
166715 [L1] Cache hit from L2: addr = 38d, data = 3d
166715 [TEST] CPU read @0x698
166725 [L1] Cache miss: addr = 698
166725 [TEST] CPU read @0x085
166745 [L2] Cache miss: addr = 698
166755 [MEM] Mem hit: addr = 680, data = 80
166765 [L2] Cache Allocate: addr = 698 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
166775 [L1] Cache Allocate: addr = 085 data = 9f9e9d9c9b9a99989796959493929190
166775 [L1] Cache hit from L2: addr = 085, data = 95
166775 [TEST] CPU read @0x378
166785 [L1] Cache miss: addr = 378
166785 [TEST] CPU read @0x0b4
166805 [L2] Cache miss: addr = 378
166815 [MEM] Mem hit: addr = 360, data = 60
166825 [L2] Cache Allocate: addr = 378 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
166835 [L1] Cache Allocate: addr = 0b4 data = 7f7e7d7c7b7a79787776757473727170
166835 [L1] Cache hit from L2: addr = 0b4, data = 74
166835 [TEST] CPU read @0x597
166845 [L1] Cache miss: addr = 597
166845 [TEST] CPU read @0x3ef
166865 [L2] Cache miss: addr = 597
166875 [MEM] Mem hit: addr = 580, data = 80
166885 [L2] Cache Allocate: addr = 597 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
166895 [L1] Cache Allocate: addr = 3ef data = 9f9e9d9c9b9a99989796959493929190
166895 [L1] Cache hit from L2: addr = 3ef, data = 9f
166895 [TEST] CPU read @0x415
166905 [L1] Cache miss: addr = 415
166905 [TEST] CPU read @0x53e
166925 [L2] Cache miss: addr = 415
166935 [MEM] Mem hit: addr = 400, data = 00
166945 [L2] Cache Allocate: addr = 415 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
166955 [L1] Cache Allocate: addr = 53e data = 1f1e1d1c1b1a19181716151413121110
166955 [L1] Cache hit from L2: addr = 53e, data = 1e
166955 [TEST] CPU read @0x0ef
166965 [L1] Cache miss: addr = 0ef
166965 [TEST] CPU read @0x32f
166985 [L2] Cache miss: addr = 0ef
166995 [MEM] Mem hit: addr = 0e0, data = e0
167005 [L2] Cache Allocate: addr = 0ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
167015 [L1] Cache Allocate: addr = 32f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
167015 [L1] Cache hit from L2: addr = 32f, data = ef
167015 [TEST] CPU read @0x40d
167025 [L1] Cache miss: addr = 40d
167025 [TEST] CPU read @0x209
167045 [L2] Cache hit: addr = 40d, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
167055 [L1] Cache Allocate: addr = 209 data = 0f0e0d0c0b0a09080706050403020100
167055 [L1] Cache hit from L2: addr = 209, data = 09
167055 [TEST] CPU read @0x2bf
167065 [L1] Cache miss: addr = 2bf
167065 [TEST] CPU read @0x571
167085 [L2] Cache miss: addr = 2bf
167095 [MEM] Mem hit: addr = 2a0, data = a0
167105 [L2] Cache Allocate: addr = 2bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
167115 [L1] Cache Allocate: addr = 571 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
167115 [L1] Cache hit from L2: addr = 571, data = b1
167115 [TEST] CPU read @0x501
167125 [L1] Cache miss: addr = 501
167125 [TEST] CPU read @0x113
167145 [L2] Cache hit: addr = 501, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
167155 [L1] Cache Allocate: addr = 113 data = 0f0e0d0c0b0a09080706050403020100
167155 [L1] Cache hit from L2: addr = 113, data = 03
167155 [TEST] CPU read @0x342
167165 [L1] Cache miss: addr = 342
167165 [TEST] CPU read @0x2fb
167185 [L2] Cache hit: addr = 342, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
167195 [L1] Cache Allocate: addr = 2fb data = 4f4e4d4c4b4a49484746454443424140
167195 [L1] Cache hit from L2: addr = 2fb, data = 4b
167195 [TEST] CPU read @0x521
167205 [L1] Cache miss: addr = 521
167205 [TEST] CPU read @0x281
167225 [L2] Cache miss: addr = 521
167235 [MEM] Mem hit: addr = 520, data = 20
167245 [L2] Cache Allocate: addr = 521 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
167255 [L1] Cache Allocate: addr = 281 data = 2f2e2d2c2b2a29282726252423222120
167255 [L1] Cache hit from L2: addr = 281, data = 21
167255 [TEST] CPU read @0x656
167265 [L1] Cache miss: addr = 656
167265 [TEST] CPU read @0x17c
167285 [L2] Cache miss: addr = 656
167295 [MEM] Mem hit: addr = 640, data = 40
167305 [L2] Cache Allocate: addr = 656 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
167315 [L1] Cache Allocate: addr = 17c data = 5f5e5d5c5b5a59585756555453525150
167315 [L1] Cache hit from L2: addr = 17c, data = 5c
167315 [TEST] CPU read @0x4b6
167325 [L1] Cache miss: addr = 4b6
167325 [TEST] CPU read @0x151
167345 [L2] Cache miss: addr = 4b6
167355 [MEM] Mem hit: addr = 4a0, data = a0
167365 [L2] Cache Allocate: addr = 4b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
167375 [L1] Cache Allocate: addr = 151 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
167375 [L1] Cache hit from L2: addr = 151, data = b1
167375 [TEST] CPU read @0x398
167385 [L1] Cache miss: addr = 398
167385 [TEST] CPU read @0x39e
167405 [L2] Cache miss: addr = 398
167415 [MEM] Mem hit: addr = 380, data = 80
167425 [L2] Cache Allocate: addr = 398 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
167435 [L1] Cache Allocate: addr = 39e data = 9f9e9d9c9b9a99989796959493929190
167435 [L1] Cache hit from L2: addr = 39e, data = 9e
167435 [TEST] CPU read @0x22c
167445 [L1] Cache miss: addr = 22c
167445 [TEST] CPU read @0x337
167465 [L2] Cache miss: addr = 22c
167475 [MEM] Mem hit: addr = 220, data = 20
167485 [L2] Cache Allocate: addr = 22c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
167495 [L1] Cache Allocate: addr = 337 data = 2f2e2d2c2b2a29282726252423222120
167495 [L1] Cache hit from L2: addr = 337, data = 27
167495 [TEST] CPU read @0x3dd
167505 [L1] Cache miss: addr = 3dd
167505 [TEST] CPU read @0x71f
167525 [L2] Cache miss: addr = 3dd
167535 [MEM] Mem hit: addr = 3c0, data = c0
167545 [L2] Cache Allocate: addr = 3dd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
167555 [L1] Cache Allocate: addr = 71f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
167555 [L1] Cache hit from L2: addr = 71f, data = df
167555 [TEST] CPU read @0x220
167565 [L1] Cache miss: addr = 220
167565 [TEST] CPU read @0x4ce
167585 [L2] Cache hit: addr = 220, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
167595 [L1] Cache Allocate: addr = 4ce data = 2f2e2d2c2b2a29282726252423222120
167595 [L1] Cache hit from L2: addr = 4ce, data = 2e
167595 [TEST] CPU read @0x03b
167605 [L1] Cache miss: addr = 03b
167605 [TEST] CPU read @0x056
167625 [L2] Cache miss: addr = 03b
167635 [MEM] Mem hit: addr = 020, data = 20
167645 [L2] Cache Allocate: addr = 03b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
167655 [L1] Cache Allocate: addr = 056 data = 3f3e3d3c3b3a39383736353433323130
167655 [L1] Cache hit from L2: addr = 056, data = 36
167655 [TEST] CPU read @0x072
167665 [L1] Cache miss: addr = 072
167665 [TEST] CPU read @0x6a9
167685 [L2] Cache miss: addr = 072
167695 [MEM] Mem hit: addr = 060, data = 60
167705 [L2] Cache Allocate: addr = 072 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
167715 [L1] Cache Allocate: addr = 6a9 data = 7f7e7d7c7b7a79787776757473727170
167715 [L1] Cache hit from L2: addr = 6a9, data = 79
167715 [TEST] CPU read @0x457
167725 [L1] Cache miss: addr = 457
167725 [TEST] CPU read @0x17d
167745 [L2] Cache miss: addr = 457
167755 [MEM] Mem hit: addr = 440, data = 40
167765 [L2] Cache Allocate: addr = 457 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
167775 [L1] Cache Allocate: addr = 17d data = 5f5e5d5c5b5a59585756555453525150
167775 [L1] Cache hit from L2: addr = 17d, data = 5d
167775 [TEST] CPU read @0x6c3
167785 [L1] Cache miss: addr = 6c3
167785 [TEST] CPU read @0x36a
167805 [L2] Cache hit: addr = 6c3, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
167815 [L1] Cache Allocate: addr = 36a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
167815 [L1] Cache hit from L2: addr = 36a, data = ca
167815 [TEST] CPU read @0x735
167825 [L1] Cache miss: addr = 735
167825 [TEST] CPU read @0x194
167845 [L2] Cache miss: addr = 735
167855 [MEM] Mem hit: addr = 720, data = 20
167865 [L2] Cache Allocate: addr = 735 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
167875 [L1] Cache Allocate: addr = 194 data = 3f3e3d3c3b3a39383736353433323130
167875 [L1] Cache hit from L2: addr = 194, data = 34
167875 [TEST] CPU read @0x45e
167885 [L1] Cache miss: addr = 45e
167885 [TEST] CPU read @0x661
167905 [L2] Cache hit: addr = 45e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
167915 [L1] Cache Allocate: addr = 661 data = 4f4e4d4c4b4a49484746454443424140
167915 [L1] Cache hit from L2: addr = 661, data = 41
167915 [TEST] CPU read @0x73c
167925 [L1] Cache miss: addr = 73c
167925 [TEST] CPU read @0x62f
167945 [L2] Cache hit: addr = 73c, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
167955 [L1] Cache Allocate: addr = 62f data = 2f2e2d2c2b2a29282726252423222120
167955 [L1] Cache hit from L2: addr = 62f, data = 2f
167955 [TEST] CPU read @0x50a
167965 [L1] Cache miss: addr = 50a
167965 [TEST] CPU read @0x3e9
167985 [L2] Cache hit: addr = 50a, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
167995 [L1] Cache Allocate: addr = 3e9 data = 0f0e0d0c0b0a09080706050403020100
167995 [L1] Cache hit from L2: addr = 3e9, data = 09
167995 [TEST] CPU read @0x5ae
168005 [L1] Cache miss: addr = 5ae
168005 [TEST] CPU read @0x317
168025 [L2] Cache miss: addr = 5ae
168035 [MEM] Mem hit: addr = 5a0, data = a0
168045 [L2] Cache Allocate: addr = 5ae data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
168055 [L1] Cache Allocate: addr = 317 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
168055 [L1] Cache hit from L2: addr = 317, data = a7
168055 [TEST] CPU read @0x1b2
168065 [L1] Cache miss: addr = 1b2
168065 [TEST] CPU read @0x1fd
168085 [L2] Cache miss: addr = 1b2
168095 [MEM] Mem hit: addr = 1a0, data = a0
168105 [L2] Cache Allocate: addr = 1b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
168115 [L1] Cache Allocate: addr = 1fd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
168115 [L1] Cache hit from L2: addr = 1fd, data = bd
168115 [TEST] CPU read @0x746
168125 [L1] Cache miss: addr = 746
168125 [TEST] CPU read @0x605
168145 [L2] Cache miss: addr = 746
168155 [MEM] Mem hit: addr = 740, data = 40
168165 [L2] Cache Allocate: addr = 746 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
168175 [L1] Cache Allocate: addr = 605 data = 4f4e4d4c4b4a49484746454443424140
168175 [L1] Cache hit from L2: addr = 605, data = 45
168175 [TEST] CPU read @0x765
168185 [L1] Cache miss: addr = 765
168185 [TEST] CPU read @0x732
168205 [L2] Cache miss: addr = 765
168215 [MEM] Mem hit: addr = 760, data = 60
168225 [L2] Cache Allocate: addr = 765 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
168235 [L1] Cache Allocate: addr = 732 data = 6f6e6d6c6b6a69686766656463626160
168235 [L1] Cache hit from L2: addr = 732, data = 62
168235 [TEST] CPU read @0x130
168245 [L1] Cache miss: addr = 130
168245 [TEST] CPU read @0x05c
168265 [L2] Cache hit: addr = 130, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
168275 [L1] Cache Allocate: addr = 05c data = 2f2e2d2c2b2a29282726252423222120
168275 [L1] Cache hit from L2: addr = 05c, data = 2c
168275 [TEST] CPU read @0x2a1
168285 [L1] Cache miss: addr = 2a1
168285 [TEST] CPU read @0x7a1
168305 [L2] Cache miss: addr = 2a1
168315 [MEM] Mem hit: addr = 2a0, data = a0
168325 [L2] Cache Allocate: addr = 2a1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
168335 [L1] Cache Allocate: addr = 7a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
168335 [L1] Cache hit from L2: addr = 7a1, data = a1
168335 [TEST] CPU read @0x722
168345 [L1] Cache miss: addr = 722
168345 [TEST] CPU read @0x22e
168365 [L2] Cache hit: addr = 722, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
168375 [L1] Cache Allocate: addr = 22e data = 2f2e2d2c2b2a29282726252423222120
168375 [L1] Cache hit from L2: addr = 22e, data = 2e
168375 [TEST] CPU read @0x05a
168385 [L1] Cache hit: addr = 05a, data = 2a
168385 [TEST] CPU read @0x4e5
168395 [L1] Cache miss: addr = 4e5
168395 [TEST] CPU read @0x2bf
168415 [L2] Cache miss: addr = 4e5
168425 [MEM] Mem hit: addr = 4e0, data = e0
168435 [L2] Cache Allocate: addr = 4e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
168445 [L1] Cache Allocate: addr = 2bf data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
168445 [L1] Cache hit from L2: addr = 2bf, data = ef
168445 [TEST] CPU read @0x170
168455 [L1] Cache miss: addr = 170
168455 [TEST] CPU read @0x5c8
168475 [L2] Cache miss: addr = 170
168485 [MEM] Mem hit: addr = 160, data = 60
168495 [L2] Cache Allocate: addr = 170 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
168505 [L1] Cache Allocate: addr = 5c8 data = 7f7e7d7c7b7a79787776757473727170
168505 [L1] Cache hit from L2: addr = 5c8, data = 78
168505 [TEST] CPU read @0x7ba
168515 [L1] Cache miss: addr = 7ba
168515 [TEST] CPU read @0x5fe
168535 [L2] Cache miss: addr = 7ba
168545 [MEM] Mem hit: addr = 7a0, data = a0
168555 [L2] Cache Allocate: addr = 7ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
168565 [L1] Cache Allocate: addr = 5fe data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
168565 [L1] Cache hit from L2: addr = 5fe, data = be
168565 [TEST] CPU read @0x1b2
168575 [L1] Cache miss: addr = 1b2
168575 [TEST] CPU read @0x362
168595 [L2] Cache miss: addr = 1b2
168605 [MEM] Mem hit: addr = 1a0, data = a0
168615 [L2] Cache Allocate: addr = 1b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
168625 [L1] Cache Allocate: addr = 362 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
168625 [L1] Cache hit from L2: addr = 362, data = b2
168625 [TEST] CPU read @0x759
168635 [L1] Cache miss: addr = 759
168635 [TEST] CPU read @0x5dc
168655 [L2] Cache hit: addr = 759, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
168665 [L1] Cache Allocate: addr = 5dc data = 4f4e4d4c4b4a49484746454443424140
168665 [L1] Cache hit from L2: addr = 5dc, data = 4c
168665 [TEST] CPU read @0x426
168675 [L1] Cache miss: addr = 426
168675 [TEST] CPU read @0x703
168695 [L2] Cache miss: addr = 426
168705 [MEM] Mem hit: addr = 420, data = 20
168715 [L2] Cache Allocate: addr = 426 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
168725 [L1] Cache Allocate: addr = 703 data = 2f2e2d2c2b2a29282726252423222120
168725 [L1] Cache hit from L2: addr = 703, data = 23
168725 [TEST] CPU read @0x22e
168735 [L1] Cache hit: addr = 22e, data = 2e
168735 [TEST] CPU read @0x3f8
168745 [L1] Cache miss: addr = 3f8
168745 [TEST] CPU read @0x161
168765 [L2] Cache miss: addr = 3f8
168775 [MEM] Mem hit: addr = 3e0, data = e0
168785 [L2] Cache Allocate: addr = 3f8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
168795 [L1] Cache Allocate: addr = 161 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
168795 [L1] Cache hit from L2: addr = 161, data = f1
168795 [TEST] CPU read @0x2b8
168805 [L1] Cache hit: addr = 2b8, data = e8
168805 [TEST] CPU read @0x4f7
168815 [L1] Cache miss: addr = 4f7
168815 [TEST] CPU read @0x766
168835 [L2] Cache miss: addr = 4f7
168845 [MEM] Mem hit: addr = 4e0, data = e0
168855 [L2] Cache Allocate: addr = 4f7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
168865 [L1] Cache Allocate: addr = 766 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
168865 [L1] Cache hit from L2: addr = 766, data = f6
168865 [TEST] CPU read @0x3a5
168875 [L1] Cache miss: addr = 3a5
168875 [TEST] CPU read @0x524
168895 [L2] Cache miss: addr = 3a5
168905 [MEM] Mem hit: addr = 3a0, data = a0
168915 [L2] Cache Allocate: addr = 3a5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
168925 [L1] Cache Allocate: addr = 524 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
168925 [L1] Cache hit from L2: addr = 524, data = a4
168925 [TEST] CPU read @0x0e8
168935 [L1] Cache miss: addr = 0e8
168935 [TEST] CPU read @0x66b
168955 [L2] Cache miss: addr = 0e8
168965 [MEM] Mem hit: addr = 0e0, data = e0
168975 [L2] Cache Allocate: addr = 0e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
168985 [L1] Cache Allocate: addr = 66b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
168985 [L1] Cache hit from L2: addr = 66b, data = eb
168985 [TEST] CPU read @0x40b
168995 [L1] Cache miss: addr = 40b
168995 [TEST] CPU read @0x3fb
169015 [L2] Cache hit: addr = 40b, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
169025 [L1] Cache Allocate: addr = 3fb data = 0f0e0d0c0b0a09080706050403020100
169025 [L1] Cache hit from L2: addr = 3fb, data = 0b
169025 [TEST] CPU read @0x4f3
169035 [L1] Cache miss: addr = 4f3
169035 [TEST] CPU read @0x654
169055 [L2] Cache miss: addr = 4f3
169065 [MEM] Mem hit: addr = 4e0, data = e0
169075 [L2] Cache Allocate: addr = 4f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
169085 [L1] Cache Allocate: addr = 654 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
169085 [L1] Cache hit from L2: addr = 654, data = f4
169085 [TEST] CPU read @0x461
169095 [L1] Cache miss: addr = 461
169095 [TEST] CPU read @0x488
169115 [L2] Cache miss: addr = 461
169125 [MEM] Mem hit: addr = 460, data = 60
169135 [L2] Cache Allocate: addr = 461 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
169145 [L1] Cache Allocate: addr = 488 data = 6f6e6d6c6b6a69686766656463626160
169145 [L1] Cache hit from L2: addr = 488, data = 68
169145 [TEST] CPU read @0x3be
169155 [L1] Cache miss: addr = 3be
169155 [TEST] CPU read @0x224
169175 [L2] Cache hit: addr = 3be, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
169185 [L1] Cache Allocate: addr = 224 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
169185 [L1] Cache hit from L2: addr = 224, data = a4
169185 [TEST] CPU read @0x528
169195 [L1] Cache miss: addr = 528
169195 [TEST] CPU read @0x1b7
169215 [L2] Cache miss: addr = 528
169225 [MEM] Mem hit: addr = 520, data = 20
169235 [L2] Cache Allocate: addr = 528 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
169245 [L1] Cache Allocate: addr = 1b7 data = 2f2e2d2c2b2a29282726252423222120
169245 [L1] Cache hit from L2: addr = 1b7, data = 27
169245 [TEST] CPU read @0x76a
169255 [L1] Cache miss: addr = 76a
169255 [TEST] CPU read @0x457
169275 [L2] Cache miss: addr = 76a
169285 [MEM] Mem hit: addr = 760, data = 60
169295 [L2] Cache Allocate: addr = 76a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
169305 [L1] Cache Allocate: addr = 457 data = 6f6e6d6c6b6a69686766656463626160
169305 [L1] Cache hit from L2: addr = 457, data = 67
169305 [TEST] CPU read @0x06a
169315 [L1] Cache miss: addr = 06a
169315 [TEST] CPU read @0x294
169335 [L2] Cache miss: addr = 06a
169345 [MEM] Mem hit: addr = 060, data = 60
169355 [L2] Cache Allocate: addr = 06a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
169365 [L1] Cache Allocate: addr = 294 data = 6f6e6d6c6b6a69686766656463626160
169365 [L1] Cache hit from L2: addr = 294, data = 64
169365 [TEST] CPU read @0x7c1
169375 [L1] Cache miss: addr = 7c1
169375 [TEST] CPU read @0x568
169395 [L2] Cache miss: addr = 7c1
169405 [MEM] Mem hit: addr = 7c0, data = c0
169415 [L2] Cache Allocate: addr = 7c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
169425 [L1] Cache Allocate: addr = 568 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
169425 [L1] Cache hit from L2: addr = 568, data = c8
169425 [TEST] CPU read @0x7de
169435 [L1] Cache miss: addr = 7de
169435 [TEST] CPU read @0x5cb
169455 [L2] Cache hit: addr = 7de, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
169465 [L1] Cache Allocate: addr = 5cb data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
169465 [L1] Cache hit from L2: addr = 5cb, data = cb
169465 [TEST] CPU read @0x4db
169475 [L1] Cache miss: addr = 4db
169475 [TEST] CPU read @0x259
169495 [L2] Cache miss: addr = 4db
169505 [MEM] Mem hit: addr = 4c0, data = c0
169515 [L2] Cache Allocate: addr = 4db data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
169525 [L1] Cache Allocate: addr = 259 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
169525 [L1] Cache hit from L2: addr = 259, data = d9
169525 [TEST] CPU read @0x020
169535 [L1] Cache miss: addr = 020
169535 [TEST] CPU read @0x606
169555 [L2] Cache miss: addr = 020
169565 [MEM] Mem hit: addr = 020, data = 20
169575 [L2] Cache Allocate: addr = 020 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
169585 [L1] Cache Allocate: addr = 606 data = 2f2e2d2c2b2a29282726252423222120
169585 [L1] Cache hit from L2: addr = 606, data = 26
169585 [TEST] CPU read @0x7e3
169595 [L1] Cache miss: addr = 7e3
169595 [TEST] CPU read @0x7ed
169615 [L2] Cache miss: addr = 7e3
169625 [MEM] Mem hit: addr = 7e0, data = e0
169635 [L2] Cache Allocate: addr = 7e3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
169645 [L1] Cache Allocate: addr = 7ed data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
169645 [L1] Cache hit from L2: addr = 7ed, data = ed
169645 [TEST] CPU read @0x25d
169655 [L1] Cache hit: addr = 25d, data = dd
169655 [TEST] CPU read @0x0b4
169665 [L1] Cache miss: addr = 0b4
169665 [TEST] CPU read @0x500
169685 [L2] Cache hit: addr = 0b4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
169695 [L1] Cache Allocate: addr = 500 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
169695 [L1] Cache hit from L2: addr = 500, data = a0
169695 [TEST] CPU read @0x0da
169705 [L1] Cache miss: addr = 0da
169705 [TEST] CPU read @0x346
169725 [L2] Cache miss: addr = 0da
169735 [MEM] Mem hit: addr = 0c0, data = c0
169745 [L2] Cache Allocate: addr = 0da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
169755 [L1] Cache Allocate: addr = 346 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
169755 [L1] Cache hit from L2: addr = 346, data = d6
169755 [TEST] CPU read @0x22e
169765 [L1] Cache hit: addr = 22e, data = ae
169765 [TEST] CPU read @0x108
169775 [L1] Cache miss: addr = 108
169775 [TEST] CPU read @0x69f
169795 [L2] Cache miss: addr = 108
169805 [MEM] Mem hit: addr = 100, data = 00
169815 [L2] Cache Allocate: addr = 108 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
169825 [L1] Cache Allocate: addr = 69f data = 0f0e0d0c0b0a09080706050403020100
169825 [L1] Cache hit from L2: addr = 69f, data = 0f
169825 [TEST] CPU read @0x3a6
169835 [L1] Cache miss: addr = 3a6
169835 [TEST] CPU read @0x5ac
169855 [L2] Cache hit: addr = 3a6, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
169865 [L1] Cache Allocate: addr = 5ac data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
169865 [L1] Cache hit from L2: addr = 5ac, data = ac
169865 [TEST] CPU read @0x10f
169875 [L1] Cache miss: addr = 10f
169875 [TEST] CPU read @0x434
169895 [L2] Cache hit: addr = 10f, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
169905 [L1] Cache Allocate: addr = 434 data = 0f0e0d0c0b0a09080706050403020100
169905 [L1] Cache hit from L2: addr = 434, data = 04
169905 [TEST] CPU read @0x074
169915 [L1] Cache miss: addr = 074
169915 [TEST] CPU read @0x506
169935 [L2] Cache hit: addr = 074, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
169945 [L1] Cache Allocate: addr = 506 data = 6f6e6d6c6b6a69686766656463626160
169945 [L1] Cache hit from L2: addr = 506, data = 66
169945 [TEST] CPU read @0x56d
169955 [L1] Cache miss: addr = 56d
169955 [TEST] CPU read @0x558
169975 [L2] Cache miss: addr = 56d
169985 [MEM] Mem hit: addr = 560, data = 60
169995 [L2] Cache Allocate: addr = 56d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
170005 [L1] Cache Allocate: addr = 558 data = 6f6e6d6c6b6a69686766656463626160
170005 [L1] Cache hit from L2: addr = 558, data = 68
170005 [TEST] CPU read @0x7b0
170015 [L1] Cache miss: addr = 7b0
170015 [TEST] CPU read @0x7b9
170035 [L2] Cache miss: addr = 7b0
170045 [MEM] Mem hit: addr = 7a0, data = a0
170055 [L2] Cache Allocate: addr = 7b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
170065 [L1] Cache Allocate: addr = 7b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
170065 [L1] Cache hit from L2: addr = 7b9, data = b9
170065 [TEST] CPU read @0x14f
170075 [L1] Cache miss: addr = 14f
170075 [TEST] CPU read @0x6b1
170095 [L2] Cache miss: addr = 14f
170105 [MEM] Mem hit: addr = 140, data = 40
170115 [L2] Cache Allocate: addr = 14f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
170125 [L1] Cache Allocate: addr = 6b1 data = 4f4e4d4c4b4a49484746454443424140
170125 [L1] Cache hit from L2: addr = 6b1, data = 41
170125 [TEST] CPU read @0x0ef
170135 [L1] Cache miss: addr = 0ef
170135 [TEST] CPU read @0x628
170155 [L2] Cache miss: addr = 0ef
170165 [MEM] Mem hit: addr = 0e0, data = e0
170175 [L2] Cache Allocate: addr = 0ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
170185 [L1] Cache Allocate: addr = 628 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
170185 [L1] Cache hit from L2: addr = 628, data = e8
170185 [TEST] CPU read @0x772
170195 [L1] Cache miss: addr = 772
170195 [TEST] CPU read @0x46a
170215 [L2] Cache miss: addr = 772
170225 [MEM] Mem hit: addr = 760, data = 60
170235 [L2] Cache Allocate: addr = 772 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
170245 [L1] Cache Allocate: addr = 46a data = 7f7e7d7c7b7a79787776757473727170
170245 [L1] Cache hit from L2: addr = 46a, data = 7a
170245 [TEST] CPU read @0x5e7
170255 [L1] Cache miss: addr = 5e7
170255 [TEST] CPU read @0x190
170275 [L2] Cache hit: addr = 5e7, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
170285 [L1] Cache Allocate: addr = 190 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
170285 [L1] Cache hit from L2: addr = 190, data = e0
170285 [TEST] CPU read @0x216
170295 [L1] Cache miss: addr = 216
170295 [TEST] CPU read @0x095
170315 [L2] Cache miss: addr = 216
170325 [MEM] Mem hit: addr = 200, data = 00
170335 [L2] Cache Allocate: addr = 216 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
170345 [L1] Cache Allocate: addr = 095 data = 1f1e1d1c1b1a19181716151413121110
170345 [L1] Cache hit from L2: addr = 095, data = 15
170345 [TEST] CPU read @0x4d4
170355 [L1] Cache miss: addr = 4d4
170355 [TEST] CPU read @0x6a6
170375 [L2] Cache miss: addr = 4d4
170385 [MEM] Mem hit: addr = 4c0, data = c0
170395 [L2] Cache Allocate: addr = 4d4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
170405 [L1] Cache Allocate: addr = 6a6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
170405 [L1] Cache hit from L2: addr = 6a6, data = d6
170405 [TEST] CPU read @0x1c9
170415 [L1] Cache miss: addr = 1c9
170415 [TEST] CPU read @0x00c
170435 [L2] Cache miss: addr = 1c9
170445 [MEM] Mem hit: addr = 1c0, data = c0
170455 [L2] Cache Allocate: addr = 1c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
170465 [L1] Cache Allocate: addr = 00c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
170465 [L1] Cache hit from L2: addr = 00c, data = cc
170465 [TEST] CPU read @0x60f
170475 [L1] Cache miss: addr = 60f
170475 [TEST] CPU read @0x05c
170495 [L2] Cache miss: addr = 60f
170505 [MEM] Mem hit: addr = 600, data = 00
170515 [L2] Cache Allocate: addr = 60f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
170525 [L1] Cache Allocate: addr = 05c data = 0f0e0d0c0b0a09080706050403020100
170525 [L1] Cache hit from L2: addr = 05c, data = 0c
170525 [TEST] CPU read @0x622
170535 [L1] Cache miss: addr = 622
170535 [TEST] CPU read @0x3f4
170555 [L2] Cache miss: addr = 622
170565 [MEM] Mem hit: addr = 620, data = 20
170575 [L2] Cache Allocate: addr = 622 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
170585 [L1] Cache Allocate: addr = 3f4 data = 2f2e2d2c2b2a29282726252423222120
170585 [L1] Cache hit from L2: addr = 3f4, data = 24
170585 [TEST] CPU read @0x3b0
170595 [L1] Cache miss: addr = 3b0
170595 [TEST] CPU read @0x7be
170615 [L2] Cache miss: addr = 3b0
170625 [MEM] Mem hit: addr = 3a0, data = a0
170635 [L2] Cache Allocate: addr = 3b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
170645 [L1] Cache Allocate: addr = 7be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
170645 [L1] Cache hit from L2: addr = 7be, data = be
170645 [TEST] CPU read @0x6fe
170655 [L1] Cache miss: addr = 6fe
170655 [TEST] CPU read @0x7b1
170675 [L2] Cache miss: addr = 6fe
170685 [MEM] Mem hit: addr = 6e0, data = e0
170695 [L2] Cache Allocate: addr = 6fe data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
170705 [L1] Cache Allocate: addr = 7b1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
170705 [L1] Cache hit from L2: addr = 7b1, data = f1
170705 [TEST] CPU read @0x38c
170715 [L1] Cache miss: addr = 38c
170715 [TEST] CPU read @0x166
170735 [L2] Cache hit: addr = 38c, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
170745 [L1] Cache Allocate: addr = 166 data = 8f8e8d8c8b8a89888786858483828180
170745 [L1] Cache hit from L2: addr = 166, data = 86
170745 [TEST] CPU read @0x659
170755 [L1] Cache miss: addr = 659
170755 [TEST] CPU read @0x276
170775 [L2] Cache miss: addr = 659
170785 [MEM] Mem hit: addr = 640, data = 40
170795 [L2] Cache Allocate: addr = 659 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
170805 [L1] Cache Allocate: addr = 276 data = 5f5e5d5c5b5a59585756555453525150
170805 [L1] Cache hit from L2: addr = 276, data = 56
170805 [TEST] CPU read @0x574
170815 [L1] Cache miss: addr = 574
170815 [TEST] CPU read @0x676
170835 [L2] Cache miss: addr = 574
170845 [MEM] Mem hit: addr = 560, data = 60
170855 [L2] Cache Allocate: addr = 574 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
170865 [L1] Cache Allocate: addr = 676 data = 7f7e7d7c7b7a79787776757473727170
170865 [L1] Cache hit from L2: addr = 676, data = 76
170865 [TEST] CPU read @0x063
170875 [L1] Cache miss: addr = 063
170875 [TEST] CPU read @0x12e
170895 [L2] Cache miss: addr = 063
170905 [MEM] Mem hit: addr = 060, data = 60
170915 [L2] Cache Allocate: addr = 063 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
170925 [L1] Cache Allocate: addr = 12e data = 6f6e6d6c6b6a69686766656463626160
170925 [L1] Cache hit from L2: addr = 12e, data = 6e
170925 [TEST] CPU read @0x0ff
170935 [L1] Cache miss: addr = 0ff
170935 [TEST] CPU read @0x69d
170955 [L2] Cache miss: addr = 0ff
170965 [MEM] Mem hit: addr = 0e0, data = e0
170975 [L2] Cache Allocate: addr = 0ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
170985 [L1] Cache Allocate: addr = 69d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
170985 [L1] Cache hit from L2: addr = 69d, data = fd
170985 [TEST] CPU read @0x0dc
170995 [L1] Cache miss: addr = 0dc
170995 [TEST] CPU read @0x0f3
171015 [L2] Cache miss: addr = 0dc
171025 [MEM] Mem hit: addr = 0c0, data = c0
171035 [L2] Cache Allocate: addr = 0dc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
171045 [L1] Cache Allocate: addr = 0f3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
171045 [L1] Cache hit from L2: addr = 0f3, data = d3
171045 [TEST] CPU read @0x3c3
171055 [L1] Cache miss: addr = 3c3
171055 [TEST] CPU read @0x40f
171075 [L2] Cache miss: addr = 3c3
171085 [MEM] Mem hit: addr = 3c0, data = c0
171095 [L2] Cache Allocate: addr = 3c3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
171105 [L1] Cache Allocate: addr = 40f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
171105 [L1] Cache hit from L2: addr = 40f, data = cf
171105 [TEST] CPU read @0x45a
171115 [L1] Cache miss: addr = 45a
171115 [TEST] CPU read @0x5ce
171135 [L2] Cache miss: addr = 45a
171145 [MEM] Mem hit: addr = 440, data = 40
171155 [L2] Cache Allocate: addr = 45a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
171165 [L1] Cache Allocate: addr = 5ce data = 5f5e5d5c5b5a59585756555453525150
171165 [L1] Cache hit from L2: addr = 5ce, data = 5e
171165 [TEST] CPU read @0x24c
171175 [L1] Cache miss: addr = 24c
171175 [TEST] CPU read @0x3f9
171195 [L2] Cache miss: addr = 24c
171205 [MEM] Mem hit: addr = 240, data = 40
171215 [L2] Cache Allocate: addr = 24c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
171225 [L1] Cache Allocate: addr = 3f9 data = 4f4e4d4c4b4a49484746454443424140
171225 [L1] Cache hit from L2: addr = 3f9, data = 49
171225 [TEST] CPU read @0x789
171235 [L1] Cache miss: addr = 789
171235 [TEST] CPU read @0x6f5
171255 [L2] Cache miss: addr = 789
171265 [MEM] Mem hit: addr = 780, data = 80
171275 [L2] Cache Allocate: addr = 789 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
171285 [L1] Cache Allocate: addr = 6f5 data = 8f8e8d8c8b8a89888786858483828180
171285 [L1] Cache hit from L2: addr = 6f5, data = 85
171285 [TEST] CPU read @0x1ac
171295 [L1] Cache miss: addr = 1ac
171295 [TEST] CPU read @0x15c
171315 [L2] Cache miss: addr = 1ac
171325 [MEM] Mem hit: addr = 1a0, data = a0
171335 [L2] Cache Allocate: addr = 1ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
171345 [L1] Cache Allocate: addr = 15c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
171345 [L1] Cache hit from L2: addr = 15c, data = ac
171345 [TEST] CPU read @0x402
171355 [L1] Cache hit: addr = 402, data = c2
171355 [TEST] CPU read @0x541
171365 [L1] Cache miss: addr = 541
171365 [TEST] CPU read @0x0fe
171385 [L2] Cache hit: addr = 541, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
171395 [L1] Cache Allocate: addr = 0fe data = 4f4e4d4c4b4a49484746454443424140
171395 [L1] Cache hit from L2: addr = 0fe, data = 4e
171395 [TEST] CPU read @0x7c8
171405 [L1] Cache miss: addr = 7c8
171405 [TEST] CPU read @0x1d2
171425 [L2] Cache miss: addr = 7c8
171435 [MEM] Mem hit: addr = 7c0, data = c0
171445 [L2] Cache Allocate: addr = 7c8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
171455 [L1] Cache Allocate: addr = 1d2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
171455 [L1] Cache hit from L2: addr = 1d2, data = c2
171455 [TEST] CPU read @0x414
171465 [L1] Cache miss: addr = 414
171465 [TEST] CPU read @0x5b5
171485 [L2] Cache miss: addr = 414
171495 [MEM] Mem hit: addr = 400, data = 00
171505 [L2] Cache Allocate: addr = 414 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
171515 [L1] Cache Allocate: addr = 5b5 data = 1f1e1d1c1b1a19181716151413121110
171515 [L1] Cache hit from L2: addr = 5b5, data = 15
171515 [TEST] CPU read @0x4fc
171525 [L1] Cache miss: addr = 4fc
171525 [TEST] CPU read @0x641
171545 [L2] Cache miss: addr = 4fc
171555 [MEM] Mem hit: addr = 4e0, data = e0
171565 [L2] Cache Allocate: addr = 4fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
171575 [L1] Cache Allocate: addr = 641 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
171575 [L1] Cache hit from L2: addr = 641, data = f1
171575 [TEST] CPU read @0x669
171585 [L1] Cache miss: addr = 669
171585 [TEST] CPU read @0x107
171605 [L2] Cache miss: addr = 669
171615 [MEM] Mem hit: addr = 660, data = 60
171625 [L2] Cache Allocate: addr = 669 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
171635 [L1] Cache Allocate: addr = 107 data = 6f6e6d6c6b6a69686766656463626160
171635 [L1] Cache hit from L2: addr = 107, data = 67
171635 [TEST] CPU read @0x3cf
171645 [L1] Cache miss: addr = 3cf
171645 [TEST] CPU read @0x5fb
171665 [L2] Cache miss: addr = 3cf
171675 [MEM] Mem hit: addr = 3c0, data = c0
171685 [L2] Cache Allocate: addr = 3cf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
171695 [L1] Cache Allocate: addr = 5fb data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
171695 [L1] Cache hit from L2: addr = 5fb, data = cb
171695 [TEST] CPU read @0x139
171705 [L1] Cache miss: addr = 139
171705 [TEST] CPU read @0x055
171725 [L2] Cache hit: addr = 139, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
171735 [L1] Cache Allocate: addr = 055 data = 2f2e2d2c2b2a29282726252423222120
171735 [L1] Cache hit from L2: addr = 055, data = 25
171735 [TEST] CPU read @0x66e
171745 [L1] Cache miss: addr = 66e
171745 [TEST] CPU read @0x42d
171765 [L2] Cache hit: addr = 66e, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
171775 [L1] Cache Allocate: addr = 42d data = 6f6e6d6c6b6a69686766656463626160
171775 [L1] Cache hit from L2: addr = 42d, data = 6d
171775 [TEST] CPU read @0x40a
171785 [L1] Cache miss: addr = 40a
171785 [TEST] CPU read @0x3e5
171805 [L2] Cache hit: addr = 40a, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
171815 [L1] Cache Allocate: addr = 3e5 data = 0f0e0d0c0b0a09080706050403020100
171815 [L1] Cache hit from L2: addr = 3e5, data = 05
171815 [TEST] CPU read @0x555
171825 [L1] Cache miss: addr = 555
171825 [TEST] CPU read @0x3b1
171845 [L2] Cache hit: addr = 555, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
171855 [L1] Cache Allocate: addr = 3b1 data = 4f4e4d4c4b4a49484746454443424140
171855 [L1] Cache hit from L2: addr = 3b1, data = 41
171855 [TEST] CPU read @0x3b8
171865 [L1] Cache hit: addr = 3b8, data = 48
171865 [TEST] CPU read @0x2c3
171875 [L1] Cache miss: addr = 2c3
171875 [TEST] CPU read @0x00a
171895 [L2] Cache miss: addr = 2c3
171905 [MEM] Mem hit: addr = 2c0, data = c0
171915 [L2] Cache Allocate: addr = 2c3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
171925 [L1] Cache Allocate: addr = 00a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
171925 [L1] Cache hit from L2: addr = 00a, data = ca
171925 [TEST] CPU read @0x4db
171935 [L1] Cache miss: addr = 4db
171935 [TEST] CPU read @0x559
171955 [L2] Cache miss: addr = 4db
171965 [MEM] Mem hit: addr = 4c0, data = c0
171975 [L2] Cache Allocate: addr = 4db data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
171985 [L1] Cache Allocate: addr = 559 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
171985 [L1] Cache hit from L2: addr = 559, data = d9
171985 [TEST] CPU read @0x025
171995 [L1] Cache miss: addr = 025
171995 [TEST] CPU read @0x609
172015 [L2] Cache miss: addr = 025
172025 [MEM] Mem hit: addr = 020, data = 20
172035 [L2] Cache Allocate: addr = 025 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
172045 [L1] Cache Allocate: addr = 609 data = 2f2e2d2c2b2a29282726252423222120
172045 [L1] Cache hit from L2: addr = 609, data = 29
172045 [TEST] CPU read @0x40a
172055 [L1] Cache miss: addr = 40a
172055 [TEST] CPU read @0x452
172075 [L2] Cache hit: addr = 40a, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
172085 [L1] Cache Allocate: addr = 452 data = 0f0e0d0c0b0a09080706050403020100
172085 [L1] Cache hit from L2: addr = 452, data = 02
172085 [TEST] CPU read @0x62a
172095 [L1] Cache miss: addr = 62a
172095 [TEST] CPU read @0x1d8
172115 [L2] Cache miss: addr = 62a
172125 [MEM] Mem hit: addr = 620, data = 20
172135 [L2] Cache Allocate: addr = 62a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
172145 [L1] Cache Allocate: addr = 1d8 data = 2f2e2d2c2b2a29282726252423222120
172145 [L1] Cache hit from L2: addr = 1d8, data = 28
172145 [TEST] CPU read @0x087
172155 [L1] Cache miss: addr = 087
172155 [TEST] CPU read @0x06c
172175 [L2] Cache miss: addr = 087
172185 [MEM] Mem hit: addr = 080, data = 80
172195 [L2] Cache Allocate: addr = 087 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
172205 [L1] Cache Allocate: addr = 06c data = 8f8e8d8c8b8a89888786858483828180
172205 [L1] Cache hit from L2: addr = 06c, data = 8c
172205 [TEST] CPU read @0x346
172215 [L1] Cache miss: addr = 346
172215 [TEST] CPU read @0x7c7
172235 [L2] Cache miss: addr = 346
172245 [MEM] Mem hit: addr = 340, data = 40
172255 [L2] Cache Allocate: addr = 346 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
172265 [L1] Cache Allocate: addr = 7c7 data = 4f4e4d4c4b4a49484746454443424140
172265 [L1] Cache hit from L2: addr = 7c7, data = 47
172265 [TEST] CPU read @0x0db
172275 [L1] Cache miss: addr = 0db
172275 [TEST] CPU read @0x414
172295 [L2] Cache miss: addr = 0db
172305 [MEM] Mem hit: addr = 0c0, data = c0
172315 [L2] Cache Allocate: addr = 0db data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
172325 [L1] Cache Allocate: addr = 414 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
172325 [L1] Cache hit from L2: addr = 414, data = d4
172325 [TEST] CPU read @0x53c
172335 [L1] Cache miss: addr = 53c
172335 [TEST] CPU read @0x144
172355 [L2] Cache miss: addr = 53c
172365 [MEM] Mem hit: addr = 520, data = 20
172375 [L2] Cache Allocate: addr = 53c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
172385 [L1] Cache Allocate: addr = 144 data = 3f3e3d3c3b3a39383736353433323130
172385 [L1] Cache hit from L2: addr = 144, data = 34
172385 [TEST] CPU read @0x720
172395 [L1] Cache miss: addr = 720
172395 [TEST] CPU read @0x686
172415 [L2] Cache miss: addr = 720
172425 [MEM] Mem hit: addr = 720, data = 20
172435 [L2] Cache Allocate: addr = 720 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
172445 [L1] Cache Allocate: addr = 686 data = 2f2e2d2c2b2a29282726252423222120
172445 [L1] Cache hit from L2: addr = 686, data = 26
172445 [TEST] CPU read @0x7fa
172455 [L1] Cache miss: addr = 7fa
172455 [TEST] CPU read @0x544
172475 [L2] Cache miss: addr = 7fa
172485 [MEM] Mem hit: addr = 7e0, data = e0
172495 [L2] Cache Allocate: addr = 7fa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
172505 [L1] Cache Allocate: addr = 544 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
172505 [L1] Cache hit from L2: addr = 544, data = f4
172505 [TEST] CPU read @0x177
172515 [L1] Cache miss: addr = 177
172515 [TEST] CPU read @0x515
172535 [L2] Cache miss: addr = 177
172545 [MEM] Mem hit: addr = 160, data = 60
172555 [L2] Cache Allocate: addr = 177 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
172565 [L1] Cache Allocate: addr = 515 data = 7f7e7d7c7b7a79787776757473727170
172565 [L1] Cache hit from L2: addr = 515, data = 75
172565 [TEST] CPU read @0x626
172575 [L1] Cache miss: addr = 626
172575 [TEST] CPU read @0x1b9
172595 [L2] Cache miss: addr = 626
172605 [MEM] Mem hit: addr = 620, data = 20
172615 [L2] Cache Allocate: addr = 626 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
172625 [L1] Cache Allocate: addr = 1b9 data = 2f2e2d2c2b2a29282726252423222120
172625 [L1] Cache hit from L2: addr = 1b9, data = 29
172625 [TEST] CPU read @0x632
172635 [L1] Cache miss: addr = 632
172635 [TEST] CPU read @0x04a
172655 [L2] Cache hit: addr = 632, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
172665 [L1] Cache Allocate: addr = 04a data = 2f2e2d2c2b2a29282726252423222120
172665 [L1] Cache hit from L2: addr = 04a, data = 2a
172665 [TEST] CPU read @0x6cc
172675 [L1] Cache miss: addr = 6cc
172675 [TEST] CPU read @0x58e
172695 [L2] Cache hit: addr = 6cc, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
172705 [L1] Cache Allocate: addr = 58e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
172705 [L1] Cache hit from L2: addr = 58e, data = ce
172705 [TEST] CPU read @0x4c8
172715 [L1] Cache miss: addr = 4c8
172715 [TEST] CPU read @0x516
172735 [L2] Cache miss: addr = 4c8
172745 [MEM] Mem hit: addr = 4c0, data = c0
172755 [L2] Cache Allocate: addr = 4c8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
172765 [L1] Cache Allocate: addr = 516 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
172765 [L1] Cache hit from L2: addr = 516, data = c6
172765 [TEST] CPU read @0x2e2
172775 [L1] Cache miss: addr = 2e2
172775 [TEST] CPU read @0x416
172795 [L2] Cache miss: addr = 2e2
172805 [MEM] Mem hit: addr = 2e0, data = e0
172815 [L2] Cache Allocate: addr = 2e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
172825 [L1] Cache Allocate: addr = 416 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
172825 [L1] Cache hit from L2: addr = 416, data = e6
172825 [TEST] CPU read @0x433
172835 [L1] Cache miss: addr = 433
172835 [TEST] CPU read @0x5c7
172855 [L2] Cache miss: addr = 433
172865 [MEM] Mem hit: addr = 420, data = 20
172875 [L2] Cache Allocate: addr = 433 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
172885 [L1] Cache Allocate: addr = 5c7 data = 3f3e3d3c3b3a39383736353433323130
172885 [L1] Cache hit from L2: addr = 5c7, data = 37
172885 [TEST] CPU read @0x121
172895 [L1] Cache miss: addr = 121
172895 [TEST] CPU read @0x078
172915 [L2] Cache hit: addr = 121, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
172925 [L1] Cache Allocate: addr = 078 data = 2f2e2d2c2b2a29282726252423222120
172925 [L1] Cache hit from L2: addr = 078, data = 28
172925 [TEST] CPU read @0x2c9
172935 [L1] Cache miss: addr = 2c9
172935 [TEST] CPU read @0x200
172955 [L2] Cache miss: addr = 2c9
172965 [MEM] Mem hit: addr = 2c0, data = c0
172975 [L2] Cache Allocate: addr = 2c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
172985 [L1] Cache Allocate: addr = 200 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
172985 [L1] Cache hit from L2: addr = 200, data = c0
172985 [TEST] CPU read @0x3e8
172995 [L1] Cache miss: addr = 3e8
172995 [TEST] CPU read @0x303
173015 [L2] Cache miss: addr = 3e8
173025 [MEM] Mem hit: addr = 3e0, data = e0
173035 [L2] Cache Allocate: addr = 3e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
173045 [L1] Cache Allocate: addr = 303 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
173045 [L1] Cache hit from L2: addr = 303, data = e3
173045 [TEST] CPU read @0x32b
173055 [L1] Cache miss: addr = 32b
173055 [TEST] CPU read @0x468
173075 [L2] Cache miss: addr = 32b
173085 [MEM] Mem hit: addr = 320, data = 20
173095 [L2] Cache Allocate: addr = 32b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
173105 [L1] Cache Allocate: addr = 468 data = 2f2e2d2c2b2a29282726252423222120
173105 [L1] Cache hit from L2: addr = 468, data = 28
173105 [TEST] CPU read @0x49c
173115 [L1] Cache miss: addr = 49c
173115 [TEST] CPU read @0x5e2
173135 [L2] Cache miss: addr = 49c
173145 [MEM] Mem hit: addr = 480, data = 80
173155 [L2] Cache Allocate: addr = 49c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
173165 [L1] Cache Allocate: addr = 5e2 data = 9f9e9d9c9b9a99989796959493929190
173165 [L1] Cache hit from L2: addr = 5e2, data = 92
173165 [TEST] CPU read @0x363
173175 [L1] Cache miss: addr = 363
173175 [TEST] CPU read @0x644
173195 [L2] Cache miss: addr = 363
173205 [MEM] Mem hit: addr = 360, data = 60
173215 [L2] Cache Allocate: addr = 363 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
173225 [L1] Cache Allocate: addr = 644 data = 6f6e6d6c6b6a69686766656463626160
173225 [L1] Cache hit from L2: addr = 644, data = 64
173225 [TEST] CPU read @0x546
173235 [L1] Cache miss: addr = 546
173235 [TEST] CPU read @0x62f
173255 [L2] Cache hit: addr = 546, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
173265 [L1] Cache Allocate: addr = 62f data = 4f4e4d4c4b4a49484746454443424140
173265 [L1] Cache hit from L2: addr = 62f, data = 4f
173265 [TEST] CPU read @0x4c4
173275 [L1] Cache miss: addr = 4c4
173275 [TEST] CPU read @0x4c2
173295 [L2] Cache miss: addr = 4c4
173305 [MEM] Mem hit: addr = 4c0, data = c0
173315 [L2] Cache Allocate: addr = 4c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
173325 [L1] Cache Allocate: addr = 4c2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
173325 [L1] Cache hit from L2: addr = 4c2, data = c2
173325 [TEST] CPU read @0x4e0
173335 [L1] Cache miss: addr = 4e0
173335 [TEST] CPU read @0x1da
173355 [L2] Cache miss: addr = 4e0
173365 [MEM] Mem hit: addr = 4e0, data = e0
173375 [L2] Cache Allocate: addr = 4e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
173385 [L1] Cache Allocate: addr = 1da data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
173385 [L1] Cache hit from L2: addr = 1da, data = ea
173385 [TEST] CPU read @0x6aa
173395 [L1] Cache miss: addr = 6aa
173395 [TEST] CPU read @0x318
173415 [L2] Cache miss: addr = 6aa
173425 [MEM] Mem hit: addr = 6a0, data = a0
173435 [L2] Cache Allocate: addr = 6aa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
173445 [L1] Cache Allocate: addr = 318 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
173445 [L1] Cache hit from L2: addr = 318, data = a8
173445 [TEST] CPU read @0x20e
173455 [L1] Cache miss: addr = 20e
173455 [TEST] CPU read @0x05c
173475 [L2] Cache miss: addr = 20e
173485 [MEM] Mem hit: addr = 200, data = 00
173495 [L2] Cache Allocate: addr = 20e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
173505 [L1] Cache Allocate: addr = 05c data = 0f0e0d0c0b0a09080706050403020100
173505 [L1] Cache hit from L2: addr = 05c, data = 0c
173505 [TEST] CPU read @0x3af
173515 [L1] Cache miss: addr = 3af
173515 [TEST] CPU read @0x446
173535 [L2] Cache miss: addr = 3af
173545 [MEM] Mem hit: addr = 3a0, data = a0
173555 [L2] Cache Allocate: addr = 3af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
173565 [L1] Cache Allocate: addr = 446 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
173565 [L1] Cache hit from L2: addr = 446, data = a6
173565 [TEST] CPU read @0x1b4
173575 [L1] Cache hit: addr = 1b4, data = 24
173575 [TEST] CPU read @0x3aa
173585 [L1] Cache miss: addr = 3aa
173585 [TEST] CPU read @0x470
173605 [L2] Cache hit: addr = 3aa, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
173615 [L1] Cache Allocate: addr = 470 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
173615 [L1] Cache hit from L2: addr = 470, data = a0
173615 [TEST] CPU read @0x69a
173625 [L1] Cache miss: addr = 69a
173625 [TEST] CPU read @0x22d
173645 [L2] Cache miss: addr = 69a
173655 [MEM] Mem hit: addr = 680, data = 80
173665 [L2] Cache Allocate: addr = 69a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
173675 [L1] Cache Allocate: addr = 22d data = 9f9e9d9c9b9a99989796959493929190
173675 [L1] Cache hit from L2: addr = 22d, data = 9d
173675 [TEST] CPU read @0x263
173685 [L1] Cache miss: addr = 263
173685 [TEST] CPU read @0x273
173705 [L2] Cache hit: addr = 263, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
173715 [L1] Cache Allocate: addr = 273 data = 6f6e6d6c6b6a69686766656463626160
173715 [L1] Cache hit from L2: addr = 273, data = 63
173715 [TEST] CPU read @0x2cc
173725 [L1] Cache miss: addr = 2cc
173725 [TEST] CPU read @0x787
173745 [L2] Cache miss: addr = 2cc
173755 [MEM] Mem hit: addr = 2c0, data = c0
173765 [L2] Cache Allocate: addr = 2cc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
173775 [L1] Cache Allocate: addr = 787 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
173775 [L1] Cache hit from L2: addr = 787, data = c7
173775 [TEST] CPU read @0x5b9
173785 [L1] Cache miss: addr = 5b9
173785 [TEST] CPU read @0x74b
173805 [L2] Cache miss: addr = 5b9
173815 [MEM] Mem hit: addr = 5a0, data = a0
173825 [L2] Cache Allocate: addr = 5b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
173835 [L1] Cache Allocate: addr = 74b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
173835 [L1] Cache hit from L2: addr = 74b, data = bb
173835 [TEST] CPU read @0x1ca
173845 [L1] Cache miss: addr = 1ca
173845 [TEST] CPU read @0x699
173865 [L2] Cache miss: addr = 1ca
173875 [MEM] Mem hit: addr = 1c0, data = c0
173885 [L2] Cache Allocate: addr = 1ca data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
173895 [L1] Cache Allocate: addr = 699 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
173895 [L1] Cache hit from L2: addr = 699, data = c9
173895 [TEST] CPU read @0x2fe
173905 [L1] Cache miss: addr = 2fe
173905 [TEST] CPU read @0x797
173925 [L2] Cache miss: addr = 2fe
173935 [MEM] Mem hit: addr = 2e0, data = e0
173945 [L2] Cache Allocate: addr = 2fe data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
173955 [L1] Cache Allocate: addr = 797 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
173955 [L1] Cache hit from L2: addr = 797, data = f7
173955 [TEST] CPU read @0x006
173965 [L1] Cache miss: addr = 006
173965 [TEST] CPU read @0x64d
173985 [L2] Cache miss: addr = 006
173995 [MEM] Mem hit: addr = 000, data = 00
174005 [L2] Cache Allocate: addr = 006 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
174015 [L1] Cache Allocate: addr = 64d data = 0f0e0d0c0b0a09080706050403020100
174015 [L1] Cache hit from L2: addr = 64d, data = 0d
174015 [TEST] CPU read @0x457
174025 [L1] Cache miss: addr = 457
174025 [TEST] CPU read @0x4e7
174045 [L2] Cache miss: addr = 457
174055 [MEM] Mem hit: addr = 440, data = 40
174065 [L2] Cache Allocate: addr = 457 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
174075 [L1] Cache Allocate: addr = 4e7 data = 5f5e5d5c5b5a59585756555453525150
174075 [L1] Cache hit from L2: addr = 4e7, data = 57
174075 [TEST] CPU read @0x06d
174085 [L1] Cache miss: addr = 06d
174085 [TEST] CPU read @0x5eb
174105 [L2] Cache miss: addr = 06d
174115 [MEM] Mem hit: addr = 060, data = 60
174125 [L2] Cache Allocate: addr = 06d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
174135 [L1] Cache Allocate: addr = 5eb data = 6f6e6d6c6b6a69686766656463626160
174135 [L1] Cache hit from L2: addr = 5eb, data = 6b
174135 [TEST] CPU read @0x389
174145 [L1] Cache miss: addr = 389
174145 [TEST] CPU read @0x52c
174165 [L2] Cache miss: addr = 389
174175 [MEM] Mem hit: addr = 380, data = 80
174185 [L2] Cache Allocate: addr = 389 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
174195 [L1] Cache Allocate: addr = 52c data = 8f8e8d8c8b8a89888786858483828180
174195 [L1] Cache hit from L2: addr = 52c, data = 8c
174195 [TEST] CPU read @0x4cb
174205 [L1] Cache miss: addr = 4cb
174205 [TEST] CPU read @0x2cd
174225 [L2] Cache miss: addr = 4cb
174235 [MEM] Mem hit: addr = 4c0, data = c0
174245 [L2] Cache Allocate: addr = 4cb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
174255 [L1] Cache Allocate: addr = 2cd data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
174255 [L1] Cache hit from L2: addr = 2cd, data = cd
174255 [TEST] CPU read @0x35f
174265 [L1] Cache miss: addr = 35f
174265 [TEST] CPU read @0x5c4
174285 [L2] Cache miss: addr = 35f
174295 [MEM] Mem hit: addr = 340, data = 40
174305 [L2] Cache Allocate: addr = 35f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
174315 [L1] Cache Allocate: addr = 5c4 data = 5f5e5d5c5b5a59585756555453525150
174315 [L1] Cache hit from L2: addr = 5c4, data = 54
174315 [TEST] CPU read @0x0ca
174325 [L1] Cache miss: addr = 0ca
174325 [TEST] CPU read @0x74b
174345 [L2] Cache miss: addr = 0ca
174355 [MEM] Mem hit: addr = 0c0, data = c0
174365 [L2] Cache Allocate: addr = 0ca data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
174375 [L1] Cache Allocate: addr = 74b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
174375 [L1] Cache hit from L2: addr = 74b, data = cb
174375 [TEST] CPU read @0x194
174385 [L1] Cache miss: addr = 194
174385 [TEST] CPU read @0x7ba
174405 [L2] Cache hit: addr = 194, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
174415 [L1] Cache Allocate: addr = 7ba data = 8f8e8d8c8b8a89888786858483828180
174415 [L1] Cache hit from L2: addr = 7ba, data = 8a
174415 [TEST] CPU read @0x049
174425 [L1] Cache miss: addr = 049
174425 [TEST] CPU read @0x238
174445 [L2] Cache miss: addr = 049
174455 [MEM] Mem hit: addr = 040, data = 40
174465 [L2] Cache Allocate: addr = 049 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
174475 [L1] Cache Allocate: addr = 238 data = 4f4e4d4c4b4a49484746454443424140
174475 [L1] Cache hit from L2: addr = 238, data = 48
174475 [TEST] CPU read @0x0c5
174485 [L1] Cache miss: addr = 0c5
174485 [TEST] CPU read @0x654
174505 [L2] Cache hit: addr = 0c5, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
174515 [L1] Cache Allocate: addr = 654 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
174515 [L1] Cache hit from L2: addr = 654, data = c4
174515 [TEST] CPU read @0x149
174525 [L1] Cache miss: addr = 149
174525 [TEST] CPU read @0x3c8
174545 [L2] Cache miss: addr = 149
174555 [MEM] Mem hit: addr = 140, data = 40
174565 [L2] Cache Allocate: addr = 149 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
174575 [L1] Cache Allocate: addr = 3c8 data = 4f4e4d4c4b4a49484746454443424140
174575 [L1] Cache hit from L2: addr = 3c8, data = 48
174575 [TEST] CPU read @0x75c
174585 [L1] Cache miss: addr = 75c
174585 [TEST] CPU read @0x288
174605 [L2] Cache miss: addr = 75c
174615 [MEM] Mem hit: addr = 740, data = 40
174625 [L2] Cache Allocate: addr = 75c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
174635 [L1] Cache Allocate: addr = 288 data = 5f5e5d5c5b5a59585756555453525150
174635 [L1] Cache hit from L2: addr = 288, data = 58
174635 [TEST] CPU read @0x314
174645 [L1] Cache miss: addr = 314
174645 [TEST] CPU read @0x436
174665 [L2] Cache miss: addr = 314
174675 [MEM] Mem hit: addr = 300, data = 00
174685 [L2] Cache Allocate: addr = 314 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
174695 [L1] Cache Allocate: addr = 436 data = 1f1e1d1c1b1a19181716151413121110
174695 [L1] Cache hit from L2: addr = 436, data = 16
174695 [TEST] CPU read @0x7f4
174705 [L1] Cache miss: addr = 7f4
174705 [TEST] CPU read @0x570
174725 [L2] Cache miss: addr = 7f4
174735 [MEM] Mem hit: addr = 7e0, data = e0
174745 [L2] Cache Allocate: addr = 7f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
174755 [L1] Cache Allocate: addr = 570 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
174755 [L1] Cache hit from L2: addr = 570, data = f0
174755 [TEST] CPU read @0x7f3
174765 [L1] Cache miss: addr = 7f3
174765 [TEST] CPU read @0x207
174785 [L2] Cache hit: addr = 7f3, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
174795 [L1] Cache Allocate: addr = 207 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
174795 [L1] Cache hit from L2: addr = 207, data = e7
174795 [TEST] CPU read @0x520
174805 [L1] Cache hit: addr = 520, data = 80
174805 [TEST] CPU read @0x34c
174815 [L1] Cache miss: addr = 34c
174815 [TEST] CPU read @0x411
174835 [L2] Cache miss: addr = 34c
174845 [MEM] Mem hit: addr = 340, data = 40
174855 [L2] Cache Allocate: addr = 34c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
174865 [L1] Cache Allocate: addr = 411 data = 4f4e4d4c4b4a49484746454443424140
174865 [L1] Cache hit from L2: addr = 411, data = 41
174865 [TEST] CPU read @0x340
174875 [L1] Cache miss: addr = 340
174875 [TEST] CPU read @0x21d
174895 [L2] Cache hit: addr = 340, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
174905 [L1] Cache Allocate: addr = 21d data = 4f4e4d4c4b4a49484746454443424140
174905 [L1] Cache hit from L2: addr = 21d, data = 4d
174905 [TEST] CPU read @0x63a
174915 [L1] Cache miss: addr = 63a
174915 [TEST] CPU read @0x3d0
174935 [L2] Cache miss: addr = 63a
174945 [MEM] Mem hit: addr = 620, data = 20
174955 [L2] Cache Allocate: addr = 63a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
174965 [L1] Cache Allocate: addr = 3d0 data = 3f3e3d3c3b3a39383736353433323130
174965 [L1] Cache hit from L2: addr = 3d0, data = 30
174965 [TEST] CPU read @0x45b
174975 [L1] Cache miss: addr = 45b
174975 [TEST] CPU read @0x75a
174995 [L2] Cache miss: addr = 45b
175005 [MEM] Mem hit: addr = 440, data = 40
175015 [L2] Cache Allocate: addr = 45b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
175025 [L1] Cache Allocate: addr = 75a data = 5f5e5d5c5b5a59585756555453525150
175025 [L1] Cache hit from L2: addr = 75a, data = 5a
175025 [TEST] CPU read @0x530
175035 [L1] Cache miss: addr = 530
175035 [TEST] CPU read @0x54a
175055 [L2] Cache miss: addr = 530
175065 [MEM] Mem hit: addr = 520, data = 20
175075 [L2] Cache Allocate: addr = 530 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
175085 [L1] Cache Allocate: addr = 54a data = 3f3e3d3c3b3a39383736353433323130
175085 [L1] Cache hit from L2: addr = 54a, data = 3a
175085 [TEST] CPU read @0x36c
175095 [L1] Cache miss: addr = 36c
175095 [TEST] CPU read @0x759
175115 [L2] Cache miss: addr = 36c
175125 [MEM] Mem hit: addr = 360, data = 60
175135 [L2] Cache Allocate: addr = 36c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
175145 [L1] Cache Allocate: addr = 759 data = 6f6e6d6c6b6a69686766656463626160
175145 [L1] Cache hit from L2: addr = 759, data = 69
175145 [TEST] CPU read @0x151
175155 [L1] Cache miss: addr = 151
175155 [TEST] CPU read @0x628
175175 [L2] Cache miss: addr = 151
175185 [MEM] Mem hit: addr = 140, data = 40
175195 [L2] Cache Allocate: addr = 151 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
175205 [L1] Cache Allocate: addr = 628 data = 5f5e5d5c5b5a59585756555453525150
175205 [L1] Cache hit from L2: addr = 628, data = 58
175205 [TEST] CPU read @0x333
175215 [L1] Cache miss: addr = 333
175215 [TEST] CPU read @0x3d5
175235 [L2] Cache miss: addr = 333
175245 [MEM] Mem hit: addr = 320, data = 20
175255 [L2] Cache Allocate: addr = 333 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
175265 [L1] Cache Allocate: addr = 3d5 data = 3f3e3d3c3b3a39383736353433323130
175265 [L1] Cache hit from L2: addr = 3d5, data = 35
175265 [TEST] CPU read @0x140
175275 [L1] Cache miss: addr = 140
175275 [TEST] CPU read @0x49c
175295 [L2] Cache hit: addr = 140, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
175305 [L1] Cache Allocate: addr = 49c data = 4f4e4d4c4b4a49484746454443424140
175305 [L1] Cache hit from L2: addr = 49c, data = 4c
175305 [TEST] CPU read @0x589
175315 [L1] Cache miss: addr = 589
175315 [TEST] CPU read @0x0b2
175335 [L2] Cache miss: addr = 589
175345 [MEM] Mem hit: addr = 580, data = 80
175355 [L2] Cache Allocate: addr = 589 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
175365 [L1] Cache Allocate: addr = 0b2 data = 8f8e8d8c8b8a89888786858483828180
175365 [L1] Cache hit from L2: addr = 0b2, data = 82
175365 [TEST] CPU read @0x172
175375 [L1] Cache miss: addr = 172
175375 [TEST] CPU read @0x39f
175395 [L2] Cache miss: addr = 172
175405 [MEM] Mem hit: addr = 160, data = 60
175415 [L2] Cache Allocate: addr = 172 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
175425 [L1] Cache Allocate: addr = 39f data = 7f7e7d7c7b7a79787776757473727170
175425 [L1] Cache hit from L2: addr = 39f, data = 7f
175425 [TEST] CPU read @0x3ef
175435 [L1] Cache miss: addr = 3ef
175435 [TEST] CPU read @0x5a5
175455 [L2] Cache miss: addr = 3ef
175465 [MEM] Mem hit: addr = 3e0, data = e0
175475 [L2] Cache Allocate: addr = 3ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
175485 [L1] Cache Allocate: addr = 5a5 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
175485 [L1] Cache hit from L2: addr = 5a5, data = e5
175485 [TEST] CPU read @0x236
175495 [L1] Cache miss: addr = 236
175495 [TEST] CPU read @0x242
175515 [L2] Cache miss: addr = 236
175525 [MEM] Mem hit: addr = 220, data = 20
175535 [L2] Cache Allocate: addr = 236 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
175545 [L1] Cache Allocate: addr = 242 data = 3f3e3d3c3b3a39383736353433323130
175545 [L1] Cache hit from L2: addr = 242, data = 32
175545 [TEST] CPU read @0x2a5
175555 [L1] Cache miss: addr = 2a5
175555 [TEST] CPU read @0x10b
175575 [L2] Cache miss: addr = 2a5
175585 [MEM] Mem hit: addr = 2a0, data = a0
175595 [L2] Cache Allocate: addr = 2a5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
175605 [L1] Cache Allocate: addr = 10b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
175605 [L1] Cache hit from L2: addr = 10b, data = ab
175605 [TEST] CPU read @0x36f
175615 [L1] Cache miss: addr = 36f
175615 [TEST] CPU read @0x535
175635 [L2] Cache miss: addr = 36f
175645 [MEM] Mem hit: addr = 360, data = 60
175655 [L2] Cache Allocate: addr = 36f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
175665 [L1] Cache Allocate: addr = 535 data = 6f6e6d6c6b6a69686766656463626160
175665 [L1] Cache hit from L2: addr = 535, data = 65
175665 [TEST] CPU read @0x614
175675 [L1] Cache miss: addr = 614
175675 [TEST] CPU read @0x5fb
175695 [L2] Cache miss: addr = 614
175705 [MEM] Mem hit: addr = 600, data = 00
175715 [L2] Cache Allocate: addr = 614 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
175725 [L1] Cache Allocate: addr = 5fb data = 1f1e1d1c1b1a19181716151413121110
175725 [L1] Cache hit from L2: addr = 5fb, data = 1b
175725 [TEST] CPU read @0x5a5
175735 [L1] Cache hit: addr = 5a5, data = e5
175735 [TEST] CPU read @0x14a
175745 [L1] Cache miss: addr = 14a
175745 [TEST] CPU read @0x5f1
175765 [L2] Cache hit: addr = 14a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
175775 [L1] Cache Allocate: addr = 5f1 data = 4f4e4d4c4b4a49484746454443424140
175775 [L1] Cache hit from L2: addr = 5f1, data = 41
175775 [TEST] CPU read @0x2e5
175785 [L1] Cache miss: addr = 2e5
175785 [TEST] CPU read @0x78a
175805 [L2] Cache miss: addr = 2e5
175815 [MEM] Mem hit: addr = 2e0, data = e0
175825 [L2] Cache Allocate: addr = 2e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
175835 [L1] Cache Allocate: addr = 78a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
175835 [L1] Cache hit from L2: addr = 78a, data = ea
175835 [TEST] CPU read @0x527
175845 [L1] Cache miss: addr = 527
175845 [TEST] CPU read @0x6df
175865 [L2] Cache miss: addr = 527
175875 [MEM] Mem hit: addr = 520, data = 20
175885 [L2] Cache Allocate: addr = 527 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
175895 [L1] Cache Allocate: addr = 6df data = 2f2e2d2c2b2a29282726252423222120
175895 [L1] Cache hit from L2: addr = 6df, data = 2f
175895 [TEST] CPU read @0x5e0
175905 [L1] Cache hit: addr = 5e0, data = 60
175905 [TEST] CPU read @0x27f
175915 [L1] Cache miss: addr = 27f
175915 [TEST] CPU read @0x5df
175935 [L2] Cache hit: addr = 27f, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
175945 [L1] Cache Allocate: addr = 5df data = 6f6e6d6c6b6a69686766656463626160
175945 [L1] Cache hit from L2: addr = 5df, data = 6f
175945 [TEST] CPU read @0x100
175955 [L1] Cache miss: addr = 100
175955 [TEST] CPU read @0x104
175975 [L2] Cache miss: addr = 100
175985 [MEM] Mem hit: addr = 100, data = 00
175995 [L2] Cache Allocate: addr = 100 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
176005 [L1] Cache Allocate: addr = 104 data = 0f0e0d0c0b0a09080706050403020100
176005 [L1] Cache hit from L2: addr = 104, data = 04
176005 [TEST] CPU read @0x634
176015 [L1] Cache miss: addr = 634
176015 [TEST] CPU read @0x5ab
176035 [L2] Cache miss: addr = 634
176045 [MEM] Mem hit: addr = 620, data = 20
176055 [L2] Cache Allocate: addr = 634 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
176065 [L1] Cache Allocate: addr = 5ab data = 3f3e3d3c3b3a39383736353433323130
176065 [L1] Cache hit from L2: addr = 5ab, data = 3b
176065 [TEST] CPU read @0x734
176075 [L1] Cache miss: addr = 734
176075 [TEST] CPU read @0x2cb
176095 [L2] Cache miss: addr = 734
176105 [MEM] Mem hit: addr = 720, data = 20
176115 [L2] Cache Allocate: addr = 734 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
176125 [L1] Cache Allocate: addr = 2cb data = 3f3e3d3c3b3a39383736353433323130
176125 [L1] Cache hit from L2: addr = 2cb, data = 3b
176125 [TEST] CPU read @0x507
176135 [L1] Cache miss: addr = 507
176135 [TEST] CPU read @0x17a
176155 [L2] Cache hit: addr = 507, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
176165 [L1] Cache Allocate: addr = 17a data = 0f0e0d0c0b0a09080706050403020100
176165 [L1] Cache hit from L2: addr = 17a, data = 0a
176165 [TEST] CPU read @0x66f
176175 [L1] Cache miss: addr = 66f
176175 [TEST] CPU read @0x7fe
176195 [L2] Cache miss: addr = 66f
176205 [MEM] Mem hit: addr = 660, data = 60
176215 [L2] Cache Allocate: addr = 66f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
176225 [L1] Cache Allocate: addr = 7fe data = 6f6e6d6c6b6a69686766656463626160
176225 [L1] Cache hit from L2: addr = 7fe, data = 6e
176225 [TEST] CPU read @0x225
176235 [L1] Cache miss: addr = 225
176235 [TEST] CPU read @0x592
176255 [L2] Cache miss: addr = 225
176265 [MEM] Mem hit: addr = 220, data = 20
176275 [L2] Cache Allocate: addr = 225 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
176285 [L1] Cache Allocate: addr = 592 data = 2f2e2d2c2b2a29282726252423222120
176285 [L1] Cache hit from L2: addr = 592, data = 22
176285 [TEST] CPU read @0x5f7
176295 [L1] Cache miss: addr = 5f7
176295 [TEST] CPU read @0x016
176315 [L2] Cache hit: addr = 5f7, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
176325 [L1] Cache Allocate: addr = 016 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
176325 [L1] Cache hit from L2: addr = 016, data = e6
176325 [TEST] CPU read @0x019
176335 [L1] Cache hit: addr = 019, data = e9
176335 [TEST] CPU read @0x2f3
176345 [L1] Cache miss: addr = 2f3
176345 [TEST] CPU read @0x0e4
176365 [L2] Cache hit: addr = 2f3, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
176375 [L1] Cache Allocate: addr = 0e4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
176375 [L1] Cache hit from L2: addr = 0e4, data = e4
176375 [TEST] CPU read @0x498
176385 [L1] Cache miss: addr = 498
176385 [TEST] CPU read @0x7d5
176405 [L2] Cache miss: addr = 498
176415 [MEM] Mem hit: addr = 480, data = 80
176425 [L2] Cache Allocate: addr = 498 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
176435 [L1] Cache Allocate: addr = 7d5 data = 9f9e9d9c9b9a99989796959493929190
176435 [L1] Cache hit from L2: addr = 7d5, data = 95
176435 [TEST] CPU read @0x2c4
176445 [L1] Cache hit: addr = 2c4, data = 34
176445 [TEST] CPU read @0x2bb
176455 [L1] Cache miss: addr = 2bb
176455 [TEST] CPU read @0x556
176475 [L2] Cache hit: addr = 2bb, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
176485 [L1] Cache Allocate: addr = 556 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
176485 [L1] Cache hit from L2: addr = 556, data = a6
176485 [TEST] CPU read @0x1d2
176495 [L1] Cache miss: addr = 1d2
176495 [TEST] CPU read @0x46c
176515 [L2] Cache miss: addr = 1d2
176525 [MEM] Mem hit: addr = 1c0, data = c0
176535 [L2] Cache Allocate: addr = 1d2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
176545 [L1] Cache Allocate: addr = 46c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
176545 [L1] Cache hit from L2: addr = 46c, data = dc
176545 [TEST] CPU read @0x674
176555 [L1] Cache miss: addr = 674
176555 [TEST] CPU read @0x115
176575 [L2] Cache hit: addr = 674, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
176585 [L1] Cache Allocate: addr = 115 data = 6f6e6d6c6b6a69686766656463626160
176585 [L1] Cache hit from L2: addr = 115, data = 65
176585 [TEST] CPU read @0x05c
176595 [L1] Cache miss: addr = 05c
176595 [TEST] CPU read @0x6a1
176615 [L2] Cache miss: addr = 05c
176625 [MEM] Mem hit: addr = 040, data = 40
176635 [L2] Cache Allocate: addr = 05c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
176645 [L1] Cache Allocate: addr = 6a1 data = 5f5e5d5c5b5a59585756555453525150
176645 [L1] Cache hit from L2: addr = 6a1, data = 51
176645 [TEST] CPU read @0x6d6
176655 [L1] Cache miss: addr = 6d6
176655 [TEST] CPU read @0x192
176675 [L2] Cache hit: addr = 6d6, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
176685 [L1] Cache Allocate: addr = 192 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
176685 [L1] Cache hit from L2: addr = 192, data = c2
176685 [TEST] CPU read @0x3a1
176695 [L1] Cache miss: addr = 3a1
176695 [TEST] CPU read @0x521
176715 [L2] Cache miss: addr = 3a1
176725 [MEM] Mem hit: addr = 3a0, data = a0
176735 [L2] Cache Allocate: addr = 3a1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
176745 [L1] Cache Allocate: addr = 521 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
176745 [L1] Cache hit from L2: addr = 521, data = a1
176745 [TEST] CPU read @0x664
176755 [L1] Cache miss: addr = 664
176755 [TEST] CPU read @0x557
176775 [L2] Cache hit: addr = 664, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
176785 [L1] Cache Allocate: addr = 557 data = 6f6e6d6c6b6a69686766656463626160
176785 [L1] Cache hit from L2: addr = 557, data = 67
176785 [TEST] CPU read @0x5a8
176795 [L1] Cache miss: addr = 5a8
176795 [TEST] CPU read @0x241
176815 [L2] Cache miss: addr = 5a8
176825 [MEM] Mem hit: addr = 5a0, data = a0
176835 [L2] Cache Allocate: addr = 5a8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
176845 [L1] Cache Allocate: addr = 241 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
176845 [L1] Cache hit from L2: addr = 241, data = a1
176845 [TEST] CPU read @0x4d4
176855 [L1] Cache miss: addr = 4d4
176855 [TEST] CPU read @0x55b
176875 [L2] Cache miss: addr = 4d4
176885 [MEM] Mem hit: addr = 4c0, data = c0
176895 [L2] Cache Allocate: addr = 4d4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
176905 [L1] Cache Allocate: addr = 55b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
176905 [L1] Cache hit from L2: addr = 55b, data = db
176905 [TEST] CPU read @0x1ad
176915 [L1] Cache miss: addr = 1ad
176915 [TEST] CPU read @0x51b
176935 [L2] Cache miss: addr = 1ad
176945 [MEM] Mem hit: addr = 1a0, data = a0
176955 [L2] Cache Allocate: addr = 1ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
176965 [L1] Cache Allocate: addr = 51b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
176965 [L1] Cache hit from L2: addr = 51b, data = ab
176965 [TEST] CPU read @0x14b
176975 [L1] Cache miss: addr = 14b
176975 [TEST] CPU read @0x7eb
176995 [L2] Cache miss: addr = 14b
177005 [MEM] Mem hit: addr = 140, data = 40
177015 [L2] Cache Allocate: addr = 14b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
177025 [L1] Cache Allocate: addr = 7eb data = 4f4e4d4c4b4a49484746454443424140
177025 [L1] Cache hit from L2: addr = 7eb, data = 4b
177025 [TEST] CPU read @0x21c
177035 [L1] Cache miss: addr = 21c
177035 [TEST] CPU read @0x68e
177055 [L2] Cache miss: addr = 21c
177065 [MEM] Mem hit: addr = 200, data = 00
177075 [L2] Cache Allocate: addr = 21c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
177085 [L1] Cache Allocate: addr = 68e data = 1f1e1d1c1b1a19181716151413121110
177085 [L1] Cache hit from L2: addr = 68e, data = 1e
177085 [TEST] CPU read @0x44b
177095 [L1] Cache miss: addr = 44b
177095 [TEST] CPU read @0x7c3
177115 [L2] Cache miss: addr = 44b
177125 [MEM] Mem hit: addr = 440, data = 40
177135 [L2] Cache Allocate: addr = 44b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
177145 [L1] Cache Allocate: addr = 7c3 data = 4f4e4d4c4b4a49484746454443424140
177145 [L1] Cache hit from L2: addr = 7c3, data = 43
177145 [TEST] CPU read @0x1a3
177155 [L1] Cache miss: addr = 1a3
177155 [TEST] CPU read @0x2bb
177175 [L2] Cache hit: addr = 1a3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
177185 [L1] Cache Allocate: addr = 2bb data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
177185 [L1] Cache hit from L2: addr = 2bb, data = ab
177185 [TEST] CPU read @0x19a
177195 [L1] Cache miss: addr = 19a
177195 [TEST] CPU read @0x7ec
177215 [L2] Cache hit: addr = 19a, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
177225 [L1] Cache Allocate: addr = 7ec data = 8f8e8d8c8b8a89888786858483828180
177225 [L1] Cache hit from L2: addr = 7ec, data = 8c
177225 [TEST] CPU read @0x58a
177235 [L1] Cache miss: addr = 58a
177235 [TEST] CPU read @0x04a
177255 [L2] Cache miss: addr = 58a
177265 [MEM] Mem hit: addr = 580, data = 80
177275 [L2] Cache Allocate: addr = 58a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
177285 [L1] Cache Allocate: addr = 04a data = 8f8e8d8c8b8a89888786858483828180
177285 [L1] Cache hit from L2: addr = 04a, data = 8a
177285 [TEST] CPU read @0x00c
177295 [L1] Cache miss: addr = 00c
177295 [TEST] CPU read @0x632
177315 [L2] Cache miss: addr = 00c
177325 [MEM] Mem hit: addr = 000, data = 00
177335 [L2] Cache Allocate: addr = 00c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
177345 [L1] Cache Allocate: addr = 632 data = 0f0e0d0c0b0a09080706050403020100
177345 [L1] Cache hit from L2: addr = 632, data = 02
177345 [TEST] CPU read @0x4de
177355 [L1] Cache miss: addr = 4de
177355 [TEST] CPU read @0x028
177375 [L2] Cache hit: addr = 4de, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
177385 [L1] Cache Allocate: addr = 028 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
177385 [L1] Cache hit from L2: addr = 028, data = c8
177385 [TEST] CPU read @0x078
177395 [L1] Cache miss: addr = 078
177395 [TEST] CPU read @0x7cd
177415 [L2] Cache miss: addr = 078
177425 [MEM] Mem hit: addr = 060, data = 60
177435 [L2] Cache Allocate: addr = 078 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
177445 [L1] Cache Allocate: addr = 7cd data = 7f7e7d7c7b7a79787776757473727170
177445 [L1] Cache hit from L2: addr = 7cd, data = 7d
177445 [TEST] CPU read @0x38b
177455 [L1] Cache miss: addr = 38b
177455 [TEST] CPU read @0x1e9
177475 [L2] Cache miss: addr = 38b
177485 [MEM] Mem hit: addr = 380, data = 80
177495 [L2] Cache Allocate: addr = 38b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
177505 [L1] Cache Allocate: addr = 1e9 data = 8f8e8d8c8b8a89888786858483828180
177505 [L1] Cache hit from L2: addr = 1e9, data = 89
177505 [TEST] CPU read @0x6b8
177515 [L1] Cache miss: addr = 6b8
177515 [TEST] CPU read @0x71d
177535 [L2] Cache miss: addr = 6b8
177545 [MEM] Mem hit: addr = 6a0, data = a0
177555 [L2] Cache Allocate: addr = 6b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
177565 [L1] Cache Allocate: addr = 71d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
177565 [L1] Cache hit from L2: addr = 71d, data = bd
177565 [TEST] CPU read @0x3f7
177575 [L1] Cache miss: addr = 3f7
177575 [TEST] CPU read @0x4a1
177595 [L2] Cache miss: addr = 3f7
177605 [MEM] Mem hit: addr = 3e0, data = e0
177615 [L2] Cache Allocate: addr = 3f7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
177625 [L1] Cache Allocate: addr = 4a1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
177625 [L1] Cache hit from L2: addr = 4a1, data = f1
177625 [TEST] CPU read @0x50b
177635 [L1] Cache miss: addr = 50b
177635 [TEST] CPU read @0x6fe
177655 [L2] Cache hit: addr = 50b, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
177665 [L1] Cache Allocate: addr = 6fe data = 0f0e0d0c0b0a09080706050403020100
177665 [L1] Cache hit from L2: addr = 6fe, data = 0e
177665 [TEST] CPU read @0x33e
177675 [L1] Cache miss: addr = 33e
177675 [TEST] CPU read @0x150
177695 [L2] Cache miss: addr = 33e
177705 [MEM] Mem hit: addr = 320, data = 20
177715 [L2] Cache Allocate: addr = 33e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
177725 [L1] Cache Allocate: addr = 150 data = 3f3e3d3c3b3a39383736353433323130
177725 [L1] Cache hit from L2: addr = 150, data = 30
177725 [TEST] CPU read @0x1b1
177735 [L1] Cache miss: addr = 1b1
177735 [TEST] CPU read @0x5a2
177755 [L2] Cache miss: addr = 1b1
177765 [MEM] Mem hit: addr = 1a0, data = a0
177775 [L2] Cache Allocate: addr = 1b1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
177785 [L1] Cache Allocate: addr = 5a2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
177785 [L1] Cache hit from L2: addr = 5a2, data = b2
177785 [TEST] CPU read @0x5a8
177795 [L1] Cache hit: addr = 5a8, data = b8
177795 [TEST] CPU read @0x1ad
177805 [L1] Cache miss: addr = 1ad
177805 [TEST] CPU read @0x418
177825 [L2] Cache hit: addr = 1ad, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
177835 [L1] Cache Allocate: addr = 418 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
177835 [L1] Cache hit from L2: addr = 418, data = a8
177835 [TEST] CPU read @0x474
177845 [L1] Cache miss: addr = 474
177845 [TEST] CPU read @0x461
177865 [L2] Cache miss: addr = 474
177875 [MEM] Mem hit: addr = 460, data = 60
177885 [L2] Cache Allocate: addr = 474 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
177895 [L1] Cache Allocate: addr = 461 data = 7f7e7d7c7b7a79787776757473727170
177895 [L1] Cache hit from L2: addr = 461, data = 71
177895 [TEST] CPU read @0x179
177905 [L1] Cache miss: addr = 179
177905 [TEST] CPU read @0x470
177925 [L2] Cache miss: addr = 179
177935 [MEM] Mem hit: addr = 160, data = 60
177945 [L2] Cache Allocate: addr = 179 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
177955 [L1] Cache Allocate: addr = 470 data = 7f7e7d7c7b7a79787776757473727170
177955 [L1] Cache hit from L2: addr = 470, data = 70
177955 [TEST] CPU read @0x3f7
177965 [L1] Cache miss: addr = 3f7
177965 [TEST] CPU read @0x121
177985 [L2] Cache hit: addr = 3f7, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
177995 [L1] Cache Allocate: addr = 121 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
177995 [L1] Cache hit from L2: addr = 121, data = e1
177995 [TEST] CPU read @0x225
178005 [L1] Cache miss: addr = 225
178005 [TEST] CPU read @0x606
178025 [L2] Cache miss: addr = 225
178035 [MEM] Mem hit: addr = 220, data = 20
178045 [L2] Cache Allocate: addr = 225 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
178055 [L1] Cache Allocate: addr = 606 data = 2f2e2d2c2b2a29282726252423222120
178055 [L1] Cache hit from L2: addr = 606, data = 26
178055 [TEST] CPU read @0x210
178065 [L1] Cache miss: addr = 210
178065 [TEST] CPU read @0x3cc
178085 [L2] Cache miss: addr = 210
178095 [MEM] Mem hit: addr = 200, data = 00
178105 [L2] Cache Allocate: addr = 210 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
178115 [L1] Cache Allocate: addr = 3cc data = 1f1e1d1c1b1a19181716151413121110
178115 [L1] Cache hit from L2: addr = 3cc, data = 1c
178115 [TEST] CPU read @0x7eb
178125 [L1] Cache miss: addr = 7eb
178125 [TEST] CPU read @0x433
178145 [L2] Cache miss: addr = 7eb
178155 [MEM] Mem hit: addr = 7e0, data = e0
178165 [L2] Cache Allocate: addr = 7eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
178175 [L1] Cache Allocate: addr = 433 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
178175 [L1] Cache hit from L2: addr = 433, data = e3
178175 [TEST] CPU read @0x6c7
178185 [L1] Cache miss: addr = 6c7
178185 [TEST] CPU read @0x7ab
178205 [L2] Cache hit: addr = 6c7, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
178215 [L1] Cache Allocate: addr = 7ab data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
178215 [L1] Cache hit from L2: addr = 7ab, data = cb
178215 [TEST] CPU read @0x528
178225 [L1] Cache miss: addr = 528
178225 [TEST] CPU read @0x342
178245 [L2] Cache miss: addr = 528
178255 [MEM] Mem hit: addr = 520, data = 20
178265 [L2] Cache Allocate: addr = 528 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
178275 [L1] Cache Allocate: addr = 342 data = 2f2e2d2c2b2a29282726252423222120
178275 [L1] Cache hit from L2: addr = 342, data = 22
178275 [TEST] CPU read @0x6e5
178285 [L1] Cache miss: addr = 6e5
178285 [TEST] CPU read @0x34d
178305 [L2] Cache miss: addr = 6e5
178315 [MEM] Mem hit: addr = 6e0, data = e0
178325 [L2] Cache Allocate: addr = 6e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
178335 [L1] Cache Allocate: addr = 34d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
178335 [L1] Cache hit from L2: addr = 34d, data = ed
178335 [TEST] CPU read @0x21e
178345 [L1] Cache miss: addr = 21e
178345 [TEST] CPU read @0x617
178365 [L2] Cache hit: addr = 21e, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
178375 [L1] Cache Allocate: addr = 617 data = 0f0e0d0c0b0a09080706050403020100
178375 [L1] Cache hit from L2: addr = 617, data = 07
178375 [TEST] CPU read @0x369
178385 [L1] Cache miss: addr = 369
178385 [TEST] CPU read @0x3b6
178405 [L2] Cache miss: addr = 369
178415 [MEM] Mem hit: addr = 360, data = 60
178425 [L2] Cache Allocate: addr = 369 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
178435 [L1] Cache Allocate: addr = 3b6 data = 6f6e6d6c6b6a69686766656463626160
178435 [L1] Cache hit from L2: addr = 3b6, data = 66
178435 [TEST] CPU read @0x4e6
178445 [L1] Cache miss: addr = 4e6
178445 [TEST] CPU read @0x301
178465 [L2] Cache miss: addr = 4e6
178475 [MEM] Mem hit: addr = 4e0, data = e0
178485 [L2] Cache Allocate: addr = 4e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
178495 [L1] Cache Allocate: addr = 301 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
178495 [L1] Cache hit from L2: addr = 301, data = e1
178495 [TEST] CPU read @0x05f
178505 [L1] Cache miss: addr = 05f
178505 [TEST] CPU read @0x6e2
178525 [L2] Cache miss: addr = 05f
178535 [MEM] Mem hit: addr = 040, data = 40
178545 [L2] Cache Allocate: addr = 05f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
178555 [L1] Cache Allocate: addr = 6e2 data = 5f5e5d5c5b5a59585756555453525150
178555 [L1] Cache hit from L2: addr = 6e2, data = 52
178555 [TEST] CPU read @0x6b9
178565 [L1] Cache miss: addr = 6b9
178565 [TEST] CPU read @0x583
178585 [L2] Cache miss: addr = 6b9
178595 [MEM] Mem hit: addr = 6a0, data = a0
178605 [L2] Cache Allocate: addr = 6b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
178615 [L1] Cache Allocate: addr = 583 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
178615 [L1] Cache hit from L2: addr = 583, data = b3
178615 [TEST] CPU read @0x6f3
178625 [L1] Cache miss: addr = 6f3
178625 [TEST] CPU read @0x745
178645 [L2] Cache miss: addr = 6f3
178655 [MEM] Mem hit: addr = 6e0, data = e0
178665 [L2] Cache Allocate: addr = 6f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
178675 [L1] Cache Allocate: addr = 745 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
178675 [L1] Cache hit from L2: addr = 745, data = f5
178675 [TEST] CPU read @0x554
178685 [L1] Cache miss: addr = 554
178685 [TEST] CPU read @0x666
178705 [L2] Cache hit: addr = 554, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
178715 [L1] Cache Allocate: addr = 666 data = 4f4e4d4c4b4a49484746454443424140
178715 [L1] Cache hit from L2: addr = 666, data = 46
178715 [TEST] CPU read @0x44e
178725 [L1] Cache miss: addr = 44e
178725 [TEST] CPU read @0x754
178745 [L2] Cache miss: addr = 44e
178755 [MEM] Mem hit: addr = 440, data = 40
178765 [L2] Cache Allocate: addr = 44e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
178775 [L1] Cache Allocate: addr = 754 data = 4f4e4d4c4b4a49484746454443424140
178775 [L1] Cache hit from L2: addr = 754, data = 44
178775 [TEST] CPU read @0x2af
178785 [L1] Cache miss: addr = 2af
178785 [TEST] CPU read @0x502
178805 [L2] Cache miss: addr = 2af
178815 [MEM] Mem hit: addr = 2a0, data = a0
178825 [L2] Cache Allocate: addr = 2af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
178835 [L1] Cache Allocate: addr = 502 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
178835 [L1] Cache hit from L2: addr = 502, data = a2
178835 [TEST] CPU read @0x633
178845 [L1] Cache miss: addr = 633
178845 [TEST] CPU read @0x7b7
178865 [L2] Cache miss: addr = 633
178875 [MEM] Mem hit: addr = 620, data = 20
178885 [L2] Cache Allocate: addr = 633 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
178895 [L1] Cache Allocate: addr = 7b7 data = 3f3e3d3c3b3a39383736353433323130
178895 [L1] Cache hit from L2: addr = 7b7, data = 37
178895 [TEST] CPU read @0x2b5
178905 [L1] Cache miss: addr = 2b5
178905 [TEST] CPU read @0x5ff
178925 [L2] Cache hit: addr = 2b5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
178935 [L1] Cache Allocate: addr = 5ff data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
178935 [L1] Cache hit from L2: addr = 5ff, data = af
178935 [TEST] CPU read @0x5c6
178945 [L1] Cache miss: addr = 5c6
178945 [TEST] CPU read @0x033
178965 [L2] Cache miss: addr = 5c6
178975 [MEM] Mem hit: addr = 5c0, data = c0
178985 [L2] Cache Allocate: addr = 5c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
178995 [L1] Cache Allocate: addr = 033 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
178995 [L1] Cache hit from L2: addr = 033, data = c3
178995 [TEST] CPU read @0x441
179005 [L1] Cache miss: addr = 441
179005 [TEST] CPU read @0x172
179025 [L2] Cache hit: addr = 441, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
179035 [L1] Cache Allocate: addr = 172 data = 4f4e4d4c4b4a49484746454443424140
179035 [L1] Cache hit from L2: addr = 172, data = 42
179035 [TEST] CPU read @0x087
179045 [L1] Cache miss: addr = 087
179045 [TEST] CPU read @0x2f2
179065 [L2] Cache miss: addr = 087
179075 [MEM] Mem hit: addr = 080, data = 80
179085 [L2] Cache Allocate: addr = 087 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
179095 [L1] Cache Allocate: addr = 2f2 data = 8f8e8d8c8b8a89888786858483828180
179095 [L1] Cache hit from L2: addr = 2f2, data = 82
179095 [TEST] CPU read @0x00e
179105 [L1] Cache miss: addr = 00e
179105 [TEST] CPU read @0x5ae
179125 [L2] Cache miss: addr = 00e
179135 [MEM] Mem hit: addr = 000, data = 00
179145 [L2] Cache Allocate: addr = 00e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
179155 [L1] Cache Allocate: addr = 5ae data = 0f0e0d0c0b0a09080706050403020100
179155 [L1] Cache hit from L2: addr = 5ae, data = 0e
179155 [TEST] CPU read @0x4eb
179165 [L1] Cache miss: addr = 4eb
179165 [TEST] CPU read @0x52f
179185 [L2] Cache miss: addr = 4eb
179195 [MEM] Mem hit: addr = 4e0, data = e0
179205 [L2] Cache Allocate: addr = 4eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
179215 [L1] Cache Allocate: addr = 52f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
179215 [L1] Cache hit from L2: addr = 52f, data = ef
179215 [TEST] CPU read @0x5db
179225 [L1] Cache miss: addr = 5db
179225 [TEST] CPU read @0x799
179245 [L2] Cache hit: addr = 5db, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
179255 [L1] Cache Allocate: addr = 799 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
179255 [L1] Cache hit from L2: addr = 799, data = c9
179255 [TEST] CPU read @0x194
179265 [L1] Cache miss: addr = 194
179265 [TEST] CPU read @0x1f0
179285 [L2] Cache hit: addr = 194, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
179295 [L1] Cache Allocate: addr = 1f0 data = 8f8e8d8c8b8a89888786858483828180
179295 [L1] Cache hit from L2: addr = 1f0, data = 80
179295 [TEST] CPU read @0x571
179305 [L1] Cache miss: addr = 571
179305 [TEST] CPU read @0x2e9
179325 [L2] Cache miss: addr = 571
179335 [MEM] Mem hit: addr = 560, data = 60
179345 [L2] Cache Allocate: addr = 571 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
179355 [L1] Cache Allocate: addr = 2e9 data = 7f7e7d7c7b7a79787776757473727170
179355 [L1] Cache hit from L2: addr = 2e9, data = 79
179355 [TEST] CPU read @0x598
179365 [L1] Cache miss: addr = 598
179365 [TEST] CPU read @0x4d7
179385 [L2] Cache miss: addr = 598
179395 [MEM] Mem hit: addr = 580, data = 80
179405 [L2] Cache Allocate: addr = 598 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
179415 [L1] Cache Allocate: addr = 4d7 data = 9f9e9d9c9b9a99989796959493929190
179415 [L1] Cache hit from L2: addr = 4d7, data = 97
179415 [TEST] CPU read @0x4d2
179425 [L1] Cache hit: addr = 4d2, data = 92
179425 [TEST] CPU read @0x016
179435 [L1] Cache miss: addr = 016
179435 [TEST] CPU read @0x7db
179455 [L2] Cache hit: addr = 016, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
179465 [L1] Cache Allocate: addr = 7db data = 0f0e0d0c0b0a09080706050403020100
179465 [L1] Cache hit from L2: addr = 7db, data = 0b
179465 [TEST] CPU read @0x2aa
179475 [L1] Cache miss: addr = 2aa
179475 [TEST] CPU read @0x030
179495 [L2] Cache hit: addr = 2aa, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
179505 [L1] Cache Allocate: addr = 030 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
179505 [L1] Cache hit from L2: addr = 030, data = a0
179505 [TEST] CPU read @0x15e
179515 [L1] Cache miss: addr = 15e
179515 [TEST] CPU read @0x2e3
179535 [L2] Cache miss: addr = 15e
179545 [MEM] Mem hit: addr = 140, data = 40
179555 [L2] Cache Allocate: addr = 15e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
179565 [L1] Cache Allocate: addr = 2e3 data = 5f5e5d5c5b5a59585756555453525150
179565 [L1] Cache hit from L2: addr = 2e3, data = 53
179565 [TEST] CPU read @0x6ae
179575 [L1] Cache miss: addr = 6ae
179575 [TEST] CPU read @0x206
179595 [L2] Cache miss: addr = 6ae
179605 [MEM] Mem hit: addr = 6a0, data = a0
179615 [L2] Cache Allocate: addr = 6ae data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
179625 [L1] Cache Allocate: addr = 206 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
179625 [L1] Cache hit from L2: addr = 206, data = a6
179625 [TEST] CPU read @0x5b5
179635 [L1] Cache miss: addr = 5b5
179635 [TEST] CPU read @0x432
179655 [L2] Cache miss: addr = 5b5
179665 [MEM] Mem hit: addr = 5a0, data = a0
179675 [L2] Cache Allocate: addr = 5b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
179685 [L1] Cache Allocate: addr = 432 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
179685 [L1] Cache hit from L2: addr = 432, data = b2
179685 [TEST] CPU read @0x75f
179695 [L1] Cache miss: addr = 75f
179695 [TEST] CPU read @0x2e8
179715 [L2] Cache miss: addr = 75f
179725 [MEM] Mem hit: addr = 740, data = 40
179735 [L2] Cache Allocate: addr = 75f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
179745 [L1] Cache Allocate: addr = 2e8 data = 5f5e5d5c5b5a59585756555453525150
179745 [L1] Cache hit from L2: addr = 2e8, data = 58
179745 [TEST] CPU read @0x3f4
179755 [L1] Cache miss: addr = 3f4
179755 [TEST] CPU read @0x187
179775 [L2] Cache miss: addr = 3f4
179785 [MEM] Mem hit: addr = 3e0, data = e0
179795 [L2] Cache Allocate: addr = 3f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
179805 [L1] Cache Allocate: addr = 187 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
179805 [L1] Cache hit from L2: addr = 187, data = f7
179805 [TEST] CPU read @0x4ac
179815 [L1] Cache miss: addr = 4ac
179815 [TEST] CPU read @0x060
179835 [L2] Cache miss: addr = 4ac
179845 [MEM] Mem hit: addr = 4a0, data = a0
179855 [L2] Cache Allocate: addr = 4ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
179865 [L1] Cache Allocate: addr = 060 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
179865 [L1] Cache hit from L2: addr = 060, data = a0
179865 [TEST] CPU read @0x423
179875 [L1] Cache miss: addr = 423
179875 [TEST] CPU read @0x019
179895 [L2] Cache miss: addr = 423
179905 [MEM] Mem hit: addr = 420, data = 20
179915 [L2] Cache Allocate: addr = 423 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
179925 [L1] Cache Allocate: addr = 019 data = 2f2e2d2c2b2a29282726252423222120
179925 [L1] Cache hit from L2: addr = 019, data = 29
179925 [TEST] CPU read @0x744
179935 [L1] Cache hit: addr = 744, data = f4
179935 [TEST] CPU read @0x575
179945 [L1] Cache miss: addr = 575
179945 [TEST] CPU read @0x032
179965 [L2] Cache hit: addr = 575, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
179975 [L1] Cache Allocate: addr = 032 data = 6f6e6d6c6b6a69686766656463626160
179975 [L1] Cache hit from L2: addr = 032, data = 62
179975 [TEST] CPU read @0x528
179985 [L1] Cache hit: addr = 528, data = e8
179985 [TEST] CPU read @0x615
179995 [L1] Cache miss: addr = 615
179995 [TEST] CPU read @0x72f
180015 [L2] Cache miss: addr = 615
180025 [MEM] Mem hit: addr = 600, data = 00
180035 [L2] Cache Allocate: addr = 615 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
180045 [L1] Cache Allocate: addr = 72f data = 1f1e1d1c1b1a19181716151413121110
180045 [L1] Cache hit from L2: addr = 72f, data = 1f
180045 [TEST] CPU read @0x700
180055 [L1] Cache miss: addr = 700
180055 [TEST] CPU read @0x4f4
180075 [L2] Cache miss: addr = 700
180085 [MEM] Mem hit: addr = 700, data = 00
180095 [L2] Cache Allocate: addr = 700 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
180105 [L1] Cache Allocate: addr = 4f4 data = 0f0e0d0c0b0a09080706050403020100
180105 [L1] Cache hit from L2: addr = 4f4, data = 04
180105 [TEST] CPU read @0x08c
180115 [L1] Cache miss: addr = 08c
180115 [TEST] CPU read @0x4b9
180135 [L2] Cache miss: addr = 08c
180145 [MEM] Mem hit: addr = 080, data = 80
180155 [L2] Cache Allocate: addr = 08c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
180165 [L1] Cache Allocate: addr = 4b9 data = 8f8e8d8c8b8a89888786858483828180
180165 [L1] Cache hit from L2: addr = 4b9, data = 89
180165 [TEST] CPU read @0x1fe
180175 [L1] Cache miss: addr = 1fe
180175 [TEST] CPU read @0x67e
180195 [L2] Cache miss: addr = 1fe
180205 [MEM] Mem hit: addr = 1e0, data = e0
180215 [L2] Cache Allocate: addr = 1fe data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
180225 [L1] Cache Allocate: addr = 67e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
180225 [L1] Cache hit from L2: addr = 67e, data = fe
180225 [TEST] CPU read @0x3b6
180235 [L1] Cache miss: addr = 3b6
180235 [TEST] CPU read @0x269
180255 [L2] Cache miss: addr = 3b6
180265 [MEM] Mem hit: addr = 3a0, data = a0
180275 [L2] Cache Allocate: addr = 3b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
180285 [L1] Cache Allocate: addr = 269 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
180285 [L1] Cache hit from L2: addr = 269, data = b9
180285 [TEST] CPU read @0x551
180295 [L1] Cache miss: addr = 551
180295 [TEST] CPU read @0x61f
180315 [L2] Cache hit: addr = 551, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
180325 [L1] Cache Allocate: addr = 61f data = 4f4e4d4c4b4a49484746454443424140
180325 [L1] Cache hit from L2: addr = 61f, data = 4f
180325 [TEST] CPU read @0x7d4
180335 [L1] Cache hit: addr = 7d4, data = 04
180335 [TEST] CPU read @0x456
180345 [L1] Cache miss: addr = 456
180345 [TEST] CPU read @0x3c1
180365 [L2] Cache miss: addr = 456
180375 [MEM] Mem hit: addr = 440, data = 40
180385 [L2] Cache Allocate: addr = 456 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
180395 [L1] Cache Allocate: addr = 3c1 data = 5f5e5d5c5b5a59585756555453525150
180395 [L1] Cache hit from L2: addr = 3c1, data = 51
180395 [TEST] CPU read @0x058
180405 [L1] Cache miss: addr = 058
180405 [TEST] CPU read @0x17f
180425 [L2] Cache miss: addr = 058
180435 [MEM] Mem hit: addr = 040, data = 40
180445 [L2] Cache Allocate: addr = 058 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
180455 [L1] Cache Allocate: addr = 17f data = 5f5e5d5c5b5a59585756555453525150
180455 [L1] Cache hit from L2: addr = 17f, data = 5f
180455 [TEST] CPU read @0x4ca
180465 [L1] Cache miss: addr = 4ca
180465 [TEST] CPU read @0x755
180485 [L2] Cache miss: addr = 4ca
180495 [MEM] Mem hit: addr = 4c0, data = c0
180505 [L2] Cache Allocate: addr = 4ca data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
180515 [L1] Cache Allocate: addr = 755 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
180515 [L1] Cache hit from L2: addr = 755, data = c5
180515 [TEST] CPU read @0x1e6
180525 [L1] Cache miss: addr = 1e6
180525 [TEST] CPU read @0x6ee
180545 [L2] Cache hit: addr = 1e6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
180555 [L1] Cache Allocate: addr = 6ee data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
180555 [L1] Cache hit from L2: addr = 6ee, data = ee
180555 [TEST] CPU read @0x232
180565 [L1] Cache miss: addr = 232
180565 [TEST] CPU read @0x0ed
180585 [L2] Cache miss: addr = 232
180595 [MEM] Mem hit: addr = 220, data = 20
180605 [L2] Cache Allocate: addr = 232 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
180615 [L1] Cache Allocate: addr = 0ed data = 3f3e3d3c3b3a39383736353433323130
180615 [L1] Cache hit from L2: addr = 0ed, data = 3d
180615 [TEST] CPU read @0x385
180625 [L1] Cache miss: addr = 385
180625 [TEST] CPU read @0x37f
180645 [L2] Cache miss: addr = 385
180655 [MEM] Mem hit: addr = 380, data = 80
180665 [L2] Cache Allocate: addr = 385 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
180675 [L1] Cache Allocate: addr = 37f data = 8f8e8d8c8b8a89888786858483828180
180675 [L1] Cache hit from L2: addr = 37f, data = 8f
180675 [TEST] CPU read @0x7d1
180685 [L1] Cache miss: addr = 7d1
180685 [TEST] CPU read @0x0b8
180705 [L2] Cache miss: addr = 7d1
180715 [MEM] Mem hit: addr = 7c0, data = c0
180725 [L2] Cache Allocate: addr = 7d1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
180735 [L1] Cache Allocate: addr = 0b8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
180735 [L1] Cache hit from L2: addr = 0b8, data = d8
180735 [TEST] CPU read @0x35e
180745 [L1] Cache miss: addr = 35e
180745 [TEST] CPU read @0x10c
180765 [L2] Cache miss: addr = 35e
180775 [MEM] Mem hit: addr = 340, data = 40
180785 [L2] Cache Allocate: addr = 35e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
180795 [L1] Cache Allocate: addr = 10c data = 5f5e5d5c5b5a59585756555453525150
180795 [L1] Cache hit from L2: addr = 10c, data = 5c
180795 [TEST] CPU read @0x1ed
180805 [L1] Cache miss: addr = 1ed
180805 [TEST] CPU read @0x2db
180825 [L2] Cache hit: addr = 1ed, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
180835 [L1] Cache Allocate: addr = 2db data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
180835 [L1] Cache hit from L2: addr = 2db, data = eb
180835 [TEST] CPU read @0x39b
180845 [L1] Cache miss: addr = 39b
180845 [TEST] CPU read @0x63c
180865 [L2] Cache hit: addr = 39b, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
180875 [L1] Cache Allocate: addr = 63c data = 8f8e8d8c8b8a89888786858483828180
180875 [L1] Cache hit from L2: addr = 63c, data = 8c
180875 [TEST] CPU read @0x1a3
180885 [L1] Cache miss: addr = 1a3
180885 [TEST] CPU read @0x123
180905 [L2] Cache miss: addr = 1a3
180915 [MEM] Mem hit: addr = 1a0, data = a0
180925 [L2] Cache Allocate: addr = 1a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
180935 [L1] Cache Allocate: addr = 123 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
180935 [L1] Cache hit from L2: addr = 123, data = a3
180935 [TEST] CPU read @0x317
180945 [L1] Cache miss: addr = 317
180945 [TEST] CPU read @0x04a
180965 [L2] Cache miss: addr = 317
180975 [MEM] Mem hit: addr = 300, data = 00
180985 [L2] Cache Allocate: addr = 317 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
180995 [L1] Cache Allocate: addr = 04a data = 1f1e1d1c1b1a19181716151413121110
180995 [L1] Cache hit from L2: addr = 04a, data = 1a
180995 [TEST] CPU read @0x42f
181005 [L1] Cache miss: addr = 42f
181005 [TEST] CPU read @0x613
181025 [L2] Cache miss: addr = 42f
181035 [MEM] Mem hit: addr = 420, data = 20
181045 [L2] Cache Allocate: addr = 42f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
181055 [L1] Cache Allocate: addr = 613 data = 2f2e2d2c2b2a29282726252423222120
181055 [L1] Cache hit from L2: addr = 613, data = 23
181055 [TEST] CPU read @0x29e
181065 [L1] Cache miss: addr = 29e
181065 [TEST] CPU read @0x674
181085 [L2] Cache miss: addr = 29e
181095 [MEM] Mem hit: addr = 280, data = 80
181105 [L2] Cache Allocate: addr = 29e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
181115 [L1] Cache Allocate: addr = 674 data = 9f9e9d9c9b9a99989796959493929190
181115 [L1] Cache hit from L2: addr = 674, data = 94
181115 [TEST] CPU read @0x0c6
181125 [L1] Cache miss: addr = 0c6
181125 [TEST] CPU read @0x132
181145 [L2] Cache miss: addr = 0c6
181155 [MEM] Mem hit: addr = 0c0, data = c0
181165 [L2] Cache Allocate: addr = 0c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
181175 [L1] Cache Allocate: addr = 132 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
181175 [L1] Cache hit from L2: addr = 132, data = c2
181175 [TEST] CPU read @0x0ba
181185 [L1] Cache miss: addr = 0ba
181185 [TEST] CPU read @0x09a
181205 [L2] Cache hit: addr = 0ba, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
181215 [L1] Cache Allocate: addr = 09a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
181215 [L1] Cache hit from L2: addr = 09a, data = aa
181215 [TEST] CPU read @0x1d4
181225 [L1] Cache miss: addr = 1d4
181225 [TEST] CPU read @0x5e9
181245 [L2] Cache miss: addr = 1d4
181255 [MEM] Mem hit: addr = 1c0, data = c0
181265 [L2] Cache Allocate: addr = 1d4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
181275 [L1] Cache Allocate: addr = 5e9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
181275 [L1] Cache hit from L2: addr = 5e9, data = d9
181275 [TEST] CPU read @0x187
181285 [L1] Cache miss: addr = 187
181285 [TEST] CPU read @0x231
181305 [L2] Cache hit: addr = 187, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
181315 [L1] Cache Allocate: addr = 231 data = 8f8e8d8c8b8a89888786858483828180
181315 [L1] Cache hit from L2: addr = 231, data = 81
181315 [TEST] CPU read @0x7c0
181325 [L1] Cache miss: addr = 7c0
181325 [TEST] CPU read @0x7c7
181345 [L2] Cache miss: addr = 7c0
181355 [MEM] Mem hit: addr = 7c0, data = c0
181365 [L2] Cache Allocate: addr = 7c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
181375 [L1] Cache Allocate: addr = 7c7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
181375 [L1] Cache hit from L2: addr = 7c7, data = c7
181375 [TEST] CPU read @0x77a
181385 [L1] Cache miss: addr = 77a
181385 [TEST] CPU read @0x410
181405 [L2] Cache miss: addr = 77a
181415 [MEM] Mem hit: addr = 760, data = 60
181425 [L2] Cache Allocate: addr = 77a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
181435 [L1] Cache Allocate: addr = 410 data = 7f7e7d7c7b7a79787776757473727170
181435 [L1] Cache hit from L2: addr = 410, data = 70
181435 [TEST] CPU read @0x2fd
181445 [L1] Cache miss: addr = 2fd
181445 [TEST] CPU read @0x689
181465 [L2] Cache miss: addr = 2fd
181475 [MEM] Mem hit: addr = 2e0, data = e0
181485 [L2] Cache Allocate: addr = 2fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
181495 [L1] Cache Allocate: addr = 689 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
181495 [L1] Cache hit from L2: addr = 689, data = f9
181495 [TEST] CPU read @0x5a9
181505 [L1] Cache miss: addr = 5a9
181505 [TEST] CPU read @0x149
181525 [L2] Cache miss: addr = 5a9
181535 [MEM] Mem hit: addr = 5a0, data = a0
181545 [L2] Cache Allocate: addr = 5a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
181555 [L1] Cache Allocate: addr = 149 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
181555 [L1] Cache hit from L2: addr = 149, data = a9
181555 [TEST] CPU read @0x499
181565 [L1] Cache miss: addr = 499
181565 [TEST] CPU read @0x7bb
181585 [L2] Cache miss: addr = 499
181595 [MEM] Mem hit: addr = 480, data = 80
181605 [L2] Cache Allocate: addr = 499 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
181615 [L1] Cache Allocate: addr = 7bb data = 9f9e9d9c9b9a99989796959493929190
181615 [L1] Cache hit from L2: addr = 7bb, data = 9b
181615 [TEST] CPU read @0x36e
181625 [L1] Cache miss: addr = 36e
181625 [TEST] CPU read @0x48b
181645 [L2] Cache miss: addr = 36e
181655 [MEM] Mem hit: addr = 360, data = 60
181665 [L2] Cache Allocate: addr = 36e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
181675 [L1] Cache Allocate: addr = 48b data = 6f6e6d6c6b6a69686766656463626160
181675 [L1] Cache hit from L2: addr = 48b, data = 6b
181675 [TEST] CPU read @0x402
181685 [L1] Cache miss: addr = 402
181685 [TEST] CPU read @0x54f
181705 [L2] Cache miss: addr = 402
181715 [MEM] Mem hit: addr = 400, data = 00
181725 [L2] Cache Allocate: addr = 402 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
181735 [L1] Cache Allocate: addr = 54f data = 0f0e0d0c0b0a09080706050403020100
181735 [L1] Cache hit from L2: addr = 54f, data = 0f
181735 [TEST] CPU read @0x2fb
181745 [L1] Cache miss: addr = 2fb
181745 [TEST] CPU read @0x138
181765 [L2] Cache hit: addr = 2fb, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
181775 [L1] Cache Allocate: addr = 138 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
181775 [L1] Cache hit from L2: addr = 138, data = e8
181775 [TEST] CPU read @0x23a
181785 [L1] Cache miss: addr = 23a
181785 [TEST] CPU read @0x1f3
181805 [L2] Cache miss: addr = 23a
181815 [MEM] Mem hit: addr = 220, data = 20
181825 [L2] Cache Allocate: addr = 23a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
181835 [L1] Cache Allocate: addr = 1f3 data = 3f3e3d3c3b3a39383736353433323130
181835 [L1] Cache hit from L2: addr = 1f3, data = 33
181835 [TEST] CPU read @0x7c5
181845 [L1] Cache miss: addr = 7c5
181845 [TEST] CPU read @0x6c1
181865 [L2] Cache hit: addr = 7c5, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
181875 [L1] Cache Allocate: addr = 6c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
181875 [L1] Cache hit from L2: addr = 6c1, data = c1
181875 [TEST] CPU read @0x439
181885 [L1] Cache miss: addr = 439
181885 [TEST] CPU read @0x593
181905 [L2] Cache miss: addr = 439
181915 [MEM] Mem hit: addr = 420, data = 20
181925 [L2] Cache Allocate: addr = 439 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
181935 [L1] Cache Allocate: addr = 593 data = 3f3e3d3c3b3a39383736353433323130
181935 [L1] Cache hit from L2: addr = 593, data = 33
181935 [TEST] CPU read @0x53e
181945 [L1] Cache miss: addr = 53e
181945 [TEST] CPU read @0x459
181965 [L2] Cache miss: addr = 53e
181975 [MEM] Mem hit: addr = 520, data = 20
181985 [L2] Cache Allocate: addr = 53e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
181995 [L1] Cache Allocate: addr = 459 data = 3f3e3d3c3b3a39383736353433323130
181995 [L1] Cache hit from L2: addr = 459, data = 39
181995 [TEST] CPU read @0x7a7
182005 [L1] Cache miss: addr = 7a7
182005 [TEST] CPU read @0x7d0
182025 [L2] Cache miss: addr = 7a7
182035 [MEM] Mem hit: addr = 7a0, data = a0
182045 [L2] Cache Allocate: addr = 7a7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
182055 [L1] Cache Allocate: addr = 7d0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
182055 [L1] Cache hit from L2: addr = 7d0, data = a0
182055 [TEST] CPU read @0x1e3
182065 [L1] Cache miss: addr = 1e3
182065 [TEST] CPU read @0x4a9
182085 [L2] Cache miss: addr = 1e3
182095 [MEM] Mem hit: addr = 1e0, data = e0
182105 [L2] Cache Allocate: addr = 1e3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
182115 [L1] Cache Allocate: addr = 4a9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
182115 [L1] Cache hit from L2: addr = 4a9, data = e9
182115 [TEST] CPU read @0x4af
182125 [L1] Cache hit: addr = 4af, data = ef
182125 [TEST] CPU read @0x1c8
182135 [L1] Cache miss: addr = 1c8
182135 [TEST] CPU read @0x604
182155 [L2] Cache miss: addr = 1c8
182165 [MEM] Mem hit: addr = 1c0, data = c0
182175 [L2] Cache Allocate: addr = 1c8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
182185 [L1] Cache Allocate: addr = 604 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
182185 [L1] Cache hit from L2: addr = 604, data = c4
182185 [TEST] CPU read @0x283
182195 [L1] Cache miss: addr = 283
182195 [TEST] CPU read @0x125
182215 [L2] Cache miss: addr = 283
182225 [MEM] Mem hit: addr = 280, data = 80
182235 [L2] Cache Allocate: addr = 283 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
182245 [L1] Cache Allocate: addr = 125 data = 8f8e8d8c8b8a89888786858483828180
182245 [L1] Cache hit from L2: addr = 125, data = 85
182245 [TEST] CPU read @0x607
182255 [L1] Cache hit: addr = 607, data = c7
182255 [TEST] CPU read @0x351
182265 [L1] Cache miss: addr = 351
182265 [TEST] CPU read @0x548
182285 [L2] Cache hit: addr = 351, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
182295 [L1] Cache Allocate: addr = 548 data = 4f4e4d4c4b4a49484746454443424140
182295 [L1] Cache hit from L2: addr = 548, data = 48
182295 [TEST] CPU read @0x2af
182305 [L1] Cache miss: addr = 2af
182305 [TEST] CPU read @0x6fe
182325 [L2] Cache miss: addr = 2af
182335 [MEM] Mem hit: addr = 2a0, data = a0
182345 [L2] Cache Allocate: addr = 2af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
182355 [L1] Cache Allocate: addr = 6fe data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
182355 [L1] Cache hit from L2: addr = 6fe, data = ae
182355 [TEST] CPU read @0x194
182365 [L1] Cache miss: addr = 194
182365 [TEST] CPU read @0x503
182385 [L2] Cache hit: addr = 194, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
182395 [L1] Cache Allocate: addr = 503 data = 8f8e8d8c8b8a89888786858483828180
182395 [L1] Cache hit from L2: addr = 503, data = 83
182395 [TEST] CPU read @0x332
182405 [L1] Cache miss: addr = 332
182405 [TEST] CPU read @0x3cf
182425 [L2] Cache miss: addr = 332
182435 [MEM] Mem hit: addr = 320, data = 20
182445 [L2] Cache Allocate: addr = 332 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
182455 [L1] Cache Allocate: addr = 3cf data = 3f3e3d3c3b3a39383736353433323130
182455 [L1] Cache hit from L2: addr = 3cf, data = 3f
182455 [TEST] CPU read @0x499
182465 [L1] Cache miss: addr = 499
182465 [TEST] CPU read @0x1db
182485 [L2] Cache miss: addr = 499
182495 [MEM] Mem hit: addr = 480, data = 80
182505 [L2] Cache Allocate: addr = 499 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
182515 [L1] Cache Allocate: addr = 1db data = 9f9e9d9c9b9a99989796959493929190
182515 [L1] Cache hit from L2: addr = 1db, data = 9b
182515 [TEST] CPU read @0x034
182525 [L1] Cache miss: addr = 034
182525 [TEST] CPU read @0x6ca
182545 [L2] Cache miss: addr = 034
182555 [MEM] Mem hit: addr = 020, data = 20
182565 [L2] Cache Allocate: addr = 034 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
182575 [L1] Cache Allocate: addr = 6ca data = 3f3e3d3c3b3a39383736353433323130
182575 [L1] Cache hit from L2: addr = 6ca, data = 3a
182575 [TEST] CPU read @0x0b8
182585 [L1] Cache miss: addr = 0b8
182585 [TEST] CPU read @0x3f7
182605 [L2] Cache hit: addr = 0b8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
182615 [L1] Cache Allocate: addr = 3f7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
182615 [L1] Cache hit from L2: addr = 3f7, data = a7
182615 [TEST] CPU read @0x56b
182625 [L1] Cache miss: addr = 56b
182625 [TEST] CPU read @0x077
182645 [L2] Cache miss: addr = 56b
182655 [MEM] Mem hit: addr = 560, data = 60
182665 [L2] Cache Allocate: addr = 56b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
182675 [L1] Cache Allocate: addr = 077 data = 6f6e6d6c6b6a69686766656463626160
182675 [L1] Cache hit from L2: addr = 077, data = 67
182675 [TEST] CPU read @0x2fb
182685 [L1] Cache miss: addr = 2fb
182685 [TEST] CPU read @0x661
182705 [L2] Cache miss: addr = 2fb
182715 [MEM] Mem hit: addr = 2e0, data = e0
182725 [L2] Cache Allocate: addr = 2fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
182735 [L1] Cache Allocate: addr = 661 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
182735 [L1] Cache hit from L2: addr = 661, data = f1
182735 [TEST] CPU read @0x439
182745 [L1] Cache miss: addr = 439
182745 [TEST] CPU read @0x381
182765 [L2] Cache miss: addr = 439
182775 [MEM] Mem hit: addr = 420, data = 20
182785 [L2] Cache Allocate: addr = 439 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
182795 [L1] Cache Allocate: addr = 381 data = 3f3e3d3c3b3a39383736353433323130
182795 [L1] Cache hit from L2: addr = 381, data = 31
182795 [TEST] CPU read @0x15c
182805 [L1] Cache miss: addr = 15c
182805 [TEST] CPU read @0x30a
182825 [L2] Cache miss: addr = 15c
182835 [MEM] Mem hit: addr = 140, data = 40
182845 [L2] Cache Allocate: addr = 15c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
182855 [L1] Cache Allocate: addr = 30a data = 5f5e5d5c5b5a59585756555453525150
182855 [L1] Cache hit from L2: addr = 30a, data = 5a
182855 [TEST] CPU read @0x545
182865 [L1] Cache miss: addr = 545
182865 [TEST] CPU read @0x358
182885 [L2] Cache hit: addr = 545, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
182895 [L1] Cache Allocate: addr = 358 data = 4f4e4d4c4b4a49484746454443424140
182895 [L1] Cache hit from L2: addr = 358, data = 48
182895 [TEST] CPU read @0x304
182905 [L1] Cache hit: addr = 304, data = 54
182905 [TEST] CPU read @0x186
182915 [L1] Cache miss: addr = 186
182915 [TEST] CPU read @0x0e7
182935 [L2] Cache hit: addr = 186, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
182945 [L1] Cache Allocate: addr = 0e7 data = 8f8e8d8c8b8a89888786858483828180
182945 [L1] Cache hit from L2: addr = 0e7, data = 87
182945 [TEST] CPU read @0x2e5
182955 [L1] Cache miss: addr = 2e5
182955 [TEST] CPU read @0x61a
182975 [L2] Cache hit: addr = 2e5, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
182985 [L1] Cache Allocate: addr = 61a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
182985 [L1] Cache hit from L2: addr = 61a, data = ea
182985 [TEST] CPU read @0x58f
182995 [L1] Cache miss: addr = 58f
182995 [TEST] CPU read @0x2ae
183015 [L2] Cache miss: addr = 58f
183025 [MEM] Mem hit: addr = 580, data = 80
183035 [L2] Cache Allocate: addr = 58f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
183045 [L1] Cache Allocate: addr = 2ae data = 8f8e8d8c8b8a89888786858483828180
183045 [L1] Cache hit from L2: addr = 2ae, data = 8e
183045 [TEST] CPU read @0x628
183055 [L1] Cache miss: addr = 628
183055 [TEST] CPU read @0x004
183075 [L2] Cache miss: addr = 628
183085 [MEM] Mem hit: addr = 620, data = 20
183095 [L2] Cache Allocate: addr = 628 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
183105 [L1] Cache Allocate: addr = 004 data = 2f2e2d2c2b2a29282726252423222120
183105 [L1] Cache hit from L2: addr = 004, data = 24
183105 [TEST] CPU read @0x5f2
183115 [L1] Cache miss: addr = 5f2
183115 [TEST] CPU read @0x3a3
183135 [L2] Cache hit: addr = 5f2, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
183145 [L1] Cache Allocate: addr = 3a3 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
183145 [L1] Cache hit from L2: addr = 3a3, data = e3
183145 [TEST] CPU read @0x51d
183155 [L1] Cache miss: addr = 51d
183155 [TEST] CPU read @0x2a1
183175 [L2] Cache hit: addr = 51d, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
183185 [L1] Cache Allocate: addr = 2a1 data = 0f0e0d0c0b0a09080706050403020100
183185 [L1] Cache hit from L2: addr = 2a1, data = 01
183185 [TEST] CPU read @0x3fa
183195 [L1] Cache miss: addr = 3fa
183195 [TEST] CPU read @0x090
183215 [L2] Cache miss: addr = 3fa
183225 [MEM] Mem hit: addr = 3e0, data = e0
183235 [L2] Cache Allocate: addr = 3fa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
183245 [L1] Cache Allocate: addr = 090 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
183245 [L1] Cache hit from L2: addr = 090, data = f0
183245 [TEST] CPU read @0x7ad
183255 [L1] Cache miss: addr = 7ad
183255 [TEST] CPU read @0x469
183275 [L2] Cache miss: addr = 7ad
183285 [MEM] Mem hit: addr = 7a0, data = a0
183295 [L2] Cache Allocate: addr = 7ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
183305 [L1] Cache Allocate: addr = 469 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
183305 [L1] Cache hit from L2: addr = 469, data = a9
183305 [TEST] CPU read @0x4ed
183315 [L1] Cache miss: addr = 4ed
183315 [TEST] CPU read @0x4ff
183335 [L2] Cache miss: addr = 4ed
183345 [MEM] Mem hit: addr = 4e0, data = e0
183355 [L2] Cache Allocate: addr = 4ed data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
183365 [L1] Cache Allocate: addr = 4ff data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
183365 [L1] Cache hit from L2: addr = 4ff, data = ef
183365 [TEST] CPU read @0x021
183375 [L1] Cache miss: addr = 021
183375 [TEST] CPU read @0x6f8
183395 [L2] Cache miss: addr = 021
183405 [MEM] Mem hit: addr = 020, data = 20
183415 [L2] Cache Allocate: addr = 021 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
183425 [L1] Cache Allocate: addr = 6f8 data = 2f2e2d2c2b2a29282726252423222120
183425 [L1] Cache hit from L2: addr = 6f8, data = 28
183425 [TEST] CPU read @0x2bc
183435 [L1] Cache miss: addr = 2bc
183435 [TEST] CPU read @0x728
183455 [L2] Cache miss: addr = 2bc
183465 [MEM] Mem hit: addr = 2a0, data = a0
183475 [L2] Cache Allocate: addr = 2bc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
183485 [L1] Cache Allocate: addr = 728 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
183485 [L1] Cache hit from L2: addr = 728, data = b8
183485 [TEST] CPU read @0x0d1
183495 [L1] Cache miss: addr = 0d1
183495 [TEST] CPU read @0x0f0
183515 [L2] Cache miss: addr = 0d1
183525 [MEM] Mem hit: addr = 0c0, data = c0
183535 [L2] Cache Allocate: addr = 0d1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
183545 [L1] Cache Allocate: addr = 0f0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
183545 [L1] Cache hit from L2: addr = 0f0, data = d0
183545 [TEST] CPU read @0x671
183555 [L1] Cache miss: addr = 671
183555 [TEST] CPU read @0x486
183575 [L2] Cache miss: addr = 671
183585 [MEM] Mem hit: addr = 660, data = 60
183595 [L2] Cache Allocate: addr = 671 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
183605 [L1] Cache Allocate: addr = 486 data = 7f7e7d7c7b7a79787776757473727170
183605 [L1] Cache hit from L2: addr = 486, data = 76
183605 [TEST] CPU read @0x17a
183615 [L1] Cache miss: addr = 17a
183615 [TEST] CPU read @0x3ac
183635 [L2] Cache miss: addr = 17a
183645 [MEM] Mem hit: addr = 160, data = 60
183655 [L2] Cache Allocate: addr = 17a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
183665 [L1] Cache Allocate: addr = 3ac data = 7f7e7d7c7b7a79787776757473727170
183665 [L1] Cache hit from L2: addr = 3ac, data = 7c
183665 [TEST] CPU read @0x681
183675 [L1] Cache miss: addr = 681
183675 [TEST] CPU read @0x24c
183695 [L2] Cache miss: addr = 681
183705 [MEM] Mem hit: addr = 680, data = 80
183715 [L2] Cache Allocate: addr = 681 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
183725 [L1] Cache Allocate: addr = 24c data = 8f8e8d8c8b8a89888786858483828180
183725 [L1] Cache hit from L2: addr = 24c, data = 8c
183725 [TEST] CPU read @0x611
183735 [L1] Cache miss: addr = 611
183735 [TEST] CPU read @0x2c2
183755 [L2] Cache miss: addr = 611
183765 [MEM] Mem hit: addr = 600, data = 00
183775 [L2] Cache Allocate: addr = 611 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
183785 [L1] Cache Allocate: addr = 2c2 data = 1f1e1d1c1b1a19181716151413121110
183785 [L1] Cache hit from L2: addr = 2c2, data = 12
183785 [TEST] CPU read @0x290
183795 [L1] Cache miss: addr = 290
183795 [TEST] CPU read @0x271
183815 [L2] Cache miss: addr = 290
183825 [MEM] Mem hit: addr = 280, data = 80
183835 [L2] Cache Allocate: addr = 290 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
183845 [L1] Cache Allocate: addr = 271 data = 9f9e9d9c9b9a99989796959493929190
183845 [L1] Cache hit from L2: addr = 271, data = 91
183845 [TEST] CPU read @0x462
183855 [L1] Cache hit: addr = 462, data = a2
183855 [TEST] CPU read @0x4cd
183865 [L1] Cache miss: addr = 4cd
183865 [TEST] CPU read @0x7c5
183885 [L2] Cache miss: addr = 4cd
183895 [MEM] Mem hit: addr = 4c0, data = c0
183905 [L2] Cache Allocate: addr = 4cd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
183915 [L1] Cache Allocate: addr = 7c5 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
183915 [L1] Cache hit from L2: addr = 7c5, data = c5
183915 [TEST] CPU read @0x589
183925 [L1] Cache miss: addr = 589
183925 [TEST] CPU read @0x758
183945 [L2] Cache miss: addr = 589
183955 [MEM] Mem hit: addr = 580, data = 80
183965 [L2] Cache Allocate: addr = 589 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
183975 [L1] Cache Allocate: addr = 758 data = 8f8e8d8c8b8a89888786858483828180
183975 [L1] Cache hit from L2: addr = 758, data = 88
183975 [TEST] CPU read @0x467
183985 [L1] Cache hit: addr = 467, data = a7
183985 [TEST] CPU read @0x441
183995 [L1] Cache miss: addr = 441
183995 [TEST] CPU read @0x32d
184015 [L2] Cache miss: addr = 441
184025 [MEM] Mem hit: addr = 440, data = 40
184035 [L2] Cache Allocate: addr = 441 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
184045 [L1] Cache Allocate: addr = 32d data = 4f4e4d4c4b4a49484746454443424140
184045 [L1] Cache hit from L2: addr = 32d, data = 4d
184045 [TEST] CPU read @0x24c
184055 [L1] Cache miss: addr = 24c
184055 [TEST] CPU read @0x7e0
184075 [L2] Cache miss: addr = 24c
184085 [MEM] Mem hit: addr = 240, data = 40
184095 [L2] Cache Allocate: addr = 24c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
184105 [L1] Cache Allocate: addr = 7e0 data = 4f4e4d4c4b4a49484746454443424140
184105 [L1] Cache hit from L2: addr = 7e0, data = 40
184105 [TEST] CPU read @0x1d5
184115 [L1] Cache miss: addr = 1d5
184115 [TEST] CPU read @0x61c
184135 [L2] Cache miss: addr = 1d5
184145 [MEM] Mem hit: addr = 1c0, data = c0
184155 [L2] Cache Allocate: addr = 1d5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
184165 [L1] Cache Allocate: addr = 61c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
184165 [L1] Cache hit from L2: addr = 61c, data = dc
184165 [TEST] CPU read @0x229
184175 [L1] Cache miss: addr = 229
184175 [TEST] CPU read @0x59d
184195 [L2] Cache miss: addr = 229
184205 [MEM] Mem hit: addr = 220, data = 20
184215 [L2] Cache Allocate: addr = 229 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
184225 [L1] Cache Allocate: addr = 59d data = 2f2e2d2c2b2a29282726252423222120
184225 [L1] Cache hit from L2: addr = 59d, data = 2d
184225 [TEST] CPU read @0x78c
184235 [L1] Cache miss: addr = 78c
184235 [TEST] CPU read @0x6d3
184255 [L2] Cache miss: addr = 78c
184265 [MEM] Mem hit: addr = 780, data = 80
184275 [L2] Cache Allocate: addr = 78c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
184285 [L1] Cache Allocate: addr = 6d3 data = 8f8e8d8c8b8a89888786858483828180
184285 [L1] Cache hit from L2: addr = 6d3, data = 83
184285 [TEST] CPU read @0x5c3
184295 [L1] Cache miss: addr = 5c3
184295 [TEST] CPU read @0x69d
184315 [L2] Cache miss: addr = 5c3
184325 [MEM] Mem hit: addr = 5c0, data = c0
184335 [L2] Cache Allocate: addr = 5c3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
184345 [L1] Cache Allocate: addr = 69d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
184345 [L1] Cache hit from L2: addr = 69d, data = cd
184345 [TEST] CPU read @0x525
184355 [L1] Cache miss: addr = 525
184355 [TEST] CPU read @0x0d9
184375 [L2] Cache miss: addr = 525
184385 [MEM] Mem hit: addr = 520, data = 20
184395 [L2] Cache Allocate: addr = 525 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
184405 [L1] Cache Allocate: addr = 0d9 data = 2f2e2d2c2b2a29282726252423222120
184405 [L1] Cache hit from L2: addr = 0d9, data = 29
184405 [TEST] CPU read @0x037
184415 [L1] Cache miss: addr = 037
184415 [TEST] CPU read @0x413
184435 [L2] Cache miss: addr = 037
184445 [MEM] Mem hit: addr = 020, data = 20
184455 [L2] Cache Allocate: addr = 037 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
184465 [L1] Cache Allocate: addr = 413 data = 3f3e3d3c3b3a39383736353433323130
184465 [L1] Cache hit from L2: addr = 413, data = 33
184465 [TEST] CPU read @0x512
184475 [L1] Cache miss: addr = 512
184475 [TEST] CPU read @0x470
184495 [L2] Cache hit: addr = 512, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
184505 [L1] Cache Allocate: addr = 470 data = 0f0e0d0c0b0a09080706050403020100
184505 [L1] Cache hit from L2: addr = 470, data = 00
184505 [TEST] CPU read @0x1af
184515 [L1] Cache miss: addr = 1af
184515 [TEST] CPU read @0x69c
184535 [L2] Cache miss: addr = 1af
184545 [MEM] Mem hit: addr = 1a0, data = a0
184555 [L2] Cache Allocate: addr = 1af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
184565 [L1] Cache Allocate: addr = 69c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
184565 [L1] Cache hit from L2: addr = 69c, data = ac
184565 [TEST] CPU read @0x510
184575 [L1] Cache miss: addr = 510
184575 [TEST] CPU read @0x1e6
184595 [L2] Cache hit: addr = 510, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
184605 [L1] Cache Allocate: addr = 1e6 data = 0f0e0d0c0b0a09080706050403020100
184605 [L1] Cache hit from L2: addr = 1e6, data = 06
184605 [TEST] CPU read @0x259
184615 [L1] Cache miss: addr = 259
184615 [TEST] CPU read @0x4fa
184635 [L2] Cache hit: addr = 259, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
184645 [L1] Cache Allocate: addr = 4fa data = 4f4e4d4c4b4a49484746454443424140
184645 [L1] Cache hit from L2: addr = 4fa, data = 4a
184645 [TEST] CPU read @0x6fc
184655 [L1] Cache miss: addr = 6fc
184655 [TEST] CPU read @0x73a
184675 [L2] Cache miss: addr = 6fc
184685 [MEM] Mem hit: addr = 6e0, data = e0
184695 [L2] Cache Allocate: addr = 6fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
184705 [L1] Cache Allocate: addr = 73a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
184705 [L1] Cache hit from L2: addr = 73a, data = fa
184705 [TEST] CPU read @0x6f9
184715 [L1] Cache miss: addr = 6f9
184715 [TEST] CPU read @0x5d8
184735 [L2] Cache hit: addr = 6f9, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
184745 [L1] Cache Allocate: addr = 5d8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
184745 [L1] Cache hit from L2: addr = 5d8, data = e8
184745 [TEST] CPU read @0x6ee
184755 [L1] Cache miss: addr = 6ee
184755 [TEST] CPU read @0x659
184775 [L2] Cache hit: addr = 6ee, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
184785 [L1] Cache Allocate: addr = 659 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
184785 [L1] Cache hit from L2: addr = 659, data = e9
184785 [TEST] CPU read @0x1da
184795 [L1] Cache miss: addr = 1da
184795 [TEST] CPU read @0x383
184815 [L2] Cache miss: addr = 1da
184825 [MEM] Mem hit: addr = 1c0, data = c0
184835 [L2] Cache Allocate: addr = 1da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
184845 [L1] Cache Allocate: addr = 383 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
184845 [L1] Cache hit from L2: addr = 383, data = d3
184845 [TEST] CPU read @0x341
184855 [L1] Cache miss: addr = 341
184855 [TEST] CPU read @0x399
184875 [L2] Cache miss: addr = 341
184885 [MEM] Mem hit: addr = 340, data = 40
184895 [L2] Cache Allocate: addr = 341 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
184905 [L1] Cache Allocate: addr = 399 data = 4f4e4d4c4b4a49484746454443424140
184905 [L1] Cache hit from L2: addr = 399, data = 49
184905 [TEST] CPU read @0x08a
184915 [L1] Cache miss: addr = 08a
184915 [TEST] CPU read @0x01a
184935 [L2] Cache miss: addr = 08a
184945 [MEM] Mem hit: addr = 080, data = 80
184955 [L2] Cache Allocate: addr = 08a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
184965 [L1] Cache Allocate: addr = 01a data = 8f8e8d8c8b8a89888786858483828180
184965 [L1] Cache hit from L2: addr = 01a, data = 8a
184965 [TEST] CPU read @0x493
184975 [L1] Cache miss: addr = 493
184975 [TEST] CPU read @0x5ba
184995 [L2] Cache miss: addr = 493
185005 [MEM] Mem hit: addr = 480, data = 80
185015 [L2] Cache Allocate: addr = 493 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
185025 [L1] Cache Allocate: addr = 5ba data = 9f9e9d9c9b9a99989796959493929190
185025 [L1] Cache hit from L2: addr = 5ba, data = 9a
185025 [TEST] CPU read @0x62b
185035 [L1] Cache miss: addr = 62b
185035 [TEST] CPU read @0x62e
185055 [L2] Cache miss: addr = 62b
185065 [MEM] Mem hit: addr = 620, data = 20
185075 [L2] Cache Allocate: addr = 62b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
185085 [L1] Cache Allocate: addr = 62e data = 2f2e2d2c2b2a29282726252423222120
185085 [L1] Cache hit from L2: addr = 62e, data = 2e
185085 [TEST] CPU read @0x358
185095 [L1] Cache miss: addr = 358
185095 [TEST] CPU read @0x21b
185115 [L2] Cache hit: addr = 358, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
185125 [L1] Cache Allocate: addr = 21b data = 4f4e4d4c4b4a49484746454443424140
185125 [L1] Cache hit from L2: addr = 21b, data = 4b
185125 [TEST] CPU read @0x7b3
185135 [L1] Cache miss: addr = 7b3
185135 [TEST] CPU read @0x53c
185155 [L2] Cache miss: addr = 7b3
185165 [MEM] Mem hit: addr = 7a0, data = a0
185175 [L2] Cache Allocate: addr = 7b3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
185185 [L1] Cache Allocate: addr = 53c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
185185 [L1] Cache hit from L2: addr = 53c, data = bc
185185 [TEST] CPU read @0x626
185195 [L1] Cache hit: addr = 626, data = 26
185195 [TEST] CPU read @0x360
185205 [L1] Cache miss: addr = 360
185205 [TEST] CPU read @0x2fb
185225 [L2] Cache miss: addr = 360
185235 [MEM] Mem hit: addr = 360, data = 60
185245 [L2] Cache Allocate: addr = 360 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
185255 [L1] Cache Allocate: addr = 2fb data = 6f6e6d6c6b6a69686766656463626160
185255 [L1] Cache hit from L2: addr = 2fb, data = 6b
185255 [TEST] CPU read @0x309
185265 [L1] Cache miss: addr = 309
185265 [TEST] CPU read @0x53b
185285 [L2] Cache miss: addr = 309
185295 [MEM] Mem hit: addr = 300, data = 00
185305 [L2] Cache Allocate: addr = 309 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
185315 [L1] Cache Allocate: addr = 53b data = 0f0e0d0c0b0a09080706050403020100
185315 [L1] Cache hit from L2: addr = 53b, data = 0b
185315 [TEST] CPU read @0x43f
185325 [L1] Cache miss: addr = 43f
185325 [TEST] CPU read @0x6ec
185345 [L2] Cache miss: addr = 43f
185355 [MEM] Mem hit: addr = 420, data = 20
185365 [L2] Cache Allocate: addr = 43f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
185375 [L1] Cache Allocate: addr = 6ec data = 3f3e3d3c3b3a39383736353433323130
185375 [L1] Cache hit from L2: addr = 6ec, data = 3c
185375 [TEST] CPU read @0x052
185385 [L1] Cache miss: addr = 052
185385 [TEST] CPU read @0x362
185405 [L2] Cache miss: addr = 052
185415 [MEM] Mem hit: addr = 040, data = 40
185425 [L2] Cache Allocate: addr = 052 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
185435 [L1] Cache Allocate: addr = 362 data = 5f5e5d5c5b5a59585756555453525150
185435 [L1] Cache hit from L2: addr = 362, data = 52
185435 [TEST] CPU read @0x7af
185445 [L1] Cache miss: addr = 7af
185445 [TEST] CPU read @0x6a7
185465 [L2] Cache hit: addr = 7af, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
185475 [L1] Cache Allocate: addr = 6a7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
185475 [L1] Cache hit from L2: addr = 6a7, data = a7
185475 [TEST] CPU read @0x4c1
185485 [L1] Cache miss: addr = 4c1
185485 [TEST] CPU read @0x3d7
185505 [L2] Cache miss: addr = 4c1
185515 [MEM] Mem hit: addr = 4c0, data = c0
185525 [L2] Cache Allocate: addr = 4c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
185535 [L1] Cache Allocate: addr = 3d7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
185535 [L1] Cache hit from L2: addr = 3d7, data = c7
185535 [TEST] CPU read @0x329
185545 [L1] Cache miss: addr = 329
185545 [TEST] CPU read @0x0fa
185565 [L2] Cache miss: addr = 329
185575 [MEM] Mem hit: addr = 320, data = 20
185585 [L2] Cache Allocate: addr = 329 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
185595 [L1] Cache Allocate: addr = 0fa data = 2f2e2d2c2b2a29282726252423222120
185595 [L1] Cache hit from L2: addr = 0fa, data = 2a
185595 [TEST] CPU read @0x3af
185605 [L1] Cache miss: addr = 3af
185605 [TEST] CPU read @0x02b
185625 [L2] Cache miss: addr = 3af
185635 [MEM] Mem hit: addr = 3a0, data = a0
185645 [L2] Cache Allocate: addr = 3af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
185655 [L1] Cache Allocate: addr = 02b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
185655 [L1] Cache hit from L2: addr = 02b, data = ab
185655 [TEST] CPU read @0x13c
185665 [L1] Cache miss: addr = 13c
185665 [TEST] CPU read @0x10a
185685 [L2] Cache hit: addr = 13c, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
185695 [L1] Cache Allocate: addr = 10a data = 2f2e2d2c2b2a29282726252423222120
185695 [L1] Cache hit from L2: addr = 10a, data = 2a
185695 [TEST] CPU read @0x69b
185705 [L1] Cache miss: addr = 69b
185705 [TEST] CPU read @0x2d7
185725 [L2] Cache miss: addr = 69b
185735 [MEM] Mem hit: addr = 680, data = 80
185745 [L2] Cache Allocate: addr = 69b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
185755 [L1] Cache Allocate: addr = 2d7 data = 9f9e9d9c9b9a99989796959493929190
185755 [L1] Cache hit from L2: addr = 2d7, data = 97
185755 [TEST] CPU read @0x22b
185765 [L1] Cache miss: addr = 22b
185765 [TEST] CPU read @0x66f
185785 [L2] Cache miss: addr = 22b
185795 [MEM] Mem hit: addr = 220, data = 20
185805 [L2] Cache Allocate: addr = 22b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
185815 [L1] Cache Allocate: addr = 66f data = 2f2e2d2c2b2a29282726252423222120
185815 [L1] Cache hit from L2: addr = 66f, data = 2f
185815 [TEST] CPU read @0x5d3
185825 [L1] Cache miss: addr = 5d3
185825 [TEST] CPU read @0x28a
185845 [L2] Cache miss: addr = 5d3
185855 [MEM] Mem hit: addr = 5c0, data = c0
185865 [L2] Cache Allocate: addr = 5d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
185875 [L1] Cache Allocate: addr = 28a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
185875 [L1] Cache hit from L2: addr = 28a, data = da
185875 [TEST] CPU read @0x3c5
185885 [L1] Cache miss: addr = 3c5
185885 [TEST] CPU read @0x4b7
185905 [L2] Cache miss: addr = 3c5
185915 [MEM] Mem hit: addr = 3c0, data = c0
185925 [L2] Cache Allocate: addr = 3c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
185935 [L1] Cache Allocate: addr = 4b7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
185935 [L1] Cache hit from L2: addr = 4b7, data = c7
185935 [TEST] CPU read @0x74d
185945 [L1] Cache miss: addr = 74d
185945 [TEST] CPU read @0x7cc
185965 [L2] Cache miss: addr = 74d
185975 [MEM] Mem hit: addr = 740, data = 40
185985 [L2] Cache Allocate: addr = 74d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
185995 [L1] Cache Allocate: addr = 7cc data = 4f4e4d4c4b4a49484746454443424140
185995 [L1] Cache hit from L2: addr = 7cc, data = 4c
185995 [TEST] CPU read @0x738
186005 [L1] Cache miss: addr = 738
186005 [TEST] CPU read @0x190
186025 [L2] Cache miss: addr = 738
186035 [MEM] Mem hit: addr = 720, data = 20
186045 [L2] Cache Allocate: addr = 738 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
186055 [L1] Cache Allocate: addr = 190 data = 3f3e3d3c3b3a39383736353433323130
186055 [L1] Cache hit from L2: addr = 190, data = 30
186055 [TEST] CPU read @0x526
186065 [L1] Cache miss: addr = 526
186065 [TEST] CPU read @0x60d
186085 [L2] Cache miss: addr = 526
186095 [MEM] Mem hit: addr = 520, data = 20
186105 [L2] Cache Allocate: addr = 526 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
186115 [L1] Cache Allocate: addr = 60d data = 2f2e2d2c2b2a29282726252423222120
186115 [L1] Cache hit from L2: addr = 60d, data = 2d
186115 [TEST] CPU read @0x315
186125 [L1] Cache miss: addr = 315
186125 [TEST] CPU read @0x285
186145 [L2] Cache hit: addr = 315, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
186155 [L1] Cache Allocate: addr = 285 data = 0f0e0d0c0b0a09080706050403020100
186155 [L1] Cache hit from L2: addr = 285, data = 05
186155 [TEST] CPU read @0x6b2
186165 [L1] Cache miss: addr = 6b2
186165 [TEST] CPU read @0x4bb
186185 [L2] Cache miss: addr = 6b2
186195 [MEM] Mem hit: addr = 6a0, data = a0
186205 [L2] Cache Allocate: addr = 6b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
186215 [L1] Cache Allocate: addr = 4bb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
186215 [L1] Cache hit from L2: addr = 4bb, data = bb
186215 [TEST] CPU read @0x533
186225 [L1] Cache miss: addr = 533
186225 [TEST] CPU read @0x495
186245 [L2] Cache hit: addr = 533, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
186255 [L1] Cache Allocate: addr = 495 data = 2f2e2d2c2b2a29282726252423222120
186255 [L1] Cache hit from L2: addr = 495, data = 25
186255 [TEST] CPU read @0x2aa
186265 [L1] Cache miss: addr = 2aa
186265 [TEST] CPU read @0x67b
186285 [L2] Cache miss: addr = 2aa
186295 [MEM] Mem hit: addr = 2a0, data = a0
186305 [L2] Cache Allocate: addr = 2aa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
186315 [L1] Cache Allocate: addr = 67b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
186315 [L1] Cache hit from L2: addr = 67b, data = ab
186315 [TEST] CPU read @0x3c0
186325 [L1] Cache miss: addr = 3c0
186325 [TEST] CPU read @0x587
186345 [L2] Cache hit: addr = 3c0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
186355 [L1] Cache Allocate: addr = 587 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
186355 [L1] Cache hit from L2: addr = 587, data = c7
186355 [TEST] CPU read @0x662
186365 [L1] Cache hit: addr = 662, data = 22
186365 [TEST] CPU read @0x408
186375 [L1] Cache miss: addr = 408
186375 [TEST] CPU read @0x61c
186395 [L2] Cache miss: addr = 408
186405 [MEM] Mem hit: addr = 400, data = 00
186415 [L2] Cache Allocate: addr = 408 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
186425 [L1] Cache Allocate: addr = 61c data = 0f0e0d0c0b0a09080706050403020100
186425 [L1] Cache hit from L2: addr = 61c, data = 0c
186425 [TEST] CPU read @0x44f
186435 [L1] Cache miss: addr = 44f
186435 [TEST] CPU read @0x37e
186455 [L2] Cache miss: addr = 44f
186465 [MEM] Mem hit: addr = 440, data = 40
186475 [L2] Cache Allocate: addr = 44f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
186485 [L1] Cache Allocate: addr = 37e data = 4f4e4d4c4b4a49484746454443424140
186485 [L1] Cache hit from L2: addr = 37e, data = 4e
186485 [TEST] CPU read @0x3f4
186495 [L1] Cache miss: addr = 3f4
186495 [TEST] CPU read @0x3c7
186515 [L2] Cache miss: addr = 3f4
186525 [MEM] Mem hit: addr = 3e0, data = e0
186535 [L2] Cache Allocate: addr = 3f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
186545 [L1] Cache Allocate: addr = 3c7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
186545 [L1] Cache hit from L2: addr = 3c7, data = f7
186545 [TEST] CPU read @0x15d
186555 [L1] Cache miss: addr = 15d
186555 [TEST] CPU read @0x32a
186575 [L2] Cache miss: addr = 15d
186585 [MEM] Mem hit: addr = 140, data = 40
186595 [L2] Cache Allocate: addr = 15d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
186605 [L1] Cache Allocate: addr = 32a data = 5f5e5d5c5b5a59585756555453525150
186605 [L1] Cache hit from L2: addr = 32a, data = 5a
186605 [TEST] CPU read @0x3bd
186615 [L1] Cache miss: addr = 3bd
186615 [TEST] CPU read @0x31f
186635 [L2] Cache miss: addr = 3bd
186645 [MEM] Mem hit: addr = 3a0, data = a0
186655 [L2] Cache Allocate: addr = 3bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
186665 [L1] Cache Allocate: addr = 31f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
186665 [L1] Cache hit from L2: addr = 31f, data = bf
186665 [TEST] CPU read @0x72a
186675 [L1] Cache miss: addr = 72a
186675 [TEST] CPU read @0x741
186695 [L2] Cache miss: addr = 72a
186705 [MEM] Mem hit: addr = 720, data = 20
186715 [L2] Cache Allocate: addr = 72a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
186725 [L1] Cache Allocate: addr = 741 data = 2f2e2d2c2b2a29282726252423222120
186725 [L1] Cache hit from L2: addr = 741, data = 21
186725 [TEST] CPU read @0x06a
186735 [L1] Cache miss: addr = 06a
186735 [TEST] CPU read @0x110
186755 [L2] Cache miss: addr = 06a
186765 [MEM] Mem hit: addr = 060, data = 60
186775 [L2] Cache Allocate: addr = 06a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
186785 [L1] Cache Allocate: addr = 110 data = 6f6e6d6c6b6a69686766656463626160
186785 [L1] Cache hit from L2: addr = 110, data = 60
186785 [TEST] CPU read @0x0e6
186795 [L1] Cache miss: addr = 0e6
186795 [TEST] CPU read @0x162
186815 [L2] Cache miss: addr = 0e6
186825 [MEM] Mem hit: addr = 0e0, data = e0
186835 [L2] Cache Allocate: addr = 0e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
186845 [L1] Cache Allocate: addr = 162 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
186845 [L1] Cache hit from L2: addr = 162, data = e2
186845 [TEST] CPU read @0x039
186855 [L1] Cache miss: addr = 039
186855 [TEST] CPU read @0x285
186875 [L2] Cache miss: addr = 039
186885 [MEM] Mem hit: addr = 020, data = 20
186895 [L2] Cache Allocate: addr = 039 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
186905 [L1] Cache Allocate: addr = 285 data = 3f3e3d3c3b3a39383736353433323130
186905 [L1] Cache hit from L2: addr = 285, data = 35
186905 [TEST] CPU read @0x28e
186915 [L1] Cache hit: addr = 28e, data = 3e
186915 [TEST] CPU read @0x361
186925 [L1] Cache miss: addr = 361
186925 [TEST] CPU read @0x07c
186945 [L2] Cache miss: addr = 361
186955 [MEM] Mem hit: addr = 360, data = 60
186965 [L2] Cache Allocate: addr = 361 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
186975 [L1] Cache Allocate: addr = 07c data = 6f6e6d6c6b6a69686766656463626160
186975 [L1] Cache hit from L2: addr = 07c, data = 6c
186975 [TEST] CPU read @0x5c9
186985 [L1] Cache miss: addr = 5c9
186985 [TEST] CPU read @0x354
187005 [L2] Cache miss: addr = 5c9
187015 [MEM] Mem hit: addr = 5c0, data = c0
187025 [L2] Cache Allocate: addr = 5c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
187035 [L1] Cache Allocate: addr = 354 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
187035 [L1] Cache hit from L2: addr = 354, data = c4
187035 [TEST] CPU read @0x423
187045 [L1] Cache miss: addr = 423
187045 [TEST] CPU read @0x23b
187065 [L2] Cache miss: addr = 423
187075 [MEM] Mem hit: addr = 420, data = 20
187085 [L2] Cache Allocate: addr = 423 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
187095 [L1] Cache Allocate: addr = 23b data = 2f2e2d2c2b2a29282726252423222120
187095 [L1] Cache hit from L2: addr = 23b, data = 2b
187095 [TEST] CPU read @0x384
187105 [L1] Cache miss: addr = 384
187105 [TEST] CPU read @0x2a4
187125 [L2] Cache miss: addr = 384
187135 [MEM] Mem hit: addr = 380, data = 80
187145 [L2] Cache Allocate: addr = 384 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
187155 [L1] Cache Allocate: addr = 2a4 data = 8f8e8d8c8b8a89888786858483828180
187155 [L1] Cache hit from L2: addr = 2a4, data = 84
187155 [TEST] CPU read @0x73c
187165 [L1] Cache miss: addr = 73c
187165 [TEST] CPU read @0x5b3
187185 [L2] Cache miss: addr = 73c
187195 [MEM] Mem hit: addr = 720, data = 20
187205 [L2] Cache Allocate: addr = 73c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
187215 [L1] Cache Allocate: addr = 5b3 data = 3f3e3d3c3b3a39383736353433323130
187215 [L1] Cache hit from L2: addr = 5b3, data = 33
187215 [TEST] CPU read @0x0a8
187225 [L1] Cache miss: addr = 0a8
187225 [TEST] CPU read @0x1a1
187245 [L2] Cache hit: addr = 0a8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
187255 [L1] Cache Allocate: addr = 1a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
187255 [L1] Cache hit from L2: addr = 1a1, data = a1
187255 [TEST] CPU read @0x762
187265 [L1] Cache miss: addr = 762
187265 [TEST] CPU read @0x04c
187285 [L2] Cache miss: addr = 762
187295 [MEM] Mem hit: addr = 760, data = 60
187305 [L2] Cache Allocate: addr = 762 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
187315 [L1] Cache Allocate: addr = 04c data = 6f6e6d6c6b6a69686766656463626160
187315 [L1] Cache hit from L2: addr = 04c, data = 6c
187315 [TEST] CPU read @0x3e8
187325 [L1] Cache miss: addr = 3e8
187325 [TEST] CPU read @0x67a
187345 [L2] Cache miss: addr = 3e8
187355 [MEM] Mem hit: addr = 3e0, data = e0
187365 [L2] Cache Allocate: addr = 3e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
187375 [L1] Cache Allocate: addr = 67a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
187375 [L1] Cache hit from L2: addr = 67a, data = ea
187375 [TEST] CPU read @0x126
187385 [L1] Cache miss: addr = 126
187385 [TEST] CPU read @0x21a
187405 [L2] Cache hit: addr = 126, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
187415 [L1] Cache Allocate: addr = 21a data = 2f2e2d2c2b2a29282726252423222120
187415 [L1] Cache hit from L2: addr = 21a, data = 2a
187415 [TEST] CPU read @0x507
187425 [L1] Cache miss: addr = 507
187425 [TEST] CPU read @0x05f
187445 [L2] Cache hit: addr = 507, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
187455 [L1] Cache Allocate: addr = 05f data = 0f0e0d0c0b0a09080706050403020100
187455 [L1] Cache hit from L2: addr = 05f, data = 0f
187455 [TEST] CPU read @0x0e2
187465 [L1] Cache miss: addr = 0e2
187465 [TEST] CPU read @0x187
187485 [L2] Cache miss: addr = 0e2
187495 [MEM] Mem hit: addr = 0e0, data = e0
187505 [L2] Cache Allocate: addr = 0e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
187515 [L1] Cache Allocate: addr = 187 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
187515 [L1] Cache hit from L2: addr = 187, data = e7
187515 [TEST] CPU read @0x1a8
187525 [L1] Cache hit: addr = 1a8, data = a8
187525 [TEST] CPU read @0x482
187535 [L1] Cache miss: addr = 482
187535 [TEST] CPU read @0x258
187555 [L2] Cache miss: addr = 482
187565 [MEM] Mem hit: addr = 480, data = 80
187575 [L2] Cache Allocate: addr = 482 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
187585 [L1] Cache Allocate: addr = 258 data = 8f8e8d8c8b8a89888786858483828180
187585 [L1] Cache hit from L2: addr = 258, data = 88
187585 [TEST] CPU read @0x538
187595 [L1] Cache miss: addr = 538
187595 [TEST] CPU read @0x6e5
187615 [L2] Cache miss: addr = 538
187625 [MEM] Mem hit: addr = 520, data = 20
187635 [L2] Cache Allocate: addr = 538 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
187645 [L1] Cache Allocate: addr = 6e5 data = 3f3e3d3c3b3a39383736353433323130
187645 [L1] Cache hit from L2: addr = 6e5, data = 35
187645 [TEST] CPU read @0x5eb
187655 [L1] Cache miss: addr = 5eb
187655 [TEST] CPU read @0x00c
187675 [L2] Cache hit: addr = 5eb, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
187685 [L1] Cache Allocate: addr = 00c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
187685 [L1] Cache hit from L2: addr = 00c, data = ec
187685 [TEST] CPU read @0x5c9
187695 [L1] Cache miss: addr = 5c9
187695 [TEST] CPU read @0x654
187715 [L2] Cache hit: addr = 5c9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
187725 [L1] Cache Allocate: addr = 654 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
187725 [L1] Cache hit from L2: addr = 654, data = c4
187725 [TEST] CPU read @0x57b
187735 [L1] Cache miss: addr = 57b
187735 [TEST] CPU read @0x3ae
187755 [L2] Cache miss: addr = 57b
187765 [MEM] Mem hit: addr = 560, data = 60
187775 [L2] Cache Allocate: addr = 57b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
187785 [L1] Cache Allocate: addr = 3ae data = 7f7e7d7c7b7a79787776757473727170
187785 [L1] Cache hit from L2: addr = 3ae, data = 7e
187785 [TEST] CPU read @0x273
187795 [L1] Cache miss: addr = 273
187795 [TEST] CPU read @0x6c5
187815 [L2] Cache hit: addr = 273, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
187825 [L1] Cache Allocate: addr = 6c5 data = 6f6e6d6c6b6a69686766656463626160
187825 [L1] Cache hit from L2: addr = 6c5, data = 65
187825 [TEST] CPU read @0x302
187835 [L1] Cache miss: addr = 302
187835 [TEST] CPU read @0x0ac
187855 [L2] Cache miss: addr = 302
187865 [MEM] Mem hit: addr = 300, data = 00
187875 [L2] Cache Allocate: addr = 302 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
187885 [L1] Cache Allocate: addr = 0ac data = 0f0e0d0c0b0a09080706050403020100
187885 [L1] Cache hit from L2: addr = 0ac, data = 0c
187885 [TEST] CPU read @0x33b
187895 [L1] Cache miss: addr = 33b
187895 [TEST] CPU read @0x261
187915 [L2] Cache miss: addr = 33b
187925 [MEM] Mem hit: addr = 320, data = 20
187935 [L2] Cache Allocate: addr = 33b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
187945 [L1] Cache Allocate: addr = 261 data = 3f3e3d3c3b3a39383736353433323130
187945 [L1] Cache hit from L2: addr = 261, data = 31
187945 [TEST] CPU read @0x1ad
187955 [L1] Cache miss: addr = 1ad
187955 [TEST] CPU read @0x153
187975 [L2] Cache miss: addr = 1ad
187985 [MEM] Mem hit: addr = 1a0, data = a0
187995 [L2] Cache Allocate: addr = 1ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
188005 [L1] Cache Allocate: addr = 153 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
188005 [L1] Cache hit from L2: addr = 153, data = a3
188005 [TEST] CPU read @0x2bf
188015 [L1] Cache miss: addr = 2bf
188015 [TEST] CPU read @0x76c
188035 [L2] Cache miss: addr = 2bf
188045 [MEM] Mem hit: addr = 2a0, data = a0
188055 [L2] Cache Allocate: addr = 2bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
188065 [L1] Cache Allocate: addr = 76c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
188065 [L1] Cache hit from L2: addr = 76c, data = bc
188065 [TEST] CPU read @0x5b3
188075 [L1] Cache hit: addr = 5b3, data = 33
188075 [TEST] CPU read @0x67e
188085 [L1] Cache hit: addr = 67e, data = ee
188085 [TEST] CPU read @0x538
188095 [L1] Cache miss: addr = 538
188095 [TEST] CPU read @0x65c
188115 [L2] Cache miss: addr = 538
188125 [MEM] Mem hit: addr = 520, data = 20
188135 [L2] Cache Allocate: addr = 538 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
188145 [L1] Cache Allocate: addr = 65c data = 3f3e3d3c3b3a39383736353433323130
188145 [L1] Cache hit from L2: addr = 65c, data = 3c
188145 [TEST] CPU read @0x092
188155 [L1] Cache miss: addr = 092
188155 [TEST] CPU read @0x745
188175 [L2] Cache miss: addr = 092
188185 [MEM] Mem hit: addr = 080, data = 80
188195 [L2] Cache Allocate: addr = 092 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
188205 [L1] Cache Allocate: addr = 745 data = 9f9e9d9c9b9a99989796959493929190
188205 [L1] Cache hit from L2: addr = 745, data = 95
188205 [TEST] CPU read @0x5c5
188215 [L1] Cache miss: addr = 5c5
188215 [TEST] CPU read @0x780
188235 [L2] Cache hit: addr = 5c5, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
188245 [L1] Cache Allocate: addr = 780 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
188245 [L1] Cache hit from L2: addr = 780, data = c0
188245 [TEST] CPU read @0x0b4
188255 [L1] Cache miss: addr = 0b4
188255 [TEST] CPU read @0x5ad
188275 [L2] Cache hit: addr = 0b4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
188285 [L1] Cache Allocate: addr = 5ad data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
188285 [L1] Cache hit from L2: addr = 5ad, data = ad
188285 [TEST] CPU read @0x0a1
188295 [L1] Cache miss: addr = 0a1
188295 [TEST] CPU read @0x1f4
188315 [L2] Cache hit: addr = 0a1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
188325 [L1] Cache Allocate: addr = 1f4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
188325 [L1] Cache hit from L2: addr = 1f4, data = a4
188325 [TEST] CPU read @0x2d6
188335 [L1] Cache miss: addr = 2d6
188335 [TEST] CPU read @0x4c1
188355 [L2] Cache miss: addr = 2d6
188365 [MEM] Mem hit: addr = 2c0, data = c0
188375 [L2] Cache Allocate: addr = 2d6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
188385 [L1] Cache Allocate: addr = 4c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
188385 [L1] Cache hit from L2: addr = 4c1, data = d1
188385 [TEST] CPU read @0x255
188395 [L1] Cache miss: addr = 255
188395 [TEST] CPU read @0x508
188415 [L2] Cache miss: addr = 255
188425 [MEM] Mem hit: addr = 240, data = 40
188435 [L2] Cache Allocate: addr = 255 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
188445 [L1] Cache Allocate: addr = 508 data = 5f5e5d5c5b5a59585756555453525150
188445 [L1] Cache hit from L2: addr = 508, data = 58
188445 [TEST] CPU read @0x10f
188455 [L1] Cache miss: addr = 10f
188455 [TEST] CPU read @0x226
188475 [L2] Cache miss: addr = 10f
188485 [MEM] Mem hit: addr = 100, data = 00
188495 [L2] Cache Allocate: addr = 10f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
188505 [L1] Cache Allocate: addr = 226 data = 0f0e0d0c0b0a09080706050403020100
188505 [L1] Cache hit from L2: addr = 226, data = 06
188505 [TEST] CPU read @0x17e
188515 [L1] Cache miss: addr = 17e
188515 [TEST] CPU read @0x2ef
188535 [L2] Cache miss: addr = 17e
188545 [MEM] Mem hit: addr = 160, data = 60
188555 [L2] Cache Allocate: addr = 17e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
188565 [L1] Cache Allocate: addr = 2ef data = 7f7e7d7c7b7a79787776757473727170
188565 [L1] Cache hit from L2: addr = 2ef, data = 7f
188565 [TEST] CPU read @0x0bb
188575 [L1] Cache miss: addr = 0bb
188575 [TEST] CPU read @0x084
188595 [L2] Cache hit: addr = 0bb, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
188605 [L1] Cache Allocate: addr = 084 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
188605 [L1] Cache hit from L2: addr = 084, data = a4
188605 [TEST] CPU read @0x444
188615 [L1] Cache miss: addr = 444
188615 [TEST] CPU read @0x0cb
188635 [L2] Cache miss: addr = 444
188645 [MEM] Mem hit: addr = 440, data = 40
188655 [L2] Cache Allocate: addr = 444 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
188665 [L1] Cache Allocate: addr = 0cb data = 4f4e4d4c4b4a49484746454443424140
188665 [L1] Cache hit from L2: addr = 0cb, data = 4b
188665 [TEST] CPU read @0x23d
188675 [L1] Cache miss: addr = 23d
188675 [TEST] CPU read @0x5d2
188695 [L2] Cache miss: addr = 23d
188705 [MEM] Mem hit: addr = 220, data = 20
188715 [L2] Cache Allocate: addr = 23d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
188725 [L1] Cache Allocate: addr = 5d2 data = 3f3e3d3c3b3a39383736353433323130
188725 [L1] Cache hit from L2: addr = 5d2, data = 32
188725 [TEST] CPU read @0x211
188735 [L1] Cache hit: addr = 211, data = 21
188735 [TEST] CPU read @0x3f4
188745 [L1] Cache miss: addr = 3f4
188745 [TEST] CPU read @0x0da
188765 [L2] Cache miss: addr = 3f4
188775 [MEM] Mem hit: addr = 3e0, data = e0
188785 [L2] Cache Allocate: addr = 3f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
188795 [L1] Cache Allocate: addr = 0da data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
188795 [L1] Cache hit from L2: addr = 0da, data = fa
188795 [TEST] CPU read @0x5f5
188805 [L1] Cache miss: addr = 5f5
188805 [TEST] CPU read @0x7a9
188825 [L2] Cache hit: addr = 5f5, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
188835 [L1] Cache Allocate: addr = 7a9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
188835 [L1] Cache hit from L2: addr = 7a9, data = e9
188835 [TEST] CPU read @0x58d
188845 [L1] Cache miss: addr = 58d
188845 [TEST] CPU read @0x093
188865 [L2] Cache miss: addr = 58d
188875 [MEM] Mem hit: addr = 580, data = 80
188885 [L2] Cache Allocate: addr = 58d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
188895 [L1] Cache Allocate: addr = 093 data = 8f8e8d8c8b8a89888786858483828180
188895 [L1] Cache hit from L2: addr = 093, data = 83
188895 [TEST] CPU read @0x1a9
188905 [L1] Cache miss: addr = 1a9
188905 [TEST] CPU read @0x73c
188925 [L2] Cache miss: addr = 1a9
188935 [MEM] Mem hit: addr = 1a0, data = a0
188945 [L2] Cache Allocate: addr = 1a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
188955 [L1] Cache Allocate: addr = 73c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
188955 [L1] Cache hit from L2: addr = 73c, data = ac
188955 [TEST] CPU read @0x33d
188965 [L1] Cache miss: addr = 33d
188965 [TEST] CPU read @0x34a
188985 [L2] Cache miss: addr = 33d
188995 [MEM] Mem hit: addr = 320, data = 20
189005 [L2] Cache Allocate: addr = 33d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
189015 [L1] Cache Allocate: addr = 34a data = 3f3e3d3c3b3a39383736353433323130
189015 [L1] Cache hit from L2: addr = 34a, data = 3a
189015 [TEST] CPU read @0x72e
189025 [L1] Cache miss: addr = 72e
189025 [TEST] CPU read @0x777
189045 [L2] Cache miss: addr = 72e
189055 [MEM] Mem hit: addr = 720, data = 20
189065 [L2] Cache Allocate: addr = 72e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
189075 [L1] Cache Allocate: addr = 777 data = 2f2e2d2c2b2a29282726252423222120
189075 [L1] Cache hit from L2: addr = 777, data = 27
189075 [TEST] CPU read @0x130
189085 [L1] Cache miss: addr = 130
189085 [TEST] CPU read @0x018
189105 [L2] Cache hit: addr = 130, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
189115 [L1] Cache Allocate: addr = 018 data = 2f2e2d2c2b2a29282726252423222120
189115 [L1] Cache hit from L2: addr = 018, data = 28
189115 [TEST] CPU read @0x3ad
189125 [L1] Cache miss: addr = 3ad
189125 [TEST] CPU read @0x04f
189145 [L2] Cache miss: addr = 3ad
189155 [MEM] Mem hit: addr = 3a0, data = a0
189165 [L2] Cache Allocate: addr = 3ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
189175 [L1] Cache Allocate: addr = 04f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
189175 [L1] Cache hit from L2: addr = 04f, data = af
189175 [TEST] CPU read @0x125
189185 [L1] Cache miss: addr = 125
189185 [TEST] CPU read @0x11e
189205 [L2] Cache hit: addr = 125, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
189215 [L1] Cache Allocate: addr = 11e data = 2f2e2d2c2b2a29282726252423222120
189215 [L1] Cache hit from L2: addr = 11e, data = 2e
189215 [TEST] CPU read @0x7dd
189225 [L1] Cache miss: addr = 7dd
189225 [TEST] CPU read @0x175
189245 [L2] Cache miss: addr = 7dd
189255 [MEM] Mem hit: addr = 7c0, data = c0
189265 [L2] Cache Allocate: addr = 7dd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
189275 [L1] Cache Allocate: addr = 175 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
189275 [L1] Cache hit from L2: addr = 175, data = d5
189275 [TEST] CPU read @0x3b4
189285 [L1] Cache miss: addr = 3b4
189285 [TEST] CPU read @0x5b6
189305 [L2] Cache hit: addr = 3b4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
189315 [L1] Cache Allocate: addr = 5b6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
189315 [L1] Cache hit from L2: addr = 5b6, data = a6
189315 [TEST] CPU read @0x3bf
189325 [L1] Cache miss: addr = 3bf
189325 [TEST] CPU read @0x231
189345 [L2] Cache hit: addr = 3bf, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
189355 [L1] Cache Allocate: addr = 231 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
189355 [L1] Cache hit from L2: addr = 231, data = a1
189355 [TEST] CPU read @0x696
189365 [L1] Cache miss: addr = 696
189365 [TEST] CPU read @0x24c
189385 [L2] Cache miss: addr = 696
189395 [MEM] Mem hit: addr = 680, data = 80
189405 [L2] Cache Allocate: addr = 696 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
189415 [L1] Cache Allocate: addr = 24c data = 9f9e9d9c9b9a99989796959493929190
189415 [L1] Cache hit from L2: addr = 24c, data = 9c
189415 [TEST] CPU read @0x112
189425 [L1] Cache hit: addr = 112, data = 22
189425 [TEST] CPU read @0x59d
189435 [L1] Cache miss: addr = 59d
189435 [TEST] CPU read @0x213
189455 [L2] Cache miss: addr = 59d
189465 [MEM] Mem hit: addr = 580, data = 80
189475 [L2] Cache Allocate: addr = 59d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
189485 [L1] Cache Allocate: addr = 213 data = 9f9e9d9c9b9a99989796959493929190
189485 [L1] Cache hit from L2: addr = 213, data = 93
189485 [TEST] CPU read @0x4cf
189495 [L1] Cache miss: addr = 4cf
189495 [TEST] CPU read @0x354
189515 [L2] Cache miss: addr = 4cf
189525 [MEM] Mem hit: addr = 4c0, data = c0
189535 [L2] Cache Allocate: addr = 4cf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
189545 [L1] Cache Allocate: addr = 354 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
189545 [L1] Cache hit from L2: addr = 354, data = c4
189545 [TEST] CPU read @0x1ed
189555 [L1] Cache miss: addr = 1ed
189555 [TEST] CPU read @0x35b
189575 [L2] Cache miss: addr = 1ed
189585 [MEM] Mem hit: addr = 1e0, data = e0
189595 [L2] Cache Allocate: addr = 1ed data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
189605 [L1] Cache Allocate: addr = 35b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
189605 [L1] Cache hit from L2: addr = 35b, data = eb
189605 [TEST] CPU read @0x7f0
189615 [L1] Cache miss: addr = 7f0
189615 [TEST] CPU read @0x7e1
189635 [L2] Cache miss: addr = 7f0
189645 [MEM] Mem hit: addr = 7e0, data = e0
189655 [L2] Cache Allocate: addr = 7f0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
189665 [L1] Cache Allocate: addr = 7e1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
189665 [L1] Cache hit from L2: addr = 7e1, data = f1
189665 [TEST] CPU read @0x4d4
189675 [L1] Cache miss: addr = 4d4
189675 [TEST] CPU read @0x301
189695 [L2] Cache hit: addr = 4d4, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
189705 [L1] Cache Allocate: addr = 301 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
189705 [L1] Cache hit from L2: addr = 301, data = c1
189705 [TEST] CPU read @0x52f
189715 [L1] Cache miss: addr = 52f
189715 [TEST] CPU read @0x011
189735 [L2] Cache miss: addr = 52f
189745 [MEM] Mem hit: addr = 520, data = 20
189755 [L2] Cache Allocate: addr = 52f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
189765 [L1] Cache Allocate: addr = 011 data = 2f2e2d2c2b2a29282726252423222120
189765 [L1] Cache hit from L2: addr = 011, data = 21
189765 [TEST] CPU read @0x29b
189775 [L1] Cache miss: addr = 29b
189775 [TEST] CPU read @0x64a
189795 [L2] Cache miss: addr = 29b
189805 [MEM] Mem hit: addr = 280, data = 80
189815 [L2] Cache Allocate: addr = 29b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
189825 [L1] Cache Allocate: addr = 64a data = 9f9e9d9c9b9a99989796959493929190
189825 [L1] Cache hit from L2: addr = 64a, data = 9a
189825 [TEST] CPU read @0x4ea
189835 [L1] Cache miss: addr = 4ea
189835 [TEST] CPU read @0x4eb
189855 [L2] Cache miss: addr = 4ea
189865 [MEM] Mem hit: addr = 4e0, data = e0
189875 [L2] Cache Allocate: addr = 4ea data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
189885 [L1] Cache Allocate: addr = 4eb data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
189885 [L1] Cache hit from L2: addr = 4eb, data = eb
189885 [TEST] CPU read @0x108
189895 [L1] Cache miss: addr = 108
189895 [TEST] CPU read @0x38c
189915 [L2] Cache hit: addr = 108, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
189925 [L1] Cache Allocate: addr = 38c data = 0f0e0d0c0b0a09080706050403020100
189925 [L1] Cache hit from L2: addr = 38c, data = 0c
189925 [TEST] CPU read @0x35f
189935 [L1] Cache hit: addr = 35f, data = ef
189935 [TEST] CPU read @0x73f
189945 [L1] Cache miss: addr = 73f
189945 [TEST] CPU read @0x6ac
189965 [L2] Cache miss: addr = 73f
189975 [MEM] Mem hit: addr = 720, data = 20
189985 [L2] Cache Allocate: addr = 73f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
189995 [L1] Cache Allocate: addr = 6ac data = 3f3e3d3c3b3a39383736353433323130
189995 [L1] Cache hit from L2: addr = 6ac, data = 3c
189995 [TEST] CPU read @0x158
190005 [L1] Cache miss: addr = 158
190005 [TEST] CPU read @0x6e8
190025 [L2] Cache miss: addr = 158
190035 [MEM] Mem hit: addr = 140, data = 40
190045 [L2] Cache Allocate: addr = 158 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
190055 [L1] Cache Allocate: addr = 6e8 data = 5f5e5d5c5b5a59585756555453525150
190055 [L1] Cache hit from L2: addr = 6e8, data = 58
190055 [TEST] CPU read @0x2c5
190065 [L1] Cache miss: addr = 2c5
190065 [TEST] CPU read @0x4a9
190085 [L2] Cache miss: addr = 2c5
190095 [MEM] Mem hit: addr = 2c0, data = c0
190105 [L2] Cache Allocate: addr = 2c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
190115 [L1] Cache Allocate: addr = 4a9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
190115 [L1] Cache hit from L2: addr = 4a9, data = c9
190115 [TEST] CPU read @0x19c
190125 [L1] Cache miss: addr = 19c
190125 [TEST] CPU read @0x158
190145 [L2] Cache hit: addr = 19c, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
190155 [L1] Cache Allocate: addr = 158 data = 8f8e8d8c8b8a89888786858483828180
190155 [L1] Cache hit from L2: addr = 158, data = 88
190155 [TEST] CPU read @0x21f
190165 [L1] Cache miss: addr = 21f
190165 [TEST] CPU read @0x694
190185 [L2] Cache miss: addr = 21f
190195 [MEM] Mem hit: addr = 200, data = 00
190205 [L2] Cache Allocate: addr = 21f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
190215 [L1] Cache Allocate: addr = 694 data = 1f1e1d1c1b1a19181716151413121110
190215 [L1] Cache hit from L2: addr = 694, data = 14
190215 [TEST] CPU read @0x385
190225 [L1] Cache hit: addr = 385, data = 05
190225 [TEST] CPU read @0x5c4
190235 [L1] Cache miss: addr = 5c4
190235 [TEST] CPU read @0x73f
190255 [L2] Cache miss: addr = 5c4
190265 [MEM] Mem hit: addr = 5c0, data = c0
190275 [L2] Cache Allocate: addr = 5c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
190285 [L1] Cache Allocate: addr = 73f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
190285 [L1] Cache hit from L2: addr = 73f, data = cf
190285 [TEST] CPU read @0x782
190295 [L1] Cache miss: addr = 782
190295 [TEST] CPU read @0x44e
190315 [L2] Cache miss: addr = 782
190325 [MEM] Mem hit: addr = 780, data = 80
190335 [L2] Cache Allocate: addr = 782 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
190345 [L1] Cache Allocate: addr = 44e data = 8f8e8d8c8b8a89888786858483828180
190345 [L1] Cache hit from L2: addr = 44e, data = 8e
190345 [TEST] CPU read @0x597
190355 [L1] Cache miss: addr = 597
190355 [TEST] CPU read @0x729
190375 [L2] Cache miss: addr = 597
190385 [MEM] Mem hit: addr = 580, data = 80
190395 [L2] Cache Allocate: addr = 597 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
190405 [L1] Cache Allocate: addr = 729 data = 9f9e9d9c9b9a99989796959493929190
190405 [L1] Cache hit from L2: addr = 729, data = 99
190405 [TEST] CPU read @0x0d8
190415 [L1] Cache miss: addr = 0d8
190415 [TEST] CPU read @0x2ae
190435 [L2] Cache miss: addr = 0d8
190445 [MEM] Mem hit: addr = 0c0, data = c0
190455 [L2] Cache Allocate: addr = 0d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
190465 [L1] Cache Allocate: addr = 2ae data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
190465 [L1] Cache hit from L2: addr = 2ae, data = de
190465 [TEST] CPU read @0x549
190475 [L1] Cache miss: addr = 549
190475 [TEST] CPU read @0x38a
190495 [L2] Cache hit: addr = 549, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
190505 [L1] Cache Allocate: addr = 38a data = 4f4e4d4c4b4a49484746454443424140
190505 [L1] Cache hit from L2: addr = 38a, data = 4a
190505 [TEST] CPU read @0x2fa
190515 [L1] Cache miss: addr = 2fa
190515 [TEST] CPU read @0x037
190535 [L2] Cache miss: addr = 2fa
190545 [MEM] Mem hit: addr = 2e0, data = e0
190555 [L2] Cache Allocate: addr = 2fa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
190565 [L1] Cache Allocate: addr = 037 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
190565 [L1] Cache hit from L2: addr = 037, data = f7
190565 [TEST] CPU read @0x28d
190575 [L1] Cache miss: addr = 28d
190575 [TEST] CPU read @0x21a
190595 [L2] Cache miss: addr = 28d
190605 [MEM] Mem hit: addr = 280, data = 80
190615 [L2] Cache Allocate: addr = 28d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
190625 [L1] Cache Allocate: addr = 21a data = 8f8e8d8c8b8a89888786858483828180
190625 [L1] Cache hit from L2: addr = 21a, data = 8a
190625 [TEST] CPU read @0x774
190635 [L1] Cache miss: addr = 774
190635 [TEST] CPU read @0x338
190655 [L2] Cache miss: addr = 774
190665 [MEM] Mem hit: addr = 760, data = 60
190675 [L2] Cache Allocate: addr = 774 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
190685 [L1] Cache Allocate: addr = 338 data = 7f7e7d7c7b7a79787776757473727170
190685 [L1] Cache hit from L2: addr = 338, data = 78
190685 [TEST] CPU read @0x754
190695 [L1] Cache miss: addr = 754
190695 [TEST] CPU read @0x540
190715 [L2] Cache miss: addr = 754
190725 [MEM] Mem hit: addr = 740, data = 40
190735 [L2] Cache Allocate: addr = 754 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
190745 [L1] Cache Allocate: addr = 540 data = 5f5e5d5c5b5a59585756555453525150
190745 [L1] Cache hit from L2: addr = 540, data = 50
190745 [TEST] CPU read @0x1a9
190755 [L1] Cache miss: addr = 1a9
190755 [TEST] CPU read @0x580
190775 [L2] Cache miss: addr = 1a9
190785 [MEM] Mem hit: addr = 1a0, data = a0
190795 [L2] Cache Allocate: addr = 1a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
190805 [L1] Cache Allocate: addr = 580 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
190805 [L1] Cache hit from L2: addr = 580, data = a0
190805 [TEST] CPU read @0x276
190815 [L1] Cache miss: addr = 276
190815 [TEST] CPU read @0x4f2
190835 [L2] Cache hit: addr = 276, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
190845 [L1] Cache Allocate: addr = 4f2 data = 6f6e6d6c6b6a69686766656463626160
190845 [L1] Cache hit from L2: addr = 4f2, data = 62
190845 [TEST] CPU read @0x6ac
190855 [L1] Cache miss: addr = 6ac
190855 [TEST] CPU read @0x1a0
190875 [L2] Cache miss: addr = 6ac
190885 [MEM] Mem hit: addr = 6a0, data = a0
190895 [L2] Cache Allocate: addr = 6ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
190905 [L1] Cache Allocate: addr = 1a0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
190905 [L1] Cache hit from L2: addr = 1a0, data = a0
190905 [TEST] CPU read @0x65c
190915 [L1] Cache miss: addr = 65c
190915 [TEST] CPU read @0x44b
190935 [L2] Cache miss: addr = 65c
190945 [MEM] Mem hit: addr = 640, data = 40
190955 [L2] Cache Allocate: addr = 65c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
190965 [L1] Cache Allocate: addr = 44b data = 5f5e5d5c5b5a59585756555453525150
190965 [L1] Cache hit from L2: addr = 44b, data = 5b
190965 [TEST] CPU read @0x256
190975 [L1] Cache miss: addr = 256
190975 [TEST] CPU read @0x7ea
190995 [L2] Cache miss: addr = 256
191005 [MEM] Mem hit: addr = 240, data = 40
191015 [L2] Cache Allocate: addr = 256 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
191025 [L1] Cache Allocate: addr = 7ea data = 5f5e5d5c5b5a59585756555453525150
191025 [L1] Cache hit from L2: addr = 7ea, data = 5a
191025 [TEST] CPU read @0x789
191035 [L1] Cache miss: addr = 789
191035 [TEST] CPU read @0x5c8
191055 [L2] Cache miss: addr = 789
191065 [MEM] Mem hit: addr = 780, data = 80
191075 [L2] Cache Allocate: addr = 789 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
191085 [L1] Cache Allocate: addr = 5c8 data = 8f8e8d8c8b8a89888786858483828180
191085 [L1] Cache hit from L2: addr = 5c8, data = 88
191085 [TEST] CPU read @0x331
191095 [L1] Cache hit: addr = 331, data = 71
191095 [TEST] CPU read @0x7ee
191105 [L1] Cache hit: addr = 7ee, data = 5e
191105 [TEST] CPU read @0x64f
191115 [L1] Cache miss: addr = 64f
191115 [TEST] CPU read @0x5ab
191135 [L2] Cache miss: addr = 64f
191145 [MEM] Mem hit: addr = 640, data = 40
191155 [L2] Cache Allocate: addr = 64f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
191165 [L1] Cache Allocate: addr = 5ab data = 4f4e4d4c4b4a49484746454443424140
191165 [L1] Cache hit from L2: addr = 5ab, data = 4b
191165 [TEST] CPU read @0x050
191175 [L1] Cache miss: addr = 050
191175 [TEST] CPU read @0x6a5
191195 [L2] Cache miss: addr = 050
191205 [MEM] Mem hit: addr = 040, data = 40
191215 [L2] Cache Allocate: addr = 050 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
191225 [L1] Cache Allocate: addr = 6a5 data = 5f5e5d5c5b5a59585756555453525150
191225 [L1] Cache hit from L2: addr = 6a5, data = 55
191225 [TEST] CPU read @0x48e
191235 [L1] Cache miss: addr = 48e
191235 [TEST] CPU read @0x57e
191255 [L2] Cache miss: addr = 48e
191265 [MEM] Mem hit: addr = 480, data = 80
191275 [L2] Cache Allocate: addr = 48e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
191285 [L1] Cache Allocate: addr = 57e data = 8f8e8d8c8b8a89888786858483828180
191285 [L1] Cache hit from L2: addr = 57e, data = 8e
191285 [TEST] CPU read @0x1b0
191295 [L1] Cache miss: addr = 1b0
191295 [TEST] CPU read @0x2fe
191315 [L2] Cache miss: addr = 1b0
191325 [MEM] Mem hit: addr = 1a0, data = a0
191335 [L2] Cache Allocate: addr = 1b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
191345 [L1] Cache Allocate: addr = 2fe data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
191345 [L1] Cache hit from L2: addr = 2fe, data = be
191345 [TEST] CPU read @0x3d8
191355 [L1] Cache miss: addr = 3d8
191355 [TEST] CPU read @0x51f
191375 [L2] Cache miss: addr = 3d8
191385 [MEM] Mem hit: addr = 3c0, data = c0
191395 [L2] Cache Allocate: addr = 3d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
191405 [L1] Cache Allocate: addr = 51f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
191405 [L1] Cache hit from L2: addr = 51f, data = df
191405 [TEST] CPU read @0x12e
191415 [L1] Cache miss: addr = 12e
191415 [TEST] CPU read @0x615
191435 [L2] Cache hit: addr = 12e, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
191445 [L1] Cache Allocate: addr = 615 data = 2f2e2d2c2b2a29282726252423222120
191445 [L1] Cache hit from L2: addr = 615, data = 25
191445 [TEST] CPU read @0x7cc
191455 [L1] Cache miss: addr = 7cc
191455 [TEST] CPU read @0x360
191475 [L2] Cache miss: addr = 7cc
191485 [MEM] Mem hit: addr = 7c0, data = c0
191495 [L2] Cache Allocate: addr = 7cc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
191505 [L1] Cache Allocate: addr = 360 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
191505 [L1] Cache hit from L2: addr = 360, data = c0
191505 [TEST] CPU read @0x3bd
191515 [L1] Cache miss: addr = 3bd
191515 [TEST] CPU read @0x7b5
191535 [L2] Cache miss: addr = 3bd
191545 [MEM] Mem hit: addr = 3a0, data = a0
191555 [L2] Cache Allocate: addr = 3bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
191565 [L1] Cache Allocate: addr = 7b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
191565 [L1] Cache hit from L2: addr = 7b5, data = b5
191565 [TEST] CPU read @0x201
191575 [L1] Cache miss: addr = 201
191575 [TEST] CPU read @0x3a9
191595 [L2] Cache hit: addr = 201, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
191605 [L1] Cache Allocate: addr = 3a9 data = 0f0e0d0c0b0a09080706050403020100
191605 [L1] Cache hit from L2: addr = 3a9, data = 09
191605 [TEST] CPU read @0x3e2
191615 [L1] Cache miss: addr = 3e2
191615 [TEST] CPU read @0x772
191635 [L2] Cache miss: addr = 3e2
191645 [MEM] Mem hit: addr = 3e0, data = e0
191655 [L2] Cache Allocate: addr = 3e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
191665 [L1] Cache Allocate: addr = 772 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
191665 [L1] Cache hit from L2: addr = 772, data = e2
191665 [TEST] CPU read @0x261
191675 [L1] Cache miss: addr = 261
191675 [TEST] CPU read @0x193
191695 [L2] Cache hit: addr = 261, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
191705 [L1] Cache Allocate: addr = 193 data = 6f6e6d6c6b6a69686766656463626160
191705 [L1] Cache hit from L2: addr = 193, data = 63
191705 [TEST] CPU read @0x61b
191715 [L1] Cache miss: addr = 61b
191715 [TEST] CPU read @0x00a
191735 [L2] Cache miss: addr = 61b
191745 [MEM] Mem hit: addr = 600, data = 00
191755 [L2] Cache Allocate: addr = 61b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
191765 [L1] Cache Allocate: addr = 00a data = 1f1e1d1c1b1a19181716151413121110
191765 [L1] Cache hit from L2: addr = 00a, data = 1a
191765 [TEST] CPU read @0x439
191775 [L1] Cache miss: addr = 439
191775 [TEST] CPU read @0x0f9
191795 [L2] Cache miss: addr = 439
191805 [MEM] Mem hit: addr = 420, data = 20
191815 [L2] Cache Allocate: addr = 439 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
191825 [L1] Cache Allocate: addr = 0f9 data = 3f3e3d3c3b3a39383736353433323130
191825 [L1] Cache hit from L2: addr = 0f9, data = 39
191825 [TEST] CPU read @0x13b
191835 [L1] Cache miss: addr = 13b
191835 [TEST] CPU read @0x441
191855 [L2] Cache hit: addr = 13b, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
191865 [L1] Cache Allocate: addr = 441 data = 2f2e2d2c2b2a29282726252423222120
191865 [L1] Cache hit from L2: addr = 441, data = 21
191865 [TEST] CPU read @0x3f3
191875 [L1] Cache miss: addr = 3f3
191875 [TEST] CPU read @0x471
191895 [L2] Cache hit: addr = 3f3, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
191905 [L1] Cache Allocate: addr = 471 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
191905 [L1] Cache hit from L2: addr = 471, data = e1
191905 [TEST] CPU read @0x469
191915 [L1] Cache miss: addr = 469
191915 [TEST] CPU read @0x3f9
191935 [L2] Cache miss: addr = 469
191945 [MEM] Mem hit: addr = 460, data = 60
191955 [L2] Cache Allocate: addr = 469 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
191965 [L1] Cache Allocate: addr = 3f9 data = 6f6e6d6c6b6a69686766656463626160
191965 [L1] Cache hit from L2: addr = 3f9, data = 69
191965 [TEST] CPU read @0x0b2
191975 [L1] Cache miss: addr = 0b2
191975 [TEST] CPU read @0x5ae
191995 [L2] Cache hit: addr = 0b2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
192005 [L1] Cache Allocate: addr = 5ae data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
192005 [L1] Cache hit from L2: addr = 5ae, data = ae
192005 [TEST] CPU read @0x1bd
192015 [L1] Cache miss: addr = 1bd
192015 [TEST] CPU read @0x1b8
192035 [L2] Cache miss: addr = 1bd
192045 [MEM] Mem hit: addr = 1a0, data = a0
192055 [L2] Cache Allocate: addr = 1bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
192065 [L1] Cache Allocate: addr = 1b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
192065 [L1] Cache hit from L2: addr = 1b8, data = b8
192065 [TEST] CPU read @0x4c3
192075 [L1] Cache miss: addr = 4c3
192075 [TEST] CPU read @0x0bb
192095 [L2] Cache miss: addr = 4c3
192105 [MEM] Mem hit: addr = 4c0, data = c0
192115 [L2] Cache Allocate: addr = 4c3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
192125 [L1] Cache Allocate: addr = 0bb data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
192125 [L1] Cache hit from L2: addr = 0bb, data = cb
192125 [TEST] CPU read @0x02e
192135 [L1] Cache miss: addr = 02e
192135 [TEST] CPU read @0x253
192155 [L2] Cache miss: addr = 02e
192165 [MEM] Mem hit: addr = 020, data = 20
192175 [L2] Cache Allocate: addr = 02e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
192185 [L1] Cache Allocate: addr = 253 data = 2f2e2d2c2b2a29282726252423222120
192185 [L1] Cache hit from L2: addr = 253, data = 23
192185 [TEST] CPU read @0x128
192195 [L1] Cache miss: addr = 128
192195 [TEST] CPU read @0x685
192215 [L2] Cache hit: addr = 128, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
192225 [L1] Cache Allocate: addr = 685 data = 2f2e2d2c2b2a29282726252423222120
192225 [L1] Cache hit from L2: addr = 685, data = 25
192225 [TEST] CPU read @0x4db
192235 [L1] Cache miss: addr = 4db
192235 [TEST] CPU read @0x5fc
192255 [L2] Cache hit: addr = 4db, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
192265 [L1] Cache Allocate: addr = 5fc data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
192265 [L1] Cache hit from L2: addr = 5fc, data = cc
192265 [TEST] CPU read @0x221
192275 [L1] Cache miss: addr = 221
192275 [TEST] CPU read @0x4b8
192295 [L2] Cache miss: addr = 221
192305 [MEM] Mem hit: addr = 220, data = 20
192315 [L2] Cache Allocate: addr = 221 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
192325 [L1] Cache Allocate: addr = 4b8 data = 2f2e2d2c2b2a29282726252423222120
192325 [L1] Cache hit from L2: addr = 4b8, data = 28
192325 [TEST] CPU read @0x543
192335 [L1] Cache miss: addr = 543
192335 [TEST] CPU read @0x367
192355 [L2] Cache hit: addr = 543, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
192365 [L1] Cache Allocate: addr = 367 data = 4f4e4d4c4b4a49484746454443424140
192365 [L1] Cache hit from L2: addr = 367, data = 47
192365 [TEST] CPU read @0x402
192375 [L1] Cache miss: addr = 402
192375 [TEST] CPU read @0x25a
192395 [L2] Cache miss: addr = 402
192405 [MEM] Mem hit: addr = 400, data = 00
192415 [L2] Cache Allocate: addr = 402 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
192425 [L1] Cache Allocate: addr = 25a data = 0f0e0d0c0b0a09080706050403020100
192425 [L1] Cache hit from L2: addr = 25a, data = 0a
192425 [TEST] CPU read @0x594
192435 [L1] Cache miss: addr = 594
192435 [TEST] CPU read @0x13e
192455 [L2] Cache miss: addr = 594
192465 [MEM] Mem hit: addr = 580, data = 80
192475 [L2] Cache Allocate: addr = 594 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
192485 [L1] Cache Allocate: addr = 13e data = 9f9e9d9c9b9a99989796959493929190
192485 [L1] Cache hit from L2: addr = 13e, data = 9e
192485 [TEST] CPU read @0x33b
192495 [L1] Cache miss: addr = 33b
192495 [TEST] CPU read @0x424
192515 [L2] Cache miss: addr = 33b
192525 [MEM] Mem hit: addr = 320, data = 20
192535 [L2] Cache Allocate: addr = 33b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
192545 [L1] Cache Allocate: addr = 424 data = 3f3e3d3c3b3a39383736353433323130
192545 [L1] Cache hit from L2: addr = 424, data = 34
192545 [TEST] CPU read @0x59c
192555 [L1] Cache miss: addr = 59c
192555 [TEST] CPU read @0x199
192575 [L2] Cache hit: addr = 59c, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
192585 [L1] Cache Allocate: addr = 199 data = 8f8e8d8c8b8a89888786858483828180
192585 [L1] Cache hit from L2: addr = 199, data = 89
192585 [TEST] CPU read @0x3d6
192595 [L1] Cache miss: addr = 3d6
192595 [TEST] CPU read @0x30f
192615 [L2] Cache miss: addr = 3d6
192625 [MEM] Mem hit: addr = 3c0, data = c0
192635 [L2] Cache Allocate: addr = 3d6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
192645 [L1] Cache Allocate: addr = 30f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
192645 [L1] Cache hit from L2: addr = 30f, data = df
192645 [TEST] CPU read @0x670
192655 [L1] Cache miss: addr = 670
192655 [TEST] CPU read @0x2bd
192675 [L2] Cache miss: addr = 670
192685 [MEM] Mem hit: addr = 660, data = 60
192695 [L2] Cache Allocate: addr = 670 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
192705 [L1] Cache Allocate: addr = 2bd data = 7f7e7d7c7b7a79787776757473727170
192705 [L1] Cache hit from L2: addr = 2bd, data = 7d
192705 [TEST] CPU read @0x657
192715 [L1] Cache miss: addr = 657
192715 [TEST] CPU read @0x70a
192735 [L2] Cache miss: addr = 657
192745 [MEM] Mem hit: addr = 640, data = 40
192755 [L2] Cache Allocate: addr = 657 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
192765 [L1] Cache Allocate: addr = 70a data = 5f5e5d5c5b5a59585756555453525150
192765 [L1] Cache hit from L2: addr = 70a, data = 5a
192765 [TEST] CPU read @0x076
192775 [L1] Cache miss: addr = 076
192775 [TEST] CPU read @0x7ca
192795 [L2] Cache miss: addr = 076
192805 [MEM] Mem hit: addr = 060, data = 60
192815 [L2] Cache Allocate: addr = 076 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
192825 [L1] Cache Allocate: addr = 7ca data = 7f7e7d7c7b7a79787776757473727170
192825 [L1] Cache hit from L2: addr = 7ca, data = 7a
192825 [TEST] CPU read @0x34b
192835 [L1] Cache miss: addr = 34b
192835 [TEST] CPU read @0x357
192855 [L2] Cache miss: addr = 34b
192865 [MEM] Mem hit: addr = 340, data = 40
192875 [L2] Cache Allocate: addr = 34b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
192885 [L1] Cache Allocate: addr = 357 data = 4f4e4d4c4b4a49484746454443424140
192885 [L1] Cache hit from L2: addr = 357, data = 47
192885 [TEST] CPU read @0x2d3
192895 [L1] Cache miss: addr = 2d3
192895 [TEST] CPU read @0x3a2
192915 [L2] Cache miss: addr = 2d3
192925 [MEM] Mem hit: addr = 2c0, data = c0
192935 [L2] Cache Allocate: addr = 2d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
192945 [L1] Cache Allocate: addr = 3a2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
192945 [L1] Cache hit from L2: addr = 3a2, data = d2
192945 [TEST] CPU read @0x460
192955 [L1] Cache miss: addr = 460
192955 [TEST] CPU read @0x77e
192975 [L2] Cache miss: addr = 460
192985 [MEM] Mem hit: addr = 460, data = 60
192995 [L2] Cache Allocate: addr = 460 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
193005 [L1] Cache Allocate: addr = 77e data = 6f6e6d6c6b6a69686766656463626160
193005 [L1] Cache hit from L2: addr = 77e, data = 6e
193005 [TEST] CPU read @0x6e1
193015 [L1] Cache miss: addr = 6e1
193015 [TEST] CPU read @0x3ac
193035 [L2] Cache miss: addr = 6e1
193045 [MEM] Mem hit: addr = 6e0, data = e0
193055 [L2] Cache Allocate: addr = 6e1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
193065 [L1] Cache Allocate: addr = 3ac data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
193065 [L1] Cache hit from L2: addr = 3ac, data = ec
193065 [TEST] CPU read @0x15e
193075 [L1] Cache miss: addr = 15e
193075 [TEST] CPU read @0x35a
193095 [L2] Cache miss: addr = 15e
193105 [MEM] Mem hit: addr = 140, data = 40
193115 [L2] Cache Allocate: addr = 15e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
193125 [L1] Cache Allocate: addr = 35a data = 5f5e5d5c5b5a59585756555453525150
193125 [L1] Cache hit from L2: addr = 35a, data = 5a
193125 [TEST] CPU read @0x3c3
193135 [L1] Cache miss: addr = 3c3
193135 [TEST] CPU read @0x3c2
193155 [L2] Cache miss: addr = 3c3
193165 [MEM] Mem hit: addr = 3c0, data = c0
193175 [L2] Cache Allocate: addr = 3c3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
193185 [L1] Cache Allocate: addr = 3c2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
193185 [L1] Cache hit from L2: addr = 3c2, data = c2
193185 [TEST] CPU read @0x6db
193195 [L1] Cache miss: addr = 6db
193195 [TEST] CPU read @0x42e
193215 [L2] Cache hit: addr = 6db, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
193225 [L1] Cache Allocate: addr = 42e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
193225 [L1] Cache hit from L2: addr = 42e, data = ce
193225 [TEST] CPU read @0x1ac
193235 [L1] Cache miss: addr = 1ac
193235 [TEST] CPU read @0x7ed
193255 [L2] Cache hit: addr = 1ac, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
193265 [L1] Cache Allocate: addr = 7ed data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
193265 [L1] Cache hit from L2: addr = 7ed, data = ad
193265 [TEST] CPU read @0x601
193275 [L1] Cache miss: addr = 601
193275 [TEST] CPU read @0x03d
193295 [L2] Cache miss: addr = 601
193305 [MEM] Mem hit: addr = 600, data = 00
193315 [L2] Cache Allocate: addr = 601 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
193325 [L1] Cache Allocate: addr = 03d data = 0f0e0d0c0b0a09080706050403020100
193325 [L1] Cache hit from L2: addr = 03d, data = 0d
193325 [TEST] CPU read @0x5f9
193335 [L1] Cache miss: addr = 5f9
193335 [TEST] CPU read @0x03a
193355 [L2] Cache hit: addr = 5f9, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
193365 [L1] Cache Allocate: addr = 03a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
193365 [L1] Cache hit from L2: addr = 03a, data = ea
193365 [TEST] CPU read @0x23a
193375 [L1] Cache miss: addr = 23a
193375 [TEST] CPU read @0x3de
193395 [L2] Cache miss: addr = 23a
193405 [MEM] Mem hit: addr = 220, data = 20
193415 [L2] Cache Allocate: addr = 23a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
193425 [L1] Cache Allocate: addr = 3de data = 3f3e3d3c3b3a39383736353433323130
193425 [L1] Cache hit from L2: addr = 3de, data = 3e
193425 [TEST] CPU read @0x4ab
193435 [L1] Cache miss: addr = 4ab
193435 [TEST] CPU read @0x04a
193455 [L2] Cache miss: addr = 4ab
193465 [MEM] Mem hit: addr = 4a0, data = a0
193475 [L2] Cache Allocate: addr = 4ab data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
193485 [L1] Cache Allocate: addr = 04a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
193485 [L1] Cache hit from L2: addr = 04a, data = aa
193485 [TEST] CPU read @0x123
193495 [L1] Cache miss: addr = 123
193495 [TEST] CPU read @0x687
193515 [L2] Cache hit: addr = 123, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
193525 [L1] Cache Allocate: addr = 687 data = 2f2e2d2c2b2a29282726252423222120
193525 [L1] Cache hit from L2: addr = 687, data = 27
193525 [TEST] CPU read @0x362
193535 [L1] Cache miss: addr = 362
193535 [TEST] CPU read @0x7f0
193555 [L2] Cache miss: addr = 362
193565 [MEM] Mem hit: addr = 360, data = 60
193575 [L2] Cache Allocate: addr = 362 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
193585 [L1] Cache Allocate: addr = 7f0 data = 6f6e6d6c6b6a69686766656463626160
193585 [L1] Cache hit from L2: addr = 7f0, data = 60
193585 [TEST] CPU read @0x291
193595 [L1] Cache miss: addr = 291
193595 [TEST] CPU read @0x7be
193615 [L2] Cache miss: addr = 291
193625 [MEM] Mem hit: addr = 280, data = 80
193635 [L2] Cache Allocate: addr = 291 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
193645 [L1] Cache Allocate: addr = 7be data = 9f9e9d9c9b9a99989796959493929190
193645 [L1] Cache hit from L2: addr = 7be, data = 9e
193645 [TEST] CPU read @0x56a
193655 [L1] Cache miss: addr = 56a
193655 [TEST] CPU read @0x37a
193675 [L2] Cache miss: addr = 56a
193685 [MEM] Mem hit: addr = 560, data = 60
193695 [L2] Cache Allocate: addr = 56a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
193705 [L1] Cache Allocate: addr = 37a data = 6f6e6d6c6b6a69686766656463626160
193705 [L1] Cache hit from L2: addr = 37a, data = 6a
193705 [TEST] CPU read @0x60f
193715 [L1] Cache miss: addr = 60f
193715 [TEST] CPU read @0x36d
193735 [L2] Cache hit: addr = 60f, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
193745 [L1] Cache Allocate: addr = 36d data = 0f0e0d0c0b0a09080706050403020100
193745 [L1] Cache hit from L2: addr = 36d, data = 0d
193745 [TEST] CPU read @0x5f9
193755 [L1] Cache miss: addr = 5f9
193755 [TEST] CPU read @0x5f2
193775 [L2] Cache hit: addr = 5f9, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
193785 [L1] Cache Allocate: addr = 5f2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
193785 [L1] Cache hit from L2: addr = 5f2, data = e2
193785 [TEST] CPU read @0x4a4
193795 [L1] Cache miss: addr = 4a4
193795 [TEST] CPU read @0x29d
193815 [L2] Cache hit: addr = 4a4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
193825 [L1] Cache Allocate: addr = 29d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
193825 [L1] Cache hit from L2: addr = 29d, data = ad
193825 [TEST] CPU read @0x732
193835 [L1] Cache miss: addr = 732
193835 [TEST] CPU read @0x301
193855 [L2] Cache miss: addr = 732
193865 [MEM] Mem hit: addr = 720, data = 20
193875 [L2] Cache Allocate: addr = 732 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
193885 [L1] Cache Allocate: addr = 301 data = 3f3e3d3c3b3a39383736353433323130
193885 [L1] Cache hit from L2: addr = 301, data = 31
193885 [TEST] CPU read @0x733
193895 [L1] Cache miss: addr = 733
193895 [TEST] CPU read @0x4f3
193915 [L2] Cache hit: addr = 733, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
193925 [L1] Cache Allocate: addr = 4f3 data = 2f2e2d2c2b2a29282726252423222120
193925 [L1] Cache hit from L2: addr = 4f3, data = 23
193925 [TEST] CPU read @0x001
193935 [L1] Cache miss: addr = 001
193935 [TEST] CPU read @0x1b5
193955 [L2] Cache miss: addr = 001
193965 [MEM] Mem hit: addr = 000, data = 00
193975 [L2] Cache Allocate: addr = 001 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
193985 [L1] Cache Allocate: addr = 1b5 data = 0f0e0d0c0b0a09080706050403020100
193985 [L1] Cache hit from L2: addr = 1b5, data = 05
193985 [TEST] CPU read @0x360
193995 [L1] Cache hit: addr = 360, data = 00
193995 [TEST] CPU read @0x507
194005 [L1] Cache miss: addr = 507
194005 [TEST] CPU read @0x475
194025 [L2] Cache hit: addr = 507, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
194035 [L1] Cache Allocate: addr = 475 data = 0f0e0d0c0b0a09080706050403020100
194035 [L1] Cache hit from L2: addr = 475, data = 05
194035 [TEST] CPU read @0x2dc
194045 [L1] Cache miss: addr = 2dc
194045 [TEST] CPU read @0x03e
194065 [L2] Cache miss: addr = 2dc
194075 [MEM] Mem hit: addr = 2c0, data = c0
194085 [L2] Cache Allocate: addr = 2dc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
194095 [L1] Cache Allocate: addr = 03e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
194095 [L1] Cache hit from L2: addr = 03e, data = de
194095 [TEST] CPU read @0x6f6
194105 [L1] Cache miss: addr = 6f6
194105 [TEST] CPU read @0x79f
194125 [L2] Cache hit: addr = 6f6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
194135 [L1] Cache Allocate: addr = 79f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
194135 [L1] Cache hit from L2: addr = 79f, data = ef
194135 [TEST] CPU read @0x331
194145 [L1] Cache miss: addr = 331
194145 [TEST] CPU read @0x5a9
194165 [L2] Cache miss: addr = 331
194175 [MEM] Mem hit: addr = 320, data = 20
194185 [L2] Cache Allocate: addr = 331 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
194195 [L1] Cache Allocate: addr = 5a9 data = 3f3e3d3c3b3a39383736353433323130
194195 [L1] Cache hit from L2: addr = 5a9, data = 39
194195 [TEST] CPU read @0x635
194205 [L1] Cache miss: addr = 635
194205 [TEST] CPU read @0x59c
194225 [L2] Cache miss: addr = 635
194235 [MEM] Mem hit: addr = 620, data = 20
194245 [L2] Cache Allocate: addr = 635 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
194255 [L1] Cache Allocate: addr = 59c data = 3f3e3d3c3b3a39383736353433323130
194255 [L1] Cache hit from L2: addr = 59c, data = 3c
194255 [TEST] CPU read @0x110
194265 [L1] Cache miss: addr = 110
194265 [TEST] CPU read @0x6a6
194285 [L2] Cache miss: addr = 110
194295 [MEM] Mem hit: addr = 100, data = 00
194305 [L2] Cache Allocate: addr = 110 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
194315 [L1] Cache Allocate: addr = 6a6 data = 1f1e1d1c1b1a19181716151413121110
194315 [L1] Cache hit from L2: addr = 6a6, data = 16
194315 [TEST] CPU read @0x114
194325 [L1] Cache miss: addr = 114
194325 [TEST] CPU read @0x1d9
194345 [L2] Cache hit: addr = 114, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
194355 [L1] Cache Allocate: addr = 1d9 data = 0f0e0d0c0b0a09080706050403020100
194355 [L1] Cache hit from L2: addr = 1d9, data = 09
194355 [TEST] CPU read @0x4e5
194365 [L1] Cache miss: addr = 4e5
194365 [TEST] CPU read @0x691
194385 [L2] Cache miss: addr = 4e5
194395 [MEM] Mem hit: addr = 4e0, data = e0
194405 [L2] Cache Allocate: addr = 4e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
194415 [L1] Cache Allocate: addr = 691 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
194415 [L1] Cache hit from L2: addr = 691, data = e1
194415 [TEST] CPU read @0x1eb
194425 [L1] Cache miss: addr = 1eb
194425 [TEST] CPU read @0x72e
194445 [L2] Cache miss: addr = 1eb
194455 [MEM] Mem hit: addr = 1e0, data = e0
194465 [L2] Cache Allocate: addr = 1eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
194475 [L1] Cache Allocate: addr = 72e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
194475 [L1] Cache hit from L2: addr = 72e, data = ee
194475 [TEST] CPU read @0x71b
194485 [L1] Cache miss: addr = 71b
194485 [TEST] CPU read @0x08c
194505 [L2] Cache miss: addr = 71b
194515 [MEM] Mem hit: addr = 700, data = 00
194525 [L2] Cache Allocate: addr = 71b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
194535 [L1] Cache Allocate: addr = 08c data = 1f1e1d1c1b1a19181716151413121110
194535 [L1] Cache hit from L2: addr = 08c, data = 1c
194535 [TEST] CPU read @0x170
194545 [L1] Cache miss: addr = 170
194545 [TEST] CPU read @0x4eb
194565 [L2] Cache miss: addr = 170
194575 [MEM] Mem hit: addr = 160, data = 60
194585 [L2] Cache Allocate: addr = 170 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
194595 [L1] Cache Allocate: addr = 4eb data = 7f7e7d7c7b7a79787776757473727170
194595 [L1] Cache hit from L2: addr = 4eb, data = 7b
194595 [TEST] CPU read @0x7b3
194605 [L1] Cache miss: addr = 7b3
194605 [TEST] CPU read @0x7e7
194625 [L2] Cache miss: addr = 7b3
194635 [MEM] Mem hit: addr = 7a0, data = a0
194645 [L2] Cache Allocate: addr = 7b3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
194655 [L1] Cache Allocate: addr = 7e7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
194655 [L1] Cache hit from L2: addr = 7e7, data = b7
194655 [TEST] CPU read @0x126
194665 [L1] Cache miss: addr = 126
194665 [TEST] CPU read @0x75e
194685 [L2] Cache hit: addr = 126, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
194695 [L1] Cache Allocate: addr = 75e data = 2f2e2d2c2b2a29282726252423222120
194695 [L1] Cache hit from L2: addr = 75e, data = 2e
194695 [TEST] CPU read @0x343
194705 [L1] Cache miss: addr = 343
194705 [TEST] CPU read @0x5fc
194725 [L2] Cache miss: addr = 343
194735 [MEM] Mem hit: addr = 340, data = 40
194745 [L2] Cache Allocate: addr = 343 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
194755 [L1] Cache Allocate: addr = 5fc data = 4f4e4d4c4b4a49484746454443424140
194755 [L1] Cache hit from L2: addr = 5fc, data = 4c
194755 [TEST] CPU read @0x05d
194765 [L1] Cache miss: addr = 05d
194765 [TEST] CPU read @0x408
194785 [L2] Cache miss: addr = 05d
194795 [MEM] Mem hit: addr = 040, data = 40
194805 [L2] Cache Allocate: addr = 05d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
194815 [L1] Cache Allocate: addr = 408 data = 5f5e5d5c5b5a59585756555453525150
194815 [L1] Cache hit from L2: addr = 408, data = 58
194815 [TEST] CPU read @0x69d
194825 [L1] Cache hit: addr = 69d, data = ed
194825 [TEST] CPU read @0x72e
194835 [L1] Cache hit: addr = 72e, data = ee
194835 [TEST] CPU read @0x7be
194845 [L1] Cache miss: addr = 7be
194845 [TEST] CPU read @0x6f5
194865 [L2] Cache hit: addr = 7be, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
194875 [L1] Cache Allocate: addr = 6f5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
194875 [L1] Cache hit from L2: addr = 6f5, data = a5
194875 [TEST] CPU read @0x7c2
194885 [L1] Cache miss: addr = 7c2
194885 [TEST] CPU read @0x292
194905 [L2] Cache miss: addr = 7c2
194915 [MEM] Mem hit: addr = 7c0, data = c0
194925 [L2] Cache Allocate: addr = 7c2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
194935 [L1] Cache Allocate: addr = 292 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
194935 [L1] Cache hit from L2: addr = 292, data = c2
194935 [TEST] CPU read @0x6e1
194945 [L1] Cache miss: addr = 6e1
194945 [TEST] CPU read @0x071
194965 [L2] Cache miss: addr = 6e1
194975 [MEM] Mem hit: addr = 6e0, data = e0
194985 [L2] Cache Allocate: addr = 6e1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
194995 [L1] Cache Allocate: addr = 071 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
194995 [L1] Cache hit from L2: addr = 071, data = e1
194995 [TEST] CPU read @0x46a
195005 [L1] Cache miss: addr = 46a
195005 [TEST] CPU read @0x4ed
195025 [L2] Cache miss: addr = 46a
195035 [MEM] Mem hit: addr = 460, data = 60
195045 [L2] Cache Allocate: addr = 46a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
195055 [L1] Cache Allocate: addr = 4ed data = 6f6e6d6c6b6a69686766656463626160
195055 [L1] Cache hit from L2: addr = 4ed, data = 6d
195055 [TEST] CPU read @0x4d3
195065 [L1] Cache miss: addr = 4d3
195065 [TEST] CPU read @0x39a
195085 [L2] Cache miss: addr = 4d3
195095 [MEM] Mem hit: addr = 4c0, data = c0
195105 [L2] Cache Allocate: addr = 4d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
195115 [L1] Cache Allocate: addr = 39a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
195115 [L1] Cache hit from L2: addr = 39a, data = da
195115 [TEST] CPU read @0x1d7
195125 [L1] Cache miss: addr = 1d7
195125 [TEST] CPU read @0x57f
195145 [L2] Cache miss: addr = 1d7
195155 [MEM] Mem hit: addr = 1c0, data = c0
195165 [L2] Cache Allocate: addr = 1d7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
195175 [L1] Cache Allocate: addr = 57f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
195175 [L1] Cache hit from L2: addr = 57f, data = df
195175 [TEST] CPU read @0x21d
195185 [L1] Cache miss: addr = 21d
195185 [TEST] CPU read @0x7f2
195205 [L2] Cache miss: addr = 21d
195215 [MEM] Mem hit: addr = 200, data = 00
195225 [L2] Cache Allocate: addr = 21d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
195235 [L1] Cache Allocate: addr = 7f2 data = 1f1e1d1c1b1a19181716151413121110
195235 [L1] Cache hit from L2: addr = 7f2, data = 12
195235 [TEST] CPU read @0x320
195245 [L1] Cache miss: addr = 320
195245 [TEST] CPU read @0x463
195265 [L2] Cache miss: addr = 320
195275 [MEM] Mem hit: addr = 320, data = 20
195285 [L2] Cache Allocate: addr = 320 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
195295 [L1] Cache Allocate: addr = 463 data = 2f2e2d2c2b2a29282726252423222120
195295 [L1] Cache hit from L2: addr = 463, data = 23
195295 [TEST] CPU read @0x02a
195305 [L1] Cache miss: addr = 02a
195305 [TEST] CPU read @0x385
195325 [L2] Cache miss: addr = 02a
195335 [MEM] Mem hit: addr = 020, data = 20
195345 [L2] Cache Allocate: addr = 02a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
195355 [L1] Cache Allocate: addr = 385 data = 2f2e2d2c2b2a29282726252423222120
195355 [L1] Cache hit from L2: addr = 385, data = 25
195355 [TEST] CPU read @0x2b7
195365 [L1] Cache miss: addr = 2b7
195365 [TEST] CPU read @0x3e5
195385 [L2] Cache miss: addr = 2b7
195395 [MEM] Mem hit: addr = 2a0, data = a0
195405 [L2] Cache Allocate: addr = 2b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
195415 [L1] Cache Allocate: addr = 3e5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
195415 [L1] Cache hit from L2: addr = 3e5, data = b5
195415 [TEST] CPU read @0x197
195425 [L1] Cache miss: addr = 197
195425 [TEST] CPU read @0x6bd
195445 [L2] Cache hit: addr = 197, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
195455 [L1] Cache Allocate: addr = 6bd data = 8f8e8d8c8b8a89888786858483828180
195455 [L1] Cache hit from L2: addr = 6bd, data = 8d
195455 [TEST] CPU read @0x163
195465 [L1] Cache miss: addr = 163
195465 [TEST] CPU read @0x79a
195485 [L2] Cache miss: addr = 163
195495 [MEM] Mem hit: addr = 160, data = 60
195505 [L2] Cache Allocate: addr = 163 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
195515 [L1] Cache Allocate: addr = 79a data = 6f6e6d6c6b6a69686766656463626160
195515 [L1] Cache hit from L2: addr = 79a, data = 6a
195515 [TEST] CPU read @0x461
195525 [L1] Cache miss: addr = 461
195525 [TEST] CPU read @0x47f
195545 [L2] Cache miss: addr = 461
195555 [MEM] Mem hit: addr = 460, data = 60
195565 [L2] Cache Allocate: addr = 461 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
195575 [L1] Cache Allocate: addr = 47f data = 6f6e6d6c6b6a69686766656463626160
195575 [L1] Cache hit from L2: addr = 47f, data = 6f
195575 [TEST] CPU read @0x259
195585 [L1] Cache miss: addr = 259
195585 [TEST] CPU read @0x3a2
195605 [L2] Cache miss: addr = 259
195615 [MEM] Mem hit: addr = 240, data = 40
195625 [L2] Cache Allocate: addr = 259 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
195635 [L1] Cache Allocate: addr = 3a2 data = 5f5e5d5c5b5a59585756555453525150
195635 [L1] Cache hit from L2: addr = 3a2, data = 52
195635 [TEST] CPU read @0x25e
195645 [L1] Cache miss: addr = 25e
195645 [TEST] CPU read @0x2a2
195665 [L2] Cache hit: addr = 25e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
195675 [L1] Cache Allocate: addr = 2a2 data = 4f4e4d4c4b4a49484746454443424140
195675 [L1] Cache hit from L2: addr = 2a2, data = 42
195675 [TEST] CPU read @0x5b9
195685 [L1] Cache miss: addr = 5b9
195685 [TEST] CPU read @0x5dc
195705 [L2] Cache miss: addr = 5b9
195715 [MEM] Mem hit: addr = 5a0, data = a0
195725 [L2] Cache Allocate: addr = 5b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
195735 [L1] Cache Allocate: addr = 5dc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
195735 [L1] Cache hit from L2: addr = 5dc, data = bc
195735 [TEST] CPU read @0x609
195745 [L1] Cache miss: addr = 609
195745 [TEST] CPU read @0x258
195765 [L2] Cache miss: addr = 609
195775 [MEM] Mem hit: addr = 600, data = 00
195785 [L2] Cache Allocate: addr = 609 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
195795 [L1] Cache Allocate: addr = 258 data = 0f0e0d0c0b0a09080706050403020100
195795 [L1] Cache hit from L2: addr = 258, data = 08
195795 [TEST] CPU read @0x224
195805 [L1] Cache miss: addr = 224
195805 [TEST] CPU read @0x670
195825 [L2] Cache miss: addr = 224
195835 [MEM] Mem hit: addr = 220, data = 20
195845 [L2] Cache Allocate: addr = 224 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
195855 [L1] Cache Allocate: addr = 670 data = 2f2e2d2c2b2a29282726252423222120
195855 [L1] Cache hit from L2: addr = 670, data = 20
195855 [TEST] CPU read @0x510
195865 [L1] Cache miss: addr = 510
195865 [TEST] CPU read @0x1af
195885 [L2] Cache hit: addr = 510, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
195895 [L1] Cache Allocate: addr = 1af data = 0f0e0d0c0b0a09080706050403020100
195895 [L1] Cache hit from L2: addr = 1af, data = 0f
195895 [TEST] CPU read @0x7a1
195905 [L1] Cache miss: addr = 7a1
195905 [TEST] CPU read @0x481
195925 [L2] Cache miss: addr = 7a1
195935 [MEM] Mem hit: addr = 7a0, data = a0
195945 [L2] Cache Allocate: addr = 7a1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
195955 [L1] Cache Allocate: addr = 481 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
195955 [L1] Cache hit from L2: addr = 481, data = a1
195955 [TEST] CPU read @0x19a
195965 [L1] Cache miss: addr = 19a
195965 [TEST] CPU read @0x2aa
195985 [L2] Cache hit: addr = 19a, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
195995 [L1] Cache Allocate: addr = 2aa data = 8f8e8d8c8b8a89888786858483828180
195995 [L1] Cache hit from L2: addr = 2aa, data = 8a
195995 [TEST] CPU read @0x184
196005 [L1] Cache miss: addr = 184
196005 [TEST] CPU read @0x564
196025 [L2] Cache hit: addr = 184, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
196035 [L1] Cache Allocate: addr = 564 data = 8f8e8d8c8b8a89888786858483828180
196035 [L1] Cache hit from L2: addr = 564, data = 84
196035 [TEST] CPU read @0x6c5
196045 [L1] Cache miss: addr = 6c5
196045 [TEST] CPU read @0x226
196065 [L2] Cache hit: addr = 6c5, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
196075 [L1] Cache Allocate: addr = 226 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
196075 [L1] Cache hit from L2: addr = 226, data = c6
196075 [TEST] CPU read @0x09b
196085 [L1] Cache miss: addr = 09b
196085 [TEST] CPU read @0x028
196105 [L2] Cache miss: addr = 09b
196115 [MEM] Mem hit: addr = 080, data = 80
196125 [L2] Cache Allocate: addr = 09b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
196135 [L1] Cache Allocate: addr = 028 data = 9f9e9d9c9b9a99989796959493929190
196135 [L1] Cache hit from L2: addr = 028, data = 98
196135 [TEST] CPU read @0x24c
196145 [L1] Cache miss: addr = 24c
196145 [TEST] CPU read @0x607
196165 [L2] Cache hit: addr = 24c, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
196175 [L1] Cache Allocate: addr = 607 data = 4f4e4d4c4b4a49484746454443424140
196175 [L1] Cache hit from L2: addr = 607, data = 47
196175 [TEST] CPU read @0x650
196185 [L1] Cache miss: addr = 650
196185 [TEST] CPU read @0x4d9
196205 [L2] Cache miss: addr = 650
196215 [MEM] Mem hit: addr = 640, data = 40
196225 [L2] Cache Allocate: addr = 650 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
196235 [L1] Cache Allocate: addr = 4d9 data = 5f5e5d5c5b5a59585756555453525150
196235 [L1] Cache hit from L2: addr = 4d9, data = 59
196235 [TEST] CPU read @0x6d2
196245 [L1] Cache miss: addr = 6d2
196245 [TEST] CPU read @0x1dc
196265 [L2] Cache hit: addr = 6d2, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
196275 [L1] Cache Allocate: addr = 1dc data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
196275 [L1] Cache hit from L2: addr = 1dc, data = cc
196275 [TEST] CPU read @0x2fe
196285 [L1] Cache miss: addr = 2fe
196285 [TEST] CPU read @0x645
196305 [L2] Cache miss: addr = 2fe
196315 [MEM] Mem hit: addr = 2e0, data = e0
196325 [L2] Cache Allocate: addr = 2fe data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
196335 [L1] Cache Allocate: addr = 645 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
196335 [L1] Cache hit from L2: addr = 645, data = f5
196335 [TEST] CPU read @0x1cb
196345 [L1] Cache miss: addr = 1cb
196345 [TEST] CPU read @0x484
196365 [L2] Cache hit: addr = 1cb, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
196375 [L1] Cache Allocate: addr = 484 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
196375 [L1] Cache hit from L2: addr = 484, data = c4
196375 [TEST] CPU read @0x323
196385 [L1] Cache miss: addr = 323
196385 [TEST] CPU read @0x0ab
196405 [L2] Cache miss: addr = 323
196415 [MEM] Mem hit: addr = 320, data = 20
196425 [L2] Cache Allocate: addr = 323 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
196435 [L1] Cache Allocate: addr = 0ab data = 2f2e2d2c2b2a29282726252423222120
196435 [L1] Cache hit from L2: addr = 0ab, data = 2b
196435 [TEST] CPU read @0x773
196445 [L1] Cache miss: addr = 773
196445 [TEST] CPU read @0x0f2
196465 [L2] Cache miss: addr = 773
196475 [MEM] Mem hit: addr = 760, data = 60
196485 [L2] Cache Allocate: addr = 773 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
196495 [L1] Cache Allocate: addr = 0f2 data = 7f7e7d7c7b7a79787776757473727170
196495 [L1] Cache hit from L2: addr = 0f2, data = 72
196495 [TEST] CPU read @0x2bf
196505 [L1] Cache miss: addr = 2bf
196505 [TEST] CPU read @0x117
196525 [L2] Cache miss: addr = 2bf
196535 [MEM] Mem hit: addr = 2a0, data = a0
196545 [L2] Cache Allocate: addr = 2bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
196555 [L1] Cache Allocate: addr = 117 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
196555 [L1] Cache hit from L2: addr = 117, data = b7
196555 [TEST] CPU read @0x0d4
196565 [L1] Cache miss: addr = 0d4
196565 [TEST] CPU read @0x7a6
196585 [L2] Cache miss: addr = 0d4
196595 [MEM] Mem hit: addr = 0c0, data = c0
196605 [L2] Cache Allocate: addr = 0d4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
196615 [L1] Cache Allocate: addr = 7a6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
196615 [L1] Cache hit from L2: addr = 7a6, data = d6
196615 [TEST] CPU read @0x782
196625 [L1] Cache miss: addr = 782
196625 [TEST] CPU read @0x0df
196645 [L2] Cache miss: addr = 782
196655 [MEM] Mem hit: addr = 780, data = 80
196665 [L2] Cache Allocate: addr = 782 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
196675 [L1] Cache Allocate: addr = 0df data = 8f8e8d8c8b8a89888786858483828180
196675 [L1] Cache hit from L2: addr = 0df, data = 8f
196675 [TEST] CPU read @0x550
196685 [L1] Cache miss: addr = 550
196685 [TEST] CPU read @0x3f1
196705 [L2] Cache hit: addr = 550, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
196715 [L1] Cache Allocate: addr = 3f1 data = 4f4e4d4c4b4a49484746454443424140
196715 [L1] Cache hit from L2: addr = 3f1, data = 41
196715 [TEST] CPU read @0x00b
196725 [L1] Cache miss: addr = 00b
196725 [TEST] CPU read @0x5fb
196745 [L2] Cache miss: addr = 00b
196755 [MEM] Mem hit: addr = 000, data = 00
196765 [L2] Cache Allocate: addr = 00b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
196775 [L1] Cache Allocate: addr = 5fb data = 0f0e0d0c0b0a09080706050403020100
196775 [L1] Cache hit from L2: addr = 5fb, data = 0b
196775 [TEST] CPU read @0x6a5
196785 [L1] Cache miss: addr = 6a5
196785 [TEST] CPU read @0x3a6
196805 [L2] Cache miss: addr = 6a5
196815 [MEM] Mem hit: addr = 6a0, data = a0
196825 [L2] Cache Allocate: addr = 6a5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
196835 [L1] Cache Allocate: addr = 3a6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
196835 [L1] Cache hit from L2: addr = 3a6, data = a6
196835 [TEST] CPU read @0x1f1
196845 [L1] Cache miss: addr = 1f1
196845 [TEST] CPU read @0x2a6
196865 [L2] Cache miss: addr = 1f1
196875 [MEM] Mem hit: addr = 1e0, data = e0
196885 [L2] Cache Allocate: addr = 1f1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
196895 [L1] Cache Allocate: addr = 2a6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
196895 [L1] Cache hit from L2: addr = 2a6, data = f6
196895 [TEST] CPU read @0x1e5
196905 [L1] Cache miss: addr = 1e5
196905 [TEST] CPU read @0x142
196925 [L2] Cache hit: addr = 1e5, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
196935 [L1] Cache Allocate: addr = 142 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
196935 [L1] Cache hit from L2: addr = 142, data = e2
196935 [TEST] CPU read @0x7c8
196945 [L1] Cache miss: addr = 7c8
196945 [TEST] CPU read @0x41b
196965 [L2] Cache miss: addr = 7c8
196975 [MEM] Mem hit: addr = 7c0, data = c0
196985 [L2] Cache Allocate: addr = 7c8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
196995 [L1] Cache Allocate: addr = 41b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
196995 [L1] Cache hit from L2: addr = 41b, data = cb
196995 [TEST] CPU read @0x359
197005 [L1] Cache miss: addr = 359
197005 [TEST] CPU read @0x227
197025 [L2] Cache miss: addr = 359
197035 [MEM] Mem hit: addr = 340, data = 40
197045 [L2] Cache Allocate: addr = 359 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
197055 [L1] Cache Allocate: addr = 227 data = 5f5e5d5c5b5a59585756555453525150
197055 [L1] Cache hit from L2: addr = 227, data = 57
197055 [TEST] CPU read @0x3e0
197065 [L1] Cache miss: addr = 3e0
197065 [TEST] CPU read @0x7bc
197085 [L2] Cache miss: addr = 3e0
197095 [MEM] Mem hit: addr = 3e0, data = e0
197105 [L2] Cache Allocate: addr = 3e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
197115 [L1] Cache Allocate: addr = 7bc data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
197115 [L1] Cache hit from L2: addr = 7bc, data = ec
197115 [TEST] CPU read @0x4c8
197125 [L1] Cache miss: addr = 4c8
197125 [TEST] CPU read @0x00d
197145 [L2] Cache miss: addr = 4c8
197155 [MEM] Mem hit: addr = 4c0, data = c0
197165 [L2] Cache Allocate: addr = 4c8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
197175 [L1] Cache Allocate: addr = 00d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
197175 [L1] Cache hit from L2: addr = 00d, data = cd
197175 [TEST] CPU read @0x5f3
197185 [L1] Cache hit: addr = 5f3, data = 03
197185 [TEST] CPU read @0x788
197195 [L1] Cache miss: addr = 788
197195 [TEST] CPU read @0x71c
197215 [L2] Cache hit: addr = 788, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
197225 [L1] Cache Allocate: addr = 71c data = 8f8e8d8c8b8a89888786858483828180
197225 [L1] Cache hit from L2: addr = 71c, data = 8c
197225 [TEST] CPU read @0x435
197235 [L1] Cache miss: addr = 435
197235 [TEST] CPU read @0x379
197255 [L2] Cache miss: addr = 435
197265 [MEM] Mem hit: addr = 420, data = 20
197275 [L2] Cache Allocate: addr = 435 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
197285 [L1] Cache Allocate: addr = 379 data = 3f3e3d3c3b3a39383736353433323130
197285 [L1] Cache hit from L2: addr = 379, data = 39
197285 [TEST] CPU read @0x630
197295 [L1] Cache miss: addr = 630
197295 [TEST] CPU read @0x1d2
197315 [L2] Cache miss: addr = 630
197325 [MEM] Mem hit: addr = 620, data = 20
197335 [L2] Cache Allocate: addr = 630 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
197345 [L1] Cache Allocate: addr = 1d2 data = 3f3e3d3c3b3a39383736353433323130
197345 [L1] Cache hit from L2: addr = 1d2, data = 32
197345 [TEST] CPU read @0x474
197355 [L1] Cache miss: addr = 474
197355 [TEST] CPU read @0x1df
197375 [L2] Cache miss: addr = 474
197385 [MEM] Mem hit: addr = 460, data = 60
197395 [L2] Cache Allocate: addr = 474 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
197405 [L1] Cache Allocate: addr = 1df data = 7f7e7d7c7b7a79787776757473727170
197405 [L1] Cache hit from L2: addr = 1df, data = 7f
197405 [TEST] CPU read @0x4a7
197415 [L1] Cache miss: addr = 4a7
197415 [TEST] CPU read @0x043
197435 [L2] Cache miss: addr = 4a7
197445 [MEM] Mem hit: addr = 4a0, data = a0
197455 [L2] Cache Allocate: addr = 4a7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
197465 [L1] Cache Allocate: addr = 043 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
197465 [L1] Cache hit from L2: addr = 043, data = a3
197465 [TEST] CPU read @0x1ba
197475 [L1] Cache miss: addr = 1ba
197475 [TEST] CPU read @0x151
197495 [L2] Cache miss: addr = 1ba
197505 [MEM] Mem hit: addr = 1a0, data = a0
197515 [L2] Cache Allocate: addr = 1ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
197525 [L1] Cache Allocate: addr = 151 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
197525 [L1] Cache hit from L2: addr = 151, data = b1
197525 [TEST] CPU read @0x282
197535 [L1] Cache miss: addr = 282
197535 [TEST] CPU read @0x224
197555 [L2] Cache miss: addr = 282
197565 [MEM] Mem hit: addr = 280, data = 80
197575 [L2] Cache Allocate: addr = 282 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
197585 [L1] Cache Allocate: addr = 224 data = 8f8e8d8c8b8a89888786858483828180
197585 [L1] Cache hit from L2: addr = 224, data = 84
197585 [TEST] CPU read @0x528
197595 [L1] Cache miss: addr = 528
197595 [TEST] CPU read @0x256
197615 [L2] Cache miss: addr = 528
197625 [MEM] Mem hit: addr = 520, data = 20
197635 [L2] Cache Allocate: addr = 528 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
197645 [L1] Cache Allocate: addr = 256 data = 2f2e2d2c2b2a29282726252423222120
197645 [L1] Cache hit from L2: addr = 256, data = 26
197645 [TEST] CPU read @0x405
197655 [L1] Cache miss: addr = 405
197655 [TEST] CPU read @0x246
197675 [L2] Cache miss: addr = 405
197685 [MEM] Mem hit: addr = 400, data = 00
197695 [L2] Cache Allocate: addr = 405 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
197705 [L1] Cache Allocate: addr = 246 data = 0f0e0d0c0b0a09080706050403020100
197705 [L1] Cache hit from L2: addr = 246, data = 06
197705 [TEST] CPU read @0x243
197715 [L1] Cache hit: addr = 243, data = 03
197715 [TEST] CPU read @0x1f4
197725 [L1] Cache miss: addr = 1f4
197725 [TEST] CPU read @0x02b
197745 [L2] Cache miss: addr = 1f4
197755 [MEM] Mem hit: addr = 1e0, data = e0
197765 [L2] Cache Allocate: addr = 1f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
197775 [L1] Cache Allocate: addr = 02b data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
197775 [L1] Cache hit from L2: addr = 02b, data = fb
197775 [TEST] CPU read @0x40e
197785 [L1] Cache miss: addr = 40e
197785 [TEST] CPU read @0x66d
197805 [L2] Cache hit: addr = 40e, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
197815 [L1] Cache Allocate: addr = 66d data = 0f0e0d0c0b0a09080706050403020100
197815 [L1] Cache hit from L2: addr = 66d, data = 0d
197815 [TEST] CPU read @0x594
197825 [L1] Cache miss: addr = 594
197825 [TEST] CPU read @0x08e
197845 [L2] Cache miss: addr = 594
197855 [MEM] Mem hit: addr = 580, data = 80
197865 [L2] Cache Allocate: addr = 594 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
197875 [L1] Cache Allocate: addr = 08e data = 9f9e9d9c9b9a99989796959493929190
197875 [L1] Cache hit from L2: addr = 08e, data = 9e
197875 [TEST] CPU read @0x391
197885 [L1] Cache miss: addr = 391
197885 [TEST] CPU read @0x52e
197905 [L2] Cache miss: addr = 391
197915 [MEM] Mem hit: addr = 380, data = 80
197925 [L2] Cache Allocate: addr = 391 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
197935 [L1] Cache Allocate: addr = 52e data = 9f9e9d9c9b9a99989796959493929190
197935 [L1] Cache hit from L2: addr = 52e, data = 9e
197935 [TEST] CPU read @0x559
197945 [L1] Cache miss: addr = 559
197945 [TEST] CPU read @0x27d
197965 [L2] Cache hit: addr = 559, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
197975 [L1] Cache Allocate: addr = 27d data = 4f4e4d4c4b4a49484746454443424140
197975 [L1] Cache hit from L2: addr = 27d, data = 4d
197975 [TEST] CPU read @0x5d9
197985 [L1] Cache miss: addr = 5d9
197985 [TEST] CPU read @0x26d
198005 [L2] Cache miss: addr = 5d9
198015 [MEM] Mem hit: addr = 5c0, data = c0
198025 [L2] Cache Allocate: addr = 5d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
198035 [L1] Cache Allocate: addr = 26d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
198035 [L1] Cache hit from L2: addr = 26d, data = dd
198035 [TEST] CPU read @0x72c
198045 [L1] Cache miss: addr = 72c
198045 [TEST] CPU read @0x61b
198065 [L2] Cache miss: addr = 72c
198075 [MEM] Mem hit: addr = 720, data = 20
198085 [L2] Cache Allocate: addr = 72c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
198095 [L1] Cache Allocate: addr = 61b data = 2f2e2d2c2b2a29282726252423222120
198095 [L1] Cache hit from L2: addr = 61b, data = 2b
198095 [TEST] CPU read @0x240
198105 [L1] Cache hit: addr = 240, data = 00
198105 [TEST] CPU read @0x331
198115 [L1] Cache miss: addr = 331
198115 [TEST] CPU read @0x22b
198135 [L2] Cache miss: addr = 331
198145 [MEM] Mem hit: addr = 320, data = 20
198155 [L2] Cache Allocate: addr = 331 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
198165 [L1] Cache Allocate: addr = 22b data = 3f3e3d3c3b3a39383736353433323130
198165 [L1] Cache hit from L2: addr = 22b, data = 3b
198165 [TEST] CPU read @0x7e5
198175 [L1] Cache miss: addr = 7e5
198175 [TEST] CPU read @0x568
198195 [L2] Cache miss: addr = 7e5
198205 [MEM] Mem hit: addr = 7e0, data = e0
198215 [L2] Cache Allocate: addr = 7e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
198225 [L1] Cache Allocate: addr = 568 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
198225 [L1] Cache hit from L2: addr = 568, data = e8
198225 [TEST] CPU read @0x2f8
198235 [L1] Cache miss: addr = 2f8
198235 [TEST] CPU read @0x7bf
198255 [L2] Cache miss: addr = 2f8
198265 [MEM] Mem hit: addr = 2e0, data = e0
198275 [L2] Cache Allocate: addr = 2f8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
198285 [L1] Cache Allocate: addr = 7bf data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
198285 [L1] Cache hit from L2: addr = 7bf, data = ff
198285 [TEST] CPU read @0x068
198295 [L1] Cache miss: addr = 068
198295 [TEST] CPU read @0x3b3
198315 [L2] Cache miss: addr = 068
198325 [MEM] Mem hit: addr = 060, data = 60
198335 [L2] Cache Allocate: addr = 068 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
198345 [L1] Cache Allocate: addr = 3b3 data = 6f6e6d6c6b6a69686766656463626160
198345 [L1] Cache hit from L2: addr = 3b3, data = 63
198345 [TEST] CPU read @0x54c
198355 [L1] Cache miss: addr = 54c
198355 [TEST] CPU read @0x4fe
198375 [L2] Cache hit: addr = 54c, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
198385 [L1] Cache Allocate: addr = 4fe data = 4f4e4d4c4b4a49484746454443424140
198385 [L1] Cache hit from L2: addr = 4fe, data = 4e
198385 [TEST] CPU read @0x591
198395 [L1] Cache miss: addr = 591
198395 [TEST] CPU read @0x2c7
198415 [L2] Cache miss: addr = 591
198425 [MEM] Mem hit: addr = 580, data = 80
198435 [L2] Cache Allocate: addr = 591 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
198445 [L1] Cache Allocate: addr = 2c7 data = 9f9e9d9c9b9a99989796959493929190
198445 [L1] Cache hit from L2: addr = 2c7, data = 97
198445 [TEST] CPU read @0x49e
198455 [L1] Cache miss: addr = 49e
198455 [TEST] CPU read @0x4a5
198475 [L2] Cache miss: addr = 49e
198485 [MEM] Mem hit: addr = 480, data = 80
198495 [L2] Cache Allocate: addr = 49e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
198505 [L1] Cache Allocate: addr = 4a5 data = 9f9e9d9c9b9a99989796959493929190
198505 [L1] Cache hit from L2: addr = 4a5, data = 95
198505 [TEST] CPU read @0x665
198515 [L1] Cache miss: addr = 665
198515 [TEST] CPU read @0x108
198535 [L2] Cache miss: addr = 665
198545 [MEM] Mem hit: addr = 660, data = 60
198555 [L2] Cache Allocate: addr = 665 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
198565 [L1] Cache Allocate: addr = 108 data = 6f6e6d6c6b6a69686766656463626160
198565 [L1] Cache hit from L2: addr = 108, data = 68
198565 [TEST] CPU read @0x10c
198575 [L1] Cache hit: addr = 10c, data = 6c
198575 [TEST] CPU read @0x158
198585 [L1] Cache miss: addr = 158
198585 [TEST] CPU read @0x773
198605 [L2] Cache miss: addr = 158
198615 [MEM] Mem hit: addr = 140, data = 40
198625 [L2] Cache Allocate: addr = 158 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
198635 [L1] Cache Allocate: addr = 773 data = 5f5e5d5c5b5a59585756555453525150
198635 [L1] Cache hit from L2: addr = 773, data = 53
198635 [TEST] CPU read @0x78b
198645 [L1] Cache miss: addr = 78b
198645 [TEST] CPU read @0x326
198665 [L2] Cache miss: addr = 78b
198675 [MEM] Mem hit: addr = 780, data = 80
198685 [L2] Cache Allocate: addr = 78b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
198695 [L1] Cache Allocate: addr = 326 data = 8f8e8d8c8b8a89888786858483828180
198695 [L1] Cache hit from L2: addr = 326, data = 86
198695 [TEST] CPU read @0x361
198705 [L1] Cache miss: addr = 361
198705 [TEST] CPU read @0x5eb
198725 [L2] Cache miss: addr = 361
198735 [MEM] Mem hit: addr = 360, data = 60
198745 [L2] Cache Allocate: addr = 361 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
198755 [L1] Cache Allocate: addr = 5eb data = 6f6e6d6c6b6a69686766656463626160
198755 [L1] Cache hit from L2: addr = 5eb, data = 6b
198755 [TEST] CPU read @0x46e
198765 [L1] Cache miss: addr = 46e
198765 [TEST] CPU read @0x03d
198785 [L2] Cache miss: addr = 46e
198795 [MEM] Mem hit: addr = 460, data = 60
198805 [L2] Cache Allocate: addr = 46e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
198815 [L1] Cache Allocate: addr = 03d data = 6f6e6d6c6b6a69686766656463626160
198815 [L1] Cache hit from L2: addr = 03d, data = 6d
198815 [TEST] CPU read @0x0a4
198825 [L1] Cache miss: addr = 0a4
198825 [TEST] CPU read @0x49f
198845 [L2] Cache hit: addr = 0a4, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
198855 [L1] Cache Allocate: addr = 49f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
198855 [L1] Cache hit from L2: addr = 49f, data = af
198855 [TEST] CPU read @0x31b
198865 [L1] Cache miss: addr = 31b
198865 [TEST] CPU read @0x570
198885 [L2] Cache miss: addr = 31b
198895 [MEM] Mem hit: addr = 300, data = 00
198905 [L2] Cache Allocate: addr = 31b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
198915 [L1] Cache Allocate: addr = 570 data = 1f1e1d1c1b1a19181716151413121110
198915 [L1] Cache hit from L2: addr = 570, data = 10
198915 [TEST] CPU read @0x108
198925 [L1] Cache hit: addr = 108, data = 68
198925 [TEST] CPU read @0x1ce
198935 [L1] Cache miss: addr = 1ce
198935 [TEST] CPU read @0x160
198955 [L2] Cache miss: addr = 1ce
198965 [MEM] Mem hit: addr = 1c0, data = c0
198975 [L2] Cache Allocate: addr = 1ce data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
198985 [L1] Cache Allocate: addr = 160 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
198985 [L1] Cache hit from L2: addr = 160, data = c0
198985 [TEST] CPU read @0x3f0
198995 [L1] Cache miss: addr = 3f0
198995 [TEST] CPU read @0x302
199015 [L2] Cache miss: addr = 3f0
199025 [MEM] Mem hit: addr = 3e0, data = e0
199035 [L2] Cache Allocate: addr = 3f0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
199045 [L1] Cache Allocate: addr = 302 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
199045 [L1] Cache hit from L2: addr = 302, data = f2
199045 [TEST] CPU read @0x415
199055 [L1] Cache miss: addr = 415
199055 [TEST] CPU read @0x7db
199075 [L2] Cache miss: addr = 415
199085 [MEM] Mem hit: addr = 400, data = 00
199095 [L2] Cache Allocate: addr = 415 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
199105 [L1] Cache Allocate: addr = 7db data = 1f1e1d1c1b1a19181716151413121110
199105 [L1] Cache hit from L2: addr = 7db, data = 1b
199105 [TEST] CPU read @0x0ab
199115 [L1] Cache miss: addr = 0ab
199115 [TEST] CPU read @0x57f
199135 [L2] Cache hit: addr = 0ab, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
199145 [L1] Cache Allocate: addr = 57f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
199145 [L1] Cache hit from L2: addr = 57f, data = af
199145 [TEST] CPU read @0x451
199155 [L1] Cache miss: addr = 451
199155 [TEST] CPU read @0x3b9
199175 [L2] Cache miss: addr = 451
199185 [MEM] Mem hit: addr = 440, data = 40
199195 [L2] Cache Allocate: addr = 451 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
199205 [L1] Cache Allocate: addr = 3b9 data = 5f5e5d5c5b5a59585756555453525150
199205 [L1] Cache hit from L2: addr = 3b9, data = 59
199205 [TEST] CPU read @0x0e8
199215 [L1] Cache miss: addr = 0e8
199215 [TEST] CPU read @0x1f0
199235 [L2] Cache miss: addr = 0e8
199245 [MEM] Mem hit: addr = 0e0, data = e0
199255 [L2] Cache Allocate: addr = 0e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
199265 [L1] Cache Allocate: addr = 1f0 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
199265 [L1] Cache hit from L2: addr = 1f0, data = e0
199265 [TEST] CPU read @0x7de
199275 [L1] Cache hit: addr = 7de, data = 1e
199275 [TEST] CPU read @0x12d
199285 [L1] Cache miss: addr = 12d
199285 [TEST] CPU read @0x6f2
199305 [L2] Cache hit: addr = 12d, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
199315 [L1] Cache Allocate: addr = 6f2 data = 2f2e2d2c2b2a29282726252423222120
199315 [L1] Cache hit from L2: addr = 6f2, data = 22
199315 [TEST] CPU read @0x696
199325 [L1] Cache miss: addr = 696
199325 [TEST] CPU read @0x7f6
199345 [L2] Cache miss: addr = 696
199355 [MEM] Mem hit: addr = 680, data = 80
199365 [L2] Cache Allocate: addr = 696 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
199375 [L1] Cache Allocate: addr = 7f6 data = 9f9e9d9c9b9a99989796959493929190
199375 [L1] Cache hit from L2: addr = 7f6, data = 96
199375 [TEST] CPU read @0x5ad
199385 [L1] Cache miss: addr = 5ad
199385 [TEST] CPU read @0x165
199405 [L2] Cache miss: addr = 5ad
199415 [MEM] Mem hit: addr = 5a0, data = a0
199425 [L2] Cache Allocate: addr = 5ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
199435 [L1] Cache Allocate: addr = 165 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
199435 [L1] Cache hit from L2: addr = 165, data = a5
199435 [TEST] CPU read @0x0e1
199445 [L1] Cache miss: addr = 0e1
199445 [TEST] CPU read @0x494
199465 [L2] Cache hit: addr = 0e1, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
199475 [L1] Cache Allocate: addr = 494 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
199475 [L1] Cache hit from L2: addr = 494, data = e4
199475 [TEST] CPU read @0x25b
199485 [L1] Cache miss: addr = 25b
199485 [TEST] CPU read @0x144
199505 [L2] Cache miss: addr = 25b
199515 [MEM] Mem hit: addr = 240, data = 40
199525 [L2] Cache Allocate: addr = 25b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
199535 [L1] Cache Allocate: addr = 144 data = 5f5e5d5c5b5a59585756555453525150
199535 [L1] Cache hit from L2: addr = 144, data = 54
199535 [TEST] CPU read @0x109
199545 [L1] Cache miss: addr = 109
199545 [TEST] CPU read @0x2b4
199565 [L2] Cache miss: addr = 109
199575 [MEM] Mem hit: addr = 100, data = 00
199585 [L2] Cache Allocate: addr = 109 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
199595 [L1] Cache Allocate: addr = 2b4 data = 0f0e0d0c0b0a09080706050403020100
199595 [L1] Cache hit from L2: addr = 2b4, data = 04
199595 [TEST] CPU read @0x49f
199605 [L1] Cache hit: addr = 49f, data = ef
199605 [TEST] CPU read @0x450
199615 [L1] Cache miss: addr = 450
199615 [TEST] CPU read @0x5a4
199635 [L2] Cache miss: addr = 450
199645 [MEM] Mem hit: addr = 440, data = 40
199655 [L2] Cache Allocate: addr = 450 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
199665 [L1] Cache Allocate: addr = 5a4 data = 5f5e5d5c5b5a59585756555453525150
199665 [L1] Cache hit from L2: addr = 5a4, data = 54
199665 [TEST] CPU read @0x741
199675 [L1] Cache miss: addr = 741
199675 [TEST] CPU read @0x25f
199695 [L2] Cache miss: addr = 741
199705 [MEM] Mem hit: addr = 740, data = 40
199715 [L2] Cache Allocate: addr = 741 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
199725 [L1] Cache Allocate: addr = 25f data = 4f4e4d4c4b4a49484746454443424140
199725 [L1] Cache hit from L2: addr = 25f, data = 4f
199725 [TEST] CPU read @0x4e3
199735 [L1] Cache miss: addr = 4e3
199735 [TEST] CPU read @0x163
199755 [L2] Cache miss: addr = 4e3
199765 [MEM] Mem hit: addr = 4e0, data = e0
199775 [L2] Cache Allocate: addr = 4e3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
199785 [L1] Cache Allocate: addr = 163 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
199785 [L1] Cache hit from L2: addr = 163, data = e3
199785 [TEST] CPU read @0x18a
199795 [L1] Cache miss: addr = 18a
199795 [TEST] CPU read @0x4d8
199815 [L2] Cache hit: addr = 18a, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
199825 [L1] Cache Allocate: addr = 4d8 data = 8f8e8d8c8b8a89888786858483828180
199825 [L1] Cache hit from L2: addr = 4d8, data = 88
199825 [TEST] CPU read @0x3c2
199835 [L1] Cache miss: addr = 3c2
199835 [TEST] CPU read @0x2bc
199855 [L2] Cache miss: addr = 3c2
199865 [MEM] Mem hit: addr = 3c0, data = c0
199875 [L2] Cache Allocate: addr = 3c2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
199885 [L1] Cache Allocate: addr = 2bc data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
199885 [L1] Cache hit from L2: addr = 2bc, data = cc
199885 [TEST] CPU read @0x3a3
199895 [L1] Cache miss: addr = 3a3
199895 [TEST] CPU read @0x088
199915 [L2] Cache miss: addr = 3a3
199925 [MEM] Mem hit: addr = 3a0, data = a0
199935 [L2] Cache Allocate: addr = 3a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
199945 [L1] Cache Allocate: addr = 088 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
199945 [L1] Cache hit from L2: addr = 088, data = a8
199945 [TEST] CPU read @0x40f
199955 [L1] Cache miss: addr = 40f
199955 [TEST] CPU read @0x0b5
199975 [L2] Cache miss: addr = 40f
199985 [MEM] Mem hit: addr = 400, data = 00
199995 [L2] Cache Allocate: addr = 40f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
200005 [L1] Cache Allocate: addr = 0b5 data = 0f0e0d0c0b0a09080706050403020100
200005 [L1] Cache hit from L2: addr = 0b5, data = 05
200005 [TEST] CPU read @0x271
200015 [L1] Cache miss: addr = 271
200015 [TEST] CPU read @0x420
200035 [L2] Cache hit: addr = 271, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
200045 [L1] Cache Allocate: addr = 420 data = 6f6e6d6c6b6a69686766656463626160
200045 [L1] Cache hit from L2: addr = 420, data = 60
200045 [TEST] CPU read @0x2f5
200055 [L1] Cache miss: addr = 2f5
200055 [TEST] CPU read @0x585
200075 [L2] Cache miss: addr = 2f5
200085 [MEM] Mem hit: addr = 2e0, data = e0
200095 [L2] Cache Allocate: addr = 2f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
200105 [L1] Cache Allocate: addr = 585 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
200105 [L1] Cache hit from L2: addr = 585, data = f5
200105 [TEST] CPU read @0x2d2
200115 [L1] Cache miss: addr = 2d2
200115 [TEST] CPU read @0x001
200135 [L2] Cache miss: addr = 2d2
200145 [MEM] Mem hit: addr = 2c0, data = c0
200155 [L2] Cache Allocate: addr = 2d2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
200165 [L1] Cache Allocate: addr = 001 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
200165 [L1] Cache hit from L2: addr = 001, data = d1
200165 [TEST] CPU read @0x01d
200175 [L1] Cache miss: addr = 01d
200175 [TEST] CPU read @0x13e
200195 [L2] Cache miss: addr = 01d
200205 [MEM] Mem hit: addr = 000, data = 00
200215 [L2] Cache Allocate: addr = 01d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
200225 [L1] Cache Allocate: addr = 13e data = 1f1e1d1c1b1a19181716151413121110
200225 [L1] Cache hit from L2: addr = 13e, data = 1e
200225 [TEST] CPU read @0x6ad
200235 [L1] Cache miss: addr = 6ad
200235 [TEST] CPU read @0x12f
200255 [L2] Cache miss: addr = 6ad
200265 [MEM] Mem hit: addr = 6a0, data = a0
200275 [L2] Cache Allocate: addr = 6ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
200285 [L1] Cache Allocate: addr = 12f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
200285 [L1] Cache hit from L2: addr = 12f, data = af
200285 [TEST] CPU read @0x18a
200295 [L1] Cache miss: addr = 18a
200295 [TEST] CPU read @0x04a
200315 [L2] Cache hit: addr = 18a, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
200325 [L1] Cache Allocate: addr = 04a data = 8f8e8d8c8b8a89888786858483828180
200325 [L1] Cache hit from L2: addr = 04a, data = 8a
200325 [TEST] CPU read @0x43e
200335 [L1] Cache miss: addr = 43e
200335 [TEST] CPU read @0x439
200355 [L2] Cache miss: addr = 43e
200365 [MEM] Mem hit: addr = 420, data = 20
200375 [L2] Cache Allocate: addr = 43e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
200385 [L1] Cache Allocate: addr = 439 data = 3f3e3d3c3b3a39383736353433323130
200385 [L1] Cache hit from L2: addr = 439, data = 39
200385 [TEST] CPU read @0x6f4
200395 [L1] Cache miss: addr = 6f4
200395 [TEST] CPU read @0x6e1
200415 [L2] Cache miss: addr = 6f4
200425 [MEM] Mem hit: addr = 6e0, data = e0
200435 [L2] Cache Allocate: addr = 6f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
200445 [L1] Cache Allocate: addr = 6e1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
200445 [L1] Cache hit from L2: addr = 6e1, data = f1
200445 [TEST] CPU read @0x784
200455 [L1] Cache miss: addr = 784
200455 [TEST] CPU read @0x60d
200475 [L2] Cache miss: addr = 784
200485 [MEM] Mem hit: addr = 780, data = 80
200495 [L2] Cache Allocate: addr = 784 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
200505 [L1] Cache Allocate: addr = 60d data = 8f8e8d8c8b8a89888786858483828180
200505 [L1] Cache hit from L2: addr = 60d, data = 8d
200505 [TEST] CPU read @0x636
200515 [L1] Cache miss: addr = 636
200515 [TEST] CPU read @0x033
200535 [L2] Cache miss: addr = 636
200545 [MEM] Mem hit: addr = 620, data = 20
200555 [L2] Cache Allocate: addr = 636 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
200565 [L1] Cache Allocate: addr = 033 data = 3f3e3d3c3b3a39383736353433323130
200565 [L1] Cache hit from L2: addr = 033, data = 33
200565 [TEST] CPU read @0x117
200575 [L1] Cache miss: addr = 117
200575 [TEST] CPU read @0x02c
200595 [L2] Cache miss: addr = 117
200605 [MEM] Mem hit: addr = 100, data = 00
200615 [L2] Cache Allocate: addr = 117 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
200625 [L1] Cache Allocate: addr = 02c data = 1f1e1d1c1b1a19181716151413121110
200625 [L1] Cache hit from L2: addr = 02c, data = 1c
200625 [TEST] CPU read @0x7eb
200635 [L1] Cache miss: addr = 7eb
200635 [TEST] CPU read @0x38b
200655 [L2] Cache miss: addr = 7eb
200665 [MEM] Mem hit: addr = 7e0, data = e0
200675 [L2] Cache Allocate: addr = 7eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
200685 [L1] Cache Allocate: addr = 38b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
200685 [L1] Cache hit from L2: addr = 38b, data = eb
200685 [TEST] CPU read @0x14f
200695 [L1] Cache miss: addr = 14f
200695 [TEST] CPU read @0x341
200715 [L2] Cache miss: addr = 14f
200725 [MEM] Mem hit: addr = 140, data = 40
200735 [L2] Cache Allocate: addr = 14f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
200745 [L1] Cache Allocate: addr = 341 data = 4f4e4d4c4b4a49484746454443424140
200745 [L1] Cache hit from L2: addr = 341, data = 41
200745 [TEST] CPU read @0x0ce
200755 [L1] Cache miss: addr = 0ce
200755 [TEST] CPU read @0x112
200775 [L2] Cache miss: addr = 0ce
200785 [MEM] Mem hit: addr = 0c0, data = c0
200795 [L2] Cache Allocate: addr = 0ce data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
200805 [L1] Cache Allocate: addr = 112 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
200805 [L1] Cache hit from L2: addr = 112, data = c2
200805 [TEST] CPU read @0x00b
200815 [L1] Cache miss: addr = 00b
200815 [TEST] CPU read @0x484
200835 [L2] Cache miss: addr = 00b
200845 [MEM] Mem hit: addr = 000, data = 00
200855 [L2] Cache Allocate: addr = 00b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
200865 [L1] Cache Allocate: addr = 484 data = 0f0e0d0c0b0a09080706050403020100
200865 [L1] Cache hit from L2: addr = 484, data = 04
200865 [TEST] CPU read @0x3ff
200875 [L1] Cache miss: addr = 3ff
200875 [TEST] CPU read @0x771
200895 [L2] Cache miss: addr = 3ff
200905 [MEM] Mem hit: addr = 3e0, data = e0
200915 [L2] Cache Allocate: addr = 3ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
200925 [L1] Cache Allocate: addr = 771 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
200925 [L1] Cache hit from L2: addr = 771, data = f1
200925 [TEST] CPU read @0x6ed
200935 [L1] Cache hit: addr = 6ed, data = fd
200935 [TEST] CPU read @0x5ec
200945 [L1] Cache miss: addr = 5ec
200945 [TEST] CPU read @0x7b0
200965 [L2] Cache hit: addr = 5ec, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
200975 [L1] Cache Allocate: addr = 7b0 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
200975 [L1] Cache hit from L2: addr = 7b0, data = e0
200975 [TEST] CPU read @0x112
200985 [L1] Cache hit: addr = 112, data = c2
200985 [TEST] CPU read @0x56d
200995 [L1] Cache miss: addr = 56d
200995 [TEST] CPU read @0x6a6
201015 [L2] Cache miss: addr = 56d
201025 [MEM] Mem hit: addr = 560, data = 60
201035 [L2] Cache Allocate: addr = 56d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
201045 [L1] Cache Allocate: addr = 6a6 data = 6f6e6d6c6b6a69686766656463626160
201045 [L1] Cache hit from L2: addr = 6a6, data = 66
201045 [TEST] CPU read @0x170
201055 [L1] Cache miss: addr = 170
201055 [TEST] CPU read @0x329
201075 [L2] Cache miss: addr = 170
201085 [MEM] Mem hit: addr = 160, data = 60
201095 [L2] Cache Allocate: addr = 170 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
201105 [L1] Cache Allocate: addr = 329 data = 7f7e7d7c7b7a79787776757473727170
201105 [L1] Cache hit from L2: addr = 329, data = 79
201105 [TEST] CPU read @0x795
201115 [L1] Cache miss: addr = 795
201115 [TEST] CPU read @0x6c1
201135 [L2] Cache hit: addr = 795, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
201145 [L1] Cache Allocate: addr = 6c1 data = 8f8e8d8c8b8a89888786858483828180
201145 [L1] Cache hit from L2: addr = 6c1, data = 81
201145 [TEST] CPU read @0x68e
201155 [L1] Cache miss: addr = 68e
201155 [TEST] CPU read @0x649
201175 [L2] Cache miss: addr = 68e
201185 [MEM] Mem hit: addr = 680, data = 80
201195 [L2] Cache Allocate: addr = 68e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
201205 [L1] Cache Allocate: addr = 649 data = 8f8e8d8c8b8a89888786858483828180
201205 [L1] Cache hit from L2: addr = 649, data = 89
201205 [TEST] CPU read @0x3b8
201215 [L1] Cache miss: addr = 3b8
201215 [TEST] CPU read @0x097
201235 [L2] Cache miss: addr = 3b8
201245 [MEM] Mem hit: addr = 3a0, data = a0
201255 [L2] Cache Allocate: addr = 3b8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
201265 [L1] Cache Allocate: addr = 097 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
201265 [L1] Cache hit from L2: addr = 097, data = b7
201265 [TEST] CPU read @0x2bf
201275 [L1] Cache miss: addr = 2bf
201275 [TEST] CPU read @0x5b2
201295 [L2] Cache miss: addr = 2bf
201305 [MEM] Mem hit: addr = 2a0, data = a0
201315 [L2] Cache Allocate: addr = 2bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
201325 [L1] Cache Allocate: addr = 5b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
201325 [L1] Cache hit from L2: addr = 5b2, data = b2
201325 [TEST] CPU read @0x30c
201335 [L1] Cache miss: addr = 30c
201335 [TEST] CPU read @0x7d8
201355 [L2] Cache miss: addr = 30c
201365 [MEM] Mem hit: addr = 300, data = 00
201375 [L2] Cache Allocate: addr = 30c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
201385 [L1] Cache Allocate: addr = 7d8 data = 0f0e0d0c0b0a09080706050403020100
201385 [L1] Cache hit from L2: addr = 7d8, data = 08
201385 [TEST] CPU read @0x29b
201395 [L1] Cache miss: addr = 29b
201395 [TEST] CPU read @0x422
201415 [L2] Cache miss: addr = 29b
201425 [MEM] Mem hit: addr = 280, data = 80
201435 [L2] Cache Allocate: addr = 29b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
201445 [L1] Cache Allocate: addr = 422 data = 9f9e9d9c9b9a99989796959493929190
201445 [L1] Cache hit from L2: addr = 422, data = 92
201445 [TEST] CPU read @0x26e
201455 [L1] Cache miss: addr = 26e
201455 [TEST] CPU read @0x1c1
201475 [L2] Cache hit: addr = 26e, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
201485 [L1] Cache Allocate: addr = 1c1 data = 6f6e6d6c6b6a69686766656463626160
201485 [L1] Cache hit from L2: addr = 1c1, data = 61
201485 [TEST] CPU read @0x104
201495 [L1] Cache miss: addr = 104
201495 [TEST] CPU read @0x44b
201515 [L2] Cache miss: addr = 104
201525 [MEM] Mem hit: addr = 100, data = 00
201535 [L2] Cache Allocate: addr = 104 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
201545 [L1] Cache Allocate: addr = 44b data = 0f0e0d0c0b0a09080706050403020100
201545 [L1] Cache hit from L2: addr = 44b, data = 0b
201545 [TEST] CPU read @0x034
201555 [L1] Cache miss: addr = 034
201555 [TEST] CPU read @0x767
201575 [L2] Cache miss: addr = 034
201585 [MEM] Mem hit: addr = 020, data = 20
201595 [L2] Cache Allocate: addr = 034 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
201605 [L1] Cache Allocate: addr = 767 data = 3f3e3d3c3b3a39383736353433323130
201605 [L1] Cache hit from L2: addr = 767, data = 37
201605 [TEST] CPU read @0x015
201615 [L1] Cache miss: addr = 015
201615 [TEST] CPU read @0x0b4
201635 [L2] Cache miss: addr = 015
201645 [MEM] Mem hit: addr = 000, data = 00
201655 [L2] Cache Allocate: addr = 015 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
201665 [L1] Cache Allocate: addr = 0b4 data = 1f1e1d1c1b1a19181716151413121110
201665 [L1] Cache hit from L2: addr = 0b4, data = 14
201665 [TEST] CPU read @0x75f
201675 [L1] Cache miss: addr = 75f
201675 [TEST] CPU read @0x69d
201695 [L2] Cache miss: addr = 75f
201705 [MEM] Mem hit: addr = 740, data = 40
201715 [L2] Cache Allocate: addr = 75f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
201725 [L1] Cache Allocate: addr = 69d data = 5f5e5d5c5b5a59585756555453525150
201725 [L1] Cache hit from L2: addr = 69d, data = 5d
201725 [TEST] CPU read @0x1ac
201735 [L1] Cache miss: addr = 1ac
201735 [TEST] CPU read @0x438
201755 [L2] Cache miss: addr = 1ac
201765 [MEM] Mem hit: addr = 1a0, data = a0
201775 [L2] Cache Allocate: addr = 1ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
201785 [L1] Cache Allocate: addr = 438 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
201785 [L1] Cache hit from L2: addr = 438, data = a8
201785 [TEST] CPU read @0x204
201795 [L1] Cache miss: addr = 204
201795 [TEST] CPU read @0x55c
201815 [L2] Cache miss: addr = 204
201825 [MEM] Mem hit: addr = 200, data = 00
201835 [L2] Cache Allocate: addr = 204 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
201845 [L1] Cache Allocate: addr = 55c data = 0f0e0d0c0b0a09080706050403020100
201845 [L1] Cache hit from L2: addr = 55c, data = 0c
201845 [TEST] CPU read @0x32f
201855 [L1] Cache miss: addr = 32f
201855 [TEST] CPU read @0x5e6
201875 [L2] Cache miss: addr = 32f
201885 [MEM] Mem hit: addr = 320, data = 20
201895 [L2] Cache Allocate: addr = 32f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
201905 [L1] Cache Allocate: addr = 5e6 data = 2f2e2d2c2b2a29282726252423222120
201905 [L1] Cache hit from L2: addr = 5e6, data = 26
201905 [TEST] CPU read @0x64a
201915 [L1] Cache miss: addr = 64a
201915 [TEST] CPU read @0x539
201935 [L2] Cache miss: addr = 64a
201945 [MEM] Mem hit: addr = 640, data = 40
201955 [L2] Cache Allocate: addr = 64a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
201965 [L1] Cache Allocate: addr = 539 data = 4f4e4d4c4b4a49484746454443424140
201965 [L1] Cache hit from L2: addr = 539, data = 49
201965 [TEST] CPU read @0x394
201975 [L1] Cache miss: addr = 394
201975 [TEST] CPU read @0x45e
201995 [L2] Cache miss: addr = 394
202005 [MEM] Mem hit: addr = 380, data = 80
202015 [L2] Cache Allocate: addr = 394 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
202025 [L1] Cache Allocate: addr = 45e data = 9f9e9d9c9b9a99989796959493929190
202025 [L1] Cache hit from L2: addr = 45e, data = 9e
202025 [TEST] CPU read @0x6d4
202035 [L1] Cache miss: addr = 6d4
202035 [TEST] CPU read @0x3ce
202055 [L2] Cache hit: addr = 6d4, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
202065 [L1] Cache Allocate: addr = 3ce data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
202065 [L1] Cache hit from L2: addr = 3ce, data = ce
202065 [TEST] CPU read @0x65d
202075 [L1] Cache miss: addr = 65d
202075 [TEST] CPU read @0x688
202095 [L2] Cache hit: addr = 65d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
202105 [L1] Cache Allocate: addr = 688 data = 4f4e4d4c4b4a49484746454443424140
202105 [L1] Cache hit from L2: addr = 688, data = 48
202105 [TEST] CPU read @0x0e2
202115 [L1] Cache miss: addr = 0e2
202115 [TEST] CPU read @0x29d
202135 [L2] Cache miss: addr = 0e2
202145 [MEM] Mem hit: addr = 0e0, data = e0
202155 [L2] Cache Allocate: addr = 0e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
202165 [L1] Cache Allocate: addr = 29d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
202165 [L1] Cache hit from L2: addr = 29d, data = ed
202165 [TEST] CPU read @0x182
202175 [L1] Cache miss: addr = 182
202175 [TEST] CPU read @0x2c0
202195 [L2] Cache hit: addr = 182, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
202205 [L1] Cache Allocate: addr = 2c0 data = 8f8e8d8c8b8a89888786858483828180
202205 [L1] Cache hit from L2: addr = 2c0, data = 80
202205 [TEST] CPU read @0x617
202215 [L1] Cache miss: addr = 617
202215 [TEST] CPU read @0x059
202235 [L2] Cache miss: addr = 617
202245 [MEM] Mem hit: addr = 600, data = 00
202255 [L2] Cache Allocate: addr = 617 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
202265 [L1] Cache Allocate: addr = 059 data = 1f1e1d1c1b1a19181716151413121110
202265 [L1] Cache hit from L2: addr = 059, data = 19
202265 [TEST] CPU read @0x7ff
202275 [L1] Cache miss: addr = 7ff
202275 [TEST] CPU read @0x13c
202295 [L2] Cache miss: addr = 7ff
202305 [MEM] Mem hit: addr = 7e0, data = e0
202315 [L2] Cache Allocate: addr = 7ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
202325 [L1] Cache Allocate: addr = 13c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
202325 [L1] Cache hit from L2: addr = 13c, data = fc
202325 [TEST] CPU read @0x72c
202335 [L1] Cache miss: addr = 72c
202335 [TEST] CPU read @0x716
202355 [L2] Cache miss: addr = 72c
202365 [MEM] Mem hit: addr = 720, data = 20
202375 [L2] Cache Allocate: addr = 72c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
202385 [L1] Cache Allocate: addr = 716 data = 2f2e2d2c2b2a29282726252423222120
202385 [L1] Cache hit from L2: addr = 716, data = 26
202385 [TEST] CPU read @0x203
202395 [L1] Cache miss: addr = 203
202395 [TEST] CPU read @0x7e3
202415 [L2] Cache miss: addr = 203
202425 [MEM] Mem hit: addr = 200, data = 00
202435 [L2] Cache Allocate: addr = 203 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
202445 [L1] Cache Allocate: addr = 7e3 data = 0f0e0d0c0b0a09080706050403020100
202445 [L1] Cache hit from L2: addr = 7e3, data = 03
202445 [TEST] CPU read @0x06b
202455 [L1] Cache miss: addr = 06b
202455 [TEST] CPU read @0x253
202475 [L2] Cache miss: addr = 06b
202485 [MEM] Mem hit: addr = 060, data = 60
202495 [L2] Cache Allocate: addr = 06b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
202505 [L1] Cache Allocate: addr = 253 data = 6f6e6d6c6b6a69686766656463626160
202505 [L1] Cache hit from L2: addr = 253, data = 63
202505 [TEST] CPU read @0x16d
202515 [L1] Cache miss: addr = 16d
202515 [TEST] CPU read @0x149
202535 [L2] Cache miss: addr = 16d
202545 [MEM] Mem hit: addr = 160, data = 60
202555 [L2] Cache Allocate: addr = 16d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
202565 [L1] Cache Allocate: addr = 149 data = 6f6e6d6c6b6a69686766656463626160
202565 [L1] Cache hit from L2: addr = 149, data = 69
202565 [TEST] CPU read @0x64b
202575 [L1] Cache miss: addr = 64b
202575 [TEST] CPU read @0x358
202595 [L2] Cache hit: addr = 64b, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
202605 [L1] Cache Allocate: addr = 358 data = 4f4e4d4c4b4a49484746454443424140
202605 [L1] Cache hit from L2: addr = 358, data = 48
202605 [TEST] CPU read @0x4a3
202615 [L1] Cache miss: addr = 4a3
202615 [TEST] CPU read @0x20b
202635 [L2] Cache miss: addr = 4a3
202645 [MEM] Mem hit: addr = 4a0, data = a0
202655 [L2] Cache Allocate: addr = 4a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
202665 [L1] Cache Allocate: addr = 20b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
202665 [L1] Cache hit from L2: addr = 20b, data = ab
202665 [TEST] CPU read @0x60b
202675 [L1] Cache miss: addr = 60b
202675 [TEST] CPU read @0x7e2
202695 [L2] Cache miss: addr = 60b
202705 [MEM] Mem hit: addr = 600, data = 00
202715 [L2] Cache Allocate: addr = 60b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
202725 [L1] Cache Allocate: addr = 7e2 data = 0f0e0d0c0b0a09080706050403020100
202725 [L1] Cache hit from L2: addr = 7e2, data = 02
202725 [TEST] CPU read @0x55f
202735 [L1] Cache miss: addr = 55f
202735 [TEST] CPU read @0x146
202755 [L2] Cache hit: addr = 55f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
202765 [L1] Cache Allocate: addr = 146 data = 4f4e4d4c4b4a49484746454443424140
202765 [L1] Cache hit from L2: addr = 146, data = 46
202765 [TEST] CPU read @0x199
202775 [L1] Cache miss: addr = 199
202775 [TEST] CPU read @0x48c
202795 [L2] Cache hit: addr = 199, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
202805 [L1] Cache Allocate: addr = 48c data = 8f8e8d8c8b8a89888786858483828180
202805 [L1] Cache hit from L2: addr = 48c, data = 8c
202805 [TEST] CPU read @0x489
202815 [L1] Cache hit: addr = 489, data = 89
202815 [TEST] CPU read @0x658
202825 [L1] Cache miss: addr = 658
202825 [TEST] CPU read @0x7a4
202845 [L2] Cache hit: addr = 658, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
202855 [L1] Cache Allocate: addr = 7a4 data = 4f4e4d4c4b4a49484746454443424140
202855 [L1] Cache hit from L2: addr = 7a4, data = 44
202855 [TEST] CPU read @0x1f7
202865 [L1] Cache miss: addr = 1f7
202865 [TEST] CPU read @0x7ba
202885 [L2] Cache miss: addr = 1f7
202895 [MEM] Mem hit: addr = 1e0, data = e0
202905 [L2] Cache Allocate: addr = 1f7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
202915 [L1] Cache Allocate: addr = 7ba data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
202915 [L1] Cache hit from L2: addr = 7ba, data = fa
202915 [TEST] CPU read @0x7ac
202925 [L1] Cache hit: addr = 7ac, data = 4c
202925 [TEST] CPU read @0x631
202935 [L1] Cache miss: addr = 631
202935 [TEST] CPU read @0x52d
202955 [L2] Cache miss: addr = 631
202965 [MEM] Mem hit: addr = 620, data = 20
202975 [L2] Cache Allocate: addr = 631 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
202985 [L1] Cache Allocate: addr = 52d data = 3f3e3d3c3b3a39383736353433323130
202985 [L1] Cache hit from L2: addr = 52d, data = 3d
202985 [TEST] CPU read @0x675
202995 [L1] Cache miss: addr = 675
202995 [TEST] CPU read @0x1c5
203015 [L2] Cache miss: addr = 675
203025 [MEM] Mem hit: addr = 660, data = 60
203035 [L2] Cache Allocate: addr = 675 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
203045 [L1] Cache Allocate: addr = 1c5 data = 7f7e7d7c7b7a79787776757473727170
203045 [L1] Cache hit from L2: addr = 1c5, data = 75
203045 [TEST] CPU read @0x387
203055 [L1] Cache miss: addr = 387
203055 [TEST] CPU read @0x120
203075 [L2] Cache hit: addr = 387, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
203085 [L1] Cache Allocate: addr = 120 data = 8f8e8d8c8b8a89888786858483828180
203085 [L1] Cache hit from L2: addr = 120, data = 80
203085 [TEST] CPU read @0x0bd
203095 [L1] Cache miss: addr = 0bd
203095 [TEST] CPU read @0x542
203115 [L2] Cache hit: addr = 0bd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
203125 [L1] Cache Allocate: addr = 542 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
203125 [L1] Cache hit from L2: addr = 542, data = a2
203125 [TEST] CPU read @0x0cf
203135 [L1] Cache miss: addr = 0cf
203135 [TEST] CPU read @0x6da
203155 [L2] Cache hit: addr = 0cf, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
203165 [L1] Cache Allocate: addr = 6da data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
203165 [L1] Cache hit from L2: addr = 6da, data = ca
203165 [TEST] CPU read @0x215
203175 [L1] Cache miss: addr = 215
203175 [TEST] CPU read @0x00d
203195 [L2] Cache miss: addr = 215
203205 [MEM] Mem hit: addr = 200, data = 00
203215 [L2] Cache Allocate: addr = 215 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
203225 [L1] Cache Allocate: addr = 00d data = 1f1e1d1c1b1a19181716151413121110
203225 [L1] Cache hit from L2: addr = 00d, data = 1d
203225 [TEST] CPU read @0x33b
203235 [L1] Cache miss: addr = 33b
203235 [TEST] CPU read @0x141
203255 [L2] Cache miss: addr = 33b
203265 [MEM] Mem hit: addr = 320, data = 20
203275 [L2] Cache Allocate: addr = 33b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
203285 [L1] Cache Allocate: addr = 141 data = 3f3e3d3c3b3a39383736353433323130
203285 [L1] Cache hit from L2: addr = 141, data = 31
203285 [TEST] CPU read @0x787
203295 [L1] Cache miss: addr = 787
203295 [TEST] CPU read @0x172
203315 [L2] Cache miss: addr = 787
203325 [MEM] Mem hit: addr = 780, data = 80
203335 [L2] Cache Allocate: addr = 787 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
203345 [L1] Cache Allocate: addr = 172 data = 8f8e8d8c8b8a89888786858483828180
203345 [L1] Cache hit from L2: addr = 172, data = 82
203345 [TEST] CPU read @0x412
203355 [L1] Cache miss: addr = 412
203355 [TEST] CPU read @0x4f4
203375 [L2] Cache miss: addr = 412
203385 [MEM] Mem hit: addr = 400, data = 00
203395 [L2] Cache Allocate: addr = 412 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
203405 [L1] Cache Allocate: addr = 4f4 data = 1f1e1d1c1b1a19181716151413121110
203405 [L1] Cache hit from L2: addr = 4f4, data = 14
203405 [TEST] CPU read @0x2c5
203415 [L1] Cache miss: addr = 2c5
203415 [TEST] CPU read @0x060
203435 [L2] Cache miss: addr = 2c5
203445 [MEM] Mem hit: addr = 2c0, data = c0
203455 [L2] Cache Allocate: addr = 2c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
203465 [L1] Cache Allocate: addr = 060 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
203465 [L1] Cache hit from L2: addr = 060, data = c0
203465 [TEST] CPU read @0x372
203475 [L1] Cache miss: addr = 372
203475 [TEST] CPU read @0x62c
203495 [L2] Cache miss: addr = 372
203505 [MEM] Mem hit: addr = 360, data = 60
203515 [L2] Cache Allocate: addr = 372 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
203525 [L1] Cache Allocate: addr = 62c data = 7f7e7d7c7b7a79787776757473727170
203525 [L1] Cache hit from L2: addr = 62c, data = 7c
203525 [TEST] CPU read @0x006
203535 [L1] Cache hit: addr = 006, data = 16
203535 [TEST] CPU read @0x471
203545 [L1] Cache miss: addr = 471
203545 [TEST] CPU read @0x324
203565 [L2] Cache miss: addr = 471
203575 [MEM] Mem hit: addr = 460, data = 60
203585 [L2] Cache Allocate: addr = 471 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
203595 [L1] Cache Allocate: addr = 324 data = 7f7e7d7c7b7a79787776757473727170
203595 [L1] Cache hit from L2: addr = 324, data = 74
203595 [TEST] CPU read @0x22a
203605 [L1] Cache miss: addr = 22a
203605 [TEST] CPU read @0x7a9
203625 [L2] Cache miss: addr = 22a
203635 [MEM] Mem hit: addr = 220, data = 20
203645 [L2] Cache Allocate: addr = 22a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
203655 [L1] Cache Allocate: addr = 7a9 data = 2f2e2d2c2b2a29282726252423222120
203655 [L1] Cache hit from L2: addr = 7a9, data = 29
203655 [TEST] CPU read @0x00c
203665 [L1] Cache hit: addr = 00c, data = 1c
203665 [TEST] CPU read @0x05c
203675 [L1] Cache miss: addr = 05c
203675 [TEST] CPU read @0x518
203695 [L2] Cache miss: addr = 05c
203705 [MEM] Mem hit: addr = 040, data = 40
203715 [L2] Cache Allocate: addr = 05c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
203725 [L1] Cache Allocate: addr = 518 data = 5f5e5d5c5b5a59585756555453525150
203725 [L1] Cache hit from L2: addr = 518, data = 58
203725 [TEST] CPU read @0x442
203735 [L1] Cache miss: addr = 442
203735 [TEST] CPU read @0x750
203755 [L2] Cache miss: addr = 442
203765 [MEM] Mem hit: addr = 440, data = 40
203775 [L2] Cache Allocate: addr = 442 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
203785 [L1] Cache Allocate: addr = 750 data = 4f4e4d4c4b4a49484746454443424140
203785 [L1] Cache hit from L2: addr = 750, data = 40
203785 [TEST] CPU read @0x4b7
203795 [L1] Cache miss: addr = 4b7
203795 [TEST] CPU read @0x0e1
203815 [L2] Cache hit: addr = 4b7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
203825 [L1] Cache Allocate: addr = 0e1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
203825 [L1] Cache hit from L2: addr = 0e1, data = a1
203825 [TEST] CPU read @0x325
203835 [L1] Cache miss: addr = 325
203835 [TEST] CPU read @0x6f5
203855 [L2] Cache miss: addr = 325
203865 [MEM] Mem hit: addr = 320, data = 20
203875 [L2] Cache Allocate: addr = 325 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
203885 [L1] Cache Allocate: addr = 6f5 data = 2f2e2d2c2b2a29282726252423222120
203885 [L1] Cache hit from L2: addr = 6f5, data = 25
203885 [TEST] CPU read @0x656
203895 [L1] Cache miss: addr = 656
203895 [TEST] CPU read @0x0f6
203915 [L2] Cache miss: addr = 656
203925 [MEM] Mem hit: addr = 640, data = 40
203935 [L2] Cache Allocate: addr = 656 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
203945 [L1] Cache Allocate: addr = 0f6 data = 5f5e5d5c5b5a59585756555453525150
203945 [L1] Cache hit from L2: addr = 0f6, data = 56
203945 [TEST] CPU read @0x505
203955 [L1] Cache miss: addr = 505
203955 [TEST] CPU read @0x1ef
203975 [L2] Cache hit: addr = 505, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
203985 [L1] Cache Allocate: addr = 1ef data = 0f0e0d0c0b0a09080706050403020100
203985 [L1] Cache hit from L2: addr = 1ef, data = 0f
203985 [TEST] CPU read @0x26a
203995 [L1] Cache miss: addr = 26a
203995 [TEST] CPU read @0x474
204015 [L2] Cache hit: addr = 26a, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
204025 [L1] Cache Allocate: addr = 474 data = 6f6e6d6c6b6a69686766656463626160
204025 [L1] Cache hit from L2: addr = 474, data = 64
204025 [TEST] CPU read @0x5be
204035 [L1] Cache miss: addr = 5be
204035 [TEST] CPU read @0x3f8
204055 [L2] Cache miss: addr = 5be
204065 [MEM] Mem hit: addr = 5a0, data = a0
204075 [L2] Cache Allocate: addr = 5be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
204085 [L1] Cache Allocate: addr = 3f8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
204085 [L1] Cache hit from L2: addr = 3f8, data = b8
204085 [TEST] CPU read @0x304
204095 [L1] Cache miss: addr = 304
204095 [TEST] CPU read @0x5a9
204115 [L2] Cache miss: addr = 304
204125 [MEM] Mem hit: addr = 300, data = 00
204135 [L2] Cache Allocate: addr = 304 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
204145 [L1] Cache Allocate: addr = 5a9 data = 0f0e0d0c0b0a09080706050403020100
204145 [L1] Cache hit from L2: addr = 5a9, data = 09
204145 [TEST] CPU read @0x7e9
204155 [L1] Cache miss: addr = 7e9
204155 [TEST] CPU read @0x0c7
204175 [L2] Cache miss: addr = 7e9
204185 [MEM] Mem hit: addr = 7e0, data = e0
204195 [L2] Cache Allocate: addr = 7e9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
204205 [L1] Cache Allocate: addr = 0c7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
204205 [L1] Cache hit from L2: addr = 0c7, data = e7
204205 [TEST] CPU read @0x290
204215 [L1] Cache miss: addr = 290
204215 [TEST] CPU read @0x164
204235 [L2] Cache miss: addr = 290
204245 [MEM] Mem hit: addr = 280, data = 80
204255 [L2] Cache Allocate: addr = 290 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
204265 [L1] Cache Allocate: addr = 164 data = 9f9e9d9c9b9a99989796959493929190
204265 [L1] Cache hit from L2: addr = 164, data = 94
204265 [TEST] CPU read @0x04e
204275 [L1] Cache miss: addr = 04e
204275 [TEST] CPU read @0x726
204295 [L2] Cache miss: addr = 04e
204305 [MEM] Mem hit: addr = 040, data = 40
204315 [L2] Cache Allocate: addr = 04e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
204325 [L1] Cache Allocate: addr = 726 data = 4f4e4d4c4b4a49484746454443424140
204325 [L1] Cache hit from L2: addr = 726, data = 46
204325 [TEST] CPU read @0x0be
204335 [L1] Cache miss: addr = 0be
204335 [TEST] CPU read @0x01e
204355 [L2] Cache hit: addr = 0be, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
204365 [L1] Cache Allocate: addr = 01e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
204365 [L1] Cache hit from L2: addr = 01e, data = ae
204365 [TEST] CPU read @0x4c2
204375 [L1] Cache miss: addr = 4c2
204375 [TEST] CPU read @0x09c
204395 [L2] Cache miss: addr = 4c2
204405 [MEM] Mem hit: addr = 4c0, data = c0
204415 [L2] Cache Allocate: addr = 4c2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
204425 [L1] Cache Allocate: addr = 09c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
204425 [L1] Cache hit from L2: addr = 09c, data = cc
204425 [TEST] CPU read @0x44c
204435 [L1] Cache miss: addr = 44c
204435 [TEST] CPU read @0x258
204455 [L2] Cache miss: addr = 44c
204465 [MEM] Mem hit: addr = 440, data = 40
204475 [L2] Cache Allocate: addr = 44c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
204485 [L1] Cache Allocate: addr = 258 data = 4f4e4d4c4b4a49484746454443424140
204485 [L1] Cache hit from L2: addr = 258, data = 48
204485 [TEST] CPU read @0x7a3
204495 [L1] Cache miss: addr = 7a3
204495 [TEST] CPU read @0x3e8
204515 [L2] Cache miss: addr = 7a3
204525 [MEM] Mem hit: addr = 7a0, data = a0
204535 [L2] Cache Allocate: addr = 7a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
204545 [L1] Cache Allocate: addr = 3e8 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
204545 [L1] Cache hit from L2: addr = 3e8, data = a8
204545 [TEST] CPU read @0x065
204555 [L1] Cache miss: addr = 065
204555 [TEST] CPU read @0x342
204575 [L2] Cache miss: addr = 065
204585 [MEM] Mem hit: addr = 060, data = 60
204595 [L2] Cache Allocate: addr = 065 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
204605 [L1] Cache Allocate: addr = 342 data = 6f6e6d6c6b6a69686766656463626160
204605 [L1] Cache hit from L2: addr = 342, data = 62
204605 [TEST] CPU read @0x468
204615 [L1] Cache miss: addr = 468
204615 [TEST] CPU read @0x609
204635 [L2] Cache miss: addr = 468
204645 [MEM] Mem hit: addr = 460, data = 60
204655 [L2] Cache Allocate: addr = 468 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
204665 [L1] Cache Allocate: addr = 609 data = 6f6e6d6c6b6a69686766656463626160
204665 [L1] Cache hit from L2: addr = 609, data = 69
204665 [TEST] CPU read @0x419
204675 [L1] Cache miss: addr = 419
204675 [TEST] CPU read @0x209
204695 [L2] Cache miss: addr = 419
204705 [MEM] Mem hit: addr = 400, data = 00
204715 [L2] Cache Allocate: addr = 419 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
204725 [L1] Cache Allocate: addr = 209 data = 1f1e1d1c1b1a19181716151413121110
204725 [L1] Cache hit from L2: addr = 209, data = 19
204725 [TEST] CPU read @0x17b
204735 [L1] Cache miss: addr = 17b
204735 [TEST] CPU read @0x4fb
204755 [L2] Cache miss: addr = 17b
204765 [MEM] Mem hit: addr = 160, data = 60
204775 [L2] Cache Allocate: addr = 17b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
204785 [L1] Cache Allocate: addr = 4fb data = 7f7e7d7c7b7a79787776757473727170
204785 [L1] Cache hit from L2: addr = 4fb, data = 7b
204785 [TEST] CPU read @0x597
204795 [L1] Cache miss: addr = 597
204795 [TEST] CPU read @0x3da
204815 [L2] Cache miss: addr = 597
204825 [MEM] Mem hit: addr = 580, data = 80
204835 [L2] Cache Allocate: addr = 597 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
204845 [L1] Cache Allocate: addr = 3da data = 9f9e9d9c9b9a99989796959493929190
204845 [L1] Cache hit from L2: addr = 3da, data = 9a
204845 [TEST] CPU read @0x0e2
204855 [L1] Cache miss: addr = 0e2
204855 [TEST] CPU read @0x4f4
204875 [L2] Cache miss: addr = 0e2
204885 [MEM] Mem hit: addr = 0e0, data = e0
204895 [L2] Cache Allocate: addr = 0e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
204905 [L1] Cache Allocate: addr = 4f4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
204905 [L1] Cache hit from L2: addr = 4f4, data = e4
204905 [TEST] CPU read @0x4ac
204915 [L1] Cache miss: addr = 4ac
204915 [TEST] CPU read @0x205
204935 [L2] Cache miss: addr = 4ac
204945 [MEM] Mem hit: addr = 4a0, data = a0
204955 [L2] Cache Allocate: addr = 4ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
204965 [L1] Cache Allocate: addr = 205 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
204965 [L1] Cache hit from L2: addr = 205, data = a5
204965 [TEST] CPU read @0x6db
204975 [L1] Cache miss: addr = 6db
204975 [TEST] CPU read @0x44e
204995 [L2] Cache hit: addr = 6db, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
205005 [L1] Cache Allocate: addr = 44e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
205005 [L1] Cache hit from L2: addr = 44e, data = ce
205005 [TEST] CPU read @0x340
205015 [L1] Cache miss: addr = 340
205015 [TEST] CPU read @0x338
205035 [L2] Cache miss: addr = 340
205045 [MEM] Mem hit: addr = 340, data = 40
205055 [L2] Cache Allocate: addr = 340 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
205065 [L1] Cache Allocate: addr = 338 data = 4f4e4d4c4b4a49484746454443424140
205065 [L1] Cache hit from L2: addr = 338, data = 48
205065 [TEST] CPU read @0x6f5
205075 [L1] Cache miss: addr = 6f5
205075 [TEST] CPU read @0x1d7
205095 [L2] Cache miss: addr = 6f5
205105 [MEM] Mem hit: addr = 6e0, data = e0
205115 [L2] Cache Allocate: addr = 6f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
205125 [L1] Cache Allocate: addr = 1d7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
205125 [L1] Cache hit from L2: addr = 1d7, data = f7
205125 [TEST] CPU read @0x036
205135 [L1] Cache miss: addr = 036
205135 [TEST] CPU read @0x257
205155 [L2] Cache miss: addr = 036
205165 [MEM] Mem hit: addr = 020, data = 20
205175 [L2] Cache Allocate: addr = 036 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
205185 [L1] Cache Allocate: addr = 257 data = 3f3e3d3c3b3a39383736353433323130
205185 [L1] Cache hit from L2: addr = 257, data = 37
205185 [TEST] CPU read @0x7cf
205195 [L1] Cache miss: addr = 7cf
205195 [TEST] CPU read @0x4c4
205215 [L2] Cache miss: addr = 7cf
205225 [MEM] Mem hit: addr = 7c0, data = c0
205235 [L2] Cache Allocate: addr = 7cf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
205245 [L1] Cache Allocate: addr = 4c4 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
205245 [L1] Cache hit from L2: addr = 4c4, data = c4
205245 [TEST] CPU read @0x48e
205255 [L1] Cache miss: addr = 48e
205255 [TEST] CPU read @0x0d4
205275 [L2] Cache miss: addr = 48e
205285 [MEM] Mem hit: addr = 480, data = 80
205295 [L2] Cache Allocate: addr = 48e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
205305 [L1] Cache Allocate: addr = 0d4 data = 8f8e8d8c8b8a89888786858483828180
205305 [L1] Cache hit from L2: addr = 0d4, data = 84
205305 [TEST] CPU read @0x109
205315 [L1] Cache miss: addr = 109
205315 [TEST] CPU read @0x4f5
205335 [L2] Cache miss: addr = 109
205345 [MEM] Mem hit: addr = 100, data = 00
205355 [L2] Cache Allocate: addr = 109 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
205365 [L1] Cache Allocate: addr = 4f5 data = 0f0e0d0c0b0a09080706050403020100
205365 [L1] Cache hit from L2: addr = 4f5, data = 05
205365 [TEST] CPU read @0x009
205375 [L1] Cache miss: addr = 009
205375 [TEST] CPU read @0x011
205395 [L2] Cache miss: addr = 009
205405 [MEM] Mem hit: addr = 000, data = 00
205415 [L2] Cache Allocate: addr = 009 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
205425 [L1] Cache Allocate: addr = 011 data = 0f0e0d0c0b0a09080706050403020100
205425 [L1] Cache hit from L2: addr = 011, data = 01
205425 [TEST] CPU read @0x080
205435 [L1] Cache miss: addr = 080
205435 [TEST] CPU read @0x5d1
205455 [L2] Cache miss: addr = 080
205465 [MEM] Mem hit: addr = 080, data = 80
205475 [L2] Cache Allocate: addr = 080 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
205485 [L1] Cache Allocate: addr = 5d1 data = 8f8e8d8c8b8a89888786858483828180
205485 [L1] Cache hit from L2: addr = 5d1, data = 81
205485 [TEST] CPU read @0x046
205495 [L1] Cache miss: addr = 046
205495 [TEST] CPU read @0x6c1
205515 [L2] Cache miss: addr = 046
205525 [MEM] Mem hit: addr = 040, data = 40
205535 [L2] Cache Allocate: addr = 046 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
205545 [L1] Cache Allocate: addr = 6c1 data = 4f4e4d4c4b4a49484746454443424140
205545 [L1] Cache hit from L2: addr = 6c1, data = 41
205545 [TEST] CPU read @0x577
205555 [L1] Cache miss: addr = 577
205555 [TEST] CPU read @0x763
205575 [L2] Cache miss: addr = 577
205585 [MEM] Mem hit: addr = 560, data = 60
205595 [L2] Cache Allocate: addr = 577 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
205605 [L1] Cache Allocate: addr = 763 data = 7f7e7d7c7b7a79787776757473727170
205605 [L1] Cache hit from L2: addr = 763, data = 73
205605 [TEST] CPU read @0x297
205615 [L1] Cache miss: addr = 297
205615 [TEST] CPU read @0x6b0
205635 [L2] Cache miss: addr = 297
205645 [MEM] Mem hit: addr = 280, data = 80
205655 [L2] Cache Allocate: addr = 297 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
205665 [L1] Cache Allocate: addr = 6b0 data = 9f9e9d9c9b9a99989796959493929190
205665 [L1] Cache hit from L2: addr = 6b0, data = 90
205665 [TEST] CPU read @0x7b3
205675 [L1] Cache miss: addr = 7b3
205675 [TEST] CPU read @0x2f9
205695 [L2] Cache miss: addr = 7b3
205705 [MEM] Mem hit: addr = 7a0, data = a0
205715 [L2] Cache Allocate: addr = 7b3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
205725 [L1] Cache Allocate: addr = 2f9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
205725 [L1] Cache hit from L2: addr = 2f9, data = b9
205725 [TEST] CPU read @0x073
205735 [L1] Cache miss: addr = 073
205735 [TEST] CPU read @0x307
205755 [L2] Cache miss: addr = 073
205765 [MEM] Mem hit: addr = 060, data = 60
205775 [L2] Cache Allocate: addr = 073 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
205785 [L1] Cache Allocate: addr = 307 data = 7f7e7d7c7b7a79787776757473727170
205785 [L1] Cache hit from L2: addr = 307, data = 77
205785 [TEST] CPU read @0x236
205795 [L1] Cache miss: addr = 236
205795 [TEST] CPU read @0x1fb
205815 [L2] Cache miss: addr = 236
205825 [MEM] Mem hit: addr = 220, data = 20
205835 [L2] Cache Allocate: addr = 236 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
205845 [L1] Cache Allocate: addr = 1fb data = 3f3e3d3c3b3a39383736353433323130
205845 [L1] Cache hit from L2: addr = 1fb, data = 3b
205845 [TEST] CPU read @0x7d9
205855 [L1] Cache miss: addr = 7d9
205855 [TEST] CPU read @0x263
205875 [L2] Cache hit: addr = 7d9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
205885 [L1] Cache Allocate: addr = 263 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
205885 [L1] Cache hit from L2: addr = 263, data = c3
205885 [TEST] CPU read @0x6a1
205895 [L1] Cache miss: addr = 6a1
205895 [TEST] CPU read @0x730
205915 [L2] Cache miss: addr = 6a1
205925 [MEM] Mem hit: addr = 6a0, data = a0
205935 [L2] Cache Allocate: addr = 6a1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
205945 [L1] Cache Allocate: addr = 730 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
205945 [L1] Cache hit from L2: addr = 730, data = a0
205945 [TEST] CPU read @0x27d
205955 [L1] Cache miss: addr = 27d
205955 [TEST] CPU read @0x7d6
205975 [L2] Cache hit: addr = 27d, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
205985 [L1] Cache Allocate: addr = 7d6 data = 6f6e6d6c6b6a69686766656463626160
205985 [L1] Cache hit from L2: addr = 7d6, data = 66
205985 [TEST] CPU read @0x7e1
205995 [L1] Cache miss: addr = 7e1
205995 [TEST] CPU read @0x02b
206015 [L2] Cache miss: addr = 7e1
206025 [MEM] Mem hit: addr = 7e0, data = e0
206035 [L2] Cache Allocate: addr = 7e1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
206045 [L1] Cache Allocate: addr = 02b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
206045 [L1] Cache hit from L2: addr = 02b, data = eb
206045 [TEST] CPU read @0x612
206055 [L1] Cache miss: addr = 612
206055 [TEST] CPU read @0x532
206075 [L2] Cache miss: addr = 612
206085 [MEM] Mem hit: addr = 600, data = 00
206095 [L2] Cache Allocate: addr = 612 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
206105 [L1] Cache Allocate: addr = 532 data = 1f1e1d1c1b1a19181716151413121110
206105 [L1] Cache hit from L2: addr = 532, data = 12
206105 [TEST] CPU read @0x234
206115 [L1] Cache miss: addr = 234
206115 [TEST] CPU read @0x219
206135 [L2] Cache hit: addr = 234, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
206145 [L1] Cache Allocate: addr = 219 data = 2f2e2d2c2b2a29282726252423222120
206145 [L1] Cache hit from L2: addr = 219, data = 29
206145 [TEST] CPU read @0x197
206155 [L1] Cache miss: addr = 197
206155 [TEST] CPU read @0x2a2
206175 [L2] Cache hit: addr = 197, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
206185 [L1] Cache Allocate: addr = 2a2 data = 8f8e8d8c8b8a89888786858483828180
206185 [L1] Cache hit from L2: addr = 2a2, data = 82
206185 [TEST] CPU read @0x228
206195 [L1] Cache miss: addr = 228
206195 [TEST] CPU read @0x0a2
206215 [L2] Cache hit: addr = 228, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
206225 [L1] Cache Allocate: addr = 0a2 data = 2f2e2d2c2b2a29282726252423222120
206225 [L1] Cache hit from L2: addr = 0a2, data = 22
206225 [TEST] CPU read @0x2ed
206235 [L1] Cache miss: addr = 2ed
206235 [TEST] CPU read @0x108
206255 [L2] Cache miss: addr = 2ed
206265 [MEM] Mem hit: addr = 2e0, data = e0
206275 [L2] Cache Allocate: addr = 2ed data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
206285 [L1] Cache Allocate: addr = 108 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
206285 [L1] Cache hit from L2: addr = 108, data = e8
206285 [TEST] CPU read @0x3a2
206295 [L1] Cache miss: addr = 3a2
206295 [TEST] CPU read @0x723
206315 [L2] Cache miss: addr = 3a2
206325 [MEM] Mem hit: addr = 3a0, data = a0
206335 [L2] Cache Allocate: addr = 3a2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
206345 [L1] Cache Allocate: addr = 723 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
206345 [L1] Cache hit from L2: addr = 723, data = a3
206345 [TEST] CPU read @0x199
206355 [L1] Cache miss: addr = 199
206355 [TEST] CPU read @0x216
206375 [L2] Cache hit: addr = 199, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
206385 [L1] Cache Allocate: addr = 216 data = 8f8e8d8c8b8a89888786858483828180
206385 [L1] Cache hit from L2: addr = 216, data = 86
206385 [TEST] CPU read @0x394
206395 [L1] Cache miss: addr = 394
206395 [TEST] CPU read @0x7e1
206415 [L2] Cache miss: addr = 394
206425 [MEM] Mem hit: addr = 380, data = 80
206435 [L2] Cache Allocate: addr = 394 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
206445 [L1] Cache Allocate: addr = 7e1 data = 9f9e9d9c9b9a99989796959493929190
206445 [L1] Cache hit from L2: addr = 7e1, data = 91
206445 [TEST] CPU read @0x108
206455 [L1] Cache hit: addr = 108, data = e8
206455 [TEST] CPU read @0x097
206465 [L1] Cache miss: addr = 097
206465 [TEST] CPU read @0x466
206485 [L2] Cache miss: addr = 097
206495 [MEM] Mem hit: addr = 080, data = 80
206505 [L2] Cache Allocate: addr = 097 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
206515 [L1] Cache Allocate: addr = 466 data = 9f9e9d9c9b9a99989796959493929190
206515 [L1] Cache hit from L2: addr = 466, data = 96
206515 [TEST] CPU read @0x08a
206525 [L1] Cache miss: addr = 08a
206525 [TEST] CPU read @0x42d
206545 [L2] Cache hit: addr = 08a, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
206555 [L1] Cache Allocate: addr = 42d data = 8f8e8d8c8b8a89888786858483828180
206555 [L1] Cache hit from L2: addr = 42d, data = 8d
206555 [TEST] CPU read @0x4eb
206565 [L1] Cache miss: addr = 4eb
206565 [TEST] CPU read @0x6ba
206585 [L2] Cache miss: addr = 4eb
206595 [MEM] Mem hit: addr = 4e0, data = e0
206605 [L2] Cache Allocate: addr = 4eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
206615 [L1] Cache Allocate: addr = 6ba data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
206615 [L1] Cache hit from L2: addr = 6ba, data = ea
206615 [TEST] CPU read @0x4a6
206625 [L1] Cache miss: addr = 4a6
206625 [TEST] CPU read @0x1cf
206645 [L2] Cache miss: addr = 4a6
206655 [MEM] Mem hit: addr = 4a0, data = a0
206665 [L2] Cache Allocate: addr = 4a6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
206675 [L1] Cache Allocate: addr = 1cf data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
206675 [L1] Cache hit from L2: addr = 1cf, data = af
206675 [TEST] CPU read @0x11e
206685 [L1] Cache miss: addr = 11e
206685 [TEST] CPU read @0x19d
206705 [L2] Cache miss: addr = 11e
206715 [MEM] Mem hit: addr = 100, data = 00
206725 [L2] Cache Allocate: addr = 11e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
206735 [L1] Cache Allocate: addr = 19d data = 1f1e1d1c1b1a19181716151413121110
206735 [L1] Cache hit from L2: addr = 19d, data = 1d
206735 [TEST] CPU read @0x037
206745 [L1] Cache miss: addr = 037
206745 [TEST] CPU read @0x264
206765 [L2] Cache miss: addr = 037
206775 [MEM] Mem hit: addr = 020, data = 20
206785 [L2] Cache Allocate: addr = 037 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
206795 [L1] Cache Allocate: addr = 264 data = 3f3e3d3c3b3a39383736353433323130
206795 [L1] Cache hit from L2: addr = 264, data = 34
206795 [TEST] CPU read @0x5a1
206805 [L1] Cache miss: addr = 5a1
206805 [TEST] CPU read @0x4be
206825 [L2] Cache miss: addr = 5a1
206835 [MEM] Mem hit: addr = 5a0, data = a0
206845 [L2] Cache Allocate: addr = 5a1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
206855 [L1] Cache Allocate: addr = 4be data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
206855 [L1] Cache hit from L2: addr = 4be, data = ae
206855 [TEST] CPU read @0x043
206865 [L1] Cache miss: addr = 043
206865 [TEST] CPU read @0x7c5
206885 [L2] Cache hit: addr = 043, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
206895 [L1] Cache Allocate: addr = 7c5 data = 4f4e4d4c4b4a49484746454443424140
206895 [L1] Cache hit from L2: addr = 7c5, data = 45
206895 [TEST] CPU read @0x113
206905 [L1] Cache miss: addr = 113
206905 [TEST] CPU read @0x0c0
206925 [L2] Cache hit: addr = 113, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
206935 [L1] Cache Allocate: addr = 0c0 data = 0f0e0d0c0b0a09080706050403020100
206935 [L1] Cache hit from L2: addr = 0c0, data = 00
206935 [TEST] CPU read @0x07c
206945 [L1] Cache miss: addr = 07c
206945 [TEST] CPU read @0x4a8
206965 [L2] Cache hit: addr = 07c, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
206975 [L1] Cache Allocate: addr = 4a8 data = 6f6e6d6c6b6a69686766656463626160
206975 [L1] Cache hit from L2: addr = 4a8, data = 68
206975 [TEST] CPU read @0x316
206985 [L1] Cache miss: addr = 316
206985 [TEST] CPU read @0x744
207005 [L2] Cache miss: addr = 316
207015 [MEM] Mem hit: addr = 300, data = 00
207025 [L2] Cache Allocate: addr = 316 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
207035 [L1] Cache Allocate: addr = 744 data = 1f1e1d1c1b1a19181716151413121110
207035 [L1] Cache hit from L2: addr = 744, data = 14
207035 [TEST] CPU read @0x4c2
207045 [L1] Cache miss: addr = 4c2
207045 [TEST] CPU read @0x522
207065 [L2] Cache miss: addr = 4c2
207075 [MEM] Mem hit: addr = 4c0, data = c0
207085 [L2] Cache Allocate: addr = 4c2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
207095 [L1] Cache Allocate: addr = 522 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
207095 [L1] Cache hit from L2: addr = 522, data = c2
207095 [TEST] CPU read @0x7a9
207105 [L1] Cache miss: addr = 7a9
207105 [TEST] CPU read @0x3c0
207125 [L2] Cache miss: addr = 7a9
207135 [MEM] Mem hit: addr = 7a0, data = a0
207145 [L2] Cache Allocate: addr = 7a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
207155 [L1] Cache Allocate: addr = 3c0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
207155 [L1] Cache hit from L2: addr = 3c0, data = a0
207155 [TEST] CPU read @0x6b3
207165 [L1] Cache miss: addr = 6b3
207165 [TEST] CPU read @0x114
207185 [L2] Cache miss: addr = 6b3
207195 [MEM] Mem hit: addr = 6a0, data = a0
207205 [L2] Cache Allocate: addr = 6b3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
207215 [L1] Cache Allocate: addr = 114 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
207215 [L1] Cache hit from L2: addr = 114, data = b4
207215 [TEST] CPU read @0x1fc
207225 [L1] Cache hit: addr = 1fc, data = 3c
207225 [TEST] CPU read @0x3ba
207235 [L1] Cache miss: addr = 3ba
207235 [TEST] CPU read @0x6ff
207255 [L2] Cache miss: addr = 3ba
207265 [MEM] Mem hit: addr = 3a0, data = a0
207275 [L2] Cache Allocate: addr = 3ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
207285 [L1] Cache Allocate: addr = 6ff data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
207285 [L1] Cache hit from L2: addr = 6ff, data = bf
207285 [TEST] CPU read @0x6dc
207295 [L1] Cache miss: addr = 6dc
207295 [TEST] CPU read @0x537
207315 [L2] Cache hit: addr = 6dc, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
207325 [L1] Cache Allocate: addr = 537 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
207325 [L1] Cache hit from L2: addr = 537, data = c7
207325 [TEST] CPU read @0x081
207335 [L1] Cache miss: addr = 081
207335 [TEST] CPU read @0x5c2
207355 [L2] Cache hit: addr = 081, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
207365 [L1] Cache Allocate: addr = 5c2 data = 8f8e8d8c8b8a89888786858483828180
207365 [L1] Cache hit from L2: addr = 5c2, data = 82
207365 [TEST] CPU read @0x01f
207375 [L1] Cache miss: addr = 01f
207375 [TEST] CPU read @0x52f
207395 [L2] Cache miss: addr = 01f
207405 [MEM] Mem hit: addr = 000, data = 00
207415 [L2] Cache Allocate: addr = 01f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
207425 [L1] Cache Allocate: addr = 52f data = 1f1e1d1c1b1a19181716151413121110
207425 [L1] Cache hit from L2: addr = 52f, data = 1f
207425 [TEST] CPU read @0x3ff
207435 [L1] Cache miss: addr = 3ff
207435 [TEST] CPU read @0x090
207455 [L2] Cache miss: addr = 3ff
207465 [MEM] Mem hit: addr = 3e0, data = e0
207475 [L2] Cache Allocate: addr = 3ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
207485 [L1] Cache Allocate: addr = 090 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
207485 [L1] Cache hit from L2: addr = 090, data = f0
207485 [TEST] CPU read @0x403
207495 [L1] Cache miss: addr = 403
207495 [TEST] CPU read @0x07d
207515 [L2] Cache miss: addr = 403
207525 [MEM] Mem hit: addr = 400, data = 00
207535 [L2] Cache Allocate: addr = 403 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
207545 [L1] Cache Allocate: addr = 07d data = 0f0e0d0c0b0a09080706050403020100
207545 [L1] Cache hit from L2: addr = 07d, data = 0d
207545 [TEST] CPU read @0x3b2
207555 [L1] Cache miss: addr = 3b2
207555 [TEST] CPU read @0x274
207575 [L2] Cache hit: addr = 3b2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
207585 [L1] Cache Allocate: addr = 274 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
207585 [L1] Cache hit from L2: addr = 274, data = a4
207585 [TEST] CPU read @0x3b5
207595 [L1] Cache miss: addr = 3b5
207595 [TEST] CPU read @0x0ef
207615 [L2] Cache hit: addr = 3b5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
207625 [L1] Cache Allocate: addr = 0ef data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
207625 [L1] Cache hit from L2: addr = 0ef, data = af
207625 [TEST] CPU read @0x472
207635 [L1] Cache miss: addr = 472
207635 [TEST] CPU read @0x195
207655 [L2] Cache miss: addr = 472
207665 [MEM] Mem hit: addr = 460, data = 60
207675 [L2] Cache Allocate: addr = 472 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
207685 [L1] Cache Allocate: addr = 195 data = 7f7e7d7c7b7a79787776757473727170
207685 [L1] Cache hit from L2: addr = 195, data = 75
207685 [TEST] CPU read @0x58b
207695 [L1] Cache miss: addr = 58b
207695 [TEST] CPU read @0x2cf
207715 [L2] Cache miss: addr = 58b
207725 [MEM] Mem hit: addr = 580, data = 80
207735 [L2] Cache Allocate: addr = 58b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
207745 [L1] Cache Allocate: addr = 2cf data = 8f8e8d8c8b8a89888786858483828180
207745 [L1] Cache hit from L2: addr = 2cf, data = 8f
207745 [TEST] CPU read @0x70d
207755 [L1] Cache miss: addr = 70d
207755 [TEST] CPU read @0x7bb
207775 [L2] Cache miss: addr = 70d
207785 [MEM] Mem hit: addr = 700, data = 00
207795 [L2] Cache Allocate: addr = 70d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
207805 [L1] Cache Allocate: addr = 7bb data = 0f0e0d0c0b0a09080706050403020100
207805 [L1] Cache hit from L2: addr = 7bb, data = 0b
207805 [TEST] CPU read @0x0a8
207815 [L1] Cache miss: addr = 0a8
207815 [TEST] CPU read @0x2f3
207835 [L2] Cache hit: addr = 0a8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
207845 [L1] Cache Allocate: addr = 2f3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
207845 [L1] Cache hit from L2: addr = 2f3, data = a3
207845 [TEST] CPU read @0x35d
207855 [L1] Cache miss: addr = 35d
207855 [TEST] CPU read @0x06a
207875 [L2] Cache miss: addr = 35d
207885 [MEM] Mem hit: addr = 340, data = 40
207895 [L2] Cache Allocate: addr = 35d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
207905 [L1] Cache Allocate: addr = 06a data = 5f5e5d5c5b5a59585756555453525150
207905 [L1] Cache hit from L2: addr = 06a, data = 5a
207905 [TEST] CPU read @0x669
207915 [L1] Cache miss: addr = 669
207915 [TEST] CPU read @0x517
207935 [L2] Cache miss: addr = 669
207945 [MEM] Mem hit: addr = 660, data = 60
207955 [L2] Cache Allocate: addr = 669 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
207965 [L1] Cache Allocate: addr = 517 data = 6f6e6d6c6b6a69686766656463626160
207965 [L1] Cache hit from L2: addr = 517, data = 67
207965 [TEST] CPU read @0x4ec
207975 [L1] Cache miss: addr = 4ec
207975 [TEST] CPU read @0x0cf
207995 [L2] Cache miss: addr = 4ec
208005 [MEM] Mem hit: addr = 4e0, data = e0
208015 [L2] Cache Allocate: addr = 4ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
208025 [L1] Cache Allocate: addr = 0cf data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
208025 [L1] Cache hit from L2: addr = 0cf, data = ef
208025 [TEST] CPU read @0x282
208035 [L1] Cache miss: addr = 282
208035 [TEST] CPU read @0x565
208055 [L2] Cache miss: addr = 282
208065 [MEM] Mem hit: addr = 280, data = 80
208075 [L2] Cache Allocate: addr = 282 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
208085 [L1] Cache Allocate: addr = 565 data = 8f8e8d8c8b8a89888786858483828180
208085 [L1] Cache hit from L2: addr = 565, data = 85
208085 [TEST] CPU read @0x3bd
208095 [L1] Cache miss: addr = 3bd
208095 [TEST] CPU read @0x732
208115 [L2] Cache hit: addr = 3bd, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
208125 [L1] Cache Allocate: addr = 732 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
208125 [L1] Cache hit from L2: addr = 732, data = a2
208125 [TEST] CPU read @0x419
208135 [L1] Cache miss: addr = 419
208135 [TEST] CPU read @0x7c2
208155 [L2] Cache miss: addr = 419
208165 [MEM] Mem hit: addr = 400, data = 00
208175 [L2] Cache Allocate: addr = 419 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
208185 [L1] Cache Allocate: addr = 7c2 data = 1f1e1d1c1b1a19181716151413121110
208185 [L1] Cache hit from L2: addr = 7c2, data = 12
208185 [TEST] CPU read @0x74c
208195 [L1] Cache miss: addr = 74c
208195 [TEST] CPU read @0x32b
208215 [L2] Cache miss: addr = 74c
208225 [MEM] Mem hit: addr = 740, data = 40
208235 [L2] Cache Allocate: addr = 74c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
208245 [L1] Cache Allocate: addr = 32b data = 4f4e4d4c4b4a49484746454443424140
208245 [L1] Cache hit from L2: addr = 32b, data = 4b
208245 [TEST] CPU read @0x5bb
208255 [L1] Cache miss: addr = 5bb
208255 [TEST] CPU read @0x6b4
208275 [L2] Cache miss: addr = 5bb
208285 [MEM] Mem hit: addr = 5a0, data = a0
208295 [L2] Cache Allocate: addr = 5bb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
208305 [L1] Cache Allocate: addr = 6b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
208305 [L1] Cache hit from L2: addr = 6b4, data = b4
208305 [TEST] CPU read @0x570
208315 [L1] Cache miss: addr = 570
208315 [TEST] CPU read @0x549
208335 [L2] Cache miss: addr = 570
208345 [MEM] Mem hit: addr = 560, data = 60
208355 [L2] Cache Allocate: addr = 570 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
208365 [L1] Cache Allocate: addr = 549 data = 7f7e7d7c7b7a79787776757473727170
208365 [L1] Cache hit from L2: addr = 549, data = 79
208365 [TEST] CPU read @0x782
208375 [L1] Cache miss: addr = 782
208375 [TEST] CPU read @0x780
208395 [L2] Cache miss: addr = 782
208405 [MEM] Mem hit: addr = 780, data = 80
208415 [L2] Cache Allocate: addr = 782 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
208425 [L1] Cache Allocate: addr = 780 data = 8f8e8d8c8b8a89888786858483828180
208425 [L1] Cache hit from L2: addr = 780, data = 80
208425 [TEST] CPU read @0x21f
208435 [L1] Cache miss: addr = 21f
208435 [TEST] CPU read @0x470
208455 [L2] Cache miss: addr = 21f
208465 [MEM] Mem hit: addr = 200, data = 00
208475 [L2] Cache Allocate: addr = 21f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
208485 [L1] Cache Allocate: addr = 470 data = 1f1e1d1c1b1a19181716151413121110
208485 [L1] Cache hit from L2: addr = 470, data = 10
208485 [TEST] CPU read @0x449
208495 [L1] Cache miss: addr = 449
208495 [TEST] CPU read @0x64f
208515 [L2] Cache miss: addr = 449
208525 [MEM] Mem hit: addr = 440, data = 40
208535 [L2] Cache Allocate: addr = 449 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
208545 [L1] Cache Allocate: addr = 64f data = 4f4e4d4c4b4a49484746454443424140
208545 [L1] Cache hit from L2: addr = 64f, data = 4f
208545 [TEST] CPU read @0x4be
208555 [L1] Cache miss: addr = 4be
208555 [TEST] CPU read @0x093
208575 [L2] Cache miss: addr = 4be
208585 [MEM] Mem hit: addr = 4a0, data = a0
208595 [L2] Cache Allocate: addr = 4be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
208605 [L1] Cache Allocate: addr = 093 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
208605 [L1] Cache hit from L2: addr = 093, data = b3
208605 [TEST] CPU read @0x237
208615 [L1] Cache miss: addr = 237
208615 [TEST] CPU read @0x6f3
208635 [L2] Cache miss: addr = 237
208645 [MEM] Mem hit: addr = 220, data = 20
208655 [L2] Cache Allocate: addr = 237 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
208665 [L1] Cache Allocate: addr = 6f3 data = 3f3e3d3c3b3a39383736353433323130
208665 [L1] Cache hit from L2: addr = 6f3, data = 33
208665 [TEST] CPU read @0x30d
208675 [L1] Cache miss: addr = 30d
208675 [TEST] CPU read @0x41e
208695 [L2] Cache miss: addr = 30d
208705 [MEM] Mem hit: addr = 300, data = 00
208715 [L2] Cache Allocate: addr = 30d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
208725 [L1] Cache Allocate: addr = 41e data = 0f0e0d0c0b0a09080706050403020100
208725 [L1] Cache hit from L2: addr = 41e, data = 0e
208725 [TEST] CPU read @0x493
208735 [L1] Cache miss: addr = 493
208735 [TEST] CPU read @0x437
208755 [L2] Cache miss: addr = 493
208765 [MEM] Mem hit: addr = 480, data = 80
208775 [L2] Cache Allocate: addr = 493 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
208785 [L1] Cache Allocate: addr = 437 data = 9f9e9d9c9b9a99989796959493929190
208785 [L1] Cache hit from L2: addr = 437, data = 97
208785 [TEST] CPU read @0x546
208795 [L1] Cache miss: addr = 546
208795 [TEST] CPU read @0x4a8
208815 [L2] Cache hit: addr = 546, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
208825 [L1] Cache Allocate: addr = 4a8 data = 4f4e4d4c4b4a49484746454443424140
208825 [L1] Cache hit from L2: addr = 4a8, data = 48
208825 [TEST] CPU read @0x01a
208835 [L1] Cache miss: addr = 01a
208835 [TEST] CPU read @0x52d
208855 [L2] Cache miss: addr = 01a
208865 [MEM] Mem hit: addr = 000, data = 00
208875 [L2] Cache Allocate: addr = 01a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
208885 [L1] Cache Allocate: addr = 52d data = 1f1e1d1c1b1a19181716151413121110
208885 [L1] Cache hit from L2: addr = 52d, data = 1d
208885 [TEST] CPU read @0x68f
208895 [L1] Cache miss: addr = 68f
208895 [TEST] CPU read @0x33a
208915 [L2] Cache miss: addr = 68f
208925 [MEM] Mem hit: addr = 680, data = 80
208935 [L2] Cache Allocate: addr = 68f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
208945 [L1] Cache Allocate: addr = 33a data = 8f8e8d8c8b8a89888786858483828180
208945 [L1] Cache hit from L2: addr = 33a, data = 8a
208945 [TEST] CPU read @0x2c7
208955 [L1] Cache miss: addr = 2c7
208955 [TEST] CPU read @0x37d
208975 [L2] Cache miss: addr = 2c7
208985 [MEM] Mem hit: addr = 2c0, data = c0
208995 [L2] Cache Allocate: addr = 2c7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
209005 [L1] Cache Allocate: addr = 37d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
209005 [L1] Cache hit from L2: addr = 37d, data = cd
209005 [TEST] CPU read @0x048
209015 [L1] Cache miss: addr = 048
209015 [TEST] CPU read @0x7e5
209035 [L2] Cache miss: addr = 048
209045 [MEM] Mem hit: addr = 040, data = 40
209055 [L2] Cache Allocate: addr = 048 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
209065 [L1] Cache Allocate: addr = 7e5 data = 4f4e4d4c4b4a49484746454443424140
209065 [L1] Cache hit from L2: addr = 7e5, data = 45
209065 [TEST] CPU read @0x35f
209075 [L1] Cache miss: addr = 35f
209075 [TEST] CPU read @0x120
209095 [L2] Cache miss: addr = 35f
209105 [MEM] Mem hit: addr = 340, data = 40
209115 [L2] Cache Allocate: addr = 35f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
209125 [L1] Cache Allocate: addr = 120 data = 5f5e5d5c5b5a59585756555453525150
209125 [L1] Cache hit from L2: addr = 120, data = 50
209125 [TEST] CPU read @0x465
209135 [L1] Cache miss: addr = 465
209135 [TEST] CPU read @0x1c8
209155 [L2] Cache miss: addr = 465
209165 [MEM] Mem hit: addr = 460, data = 60
209175 [L2] Cache Allocate: addr = 465 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
209185 [L1] Cache Allocate: addr = 1c8 data = 6f6e6d6c6b6a69686766656463626160
209185 [L1] Cache hit from L2: addr = 1c8, data = 68
209185 [TEST] CPU read @0x28b
209195 [L1] Cache miss: addr = 28b
209195 [TEST] CPU read @0x793
209215 [L2] Cache miss: addr = 28b
209225 [MEM] Mem hit: addr = 280, data = 80
209235 [L2] Cache Allocate: addr = 28b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
209245 [L1] Cache Allocate: addr = 793 data = 8f8e8d8c8b8a89888786858483828180
209245 [L1] Cache hit from L2: addr = 793, data = 83
209245 [TEST] CPU read @0x04e
209255 [L1] Cache miss: addr = 04e
209255 [TEST] CPU read @0x05d
209275 [L2] Cache miss: addr = 04e
209285 [MEM] Mem hit: addr = 040, data = 40
209295 [L2] Cache Allocate: addr = 04e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
209305 [L1] Cache Allocate: addr = 05d data = 4f4e4d4c4b4a49484746454443424140
209305 [L1] Cache hit from L2: addr = 05d, data = 4d
209305 [TEST] CPU read @0x0f2
209315 [L1] Cache miss: addr = 0f2
209315 [TEST] CPU read @0x7df
209335 [L2] Cache miss: addr = 0f2
209345 [MEM] Mem hit: addr = 0e0, data = e0
209355 [L2] Cache Allocate: addr = 0f2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
209365 [L1] Cache Allocate: addr = 7df data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
209365 [L1] Cache hit from L2: addr = 7df, data = ff
209365 [TEST] CPU read @0x577
209375 [L1] Cache miss: addr = 577
209375 [TEST] CPU read @0x62b
209395 [L2] Cache miss: addr = 577
209405 [MEM] Mem hit: addr = 560, data = 60
209415 [L2] Cache Allocate: addr = 577 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
209425 [L1] Cache Allocate: addr = 62b data = 7f7e7d7c7b7a79787776757473727170
209425 [L1] Cache hit from L2: addr = 62b, data = 7b
209425 [TEST] CPU read @0x50f
209435 [L1] Cache miss: addr = 50f
209435 [TEST] CPU read @0x286
209455 [L2] Cache hit: addr = 50f, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
209465 [L1] Cache Allocate: addr = 286 data = 0f0e0d0c0b0a09080706050403020100
209465 [L1] Cache hit from L2: addr = 286, data = 06
209465 [TEST] CPU read @0x239
209475 [L1] Cache miss: addr = 239
209475 [TEST] CPU read @0x0a4
209495 [L2] Cache hit: addr = 239, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
209505 [L1] Cache Allocate: addr = 0a4 data = 2f2e2d2c2b2a29282726252423222120
209505 [L1] Cache hit from L2: addr = 0a4, data = 24
209505 [TEST] CPU read @0x135
209515 [L1] Cache miss: addr = 135
209515 [TEST] CPU read @0x1c5
209535 [L2] Cache hit: addr = 135, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
209545 [L1] Cache Allocate: addr = 1c5 data = 2f2e2d2c2b2a29282726252423222120
209545 [L1] Cache hit from L2: addr = 1c5, data = 25
209545 [TEST] CPU read @0x10c
209555 [L1] Cache miss: addr = 10c
209555 [TEST] CPU read @0x264
209575 [L2] Cache miss: addr = 10c
209585 [MEM] Mem hit: addr = 100, data = 00
209595 [L2] Cache Allocate: addr = 10c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
209605 [L1] Cache Allocate: addr = 264 data = 0f0e0d0c0b0a09080706050403020100
209605 [L1] Cache hit from L2: addr = 264, data = 04
209605 [TEST] CPU read @0x381
209615 [L1] Cache miss: addr = 381
209615 [TEST] CPU read @0x415
209635 [L2] Cache miss: addr = 381
209645 [MEM] Mem hit: addr = 380, data = 80
209655 [L2] Cache Allocate: addr = 381 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
209665 [L1] Cache Allocate: addr = 415 data = 8f8e8d8c8b8a89888786858483828180
209665 [L1] Cache hit from L2: addr = 415, data = 85
209665 [TEST] CPU read @0x1af
209675 [L1] Cache miss: addr = 1af
209675 [TEST] CPU read @0x081
209695 [L2] Cache miss: addr = 1af
209705 [MEM] Mem hit: addr = 1a0, data = a0
209715 [L2] Cache Allocate: addr = 1af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
209725 [L1] Cache Allocate: addr = 081 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
209725 [L1] Cache hit from L2: addr = 081, data = a1
209725 [TEST] CPU read @0x527
209735 [L1] Cache miss: addr = 527
209735 [TEST] CPU read @0x280
209755 [L2] Cache miss: addr = 527
209765 [MEM] Mem hit: addr = 520, data = 20
209775 [L2] Cache Allocate: addr = 527 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
209785 [L1] Cache Allocate: addr = 280 data = 2f2e2d2c2b2a29282726252423222120
209785 [L1] Cache hit from L2: addr = 280, data = 20
209785 [TEST] CPU read @0x768
209795 [L1] Cache miss: addr = 768
209795 [TEST] CPU read @0x533
209815 [L2] Cache miss: addr = 768
209825 [MEM] Mem hit: addr = 760, data = 60
209835 [L2] Cache Allocate: addr = 768 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
209845 [L1] Cache Allocate: addr = 533 data = 6f6e6d6c6b6a69686766656463626160
209845 [L1] Cache hit from L2: addr = 533, data = 63
209845 [TEST] CPU read @0x3e1
209855 [L1] Cache miss: addr = 3e1
209855 [TEST] CPU read @0x7a5
209875 [L2] Cache miss: addr = 3e1
209885 [MEM] Mem hit: addr = 3e0, data = e0
209895 [L2] Cache Allocate: addr = 3e1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
209905 [L1] Cache Allocate: addr = 7a5 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
209905 [L1] Cache hit from L2: addr = 7a5, data = e5
209905 [TEST] CPU read @0x0df
209915 [L1] Cache miss: addr = 0df
209915 [TEST] CPU read @0x77c
209935 [L2] Cache miss: addr = 0df
209945 [MEM] Mem hit: addr = 0c0, data = c0
209955 [L2] Cache Allocate: addr = 0df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
209965 [L1] Cache Allocate: addr = 77c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
209965 [L1] Cache hit from L2: addr = 77c, data = dc
209965 [TEST] CPU read @0x3e5
209975 [L1] Cache miss: addr = 3e5
209975 [TEST] CPU read @0x5f5
209995 [L2] Cache hit: addr = 3e5, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
210005 [L1] Cache Allocate: addr = 5f5 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
210005 [L1] Cache hit from L2: addr = 5f5, data = e5
210005 [TEST] CPU read @0x1c2
210015 [L1] Cache hit: addr = 1c2, data = 22
210015 [TEST] CPU read @0x715
210025 [L1] Cache miss: addr = 715
210025 [TEST] CPU read @0x632
210045 [L2] Cache miss: addr = 715
210055 [MEM] Mem hit: addr = 700, data = 00
210065 [L2] Cache Allocate: addr = 715 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
210075 [L1] Cache Allocate: addr = 632 data = 1f1e1d1c1b1a19181716151413121110
210075 [L1] Cache hit from L2: addr = 632, data = 12
210075 [TEST] CPU read @0x11b
210085 [L1] Cache miss: addr = 11b
210085 [TEST] CPU read @0x5b2
210105 [L2] Cache miss: addr = 11b
210115 [MEM] Mem hit: addr = 100, data = 00
210125 [L2] Cache Allocate: addr = 11b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
210135 [L1] Cache Allocate: addr = 5b2 data = 1f1e1d1c1b1a19181716151413121110
210135 [L1] Cache hit from L2: addr = 5b2, data = 12
210135 [TEST] CPU read @0x54c
210145 [L1] Cache miss: addr = 54c
210145 [TEST] CPU read @0x28e
210165 [L2] Cache hit: addr = 54c, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
210175 [L1] Cache Allocate: addr = 28e data = 4f4e4d4c4b4a49484746454443424140
210175 [L1] Cache hit from L2: addr = 28e, data = 4e
210175 [TEST] CPU read @0x408
210185 [L1] Cache miss: addr = 408
210185 [TEST] CPU read @0x7a7
210205 [L2] Cache miss: addr = 408
210215 [MEM] Mem hit: addr = 400, data = 00
210225 [L2] Cache Allocate: addr = 408 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
210235 [L1] Cache Allocate: addr = 7a7 data = 0f0e0d0c0b0a09080706050403020100
210235 [L1] Cache hit from L2: addr = 7a7, data = 07
210235 [TEST] CPU read @0x11f
210245 [L1] Cache miss: addr = 11f
210245 [TEST] CPU read @0x410
210265 [L2] Cache miss: addr = 11f
210275 [MEM] Mem hit: addr = 100, data = 00
210285 [L2] Cache Allocate: addr = 11f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
210295 [L1] Cache Allocate: addr = 410 data = 1f1e1d1c1b1a19181716151413121110
210295 [L1] Cache hit from L2: addr = 410, data = 10
210295 [TEST] CPU read @0x695
210305 [L1] Cache miss: addr = 695
210305 [TEST] CPU read @0x254
210325 [L2] Cache miss: addr = 695
210335 [MEM] Mem hit: addr = 680, data = 80
210345 [L2] Cache Allocate: addr = 695 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
210355 [L1] Cache Allocate: addr = 254 data = 9f9e9d9c9b9a99989796959493929190
210355 [L1] Cache hit from L2: addr = 254, data = 94
210355 [TEST] CPU read @0x029
210365 [L1] Cache miss: addr = 029
210365 [TEST] CPU read @0x687
210385 [L2] Cache miss: addr = 029
210395 [MEM] Mem hit: addr = 020, data = 20
210405 [L2] Cache Allocate: addr = 029 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
210415 [L1] Cache Allocate: addr = 687 data = 2f2e2d2c2b2a29282726252423222120
210415 [L1] Cache hit from L2: addr = 687, data = 27
210415 [TEST] CPU read @0x542
210425 [L1] Cache miss: addr = 542
210425 [TEST] CPU read @0x7ac
210445 [L2] Cache hit: addr = 542, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
210455 [L1] Cache Allocate: addr = 7ac data = 4f4e4d4c4b4a49484746454443424140
210455 [L1] Cache hit from L2: addr = 7ac, data = 4c
210455 [TEST] CPU read @0x1c4
210465 [L1] Cache hit: addr = 1c4, data = 24
210465 [TEST] CPU read @0x69f
210475 [L1] Cache miss: addr = 69f
210475 [TEST] CPU read @0x6f9
210495 [L2] Cache hit: addr = 69f, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
210505 [L1] Cache Allocate: addr = 6f9 data = 8f8e8d8c8b8a89888786858483828180
210505 [L1] Cache hit from L2: addr = 6f9, data = 89
210505 [TEST] CPU read @0x51c
210515 [L1] Cache miss: addr = 51c
210515 [TEST] CPU read @0x4f5
210535 [L2] Cache hit: addr = 51c, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
210545 [L1] Cache Allocate: addr = 4f5 data = 0f0e0d0c0b0a09080706050403020100
210545 [L1] Cache hit from L2: addr = 4f5, data = 05
210545 [TEST] CPU read @0x618
210555 [L1] Cache miss: addr = 618
210555 [TEST] CPU read @0x259
210575 [L2] Cache miss: addr = 618
210585 [MEM] Mem hit: addr = 600, data = 00
210595 [L2] Cache Allocate: addr = 618 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
210605 [L1] Cache Allocate: addr = 259 data = 1f1e1d1c1b1a19181716151413121110
210605 [L1] Cache hit from L2: addr = 259, data = 19
210605 [TEST] CPU read @0x190
210615 [L1] Cache miss: addr = 190
210615 [TEST] CPU read @0x76e
210635 [L2] Cache hit: addr = 190, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
210645 [L1] Cache Allocate: addr = 76e data = 8f8e8d8c8b8a89888786858483828180
210645 [L1] Cache hit from L2: addr = 76e, data = 8e
210645 [TEST] CPU read @0x2e2
210655 [L1] Cache miss: addr = 2e2
210655 [TEST] CPU read @0x577
210675 [L2] Cache miss: addr = 2e2
210685 [MEM] Mem hit: addr = 2e0, data = e0
210695 [L2] Cache Allocate: addr = 2e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
210705 [L1] Cache Allocate: addr = 577 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
210705 [L1] Cache hit from L2: addr = 577, data = e7
210705 [TEST] CPU read @0x1de
210715 [L1] Cache miss: addr = 1de
210715 [TEST] CPU read @0x754
210735 [L2] Cache miss: addr = 1de
210745 [MEM] Mem hit: addr = 1c0, data = c0
210755 [L2] Cache Allocate: addr = 1de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
210765 [L1] Cache Allocate: addr = 754 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
210765 [L1] Cache hit from L2: addr = 754, data = d4
210765 [TEST] CPU read @0x17a
210775 [L1] Cache miss: addr = 17a
210775 [TEST] CPU read @0x698
210795 [L2] Cache miss: addr = 17a
210805 [MEM] Mem hit: addr = 160, data = 60
210815 [L2] Cache Allocate: addr = 17a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
210825 [L1] Cache Allocate: addr = 698 data = 7f7e7d7c7b7a79787776757473727170
210825 [L1] Cache hit from L2: addr = 698, data = 78
210825 [TEST] CPU read @0x7b3
210835 [L1] Cache miss: addr = 7b3
210835 [TEST] CPU read @0x503
210855 [L2] Cache miss: addr = 7b3
210865 [MEM] Mem hit: addr = 7a0, data = a0
210875 [L2] Cache Allocate: addr = 7b3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
210885 [L1] Cache Allocate: addr = 503 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
210885 [L1] Cache hit from L2: addr = 503, data = b3
210885 [TEST] CPU read @0x269
210895 [L1] Cache miss: addr = 269
210895 [TEST] CPU read @0x1d6
210915 [L2] Cache hit: addr = 269, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
210925 [L1] Cache Allocate: addr = 1d6 data = 6f6e6d6c6b6a69686766656463626160
210925 [L1] Cache hit from L2: addr = 1d6, data = 66
210925 [TEST] CPU read @0x090
210935 [L1] Cache miss: addr = 090
210935 [TEST] CPU read @0x192
210955 [L2] Cache miss: addr = 090
210965 [MEM] Mem hit: addr = 080, data = 80
210975 [L2] Cache Allocate: addr = 090 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
210985 [L1] Cache Allocate: addr = 192 data = 9f9e9d9c9b9a99989796959493929190
210985 [L1] Cache hit from L2: addr = 192, data = 92
210985 [TEST] CPU read @0x42e
210995 [L1] Cache miss: addr = 42e
210995 [TEST] CPU read @0x323
211015 [L2] Cache miss: addr = 42e
211025 [MEM] Mem hit: addr = 420, data = 20
211035 [L2] Cache Allocate: addr = 42e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
211045 [L1] Cache Allocate: addr = 323 data = 2f2e2d2c2b2a29282726252423222120
211045 [L1] Cache hit from L2: addr = 323, data = 23
211045 [TEST] CPU read @0x7f4
211055 [L1] Cache miss: addr = 7f4
211055 [TEST] CPU read @0x23c
211075 [L2] Cache miss: addr = 7f4
211085 [MEM] Mem hit: addr = 7e0, data = e0
211095 [L2] Cache Allocate: addr = 7f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
211105 [L1] Cache Allocate: addr = 23c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
211105 [L1] Cache hit from L2: addr = 23c, data = fc
211105 [TEST] CPU read @0x46c
211115 [L1] Cache miss: addr = 46c
211115 [TEST] CPU read @0x5b0
211135 [L2] Cache miss: addr = 46c
211145 [MEM] Mem hit: addr = 460, data = 60
211155 [L2] Cache Allocate: addr = 46c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
211165 [L1] Cache Allocate: addr = 5b0 data = 6f6e6d6c6b6a69686766656463626160
211165 [L1] Cache hit from L2: addr = 5b0, data = 60
211165 [TEST] CPU read @0x355
211175 [L1] Cache miss: addr = 355
211175 [TEST] CPU read @0x078
211195 [L2] Cache miss: addr = 355
211205 [MEM] Mem hit: addr = 340, data = 40
211215 [L2] Cache Allocate: addr = 355 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
211225 [L1] Cache Allocate: addr = 078 data = 5f5e5d5c5b5a59585756555453525150
211225 [L1] Cache hit from L2: addr = 078, data = 58
211225 [TEST] CPU read @0x4c8
211235 [L1] Cache miss: addr = 4c8
211235 [TEST] CPU read @0x720
211255 [L2] Cache miss: addr = 4c8
211265 [MEM] Mem hit: addr = 4c0, data = c0
211275 [L2] Cache Allocate: addr = 4c8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
211285 [L1] Cache Allocate: addr = 720 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
211285 [L1] Cache hit from L2: addr = 720, data = c0
211285 [TEST] CPU read @0x3e8
211295 [L1] Cache miss: addr = 3e8
211295 [TEST] CPU read @0x7ec
211315 [L2] Cache miss: addr = 3e8
211325 [MEM] Mem hit: addr = 3e0, data = e0
211335 [L2] Cache Allocate: addr = 3e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
211345 [L1] Cache Allocate: addr = 7ec data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
211345 [L1] Cache hit from L2: addr = 7ec, data = ec
211345 [TEST] CPU read @0x334
211355 [L1] Cache miss: addr = 334
211355 [TEST] CPU read @0x689
211375 [L2] Cache miss: addr = 334
211385 [MEM] Mem hit: addr = 320, data = 20
211395 [L2] Cache Allocate: addr = 334 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
211405 [L1] Cache Allocate: addr = 689 data = 3f3e3d3c3b3a39383736353433323130
211405 [L1] Cache hit from L2: addr = 689, data = 39
211405 [TEST] CPU read @0x7ec
211415 [L1] Cache hit: addr = 7ec, data = ec
211415 [TEST] CPU read @0x6f9
211425 [L1] Cache miss: addr = 6f9
211425 [TEST] CPU read @0x111
211445 [L2] Cache miss: addr = 6f9
211455 [MEM] Mem hit: addr = 6e0, data = e0
211465 [L2] Cache Allocate: addr = 6f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
211475 [L1] Cache Allocate: addr = 111 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
211475 [L1] Cache hit from L2: addr = 111, data = f1
211475 [TEST] CPU read @0x0be
211485 [L1] Cache miss: addr = 0be
211485 [TEST] CPU read @0x279
211505 [L2] Cache hit: addr = 0be, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
211515 [L1] Cache Allocate: addr = 279 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
211515 [L1] Cache hit from L2: addr = 279, data = a9
211515 [TEST] CPU read @0x018
211525 [L1] Cache miss: addr = 018
211525 [TEST] CPU read @0x3f7
211545 [L2] Cache miss: addr = 018
211555 [MEM] Mem hit: addr = 000, data = 00
211565 [L2] Cache Allocate: addr = 018 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
211575 [L1] Cache Allocate: addr = 3f7 data = 1f1e1d1c1b1a19181716151413121110
211575 [L1] Cache hit from L2: addr = 3f7, data = 17
211575 [TEST] CPU read @0x0c7
211585 [L1] Cache miss: addr = 0c7
211585 [TEST] CPU read @0x079
211605 [L2] Cache miss: addr = 0c7
211615 [MEM] Mem hit: addr = 0c0, data = c0
211625 [L2] Cache Allocate: addr = 0c7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
211635 [L1] Cache Allocate: addr = 079 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
211635 [L1] Cache hit from L2: addr = 079, data = c9
211635 [TEST] CPU read @0x7bf
211645 [L1] Cache miss: addr = 7bf
211645 [TEST] CPU read @0x685
211665 [L2] Cache hit: addr = 7bf, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
211675 [L1] Cache Allocate: addr = 685 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
211675 [L1] Cache hit from L2: addr = 685, data = a5
211675 [TEST] CPU read @0x31c
211685 [L1] Cache miss: addr = 31c
211685 [TEST] CPU read @0x4df
211705 [L2] Cache miss: addr = 31c
211715 [MEM] Mem hit: addr = 300, data = 00
211725 [L2] Cache Allocate: addr = 31c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
211735 [L1] Cache Allocate: addr = 4df data = 1f1e1d1c1b1a19181716151413121110
211735 [L1] Cache hit from L2: addr = 4df, data = 1f
211735 [TEST] CPU read @0x3fe
211745 [L1] Cache miss: addr = 3fe
211745 [TEST] CPU read @0x704
211765 [L2] Cache miss: addr = 3fe
211775 [MEM] Mem hit: addr = 3e0, data = e0
211785 [L2] Cache Allocate: addr = 3fe data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
211795 [L1] Cache Allocate: addr = 704 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
211795 [L1] Cache hit from L2: addr = 704, data = f4
211795 [TEST] CPU read @0x182
211805 [L1] Cache miss: addr = 182
211805 [TEST] CPU read @0x3af
211825 [L2] Cache hit: addr = 182, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
211835 [L1] Cache Allocate: addr = 3af data = 8f8e8d8c8b8a89888786858483828180
211835 [L1] Cache hit from L2: addr = 3af, data = 8f
211835 [TEST] CPU read @0x29f
211845 [L1] Cache miss: addr = 29f
211845 [TEST] CPU read @0x13d
211865 [L2] Cache miss: addr = 29f
211875 [MEM] Mem hit: addr = 280, data = 80
211885 [L2] Cache Allocate: addr = 29f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
211895 [L1] Cache Allocate: addr = 13d data = 9f9e9d9c9b9a99989796959493929190
211895 [L1] Cache hit from L2: addr = 13d, data = 9d
211895 [TEST] CPU read @0x30f
211905 [L1] Cache miss: addr = 30f
211905 [TEST] CPU read @0x0fb
211925 [L2] Cache hit: addr = 30f, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
211935 [L1] Cache Allocate: addr = 0fb data = 0f0e0d0c0b0a09080706050403020100
211935 [L1] Cache hit from L2: addr = 0fb, data = 0b
211935 [TEST] CPU read @0x5ec
211945 [L1] Cache miss: addr = 5ec
211945 [TEST] CPU read @0x45b
211965 [L2] Cache hit: addr = 5ec, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
211975 [L1] Cache Allocate: addr = 45b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
211975 [L1] Cache hit from L2: addr = 45b, data = eb
211975 [TEST] CPU read @0x146
211985 [L1] Cache miss: addr = 146
211985 [TEST] CPU read @0x05c
212005 [L2] Cache miss: addr = 146
212015 [MEM] Mem hit: addr = 140, data = 40
212025 [L2] Cache Allocate: addr = 146 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
212035 [L1] Cache Allocate: addr = 05c data = 4f4e4d4c4b4a49484746454443424140
212035 [L1] Cache hit from L2: addr = 05c, data = 4c
212035 [TEST] CPU read @0x1e2
212045 [L1] Cache miss: addr = 1e2
212045 [TEST] CPU read @0x52d
212065 [L2] Cache miss: addr = 1e2
212075 [MEM] Mem hit: addr = 1e0, data = e0
212085 [L2] Cache Allocate: addr = 1e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
212095 [L1] Cache Allocate: addr = 52d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
212095 [L1] Cache hit from L2: addr = 52d, data = ed
212095 [TEST] CPU read @0x2cc
212105 [L1] Cache miss: addr = 2cc
212105 [TEST] CPU read @0x112
212125 [L2] Cache miss: addr = 2cc
212135 [MEM] Mem hit: addr = 2c0, data = c0
212145 [L2] Cache Allocate: addr = 2cc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
212155 [L1] Cache Allocate: addr = 112 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
212155 [L1] Cache hit from L2: addr = 112, data = c2
212155 [TEST] CPU read @0x503
212165 [L1] Cache miss: addr = 503
212165 [TEST] CPU read @0x69e
212185 [L2] Cache hit: addr = 503, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
212195 [L1] Cache Allocate: addr = 69e data = 0f0e0d0c0b0a09080706050403020100
212195 [L1] Cache hit from L2: addr = 69e, data = 0e
212195 [TEST] CPU read @0x1a1
212205 [L1] Cache miss: addr = 1a1
212205 [TEST] CPU read @0x254
212225 [L2] Cache miss: addr = 1a1
212235 [MEM] Mem hit: addr = 1a0, data = a0
212245 [L2] Cache Allocate: addr = 1a1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
212255 [L1] Cache Allocate: addr = 254 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
212255 [L1] Cache hit from L2: addr = 254, data = a4
212255 [TEST] CPU read @0x37a
212265 [L1] Cache miss: addr = 37a
212265 [TEST] CPU read @0x3c8
212285 [L2] Cache miss: addr = 37a
212295 [MEM] Mem hit: addr = 360, data = 60
212305 [L2] Cache Allocate: addr = 37a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
212315 [L1] Cache Allocate: addr = 3c8 data = 7f7e7d7c7b7a79787776757473727170
212315 [L1] Cache hit from L2: addr = 3c8, data = 78
212315 [TEST] CPU read @0x068
212325 [L1] Cache miss: addr = 068
212325 [TEST] CPU read @0x2eb
212345 [L2] Cache miss: addr = 068
212355 [MEM] Mem hit: addr = 060, data = 60
212365 [L2] Cache Allocate: addr = 068 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
212375 [L1] Cache Allocate: addr = 2eb data = 6f6e6d6c6b6a69686766656463626160
212375 [L1] Cache hit from L2: addr = 2eb, data = 6b
212375 [TEST] CPU read @0x2d6
212385 [L1] Cache miss: addr = 2d6
212385 [TEST] CPU read @0x464
212405 [L2] Cache hit: addr = 2d6, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
212415 [L1] Cache Allocate: addr = 464 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
212415 [L1] Cache hit from L2: addr = 464, data = c4
212415 [TEST] CPU read @0x79e
212425 [L1] Cache miss: addr = 79e
212425 [TEST] CPU read @0x6bb
212445 [L2] Cache miss: addr = 79e
212455 [MEM] Mem hit: addr = 780, data = 80
212465 [L2] Cache Allocate: addr = 79e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
212475 [L1] Cache Allocate: addr = 6bb data = 9f9e9d9c9b9a99989796959493929190
212475 [L1] Cache hit from L2: addr = 6bb, data = 9b
212475 [TEST] CPU read @0x60b
212485 [L1] Cache miss: addr = 60b
212485 [TEST] CPU read @0x406
212505 [L2] Cache miss: addr = 60b
212515 [MEM] Mem hit: addr = 600, data = 00
212525 [L2] Cache Allocate: addr = 60b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
212535 [L1] Cache Allocate: addr = 406 data = 0f0e0d0c0b0a09080706050403020100
212535 [L1] Cache hit from L2: addr = 406, data = 06
212535 [TEST] CPU read @0x54a
212545 [L1] Cache miss: addr = 54a
212545 [TEST] CPU read @0x043
212565 [L2] Cache hit: addr = 54a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
212575 [L1] Cache Allocate: addr = 043 data = 4f4e4d4c4b4a49484746454443424140
212575 [L1] Cache hit from L2: addr = 043, data = 43
212575 [TEST] CPU read @0x0ea
212585 [L1] Cache miss: addr = 0ea
212585 [TEST] CPU read @0x3eb
212605 [L2] Cache miss: addr = 0ea
212615 [MEM] Mem hit: addr = 0e0, data = e0
212625 [L2] Cache Allocate: addr = 0ea data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
212635 [L1] Cache Allocate: addr = 3eb data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
212635 [L1] Cache hit from L2: addr = 3eb, data = eb
212635 [TEST] CPU read @0x31a
212645 [L1] Cache miss: addr = 31a
212645 [TEST] CPU read @0x7b2
212665 [L2] Cache miss: addr = 31a
212675 [MEM] Mem hit: addr = 300, data = 00
212685 [L2] Cache Allocate: addr = 31a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
212695 [L1] Cache Allocate: addr = 7b2 data = 1f1e1d1c1b1a19181716151413121110
212695 [L1] Cache hit from L2: addr = 7b2, data = 12
212695 [TEST] CPU read @0x7de
212705 [L1] Cache miss: addr = 7de
212705 [TEST] CPU read @0x2c1
212725 [L2] Cache miss: addr = 7de
212735 [MEM] Mem hit: addr = 7c0, data = c0
212745 [L2] Cache Allocate: addr = 7de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
212755 [L1] Cache Allocate: addr = 2c1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
212755 [L1] Cache hit from L2: addr = 2c1, data = d1
212755 [TEST] CPU read @0x065
212765 [L1] Cache miss: addr = 065
212765 [TEST] CPU read @0x2b0
212785 [L2] Cache hit: addr = 065, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
212795 [L1] Cache Allocate: addr = 2b0 data = 6f6e6d6c6b6a69686766656463626160
212795 [L1] Cache hit from L2: addr = 2b0, data = 60
212795 [TEST] CPU read @0x60f
212805 [L1] Cache miss: addr = 60f
212805 [TEST] CPU read @0x72e
212825 [L2] Cache miss: addr = 60f
212835 [MEM] Mem hit: addr = 600, data = 00
212845 [L2] Cache Allocate: addr = 60f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
212855 [L1] Cache Allocate: addr = 72e data = 0f0e0d0c0b0a09080706050403020100
212855 [L1] Cache hit from L2: addr = 72e, data = 0e
212855 [TEST] CPU read @0x6ff
212865 [L1] Cache miss: addr = 6ff
212865 [TEST] CPU read @0x161
212885 [L2] Cache miss: addr = 6ff
212895 [MEM] Mem hit: addr = 6e0, data = e0
212905 [L2] Cache Allocate: addr = 6ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
212915 [L1] Cache Allocate: addr = 161 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
212915 [L1] Cache hit from L2: addr = 161, data = f1
212915 [TEST] CPU read @0x1b0
212925 [L1] Cache miss: addr = 1b0
212925 [TEST] CPU read @0x37f
212945 [L2] Cache hit: addr = 1b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
212955 [L1] Cache Allocate: addr = 37f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
212955 [L1] Cache hit from L2: addr = 37f, data = af
212955 [TEST] CPU read @0x56b
212965 [L1] Cache miss: addr = 56b
212965 [TEST] CPU read @0x6d6
212985 [L2] Cache miss: addr = 56b
212995 [MEM] Mem hit: addr = 560, data = 60
213005 [L2] Cache Allocate: addr = 56b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
213015 [L1] Cache Allocate: addr = 6d6 data = 6f6e6d6c6b6a69686766656463626160
213015 [L1] Cache hit from L2: addr = 6d6, data = 66
213015 [TEST] CPU read @0x3a9
213025 [L1] Cache miss: addr = 3a9
213025 [TEST] CPU read @0x254
213045 [L2] Cache miss: addr = 3a9
213055 [MEM] Mem hit: addr = 3a0, data = a0
213065 [L2] Cache Allocate: addr = 3a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
213075 [L1] Cache Allocate: addr = 254 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
213075 [L1] Cache hit from L2: addr = 254, data = a4
213075 [TEST] CPU read @0x055
213085 [L1] Cache miss: addr = 055
213085 [TEST] CPU read @0x661
213105 [L2] Cache miss: addr = 055
213115 [MEM] Mem hit: addr = 040, data = 40
213125 [L2] Cache Allocate: addr = 055 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
213135 [L1] Cache Allocate: addr = 661 data = 5f5e5d5c5b5a59585756555453525150
213135 [L1] Cache hit from L2: addr = 661, data = 51
213135 [TEST] CPU read @0x75f
213145 [L1] Cache miss: addr = 75f
213145 [TEST] CPU read @0x590
213165 [L2] Cache miss: addr = 75f
213175 [MEM] Mem hit: addr = 740, data = 40
213185 [L2] Cache Allocate: addr = 75f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
213195 [L1] Cache Allocate: addr = 590 data = 5f5e5d5c5b5a59585756555453525150
213195 [L1] Cache hit from L2: addr = 590, data = 50
213195 [TEST] CPU read @0x6cd
213205 [L1] Cache miss: addr = 6cd
213205 [TEST] CPU read @0x506
213225 [L2] Cache hit: addr = 6cd, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
213235 [L1] Cache Allocate: addr = 506 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
213235 [L1] Cache hit from L2: addr = 506, data = c6
213235 [TEST] CPU read @0x4c5
213245 [L1] Cache miss: addr = 4c5
213245 [TEST] CPU read @0x486
213265 [L2] Cache miss: addr = 4c5
213275 [MEM] Mem hit: addr = 4c0, data = c0
213285 [L2] Cache Allocate: addr = 4c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
213295 [L1] Cache Allocate: addr = 486 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
213295 [L1] Cache hit from L2: addr = 486, data = c6
213295 [TEST] CPU read @0x23f
213305 [L1] Cache miss: addr = 23f
213305 [TEST] CPU read @0x788
213325 [L2] Cache miss: addr = 23f
213335 [MEM] Mem hit: addr = 220, data = 20
213345 [L2] Cache Allocate: addr = 23f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
213355 [L1] Cache Allocate: addr = 788 data = 3f3e3d3c3b3a39383736353433323130
213355 [L1] Cache hit from L2: addr = 788, data = 38
213355 [TEST] CPU read @0x67a
213365 [L1] Cache miss: addr = 67a
213365 [TEST] CPU read @0x393
213385 [L2] Cache miss: addr = 67a
213395 [MEM] Mem hit: addr = 660, data = 60
213405 [L2] Cache Allocate: addr = 67a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
213415 [L1] Cache Allocate: addr = 393 data = 7f7e7d7c7b7a79787776757473727170
213415 [L1] Cache hit from L2: addr = 393, data = 73
213415 [TEST] CPU read @0x0a2
213425 [L1] Cache miss: addr = 0a2
213425 [TEST] CPU read @0x736
213445 [L2] Cache hit: addr = 0a2, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
213455 [L1] Cache Allocate: addr = 736 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
213455 [L1] Cache hit from L2: addr = 736, data = a6
213455 [TEST] CPU read @0x720
213465 [L1] Cache hit: addr = 720, data = 00
213465 [TEST] CPU read @0x122
213475 [L1] Cache miss: addr = 122
213475 [TEST] CPU read @0x2ce
213495 [L2] Cache hit: addr = 122, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
213505 [L1] Cache Allocate: addr = 2ce data = 2f2e2d2c2b2a29282726252423222120
213505 [L1] Cache hit from L2: addr = 2ce, data = 2e
213505 [TEST] CPU read @0x313
213515 [L1] Cache miss: addr = 313
213515 [TEST] CPU read @0x2b1
213535 [L2] Cache miss: addr = 313
213545 [MEM] Mem hit: addr = 300, data = 00
213555 [L2] Cache Allocate: addr = 313 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
213565 [L1] Cache Allocate: addr = 2b1 data = 1f1e1d1c1b1a19181716151413121110
213565 [L1] Cache hit from L2: addr = 2b1, data = 11
213565 [TEST] CPU read @0x558
213575 [L1] Cache miss: addr = 558
213575 [TEST] CPU read @0x073
213595 [L2] Cache hit: addr = 558, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
213605 [L1] Cache Allocate: addr = 073 data = 4f4e4d4c4b4a49484746454443424140
213605 [L1] Cache hit from L2: addr = 073, data = 43
213605 [TEST] CPU read @0x25f
213615 [L1] Cache hit: addr = 25f, data = af
213615 [TEST] CPU read @0x7ff
213625 [L1] Cache miss: addr = 7ff
213625 [TEST] CPU read @0x74c
213645 [L2] Cache miss: addr = 7ff
213655 [MEM] Mem hit: addr = 7e0, data = e0
213665 [L2] Cache Allocate: addr = 7ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
213675 [L1] Cache Allocate: addr = 74c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
213675 [L1] Cache hit from L2: addr = 74c, data = fc
213675 [TEST] CPU read @0x2b8
213685 [L1] Cache hit: addr = 2b8, data = 18
213685 [TEST] CPU read @0x134
213695 [L1] Cache miss: addr = 134
213695 [TEST] CPU read @0x020
213715 [L2] Cache hit: addr = 134, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
213725 [L1] Cache Allocate: addr = 020 data = 2f2e2d2c2b2a29282726252423222120
213725 [L1] Cache hit from L2: addr = 020, data = 20
213725 [TEST] CPU read @0x023
213735 [L1] Cache hit: addr = 023, data = 23
213735 [TEST] CPU read @0x7dc
213745 [L1] Cache miss: addr = 7dc
213745 [TEST] CPU read @0x335
213765 [L2] Cache miss: addr = 7dc
213775 [MEM] Mem hit: addr = 7c0, data = c0
213785 [L2] Cache Allocate: addr = 7dc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
213795 [L1] Cache Allocate: addr = 335 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
213795 [L1] Cache hit from L2: addr = 335, data = d5
213795 [TEST] CPU read @0x6f4
213805 [L1] Cache miss: addr = 6f4
213805 [TEST] CPU read @0x1e2
213825 [L2] Cache miss: addr = 6f4
213835 [MEM] Mem hit: addr = 6e0, data = e0
213845 [L2] Cache Allocate: addr = 6f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
213855 [L1] Cache Allocate: addr = 1e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
213855 [L1] Cache hit from L2: addr = 1e2, data = f2
213855 [TEST] CPU read @0x3f2
213865 [L1] Cache miss: addr = 3f2
213865 [TEST] CPU read @0x1fa
213885 [L2] Cache miss: addr = 3f2
213895 [MEM] Mem hit: addr = 3e0, data = e0
213905 [L2] Cache Allocate: addr = 3f2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
213915 [L1] Cache Allocate: addr = 1fa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
213915 [L1] Cache hit from L2: addr = 1fa, data = fa
213915 [TEST] CPU read @0x386
213925 [L1] Cache miss: addr = 386
213925 [TEST] CPU read @0x152
213945 [L2] Cache miss: addr = 386
213955 [MEM] Mem hit: addr = 380, data = 80
213965 [L2] Cache Allocate: addr = 386 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
213975 [L1] Cache Allocate: addr = 152 data = 8f8e8d8c8b8a89888786858483828180
213975 [L1] Cache hit from L2: addr = 152, data = 82
213975 [TEST] CPU read @0x616
213985 [L1] Cache miss: addr = 616
213985 [TEST] CPU read @0x643
214005 [L2] Cache miss: addr = 616
214015 [MEM] Mem hit: addr = 600, data = 00
214025 [L2] Cache Allocate: addr = 616 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
214035 [L1] Cache Allocate: addr = 643 data = 1f1e1d1c1b1a19181716151413121110
214035 [L1] Cache hit from L2: addr = 643, data = 13
214035 [TEST] CPU read @0x67a
214045 [L1] Cache miss: addr = 67a
214045 [TEST] CPU read @0x5d0
214065 [L2] Cache hit: addr = 67a, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
214075 [L1] Cache Allocate: addr = 5d0 data = 6f6e6d6c6b6a69686766656463626160
214075 [L1] Cache hit from L2: addr = 5d0, data = 60
214075 [TEST] CPU read @0x725
214085 [L1] Cache miss: addr = 725
214085 [TEST] CPU read @0x69b
214105 [L2] Cache miss: addr = 725
214115 [MEM] Mem hit: addr = 720, data = 20
214125 [L2] Cache Allocate: addr = 725 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
214135 [L1] Cache Allocate: addr = 69b data = 2f2e2d2c2b2a29282726252423222120
214135 [L1] Cache hit from L2: addr = 69b, data = 2b
214135 [TEST] CPU read @0x649
214145 [L1] Cache hit: addr = 649, data = 19
214145 [TEST] CPU read @0x35c
214155 [L1] Cache miss: addr = 35c
214155 [TEST] CPU read @0x260
214175 [L2] Cache miss: addr = 35c
214185 [MEM] Mem hit: addr = 340, data = 40
214195 [L2] Cache Allocate: addr = 35c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
214205 [L1] Cache Allocate: addr = 260 data = 5f5e5d5c5b5a59585756555453525150
214205 [L1] Cache hit from L2: addr = 260, data = 50
214205 [TEST] CPU read @0x568
214215 [L1] Cache miss: addr = 568
214215 [TEST] CPU read @0x474
214235 [L2] Cache miss: addr = 568
214245 [MEM] Mem hit: addr = 560, data = 60
214255 [L2] Cache Allocate: addr = 568 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
214265 [L1] Cache Allocate: addr = 474 data = 6f6e6d6c6b6a69686766656463626160
214265 [L1] Cache hit from L2: addr = 474, data = 64
214265 [TEST] CPU read @0x4c2
214275 [L1] Cache miss: addr = 4c2
214275 [TEST] CPU read @0x405
214295 [L2] Cache miss: addr = 4c2
214305 [MEM] Mem hit: addr = 4c0, data = c0
214315 [L2] Cache Allocate: addr = 4c2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
214325 [L1] Cache Allocate: addr = 405 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
214325 [L1] Cache hit from L2: addr = 405, data = c5
214325 [TEST] CPU read @0x423
214335 [L1] Cache miss: addr = 423
214335 [TEST] CPU read @0x671
214355 [L2] Cache miss: addr = 423
214365 [MEM] Mem hit: addr = 420, data = 20
214375 [L2] Cache Allocate: addr = 423 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
214385 [L1] Cache Allocate: addr = 671 data = 2f2e2d2c2b2a29282726252423222120
214385 [L1] Cache hit from L2: addr = 671, data = 21
214385 [TEST] CPU read @0x736
214395 [L1] Cache miss: addr = 736
214395 [TEST] CPU read @0x741
214415 [L2] Cache miss: addr = 736
214425 [MEM] Mem hit: addr = 720, data = 20
214435 [L2] Cache Allocate: addr = 736 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
214445 [L1] Cache Allocate: addr = 741 data = 3f3e3d3c3b3a39383736353433323130
214445 [L1] Cache hit from L2: addr = 741, data = 31
214445 [TEST] CPU read @0x4af
214455 [L1] Cache miss: addr = 4af
214455 [TEST] CPU read @0x08c
214475 [L2] Cache miss: addr = 4af
214485 [MEM] Mem hit: addr = 4a0, data = a0
214495 [L2] Cache Allocate: addr = 4af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
214505 [L1] Cache Allocate: addr = 08c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
214505 [L1] Cache hit from L2: addr = 08c, data = ac
214505 [TEST] CPU read @0x636
214515 [L1] Cache miss: addr = 636
214515 [TEST] CPU read @0x087
214535 [L2] Cache miss: addr = 636
214545 [MEM] Mem hit: addr = 620, data = 20
214555 [L2] Cache Allocate: addr = 636 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
214565 [L1] Cache Allocate: addr = 087 data = 3f3e3d3c3b3a39383736353433323130
214565 [L1] Cache hit from L2: addr = 087, data = 37
214565 [TEST] CPU read @0x77d
214575 [L1] Cache miss: addr = 77d
214575 [TEST] CPU read @0x66c
214595 [L2] Cache miss: addr = 77d
214605 [MEM] Mem hit: addr = 760, data = 60
214615 [L2] Cache Allocate: addr = 77d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
214625 [L1] Cache Allocate: addr = 66c data = 7f7e7d7c7b7a79787776757473727170
214625 [L1] Cache hit from L2: addr = 66c, data = 7c
214625 [TEST] CPU read @0x614
214635 [L1] Cache miss: addr = 614
214635 [TEST] CPU read @0x2b3
214655 [L2] Cache hit: addr = 614, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
214665 [L1] Cache Allocate: addr = 2b3 data = 0f0e0d0c0b0a09080706050403020100
214665 [L1] Cache hit from L2: addr = 2b3, data = 03
214665 [TEST] CPU read @0x08b
214675 [L1] Cache hit: addr = 08b, data = 3b
214675 [TEST] CPU read @0x474
214685 [L1] Cache miss: addr = 474
214685 [TEST] CPU read @0x4f0
214705 [L2] Cache miss: addr = 474
214715 [MEM] Mem hit: addr = 460, data = 60
214725 [L2] Cache Allocate: addr = 474 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
214735 [L1] Cache Allocate: addr = 4f0 data = 7f7e7d7c7b7a79787776757473727170
214735 [L1] Cache hit from L2: addr = 4f0, data = 70
214735 [TEST] CPU read @0x2fc
214745 [L1] Cache miss: addr = 2fc
214745 [TEST] CPU read @0x4dc
214765 [L2] Cache miss: addr = 2fc
214775 [MEM] Mem hit: addr = 2e0, data = e0
214785 [L2] Cache Allocate: addr = 2fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
214795 [L1] Cache Allocate: addr = 4dc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
214795 [L1] Cache hit from L2: addr = 4dc, data = fc
214795 [TEST] CPU read @0x6c4
214805 [L1] Cache miss: addr = 6c4
214805 [TEST] CPU read @0x38f
214825 [L2] Cache hit: addr = 6c4, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
214835 [L1] Cache Allocate: addr = 38f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
214835 [L1] Cache hit from L2: addr = 38f, data = cf
214835 [TEST] CPU read @0x529
214845 [L1] Cache miss: addr = 529
214845 [TEST] CPU read @0x774
214865 [L2] Cache miss: addr = 529
214875 [MEM] Mem hit: addr = 520, data = 20
214885 [L2] Cache Allocate: addr = 529 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
214895 [L1] Cache Allocate: addr = 774 data = 2f2e2d2c2b2a29282726252423222120
214895 [L1] Cache hit from L2: addr = 774, data = 24
214895 [TEST] CPU read @0x002
214905 [L1] Cache miss: addr = 002
214905 [TEST] CPU read @0x4d0
214925 [L2] Cache miss: addr = 002
214935 [MEM] Mem hit: addr = 000, data = 00
214945 [L2] Cache Allocate: addr = 002 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
214955 [L1] Cache Allocate: addr = 4d0 data = 0f0e0d0c0b0a09080706050403020100
214955 [L1] Cache hit from L2: addr = 4d0, data = 00
214955 [TEST] CPU read @0x502
214965 [L1] Cache miss: addr = 502
214965 [TEST] CPU read @0x488
214985 [L2] Cache hit: addr = 502, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
214995 [L1] Cache Allocate: addr = 488 data = 0f0e0d0c0b0a09080706050403020100
214995 [L1] Cache hit from L2: addr = 488, data = 08
214995 [TEST] CPU read @0x5ad
215005 [L1] Cache miss: addr = 5ad
215005 [TEST] CPU read @0x029
215025 [L2] Cache miss: addr = 5ad
215035 [MEM] Mem hit: addr = 5a0, data = a0
215045 [L2] Cache Allocate: addr = 5ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
215055 [L1] Cache Allocate: addr = 029 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
215055 [L1] Cache hit from L2: addr = 029, data = a9
215055 [TEST] CPU read @0x774
215065 [L1] Cache hit: addr = 774, data = 24
215065 [TEST] CPU read @0x0df
215075 [L1] Cache miss: addr = 0df
215075 [TEST] CPU read @0x331
215095 [L2] Cache miss: addr = 0df
215105 [MEM] Mem hit: addr = 0c0, data = c0
215115 [L2] Cache Allocate: addr = 0df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
215125 [L1] Cache Allocate: addr = 331 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
215125 [L1] Cache hit from L2: addr = 331, data = d1
215125 [TEST] CPU read @0x0fe
215135 [L1] Cache miss: addr = 0fe
215135 [TEST] CPU read @0x560
215155 [L2] Cache miss: addr = 0fe
215165 [MEM] Mem hit: addr = 0e0, data = e0
215175 [L2] Cache Allocate: addr = 0fe data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
215185 [L1] Cache Allocate: addr = 560 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
215185 [L1] Cache hit from L2: addr = 560, data = f0
215185 [TEST] CPU read @0x10c
215195 [L1] Cache miss: addr = 10c
215195 [TEST] CPU read @0x271
215215 [L2] Cache miss: addr = 10c
215225 [MEM] Mem hit: addr = 100, data = 00
215235 [L2] Cache Allocate: addr = 10c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
215245 [L1] Cache Allocate: addr = 271 data = 0f0e0d0c0b0a09080706050403020100
215245 [L1] Cache hit from L2: addr = 271, data = 01
215245 [TEST] CPU read @0x028
215255 [L1] Cache hit: addr = 028, data = a8
215255 [TEST] CPU read @0x78e
215265 [L1] Cache miss: addr = 78e
215265 [TEST] CPU read @0x79b
215285 [L2] Cache miss: addr = 78e
215295 [MEM] Mem hit: addr = 780, data = 80
215305 [L2] Cache Allocate: addr = 78e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
215315 [L1] Cache Allocate: addr = 79b data = 8f8e8d8c8b8a89888786858483828180
215315 [L1] Cache hit from L2: addr = 79b, data = 8b
215315 [TEST] CPU read @0x3ff
215325 [L1] Cache miss: addr = 3ff
215325 [TEST] CPU read @0x684
215345 [L2] Cache miss: addr = 3ff
215355 [MEM] Mem hit: addr = 3e0, data = e0
215365 [L2] Cache Allocate: addr = 3ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
215375 [L1] Cache Allocate: addr = 684 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
215375 [L1] Cache hit from L2: addr = 684, data = f4
215375 [TEST] CPU read @0x4bc
215385 [L1] Cache miss: addr = 4bc
215385 [TEST] CPU read @0x6ba
215405 [L2] Cache miss: addr = 4bc
215415 [MEM] Mem hit: addr = 4a0, data = a0
215425 [L2] Cache Allocate: addr = 4bc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
215435 [L1] Cache Allocate: addr = 6ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
215435 [L1] Cache hit from L2: addr = 6ba, data = ba
215435 [TEST] CPU read @0x6c2
215445 [L1] Cache miss: addr = 6c2
215445 [TEST] CPU read @0x4e4
215465 [L2] Cache hit: addr = 6c2, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
215475 [L1] Cache Allocate: addr = 4e4 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
215475 [L1] Cache hit from L2: addr = 4e4, data = c4
215475 [TEST] CPU read @0x43e
215485 [L1] Cache miss: addr = 43e
215485 [TEST] CPU read @0x78a
215505 [L2] Cache miss: addr = 43e
215515 [MEM] Mem hit: addr = 420, data = 20
215525 [L2] Cache Allocate: addr = 43e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
215535 [L1] Cache Allocate: addr = 78a data = 3f3e3d3c3b3a39383736353433323130
215535 [L1] Cache hit from L2: addr = 78a, data = 3a
215535 [TEST] CPU read @0x22f
215545 [L1] Cache miss: addr = 22f
215545 [TEST] CPU read @0x13c
215565 [L2] Cache miss: addr = 22f
215575 [MEM] Mem hit: addr = 220, data = 20
215585 [L2] Cache Allocate: addr = 22f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
215595 [L1] Cache Allocate: addr = 13c data = 2f2e2d2c2b2a29282726252423222120
215595 [L1] Cache hit from L2: addr = 13c, data = 2c
215595 [TEST] CPU read @0x32f
215605 [L1] Cache miss: addr = 32f
215605 [TEST] CPU read @0x09c
215625 [L2] Cache miss: addr = 32f
215635 [MEM] Mem hit: addr = 320, data = 20
215645 [L2] Cache Allocate: addr = 32f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
215655 [L1] Cache Allocate: addr = 09c data = 2f2e2d2c2b2a29282726252423222120
215655 [L1] Cache hit from L2: addr = 09c, data = 2c
215655 [TEST] CPU read @0x3e8
215665 [L1] Cache miss: addr = 3e8
215665 [TEST] CPU read @0x461
215685 [L2] Cache hit: addr = 3e8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
215695 [L1] Cache Allocate: addr = 461 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
215695 [L1] Cache hit from L2: addr = 461, data = e1
215695 [TEST] CPU read @0x39f
215705 [L1] Cache miss: addr = 39f
215705 [TEST] CPU read @0x0c0
215725 [L2] Cache miss: addr = 39f
215735 [MEM] Mem hit: addr = 380, data = 80
215745 [L2] Cache Allocate: addr = 39f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
215755 [L1] Cache Allocate: addr = 0c0 data = 9f9e9d9c9b9a99989796959493929190
215755 [L1] Cache hit from L2: addr = 0c0, data = 90
215755 [TEST] CPU read @0x2e1
215765 [L1] Cache miss: addr = 2e1
215765 [TEST] CPU read @0x528
215785 [L2] Cache miss: addr = 2e1
215795 [MEM] Mem hit: addr = 2e0, data = e0
215805 [L2] Cache Allocate: addr = 2e1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
215815 [L1] Cache Allocate: addr = 528 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
215815 [L1] Cache hit from L2: addr = 528, data = e8
215815 [TEST] CPU read @0x0c0
215825 [L1] Cache hit: addr = 0c0, data = 90
215825 [TEST] CPU read @0x4bc
215835 [L1] Cache miss: addr = 4bc
215835 [TEST] CPU read @0x5cf
215855 [L2] Cache hit: addr = 4bc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
215865 [L1] Cache Allocate: addr = 5cf data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
215865 [L1] Cache hit from L2: addr = 5cf, data = af
215865 [TEST] CPU read @0x757
215875 [L1] Cache miss: addr = 757
215875 [TEST] CPU read @0x088
215895 [L2] Cache miss: addr = 757
215905 [MEM] Mem hit: addr = 740, data = 40
215915 [L2] Cache Allocate: addr = 757 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
215925 [L1] Cache Allocate: addr = 088 data = 5f5e5d5c5b5a59585756555453525150
215925 [L1] Cache hit from L2: addr = 088, data = 58
215925 [TEST] CPU read @0x7f9
215935 [L1] Cache miss: addr = 7f9
215935 [TEST] CPU read @0x019
215955 [L2] Cache miss: addr = 7f9
215965 [MEM] Mem hit: addr = 7e0, data = e0
215975 [L2] Cache Allocate: addr = 7f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
215985 [L1] Cache Allocate: addr = 019 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
215985 [L1] Cache hit from L2: addr = 019, data = f9
215985 [TEST] CPU read @0x41f
215995 [L1] Cache miss: addr = 41f
215995 [TEST] CPU read @0x6b8
216015 [L2] Cache miss: addr = 41f
216025 [MEM] Mem hit: addr = 400, data = 00
216035 [L2] Cache Allocate: addr = 41f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
216045 [L1] Cache Allocate: addr = 6b8 data = 1f1e1d1c1b1a19181716151413121110
216045 [L1] Cache hit from L2: addr = 6b8, data = 18
216045 [TEST] CPU read @0x5d0
216055 [L1] Cache miss: addr = 5d0
216055 [TEST] CPU read @0x7fa
216075 [L2] Cache miss: addr = 5d0
216085 [MEM] Mem hit: addr = 5c0, data = c0
216095 [L2] Cache Allocate: addr = 5d0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
216105 [L1] Cache Allocate: addr = 7fa data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
216105 [L1] Cache hit from L2: addr = 7fa, data = da
216105 [TEST] CPU read @0x594
216115 [L1] Cache miss: addr = 594
216115 [TEST] CPU read @0x4d2
216135 [L2] Cache miss: addr = 594
216145 [MEM] Mem hit: addr = 580, data = 80
216155 [L2] Cache Allocate: addr = 594 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
216165 [L1] Cache Allocate: addr = 4d2 data = 9f9e9d9c9b9a99989796959493929190
216165 [L1] Cache hit from L2: addr = 4d2, data = 92
216165 [TEST] CPU read @0x078
216175 [L1] Cache miss: addr = 078
216175 [TEST] CPU read @0x41a
216195 [L2] Cache miss: addr = 078
216205 [MEM] Mem hit: addr = 060, data = 60
216215 [L2] Cache Allocate: addr = 078 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
216225 [L1] Cache Allocate: addr = 41a data = 7f7e7d7c7b7a79787776757473727170
216225 [L1] Cache hit from L2: addr = 41a, data = 7a
216225 [TEST] CPU read @0x7e6
216235 [L1] Cache miss: addr = 7e6
216235 [TEST] CPU read @0x1dc
216255 [L2] Cache hit: addr = 7e6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
216265 [L1] Cache Allocate: addr = 1dc data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
216265 [L1] Cache hit from L2: addr = 1dc, data = ec
216265 [TEST] CPU read @0x645
216275 [L1] Cache miss: addr = 645
216275 [TEST] CPU read @0x64a
216295 [L2] Cache miss: addr = 645
216305 [MEM] Mem hit: addr = 640, data = 40
216315 [L2] Cache Allocate: addr = 645 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
216325 [L1] Cache Allocate: addr = 64a data = 4f4e4d4c4b4a49484746454443424140
216325 [L1] Cache hit from L2: addr = 64a, data = 4a
216325 [TEST] CPU read @0x4be
216335 [L1] Cache miss: addr = 4be
216335 [TEST] CPU read @0x082
216355 [L2] Cache hit: addr = 4be, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
216365 [L1] Cache Allocate: addr = 082 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
216365 [L1] Cache hit from L2: addr = 082, data = a2
216365 [TEST] CPU read @0x33e
216375 [L1] Cache miss: addr = 33e
216375 [TEST] CPU read @0x0a3
216395 [L2] Cache hit: addr = 33e, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
216405 [L1] Cache Allocate: addr = 0a3 data = 2f2e2d2c2b2a29282726252423222120
216405 [L1] Cache hit from L2: addr = 0a3, data = 23
216405 [TEST] CPU read @0x49c
216415 [L1] Cache miss: addr = 49c
216415 [TEST] CPU read @0x580
216435 [L2] Cache miss: addr = 49c
216445 [MEM] Mem hit: addr = 480, data = 80
216455 [L2] Cache Allocate: addr = 49c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
216465 [L1] Cache Allocate: addr = 580 data = 9f9e9d9c9b9a99989796959493929190
216465 [L1] Cache hit from L2: addr = 580, data = 90
216465 [TEST] CPU read @0x2a9
216475 [L1] Cache miss: addr = 2a9
216475 [TEST] CPU read @0x7b7
216495 [L2] Cache miss: addr = 2a9
216505 [MEM] Mem hit: addr = 2a0, data = a0
216515 [L2] Cache Allocate: addr = 2a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
216525 [L1] Cache Allocate: addr = 7b7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
216525 [L1] Cache hit from L2: addr = 7b7, data = a7
216525 [TEST] CPU read @0x777
216535 [L1] Cache miss: addr = 777
216535 [TEST] CPU read @0x3cc
216555 [L2] Cache miss: addr = 777
216565 [MEM] Mem hit: addr = 760, data = 60
216575 [L2] Cache Allocate: addr = 777 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
216585 [L1] Cache Allocate: addr = 3cc data = 7f7e7d7c7b7a79787776757473727170
216585 [L1] Cache hit from L2: addr = 3cc, data = 7c
216585 [TEST] CPU read @0x3a9
216595 [L1] Cache miss: addr = 3a9
216595 [TEST] CPU read @0x415
216615 [L2] Cache miss: addr = 3a9
216625 [MEM] Mem hit: addr = 3a0, data = a0
216635 [L2] Cache Allocate: addr = 3a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
216645 [L1] Cache Allocate: addr = 415 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
216645 [L1] Cache hit from L2: addr = 415, data = a5
216645 [TEST] CPU read @0x596
216655 [L1] Cache miss: addr = 596
216655 [TEST] CPU read @0x782
216675 [L2] Cache miss: addr = 596
216685 [MEM] Mem hit: addr = 580, data = 80
216695 [L2] Cache Allocate: addr = 596 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
216705 [L1] Cache Allocate: addr = 782 data = 9f9e9d9c9b9a99989796959493929190
216705 [L1] Cache hit from L2: addr = 782, data = 92
216705 [TEST] CPU read @0x579
216715 [L1] Cache miss: addr = 579
216715 [TEST] CPU read @0x4d6
216735 [L2] Cache miss: addr = 579
216745 [MEM] Mem hit: addr = 560, data = 60
216755 [L2] Cache Allocate: addr = 579 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
216765 [L1] Cache Allocate: addr = 4d6 data = 7f7e7d7c7b7a79787776757473727170
216765 [L1] Cache hit from L2: addr = 4d6, data = 76
216765 [TEST] CPU read @0x4df
216775 [L1] Cache hit: addr = 4df, data = 7f
216775 [TEST] CPU read @0x3fc
216785 [L1] Cache miss: addr = 3fc
216785 [TEST] CPU read @0x56e
216805 [L2] Cache miss: addr = 3fc
216815 [MEM] Mem hit: addr = 3e0, data = e0
216825 [L2] Cache Allocate: addr = 3fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
216835 [L1] Cache Allocate: addr = 56e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
216835 [L1] Cache hit from L2: addr = 56e, data = fe
216835 [TEST] CPU read @0x668
216845 [L1] Cache miss: addr = 668
216845 [TEST] CPU read @0x089
216865 [L2] Cache miss: addr = 668
216875 [MEM] Mem hit: addr = 660, data = 60
216885 [L2] Cache Allocate: addr = 668 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
216895 [L1] Cache Allocate: addr = 089 data = 6f6e6d6c6b6a69686766656463626160
216895 [L1] Cache hit from L2: addr = 089, data = 69
216895 [TEST] CPU read @0x71e
216905 [L1] Cache miss: addr = 71e
216905 [TEST] CPU read @0x648
216925 [L2] Cache miss: addr = 71e
216935 [MEM] Mem hit: addr = 700, data = 00
216945 [L2] Cache Allocate: addr = 71e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
216955 [L1] Cache Allocate: addr = 648 data = 1f1e1d1c1b1a19181716151413121110
216955 [L1] Cache hit from L2: addr = 648, data = 18
216955 [TEST] CPU read @0x24f
216965 [L1] Cache miss: addr = 24f
216965 [TEST] CPU read @0x677
216985 [L2] Cache miss: addr = 24f
216995 [MEM] Mem hit: addr = 240, data = 40
217005 [L2] Cache Allocate: addr = 24f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
217015 [L1] Cache Allocate: addr = 677 data = 4f4e4d4c4b4a49484746454443424140
217015 [L1] Cache hit from L2: addr = 677, data = 47
217015 [TEST] CPU read @0x53c
217025 [L1] Cache miss: addr = 53c
217025 [TEST] CPU read @0x1f2
217045 [L2] Cache miss: addr = 53c
217055 [MEM] Mem hit: addr = 520, data = 20
217065 [L2] Cache Allocate: addr = 53c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
217075 [L1] Cache Allocate: addr = 1f2 data = 3f3e3d3c3b3a39383736353433323130
217075 [L1] Cache hit from L2: addr = 1f2, data = 32
217075 [TEST] CPU read @0x614
217085 [L1] Cache miss: addr = 614
217085 [TEST] CPU read @0x124
217105 [L2] Cache miss: addr = 614
217115 [MEM] Mem hit: addr = 600, data = 00
217125 [L2] Cache Allocate: addr = 614 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
217135 [L1] Cache Allocate: addr = 124 data = 1f1e1d1c1b1a19181716151413121110
217135 [L1] Cache hit from L2: addr = 124, data = 14
217135 [TEST] CPU read @0x6a6
217145 [L1] Cache miss: addr = 6a6
217145 [TEST] CPU read @0x44c
217165 [L2] Cache miss: addr = 6a6
217175 [MEM] Mem hit: addr = 6a0, data = a0
217185 [L2] Cache Allocate: addr = 6a6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
217195 [L1] Cache Allocate: addr = 44c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
217195 [L1] Cache hit from L2: addr = 44c, data = ac
217195 [TEST] CPU read @0x726
217205 [L1] Cache miss: addr = 726
217205 [TEST] CPU read @0x267
217225 [L2] Cache miss: addr = 726
217235 [MEM] Mem hit: addr = 720, data = 20
217245 [L2] Cache Allocate: addr = 726 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
217255 [L1] Cache Allocate: addr = 267 data = 2f2e2d2c2b2a29282726252423222120
217255 [L1] Cache hit from L2: addr = 267, data = 27
217255 [TEST] CPU read @0x33e
217265 [L1] Cache miss: addr = 33e
217265 [TEST] CPU read @0x107
217285 [L2] Cache miss: addr = 33e
217295 [MEM] Mem hit: addr = 320, data = 20
217305 [L2] Cache Allocate: addr = 33e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
217315 [L1] Cache Allocate: addr = 107 data = 3f3e3d3c3b3a39383736353433323130
217315 [L1] Cache hit from L2: addr = 107, data = 37
217315 [TEST] CPU read @0x6c9
217325 [L1] Cache miss: addr = 6c9
217325 [TEST] CPU read @0x0fe
217345 [L2] Cache hit: addr = 6c9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
217355 [L1] Cache Allocate: addr = 0fe data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
217355 [L1] Cache hit from L2: addr = 0fe, data = ce
217355 [TEST] CPU read @0x41c
217365 [L1] Cache hit: addr = 41c, data = ac
217365 [TEST] CPU read @0x648
217375 [L1] Cache miss: addr = 648
217375 [TEST] CPU read @0x2f0
217395 [L2] Cache miss: addr = 648
217405 [MEM] Mem hit: addr = 640, data = 40
217415 [L2] Cache Allocate: addr = 648 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
217425 [L1] Cache Allocate: addr = 2f0 data = 4f4e4d4c4b4a49484746454443424140
217425 [L1] Cache hit from L2: addr = 2f0, data = 40
217425 [TEST] CPU read @0x01c
217435 [L1] Cache miss: addr = 01c
217435 [TEST] CPU read @0x0bd
217455 [L2] Cache miss: addr = 01c
217465 [MEM] Mem hit: addr = 000, data = 00
217475 [L2] Cache Allocate: addr = 01c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
217485 [L1] Cache Allocate: addr = 0bd data = 1f1e1d1c1b1a19181716151413121110
217485 [L1] Cache hit from L2: addr = 0bd, data = 1d
217485 [TEST] CPU read @0x507
217495 [L1] Cache miss: addr = 507
217495 [TEST] CPU read @0x612
217515 [L2] Cache hit: addr = 507, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
217525 [L1] Cache Allocate: addr = 612 data = 0f0e0d0c0b0a09080706050403020100
217525 [L1] Cache hit from L2: addr = 612, data = 02
217525 [TEST] CPU read @0x7ed
217535 [L1] Cache miss: addr = 7ed
217535 [TEST] CPU read @0x2a2
217555 [L2] Cache miss: addr = 7ed
217565 [MEM] Mem hit: addr = 7e0, data = e0
217575 [L2] Cache Allocate: addr = 7ed data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
217585 [L1] Cache Allocate: addr = 2a2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
217585 [L1] Cache hit from L2: addr = 2a2, data = e2
217585 [TEST] CPU read @0x3dc
217595 [L1] Cache miss: addr = 3dc
217595 [TEST] CPU read @0x5dc
217615 [L2] Cache miss: addr = 3dc
217625 [MEM] Mem hit: addr = 3c0, data = c0
217635 [L2] Cache Allocate: addr = 3dc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
217645 [L1] Cache Allocate: addr = 5dc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
217645 [L1] Cache hit from L2: addr = 5dc, data = dc
217645 [TEST] CPU read @0x34f
217655 [L1] Cache miss: addr = 34f
217655 [TEST] CPU read @0x7eb
217675 [L2] Cache miss: addr = 34f
217685 [MEM] Mem hit: addr = 340, data = 40
217695 [L2] Cache Allocate: addr = 34f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
217705 [L1] Cache Allocate: addr = 7eb data = 4f4e4d4c4b4a49484746454443424140
217705 [L1] Cache hit from L2: addr = 7eb, data = 4b
217705 [TEST] CPU read @0x04c
217715 [L1] Cache miss: addr = 04c
217715 [TEST] CPU read @0x5d1
217735 [L2] Cache miss: addr = 04c
217745 [MEM] Mem hit: addr = 040, data = 40
217755 [L2] Cache Allocate: addr = 04c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
217765 [L1] Cache Allocate: addr = 5d1 data = 4f4e4d4c4b4a49484746454443424140
217765 [L1] Cache hit from L2: addr = 5d1, data = 41
217765 [TEST] CPU read @0x4b5
217775 [L1] Cache miss: addr = 4b5
217775 [TEST] CPU read @0x6d9
217795 [L2] Cache miss: addr = 4b5
217805 [MEM] Mem hit: addr = 4a0, data = a0
217815 [L2] Cache Allocate: addr = 4b5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
217825 [L1] Cache Allocate: addr = 6d9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
217825 [L1] Cache hit from L2: addr = 6d9, data = b9
217825 [TEST] CPU read @0x226
217835 [L1] Cache miss: addr = 226
217835 [TEST] CPU read @0x6a9
217855 [L2] Cache miss: addr = 226
217865 [MEM] Mem hit: addr = 220, data = 20
217875 [L2] Cache Allocate: addr = 226 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
217885 [L1] Cache Allocate: addr = 6a9 data = 2f2e2d2c2b2a29282726252423222120
217885 [L1] Cache hit from L2: addr = 6a9, data = 29
217885 [TEST] CPU read @0x167
217895 [L1] Cache miss: addr = 167
217895 [TEST] CPU read @0x3b4
217915 [L2] Cache miss: addr = 167
217925 [MEM] Mem hit: addr = 160, data = 60
217935 [L2] Cache Allocate: addr = 167 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
217945 [L1] Cache Allocate: addr = 3b4 data = 6f6e6d6c6b6a69686766656463626160
217945 [L1] Cache hit from L2: addr = 3b4, data = 64
217945 [TEST] CPU read @0x20f
217955 [L1] Cache miss: addr = 20f
217955 [TEST] CPU read @0x0a0
217975 [L2] Cache miss: addr = 20f
217985 [MEM] Mem hit: addr = 200, data = 00
217995 [L2] Cache Allocate: addr = 20f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
218005 [L1] Cache Allocate: addr = 0a0 data = 0f0e0d0c0b0a09080706050403020100
218005 [L1] Cache hit from L2: addr = 0a0, data = 00
218005 [TEST] CPU read @0x01f
218015 [L1] Cache miss: addr = 01f
218015 [TEST] CPU read @0x211
218035 [L2] Cache miss: addr = 01f
218045 [MEM] Mem hit: addr = 000, data = 00
218055 [L2] Cache Allocate: addr = 01f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
218065 [L1] Cache Allocate: addr = 211 data = 1f1e1d1c1b1a19181716151413121110
218065 [L1] Cache hit from L2: addr = 211, data = 11
218065 [TEST] CPU read @0x5d7
218075 [L1] Cache miss: addr = 5d7
218075 [TEST] CPU read @0x66c
218095 [L2] Cache miss: addr = 5d7
218105 [MEM] Mem hit: addr = 5c0, data = c0
218115 [L2] Cache Allocate: addr = 5d7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
218125 [L1] Cache Allocate: addr = 66c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
218125 [L1] Cache hit from L2: addr = 66c, data = dc
218125 [TEST] CPU read @0x139
218135 [L1] Cache miss: addr = 139
218135 [TEST] CPU read @0x7e5
218155 [L2] Cache hit: addr = 139, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
218165 [L1] Cache Allocate: addr = 7e5 data = 2f2e2d2c2b2a29282726252423222120
218165 [L1] Cache hit from L2: addr = 7e5, data = 25
218165 [TEST] CPU read @0x6a3
218175 [L1] Cache miss: addr = 6a3
218175 [TEST] CPU read @0x410
218195 [L2] Cache miss: addr = 6a3
218205 [MEM] Mem hit: addr = 6a0, data = a0
218215 [L2] Cache Allocate: addr = 6a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
218225 [L1] Cache Allocate: addr = 410 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
218225 [L1] Cache hit from L2: addr = 410, data = a0
218225 [TEST] CPU read @0x668
218235 [L1] Cache miss: addr = 668
218235 [TEST] CPU read @0x666
218255 [L2] Cache miss: addr = 668
218265 [MEM] Mem hit: addr = 660, data = 60
218275 [L2] Cache Allocate: addr = 668 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
218285 [L1] Cache Allocate: addr = 666 data = 6f6e6d6c6b6a69686766656463626160
218285 [L1] Cache hit from L2: addr = 666, data = 66
218285 [TEST] CPU read @0x298
218295 [L1] Cache miss: addr = 298
218295 [TEST] CPU read @0x648
218315 [L2] Cache miss: addr = 298
218325 [MEM] Mem hit: addr = 280, data = 80
218335 [L2] Cache Allocate: addr = 298 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
218345 [L1] Cache Allocate: addr = 648 data = 9f9e9d9c9b9a99989796959493929190
218345 [L1] Cache hit from L2: addr = 648, data = 98
218345 [TEST] CPU read @0x331
218355 [L1] Cache miss: addr = 331
218355 [TEST] CPU read @0x034
218375 [L2] Cache miss: addr = 331
218385 [MEM] Mem hit: addr = 320, data = 20
218395 [L2] Cache Allocate: addr = 331 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
218405 [L1] Cache Allocate: addr = 034 data = 3f3e3d3c3b3a39383736353433323130
218405 [L1] Cache hit from L2: addr = 034, data = 34
218405 [TEST] CPU read @0x50a
218415 [L1] Cache miss: addr = 50a
218415 [TEST] CPU read @0x0c6
218435 [L2] Cache hit: addr = 50a, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
218445 [L1] Cache Allocate: addr = 0c6 data = 0f0e0d0c0b0a09080706050403020100
218445 [L1] Cache hit from L2: addr = 0c6, data = 06
218445 [TEST] CPU read @0x719
218455 [L1] Cache miss: addr = 719
218455 [TEST] CPU read @0x1b3
218475 [L2] Cache miss: addr = 719
218485 [MEM] Mem hit: addr = 700, data = 00
218495 [L2] Cache Allocate: addr = 719 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
218505 [L1] Cache Allocate: addr = 1b3 data = 1f1e1d1c1b1a19181716151413121110
218505 [L1] Cache hit from L2: addr = 1b3, data = 13
218505 [TEST] CPU read @0x3d7
218515 [L1] Cache miss: addr = 3d7
218515 [TEST] CPU read @0x4f6
218535 [L2] Cache miss: addr = 3d7
218545 [MEM] Mem hit: addr = 3c0, data = c0
218555 [L2] Cache Allocate: addr = 3d7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
218565 [L1] Cache Allocate: addr = 4f6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
218565 [L1] Cache hit from L2: addr = 4f6, data = d6
218565 [TEST] CPU read @0x3d0
218575 [L1] Cache miss: addr = 3d0
218575 [TEST] CPU read @0x026
218595 [L2] Cache hit: addr = 3d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
218605 [L1] Cache Allocate: addr = 026 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
218605 [L1] Cache hit from L2: addr = 026, data = c6
218605 [TEST] CPU read @0x7f9
218615 [L1] Cache miss: addr = 7f9
218615 [TEST] CPU read @0x27e
218635 [L2] Cache hit: addr = 7f9, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
218645 [L1] Cache Allocate: addr = 27e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
218645 [L1] Cache hit from L2: addr = 27e, data = ee
218645 [TEST] CPU read @0x335
218655 [L1] Cache miss: addr = 335
218655 [TEST] CPU read @0x16a
218675 [L2] Cache hit: addr = 335, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
218685 [L1] Cache Allocate: addr = 16a data = 2f2e2d2c2b2a29282726252423222120
218685 [L1] Cache hit from L2: addr = 16a, data = 2a
218685 [TEST] CPU read @0x6f3
218695 [L1] Cache miss: addr = 6f3
218695 [TEST] CPU read @0x23a
218715 [L2] Cache miss: addr = 6f3
218725 [MEM] Mem hit: addr = 6e0, data = e0
218735 [L2] Cache Allocate: addr = 6f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
218745 [L1] Cache Allocate: addr = 23a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
218745 [L1] Cache hit from L2: addr = 23a, data = fa
218745 [TEST] CPU read @0x290
218755 [L1] Cache miss: addr = 290
218755 [TEST] CPU read @0x1d9
218775 [L2] Cache hit: addr = 290, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
218785 [L1] Cache Allocate: addr = 1d9 data = 8f8e8d8c8b8a89888786858483828180
218785 [L1] Cache hit from L2: addr = 1d9, data = 89
218785 [TEST] CPU read @0x42b
218795 [L1] Cache miss: addr = 42b
218795 [TEST] CPU read @0x3e5
218815 [L2] Cache miss: addr = 42b
218825 [MEM] Mem hit: addr = 420, data = 20
218835 [L2] Cache Allocate: addr = 42b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
218845 [L1] Cache Allocate: addr = 3e5 data = 2f2e2d2c2b2a29282726252423222120
218845 [L1] Cache hit from L2: addr = 3e5, data = 25
218845 [TEST] CPU read @0x1ce
218855 [L1] Cache miss: addr = 1ce
218855 [TEST] CPU read @0x14b
218875 [L2] Cache miss: addr = 1ce
218885 [MEM] Mem hit: addr = 1c0, data = c0
218895 [L2] Cache Allocate: addr = 1ce data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
218905 [L1] Cache Allocate: addr = 14b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
218905 [L1] Cache hit from L2: addr = 14b, data = cb
218905 [TEST] CPU read @0x4c5
218915 [L1] Cache miss: addr = 4c5
218915 [TEST] CPU read @0x62c
218935 [L2] Cache miss: addr = 4c5
218945 [MEM] Mem hit: addr = 4c0, data = c0
218955 [L2] Cache Allocate: addr = 4c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
218965 [L1] Cache Allocate: addr = 62c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
218965 [L1] Cache hit from L2: addr = 62c, data = cc
218965 [TEST] CPU read @0x728
218975 [L1] Cache miss: addr = 728
218975 [TEST] CPU read @0x1a6
218995 [L2] Cache miss: addr = 728
219005 [MEM] Mem hit: addr = 720, data = 20
219015 [L2] Cache Allocate: addr = 728 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
219025 [L1] Cache Allocate: addr = 1a6 data = 2f2e2d2c2b2a29282726252423222120
219025 [L1] Cache hit from L2: addr = 1a6, data = 26
219025 [TEST] CPU read @0x422
219035 [L1] Cache miss: addr = 422
219035 [TEST] CPU read @0x25d
219055 [L2] Cache miss: addr = 422
219065 [MEM] Mem hit: addr = 420, data = 20
219075 [L2] Cache Allocate: addr = 422 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
219085 [L1] Cache Allocate: addr = 25d data = 2f2e2d2c2b2a29282726252423222120
219085 [L1] Cache hit from L2: addr = 25d, data = 2d
219085 [TEST] CPU read @0x2f9
219095 [L1] Cache miss: addr = 2f9
219095 [TEST] CPU read @0x6fc
219115 [L2] Cache miss: addr = 2f9
219125 [MEM] Mem hit: addr = 2e0, data = e0
219135 [L2] Cache Allocate: addr = 2f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
219145 [L1] Cache Allocate: addr = 6fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
219145 [L1] Cache hit from L2: addr = 6fc, data = fc
219145 [TEST] CPU read @0x68c
219155 [L1] Cache miss: addr = 68c
219155 [TEST] CPU read @0x26d
219175 [L2] Cache miss: addr = 68c
219185 [MEM] Mem hit: addr = 680, data = 80
219195 [L2] Cache Allocate: addr = 68c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
219205 [L1] Cache Allocate: addr = 26d data = 8f8e8d8c8b8a89888786858483828180
219205 [L1] Cache hit from L2: addr = 26d, data = 8d
219205 [TEST] CPU read @0x72f
219215 [L1] Cache miss: addr = 72f
219215 [TEST] CPU read @0x6ac
219235 [L2] Cache miss: addr = 72f
219245 [MEM] Mem hit: addr = 720, data = 20
219255 [L2] Cache Allocate: addr = 72f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
219265 [L1] Cache Allocate: addr = 6ac data = 2f2e2d2c2b2a29282726252423222120
219265 [L1] Cache hit from L2: addr = 6ac, data = 2c
219265 [TEST] CPU read @0x73c
219275 [L1] Cache miss: addr = 73c
219275 [TEST] CPU read @0x396
219295 [L2] Cache hit: addr = 73c, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
219305 [L1] Cache Allocate: addr = 396 data = 2f2e2d2c2b2a29282726252423222120
219305 [L1] Cache hit from L2: addr = 396, data = 26
219305 [TEST] CPU read @0x71f
219315 [L1] Cache miss: addr = 71f
219315 [TEST] CPU read @0x47f
219335 [L2] Cache hit: addr = 71f, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
219345 [L1] Cache Allocate: addr = 47f data = 0f0e0d0c0b0a09080706050403020100
219345 [L1] Cache hit from L2: addr = 47f, data = 0f
219345 [TEST] CPU read @0x237
219355 [L1] Cache hit: addr = 237, data = f7
219355 [TEST] CPU read @0x530
219365 [L1] Cache miss: addr = 530
219365 [TEST] CPU read @0x01f
219385 [L2] Cache miss: addr = 530
219395 [MEM] Mem hit: addr = 520, data = 20
219405 [L2] Cache Allocate: addr = 530 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
219415 [L1] Cache Allocate: addr = 01f data = 3f3e3d3c3b3a39383736353433323130
219415 [L1] Cache hit from L2: addr = 01f, data = 3f
219415 [TEST] CPU read @0x437
219425 [L1] Cache miss: addr = 437
219425 [TEST] CPU read @0x435
219445 [L2] Cache miss: addr = 437
219455 [MEM] Mem hit: addr = 420, data = 20
219465 [L2] Cache Allocate: addr = 437 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
219475 [L1] Cache Allocate: addr = 435 data = 3f3e3d3c3b3a39383736353433323130
219475 [L1] Cache hit from L2: addr = 435, data = 35
219475 [TEST] CPU read @0x113
219485 [L1] Cache miss: addr = 113
219485 [TEST] CPU read @0x6b4
219505 [L2] Cache miss: addr = 113
219515 [MEM] Mem hit: addr = 100, data = 00
219525 [L2] Cache Allocate: addr = 113 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
219535 [L1] Cache Allocate: addr = 6b4 data = 1f1e1d1c1b1a19181716151413121110
219535 [L1] Cache hit from L2: addr = 6b4, data = 14
219535 [TEST] CPU read @0x189
219545 [L1] Cache miss: addr = 189
219545 [TEST] CPU read @0x012
219565 [L2] Cache hit: addr = 189, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
219575 [L1] Cache Allocate: addr = 012 data = 8f8e8d8c8b8a89888786858483828180
219575 [L1] Cache hit from L2: addr = 012, data = 82
219575 [TEST] CPU read @0x62d
219585 [L1] Cache miss: addr = 62d
219585 [TEST] CPU read @0x5b7
219605 [L2] Cache miss: addr = 62d
219615 [MEM] Mem hit: addr = 620, data = 20
219625 [L2] Cache Allocate: addr = 62d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
219635 [L1] Cache Allocate: addr = 5b7 data = 2f2e2d2c2b2a29282726252423222120
219635 [L1] Cache hit from L2: addr = 5b7, data = 27
219635 [TEST] CPU read @0x002
219645 [L1] Cache miss: addr = 002
219645 [TEST] CPU read @0x4fb
219665 [L2] Cache miss: addr = 002
219675 [MEM] Mem hit: addr = 000, data = 00
219685 [L2] Cache Allocate: addr = 002 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
219695 [L1] Cache Allocate: addr = 4fb data = 0f0e0d0c0b0a09080706050403020100
219695 [L1] Cache hit from L2: addr = 4fb, data = 0b
219695 [TEST] CPU read @0x586
219705 [L1] Cache miss: addr = 586
219705 [TEST] CPU read @0x042
219725 [L2] Cache miss: addr = 586
219735 [MEM] Mem hit: addr = 580, data = 80
219745 [L2] Cache Allocate: addr = 586 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
219755 [L1] Cache Allocate: addr = 042 data = 8f8e8d8c8b8a89888786858483828180
219755 [L1] Cache hit from L2: addr = 042, data = 82
219755 [TEST] CPU read @0x5ba
219765 [L1] Cache hit: addr = 5ba, data = 2a
219765 [TEST] CPU read @0x5d0
219775 [L1] Cache miss: addr = 5d0
219775 [TEST] CPU read @0x770
219795 [L2] Cache miss: addr = 5d0
219805 [MEM] Mem hit: addr = 5c0, data = c0
219815 [L2] Cache Allocate: addr = 5d0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
219825 [L1] Cache Allocate: addr = 770 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
219825 [L1] Cache hit from L2: addr = 770, data = d0
219825 [TEST] CPU read @0x4be
219835 [L1] Cache miss: addr = 4be
219835 [TEST] CPU read @0x366
219855 [L2] Cache miss: addr = 4be
219865 [MEM] Mem hit: addr = 4a0, data = a0
219875 [L2] Cache Allocate: addr = 4be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
219885 [L1] Cache Allocate: addr = 366 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
219885 [L1] Cache hit from L2: addr = 366, data = b6
219885 [TEST] CPU read @0x1ef
219895 [L1] Cache miss: addr = 1ef
219895 [TEST] CPU read @0x010
219915 [L2] Cache miss: addr = 1ef
219925 [MEM] Mem hit: addr = 1e0, data = e0
219935 [L2] Cache Allocate: addr = 1ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
219945 [L1] Cache Allocate: addr = 010 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
219945 [L1] Cache hit from L2: addr = 010, data = e0
219945 [TEST] CPU read @0x6e6
219955 [L1] Cache miss: addr = 6e6
219955 [TEST] CPU read @0x1b1
219975 [L2] Cache miss: addr = 6e6
219985 [MEM] Mem hit: addr = 6e0, data = e0
219995 [L2] Cache Allocate: addr = 6e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
220005 [L1] Cache Allocate: addr = 1b1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
220005 [L1] Cache hit from L2: addr = 1b1, data = e1
220005 [TEST] CPU read @0x0f4
220015 [L1] Cache miss: addr = 0f4
220015 [TEST] CPU read @0x605
220035 [L2] Cache miss: addr = 0f4
220045 [MEM] Mem hit: addr = 0e0, data = e0
220055 [L2] Cache Allocate: addr = 0f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
220065 [L1] Cache Allocate: addr = 605 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
220065 [L1] Cache hit from L2: addr = 605, data = f5
220065 [TEST] CPU read @0x027
220075 [L1] Cache miss: addr = 027
220075 [TEST] CPU read @0x75a
220095 [L2] Cache miss: addr = 027
220105 [MEM] Mem hit: addr = 020, data = 20
220115 [L2] Cache Allocate: addr = 027 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
220125 [L1] Cache Allocate: addr = 75a data = 2f2e2d2c2b2a29282726252423222120
220125 [L1] Cache hit from L2: addr = 75a, data = 2a
220125 [TEST] CPU read @0x07d
220135 [L1] Cache miss: addr = 07d
220135 [TEST] CPU read @0x55d
220155 [L2] Cache miss: addr = 07d
220165 [MEM] Mem hit: addr = 060, data = 60
220175 [L2] Cache Allocate: addr = 07d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
220185 [L1] Cache Allocate: addr = 55d data = 7f7e7d7c7b7a79787776757473727170
220185 [L1] Cache hit from L2: addr = 55d, data = 7d
220185 [TEST] CPU read @0x71c
220195 [L1] Cache miss: addr = 71c
220195 [TEST] CPU read @0x109
220215 [L2] Cache miss: addr = 71c
220225 [MEM] Mem hit: addr = 700, data = 00
220235 [L2] Cache Allocate: addr = 71c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
220245 [L1] Cache Allocate: addr = 109 data = 1f1e1d1c1b1a19181716151413121110
220245 [L1] Cache hit from L2: addr = 109, data = 19
220245 [TEST] CPU read @0x0a0
220255 [L1] Cache miss: addr = 0a0
220255 [TEST] CPU read @0x48c
220275 [L2] Cache hit: addr = 0a0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
220285 [L1] Cache Allocate: addr = 48c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
220285 [L1] Cache hit from L2: addr = 48c, data = ac
220285 [TEST] CPU read @0x694
220295 [L1] Cache miss: addr = 694
220295 [TEST] CPU read @0x75e
220315 [L2] Cache miss: addr = 694
220325 [MEM] Mem hit: addr = 680, data = 80
220335 [L2] Cache Allocate: addr = 694 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
220345 [L1] Cache Allocate: addr = 75e data = 9f9e9d9c9b9a99989796959493929190
220345 [L1] Cache hit from L2: addr = 75e, data = 9e
220345 [TEST] CPU read @0x315
220355 [L1] Cache miss: addr = 315
220355 [TEST] CPU read @0x6aa
220375 [L2] Cache miss: addr = 315
220385 [MEM] Mem hit: addr = 300, data = 00
220395 [L2] Cache Allocate: addr = 315 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
220405 [L1] Cache Allocate: addr = 6aa data = 1f1e1d1c1b1a19181716151413121110
220405 [L1] Cache hit from L2: addr = 6aa, data = 1a
220405 [TEST] CPU read @0x3f3
220415 [L1] Cache miss: addr = 3f3
220415 [TEST] CPU read @0x328
220435 [L2] Cache miss: addr = 3f3
220445 [MEM] Mem hit: addr = 3e0, data = e0
220455 [L2] Cache Allocate: addr = 3f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
220465 [L1] Cache Allocate: addr = 328 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
220465 [L1] Cache hit from L2: addr = 328, data = f8
220465 [TEST] CPU read @0x4bc
220475 [L1] Cache miss: addr = 4bc
220475 [TEST] CPU read @0x3a2
220495 [L2] Cache hit: addr = 4bc, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
220505 [L1] Cache Allocate: addr = 3a2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
220505 [L1] Cache hit from L2: addr = 3a2, data = a2
220505 [TEST] CPU read @0x63a
220515 [L1] Cache miss: addr = 63a
220515 [TEST] CPU read @0x73f
220535 [L2] Cache miss: addr = 63a
220545 [MEM] Mem hit: addr = 620, data = 20
220555 [L2] Cache Allocate: addr = 63a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
220565 [L1] Cache Allocate: addr = 73f data = 3f3e3d3c3b3a39383736353433323130
220565 [L1] Cache hit from L2: addr = 73f, data = 3f
220565 [TEST] CPU read @0x68b
220575 [L1] Cache miss: addr = 68b
220575 [TEST] CPU read @0x69a
220595 [L2] Cache hit: addr = 68b, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
220605 [L1] Cache Allocate: addr = 69a data = 8f8e8d8c8b8a89888786858483828180
220605 [L1] Cache hit from L2: addr = 69a, data = 8a
220605 [TEST] CPU read @0x0a3
220615 [L1] Cache miss: addr = 0a3
220615 [TEST] CPU read @0x2fd
220635 [L2] Cache hit: addr = 0a3, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
220645 [L1] Cache Allocate: addr = 2fd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
220645 [L1] Cache hit from L2: addr = 2fd, data = ad
220645 [TEST] CPU read @0x286
220655 [L1] Cache miss: addr = 286
220655 [TEST] CPU read @0x635
220675 [L2] Cache miss: addr = 286
220685 [MEM] Mem hit: addr = 280, data = 80
220695 [L2] Cache Allocate: addr = 286 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
220705 [L1] Cache Allocate: addr = 635 data = 8f8e8d8c8b8a89888786858483828180
220705 [L1] Cache hit from L2: addr = 635, data = 85
220705 [TEST] CPU read @0x51e
220715 [L1] Cache miss: addr = 51e
220715 [TEST] CPU read @0x7c3
220735 [L2] Cache hit: addr = 51e, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
220745 [L1] Cache Allocate: addr = 7c3 data = 0f0e0d0c0b0a09080706050403020100
220745 [L1] Cache hit from L2: addr = 7c3, data = 03
220745 [TEST] CPU read @0x6cf
220755 [L1] Cache miss: addr = 6cf
220755 [TEST] CPU read @0x7ff
220775 [L2] Cache hit: addr = 6cf, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
220785 [L1] Cache Allocate: addr = 7ff data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
220785 [L1] Cache hit from L2: addr = 7ff, data = cf
220785 [TEST] CPU read @0x27e
220795 [L1] Cache miss: addr = 27e
220795 [TEST] CPU read @0x193
220815 [L2] Cache hit: addr = 27e, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
220825 [L1] Cache Allocate: addr = 193 data = 6f6e6d6c6b6a69686766656463626160
220825 [L1] Cache hit from L2: addr = 193, data = 63
220825 [TEST] CPU read @0x475
220835 [L1] Cache miss: addr = 475
220835 [TEST] CPU read @0x3af
220855 [L2] Cache miss: addr = 475
220865 [MEM] Mem hit: addr = 460, data = 60
220875 [L2] Cache Allocate: addr = 475 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
220885 [L1] Cache Allocate: addr = 3af data = 7f7e7d7c7b7a79787776757473727170
220885 [L1] Cache hit from L2: addr = 3af, data = 7f
220885 [TEST] CPU read @0x3c2
220895 [L1] Cache miss: addr = 3c2
220895 [TEST] CPU read @0x428
220915 [L2] Cache miss: addr = 3c2
220925 [MEM] Mem hit: addr = 3c0, data = c0
220935 [L2] Cache Allocate: addr = 3c2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
220945 [L1] Cache Allocate: addr = 428 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
220945 [L1] Cache hit from L2: addr = 428, data = c8
220945 [TEST] CPU read @0x106
220955 [L1] Cache miss: addr = 106
220955 [TEST] CPU read @0x473
220975 [L2] Cache miss: addr = 106
220985 [MEM] Mem hit: addr = 100, data = 00
220995 [L2] Cache Allocate: addr = 106 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
221005 [L1] Cache Allocate: addr = 473 data = 0f0e0d0c0b0a09080706050403020100
221005 [L1] Cache hit from L2: addr = 473, data = 03
221005 [TEST] CPU read @0x742
221015 [L1] Cache miss: addr = 742
221015 [TEST] CPU read @0x78a
221035 [L2] Cache miss: addr = 742
221045 [MEM] Mem hit: addr = 740, data = 40
221055 [L2] Cache Allocate: addr = 742 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
221065 [L1] Cache Allocate: addr = 78a data = 4f4e4d4c4b4a49484746454443424140
221065 [L1] Cache hit from L2: addr = 78a, data = 4a
221065 [TEST] CPU read @0x18d
221075 [L1] Cache miss: addr = 18d
221075 [TEST] CPU read @0x408
221095 [L2] Cache hit: addr = 18d, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
221105 [L1] Cache Allocate: addr = 408 data = 8f8e8d8c8b8a89888786858483828180
221105 [L1] Cache hit from L2: addr = 408, data = 88
221105 [TEST] CPU read @0x41f
221115 [L1] Cache miss: addr = 41f
221115 [TEST] CPU read @0x295
221135 [L2] Cache miss: addr = 41f
221145 [MEM] Mem hit: addr = 400, data = 00
221155 [L2] Cache Allocate: addr = 41f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
221165 [L1] Cache Allocate: addr = 295 data = 1f1e1d1c1b1a19181716151413121110
221165 [L1] Cache hit from L2: addr = 295, data = 15
221165 [TEST] CPU read @0x70a
221175 [L1] Cache miss: addr = 70a
221175 [TEST] CPU read @0x2d6
221195 [L2] Cache miss: addr = 70a
221205 [MEM] Mem hit: addr = 700, data = 00
221215 [L2] Cache Allocate: addr = 70a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
221225 [L1] Cache Allocate: addr = 2d6 data = 0f0e0d0c0b0a09080706050403020100
221225 [L1] Cache hit from L2: addr = 2d6, data = 06
221225 [TEST] CPU read @0x7cd
221235 [L1] Cache hit: addr = 7cd, data = 0d
221235 [TEST] CPU read @0x36e
221245 [L1] Cache hit: addr = 36e, data = be
221245 [TEST] CPU read @0x003
221255 [L1] Cache miss: addr = 003
221255 [TEST] CPU read @0x7b5
221275 [L2] Cache miss: addr = 003
221285 [MEM] Mem hit: addr = 000, data = 00
221295 [L2] Cache Allocate: addr = 003 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
221305 [L1] Cache Allocate: addr = 7b5 data = 0f0e0d0c0b0a09080706050403020100
221305 [L1] Cache hit from L2: addr = 7b5, data = 05
221305 [TEST] CPU read @0x30d
221315 [L1] Cache miss: addr = 30d
221315 [TEST] CPU read @0x758
221335 [L2] Cache miss: addr = 30d
221345 [MEM] Mem hit: addr = 300, data = 00
221355 [L2] Cache Allocate: addr = 30d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
221365 [L1] Cache Allocate: addr = 758 data = 0f0e0d0c0b0a09080706050403020100
221365 [L1] Cache hit from L2: addr = 758, data = 08
221365 [TEST] CPU read @0x041
221375 [L1] Cache miss: addr = 041
221375 [TEST] CPU read @0x1b4
221395 [L2] Cache miss: addr = 041
221405 [MEM] Mem hit: addr = 040, data = 40
221415 [L2] Cache Allocate: addr = 041 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
221425 [L1] Cache Allocate: addr = 1b4 data = 4f4e4d4c4b4a49484746454443424140
221425 [L1] Cache hit from L2: addr = 1b4, data = 44
221425 [TEST] CPU read @0x132
221435 [L1] Cache miss: addr = 132
221435 [TEST] CPU read @0x6ea
221455 [L2] Cache hit: addr = 132, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
221465 [L1] Cache Allocate: addr = 6ea data = 2f2e2d2c2b2a29282726252423222120
221465 [L1] Cache hit from L2: addr = 6ea, data = 2a
221465 [TEST] CPU read @0x34e
221475 [L1] Cache miss: addr = 34e
221475 [TEST] CPU read @0x775
221495 [L2] Cache miss: addr = 34e
221505 [MEM] Mem hit: addr = 340, data = 40
221515 [L2] Cache Allocate: addr = 34e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
221525 [L1] Cache Allocate: addr = 775 data = 4f4e4d4c4b4a49484746454443424140
221525 [L1] Cache hit from L2: addr = 775, data = 45
221525 [TEST] CPU read @0x205
221535 [L1] Cache miss: addr = 205
221535 [TEST] CPU read @0x111
221555 [L2] Cache miss: addr = 205
221565 [MEM] Mem hit: addr = 200, data = 00
221575 [L2] Cache Allocate: addr = 205 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
221585 [L1] Cache Allocate: addr = 111 data = 0f0e0d0c0b0a09080706050403020100
221585 [L1] Cache hit from L2: addr = 111, data = 01
221585 [TEST] CPU read @0x5da
221595 [L1] Cache miss: addr = 5da
221595 [TEST] CPU read @0x57b
221615 [L2] Cache miss: addr = 5da
221625 [MEM] Mem hit: addr = 5c0, data = c0
221635 [L2] Cache Allocate: addr = 5da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
221645 [L1] Cache Allocate: addr = 57b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
221645 [L1] Cache hit from L2: addr = 57b, data = db
221645 [TEST] CPU read @0x627
221655 [L1] Cache miss: addr = 627
221655 [TEST] CPU read @0x0e5
221675 [L2] Cache hit: addr = 627, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
221685 [L1] Cache Allocate: addr = 0e5 data = 2f2e2d2c2b2a29282726252423222120
221685 [L1] Cache hit from L2: addr = 0e5, data = 25
221685 [TEST] CPU read @0x18c
221695 [L1] Cache miss: addr = 18c
221695 [TEST] CPU read @0x600
221715 [L2] Cache hit: addr = 18c, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
221725 [L1] Cache Allocate: addr = 600 data = 8f8e8d8c8b8a89888786858483828180
221725 [L1] Cache hit from L2: addr = 600, data = 80
221725 [TEST] CPU read @0x542
221735 [L1] Cache miss: addr = 542
221735 [TEST] CPU read @0x3bb
221755 [L2] Cache hit: addr = 542, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
221765 [L1] Cache Allocate: addr = 3bb data = 4f4e4d4c4b4a49484746454443424140
221765 [L1] Cache hit from L2: addr = 3bb, data = 4b
221765 [TEST] CPU read @0x267
221775 [L1] Cache miss: addr = 267
221775 [TEST] CPU read @0x6a2
221795 [L2] Cache hit: addr = 267, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
221805 [L1] Cache Allocate: addr = 6a2 data = 6f6e6d6c6b6a69686766656463626160
221805 [L1] Cache hit from L2: addr = 6a2, data = 62
221805 [TEST] CPU read @0x0df
221815 [L1] Cache miss: addr = 0df
221815 [TEST] CPU read @0x276
221835 [L2] Cache miss: addr = 0df
221845 [MEM] Mem hit: addr = 0c0, data = c0
221855 [L2] Cache Allocate: addr = 0df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
221865 [L1] Cache Allocate: addr = 276 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
221865 [L1] Cache hit from L2: addr = 276, data = d6
221865 [TEST] CPU read @0x051
221875 [L1] Cache miss: addr = 051
221875 [TEST] CPU read @0x598
221895 [L2] Cache miss: addr = 051
221905 [MEM] Mem hit: addr = 040, data = 40
221915 [L2] Cache Allocate: addr = 051 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
221925 [L1] Cache Allocate: addr = 598 data = 5f5e5d5c5b5a59585756555453525150
221925 [L1] Cache hit from L2: addr = 598, data = 58
221925 [TEST] CPU read @0x247
221935 [L1] Cache miss: addr = 247
221935 [TEST] CPU read @0x48e
221955 [L2] Cache miss: addr = 247
221965 [MEM] Mem hit: addr = 240, data = 40
221975 [L2] Cache Allocate: addr = 247 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
221985 [L1] Cache Allocate: addr = 48e data = 4f4e4d4c4b4a49484746454443424140
221985 [L1] Cache hit from L2: addr = 48e, data = 4e
221985 [TEST] CPU read @0x4d9
221995 [L1] Cache miss: addr = 4d9
221995 [TEST] CPU read @0x1a3
222015 [L2] Cache miss: addr = 4d9
222025 [MEM] Mem hit: addr = 4c0, data = c0
222035 [L2] Cache Allocate: addr = 4d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
222045 [L1] Cache Allocate: addr = 1a3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
222045 [L1] Cache hit from L2: addr = 1a3, data = d3
222045 [TEST] CPU read @0x335
222055 [L1] Cache miss: addr = 335
222055 [TEST] CPU read @0x4bb
222075 [L2] Cache miss: addr = 335
222085 [MEM] Mem hit: addr = 320, data = 20
222095 [L2] Cache Allocate: addr = 335 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
222105 [L1] Cache Allocate: addr = 4bb data = 3f3e3d3c3b3a39383736353433323130
222105 [L1] Cache hit from L2: addr = 4bb, data = 3b
222105 [TEST] CPU read @0x2d1
222115 [L1] Cache miss: addr = 2d1
222115 [TEST] CPU read @0x377
222135 [L2] Cache miss: addr = 2d1
222145 [MEM] Mem hit: addr = 2c0, data = c0
222155 [L2] Cache Allocate: addr = 2d1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
222165 [L1] Cache Allocate: addr = 377 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
222165 [L1] Cache hit from L2: addr = 377, data = d7
222165 [TEST] CPU read @0x4bf
222175 [L1] Cache hit: addr = 4bf, data = 3f
222175 [TEST] CPU read @0x4cb
222185 [L1] Cache miss: addr = 4cb
222185 [TEST] CPU read @0x0d8
222205 [L2] Cache miss: addr = 4cb
222215 [MEM] Mem hit: addr = 4c0, data = c0
222225 [L2] Cache Allocate: addr = 4cb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
222235 [L1] Cache Allocate: addr = 0d8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
222235 [L1] Cache hit from L2: addr = 0d8, data = c8
222235 [TEST] CPU read @0x2da
222245 [L1] Cache miss: addr = 2da
222245 [TEST] CPU read @0x346
222265 [L2] Cache miss: addr = 2da
222275 [MEM] Mem hit: addr = 2c0, data = c0
222285 [L2] Cache Allocate: addr = 2da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
222295 [L1] Cache Allocate: addr = 346 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
222295 [L1] Cache hit from L2: addr = 346, data = d6
222295 [TEST] CPU read @0x58f
222305 [L1] Cache miss: addr = 58f
222305 [TEST] CPU read @0x369
222325 [L2] Cache miss: addr = 58f
222335 [MEM] Mem hit: addr = 580, data = 80
222345 [L2] Cache Allocate: addr = 58f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
222355 [L1] Cache Allocate: addr = 369 data = 8f8e8d8c8b8a89888786858483828180
222355 [L1] Cache hit from L2: addr = 369, data = 89
222355 [TEST] CPU read @0x71f
222365 [L1] Cache miss: addr = 71f
222365 [TEST] CPU read @0x1c5
222385 [L2] Cache miss: addr = 71f
222395 [MEM] Mem hit: addr = 700, data = 00
222405 [L2] Cache Allocate: addr = 71f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
222415 [L1] Cache Allocate: addr = 1c5 data = 1f1e1d1c1b1a19181716151413121110
222415 [L1] Cache hit from L2: addr = 1c5, data = 15
222415 [TEST] CPU read @0x55f
222425 [L1] Cache miss: addr = 55f
222425 [TEST] CPU read @0x084
222445 [L2] Cache hit: addr = 55f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
222455 [L1] Cache Allocate: addr = 084 data = 4f4e4d4c4b4a49484746454443424140
222455 [L1] Cache hit from L2: addr = 084, data = 44
222455 [TEST] CPU read @0x249
222465 [L1] Cache miss: addr = 249
222465 [TEST] CPU read @0x260
222485 [L2] Cache hit: addr = 249, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
222495 [L1] Cache Allocate: addr = 260 data = 4f4e4d4c4b4a49484746454443424140
222495 [L1] Cache hit from L2: addr = 260, data = 40
222495 [TEST] CPU read @0x324
222505 [L1] Cache miss: addr = 324
222505 [TEST] CPU read @0x290
222525 [L2] Cache hit: addr = 324, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
222535 [L1] Cache Allocate: addr = 290 data = 2f2e2d2c2b2a29282726252423222120
222535 [L1] Cache hit from L2: addr = 290, data = 20
222535 [TEST] CPU read @0x386
222545 [L1] Cache miss: addr = 386
222545 [TEST] CPU read @0x77f
222565 [L2] Cache miss: addr = 386
222575 [MEM] Mem hit: addr = 380, data = 80
222585 [L2] Cache Allocate: addr = 386 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
222595 [L1] Cache Allocate: addr = 77f data = 8f8e8d8c8b8a89888786858483828180
222595 [L1] Cache hit from L2: addr = 77f, data = 8f
222595 [TEST] CPU read @0x36d
222605 [L1] Cache miss: addr = 36d
222605 [TEST] CPU read @0x58a
222625 [L2] Cache miss: addr = 36d
222635 [MEM] Mem hit: addr = 360, data = 60
222645 [L2] Cache Allocate: addr = 36d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
222655 [L1] Cache Allocate: addr = 58a data = 6f6e6d6c6b6a69686766656463626160
222655 [L1] Cache hit from L2: addr = 58a, data = 6a
222655 [TEST] CPU read @0x131
222665 [L1] Cache miss: addr = 131
222665 [TEST] CPU read @0x056
222685 [L2] Cache hit: addr = 131, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
222695 [L1] Cache Allocate: addr = 056 data = 2f2e2d2c2b2a29282726252423222120
222695 [L1] Cache hit from L2: addr = 056, data = 26
222695 [TEST] CPU read @0x077
222705 [L1] Cache miss: addr = 077
222705 [TEST] CPU read @0x719
222725 [L2] Cache miss: addr = 077
222735 [MEM] Mem hit: addr = 060, data = 60
222745 [L2] Cache Allocate: addr = 077 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
222755 [L1] Cache Allocate: addr = 719 data = 7f7e7d7c7b7a79787776757473727170
222755 [L1] Cache hit from L2: addr = 719, data = 79
222755 [TEST] CPU read @0x427
222765 [L1] Cache miss: addr = 427
222765 [TEST] CPU read @0x12a
222785 [L2] Cache miss: addr = 427
222795 [MEM] Mem hit: addr = 420, data = 20
222805 [L2] Cache Allocate: addr = 427 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
222815 [L1] Cache Allocate: addr = 12a data = 2f2e2d2c2b2a29282726252423222120
222815 [L1] Cache hit from L2: addr = 12a, data = 2a
222815 [TEST] CPU read @0x7b3
222825 [L1] Cache miss: addr = 7b3
222825 [TEST] CPU read @0x3a0
222845 [L2] Cache miss: addr = 7b3
222855 [MEM] Mem hit: addr = 7a0, data = a0
222865 [L2] Cache Allocate: addr = 7b3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
222875 [L1] Cache Allocate: addr = 3a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
222875 [L1] Cache hit from L2: addr = 3a0, data = b0
222875 [TEST] CPU read @0x792
222885 [L1] Cache miss: addr = 792
222885 [TEST] CPU read @0x134
222905 [L2] Cache miss: addr = 792
222915 [MEM] Mem hit: addr = 780, data = 80
222925 [L2] Cache Allocate: addr = 792 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
222935 [L1] Cache Allocate: addr = 134 data = 9f9e9d9c9b9a99989796959493929190
222935 [L1] Cache hit from L2: addr = 134, data = 94
222935 [TEST] CPU read @0x4a9
222945 [L1] Cache miss: addr = 4a9
222945 [TEST] CPU read @0x7e6
222965 [L2] Cache miss: addr = 4a9
222975 [MEM] Mem hit: addr = 4a0, data = a0
222985 [L2] Cache Allocate: addr = 4a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
222995 [L1] Cache Allocate: addr = 7e6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
222995 [L1] Cache hit from L2: addr = 7e6, data = a6
222995 [TEST] CPU read @0x7f3
223005 [L1] Cache miss: addr = 7f3
223005 [TEST] CPU read @0x775
223025 [L2] Cache miss: addr = 7f3
223035 [MEM] Mem hit: addr = 7e0, data = e0
223045 [L2] Cache Allocate: addr = 7f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
223055 [L1] Cache Allocate: addr = 775 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
223055 [L1] Cache hit from L2: addr = 775, data = f5
223055 [TEST] CPU read @0x4d1
223065 [L1] Cache miss: addr = 4d1
223065 [TEST] CPU read @0x266
223085 [L2] Cache miss: addr = 4d1
223095 [MEM] Mem hit: addr = 4c0, data = c0
223105 [L2] Cache Allocate: addr = 4d1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
223115 [L1] Cache Allocate: addr = 266 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
223115 [L1] Cache hit from L2: addr = 266, data = d6
223115 [TEST] CPU read @0x590
223125 [L1] Cache miss: addr = 590
223125 [TEST] CPU read @0x34f
223145 [L2] Cache miss: addr = 590
223155 [MEM] Mem hit: addr = 580, data = 80
223165 [L2] Cache Allocate: addr = 590 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
223175 [L1] Cache Allocate: addr = 34f data = 9f9e9d9c9b9a99989796959493929190
223175 [L1] Cache hit from L2: addr = 34f, data = 9f
223175 [TEST] CPU read @0x134
223185 [L1] Cache hit: addr = 134, data = 94
223185 [TEST] CPU read @0x0ef
223195 [L1] Cache miss: addr = 0ef
223195 [TEST] CPU read @0x61b
223215 [L2] Cache miss: addr = 0ef
223225 [MEM] Mem hit: addr = 0e0, data = e0
223235 [L2] Cache Allocate: addr = 0ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
223245 [L1] Cache Allocate: addr = 61b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
223245 [L1] Cache hit from L2: addr = 61b, data = eb
223245 [TEST] CPU read @0x749
223255 [L1] Cache miss: addr = 749
223255 [TEST] CPU read @0x672
223275 [L2] Cache miss: addr = 749
223285 [MEM] Mem hit: addr = 740, data = 40
223295 [L2] Cache Allocate: addr = 749 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
223305 [L1] Cache Allocate: addr = 672 data = 4f4e4d4c4b4a49484746454443424140
223305 [L1] Cache hit from L2: addr = 672, data = 42
223305 [TEST] CPU read @0x697
223315 [L1] Cache miss: addr = 697
223315 [TEST] CPU read @0x0a9
223335 [L2] Cache miss: addr = 697
223345 [MEM] Mem hit: addr = 680, data = 80
223355 [L2] Cache Allocate: addr = 697 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
223365 [L1] Cache Allocate: addr = 0a9 data = 9f9e9d9c9b9a99989796959493929190
223365 [L1] Cache hit from L2: addr = 0a9, data = 99
223365 [TEST] CPU read @0x1be
223375 [L1] Cache miss: addr = 1be
223375 [TEST] CPU read @0x305
223395 [L2] Cache miss: addr = 1be
223405 [MEM] Mem hit: addr = 1a0, data = a0
223415 [L2] Cache Allocate: addr = 1be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
223425 [L1] Cache Allocate: addr = 305 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
223425 [L1] Cache hit from L2: addr = 305, data = b5
223425 [TEST] CPU read @0x7ad
223435 [L1] Cache miss: addr = 7ad
223435 [TEST] CPU read @0x6c6
223455 [L2] Cache miss: addr = 7ad
223465 [MEM] Mem hit: addr = 7a0, data = a0
223475 [L2] Cache Allocate: addr = 7ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
223485 [L1] Cache Allocate: addr = 6c6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
223485 [L1] Cache hit from L2: addr = 6c6, data = a6
223485 [TEST] CPU read @0x2ec
223495 [L1] Cache miss: addr = 2ec
223495 [TEST] CPU read @0x152
223515 [L2] Cache miss: addr = 2ec
223525 [MEM] Mem hit: addr = 2e0, data = e0
223535 [L2] Cache Allocate: addr = 2ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
223545 [L1] Cache Allocate: addr = 152 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
223545 [L1] Cache hit from L2: addr = 152, data = e2
223545 [TEST] CPU read @0x4ae
223555 [L1] Cache miss: addr = 4ae
223555 [TEST] CPU read @0x2db
223575 [L2] Cache miss: addr = 4ae
223585 [MEM] Mem hit: addr = 4a0, data = a0
223595 [L2] Cache Allocate: addr = 4ae data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
223605 [L1] Cache Allocate: addr = 2db data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
223605 [L1] Cache hit from L2: addr = 2db, data = ab
223605 [TEST] CPU read @0x124
223615 [L1] Cache miss: addr = 124
223615 [TEST] CPU read @0x470
223635 [L2] Cache hit: addr = 124, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
223645 [L1] Cache Allocate: addr = 470 data = 2f2e2d2c2b2a29282726252423222120
223645 [L1] Cache hit from L2: addr = 470, data = 20
223645 [TEST] CPU read @0x6e8
223655 [L1] Cache miss: addr = 6e8
223655 [TEST] CPU read @0x599
223675 [L2] Cache miss: addr = 6e8
223685 [MEM] Mem hit: addr = 6e0, data = e0
223695 [L2] Cache Allocate: addr = 6e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
223705 [L1] Cache Allocate: addr = 599 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
223705 [L1] Cache hit from L2: addr = 599, data = e9
223705 [TEST] CPU read @0x180
223715 [L1] Cache miss: addr = 180
223715 [TEST] CPU read @0x223
223735 [L2] Cache hit: addr = 180, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
223745 [L1] Cache Allocate: addr = 223 data = 8f8e8d8c8b8a89888786858483828180
223745 [L1] Cache hit from L2: addr = 223, data = 83
223745 [TEST] CPU read @0x6d8
223755 [L1] Cache miss: addr = 6d8
223755 [TEST] CPU read @0x5a0
223775 [L2] Cache hit: addr = 6d8, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
223785 [L1] Cache Allocate: addr = 5a0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
223785 [L1] Cache hit from L2: addr = 5a0, data = c0
223785 [TEST] CPU read @0x4ec
223795 [L1] Cache miss: addr = 4ec
223795 [TEST] CPU read @0x608
223815 [L2] Cache miss: addr = 4ec
223825 [MEM] Mem hit: addr = 4e0, data = e0
223835 [L2] Cache Allocate: addr = 4ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
223845 [L1] Cache Allocate: addr = 608 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
223845 [L1] Cache hit from L2: addr = 608, data = e8
223845 [TEST] CPU read @0x3dd
223855 [L1] Cache miss: addr = 3dd
223855 [TEST] CPU read @0x228
223875 [L2] Cache miss: addr = 3dd
223885 [MEM] Mem hit: addr = 3c0, data = c0
223895 [L2] Cache Allocate: addr = 3dd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
223905 [L1] Cache Allocate: addr = 228 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
223905 [L1] Cache hit from L2: addr = 228, data = d8
223905 [TEST] CPU read @0x0ea
223915 [L1] Cache miss: addr = 0ea
223915 [TEST] CPU read @0x358
223935 [L2] Cache miss: addr = 0ea
223945 [MEM] Mem hit: addr = 0e0, data = e0
223955 [L2] Cache Allocate: addr = 0ea data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
223965 [L1] Cache Allocate: addr = 358 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
223965 [L1] Cache hit from L2: addr = 358, data = e8
223965 [TEST] CPU read @0x457
223975 [L1] Cache miss: addr = 457
223975 [TEST] CPU read @0x6cd
223995 [L2] Cache miss: addr = 457
224005 [MEM] Mem hit: addr = 440, data = 40
224015 [L2] Cache Allocate: addr = 457 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
224025 [L1] Cache Allocate: addr = 6cd data = 5f5e5d5c5b5a59585756555453525150
224025 [L1] Cache hit from L2: addr = 6cd, data = 5d
224025 [TEST] CPU read @0x2d7
224035 [L1] Cache miss: addr = 2d7
224035 [TEST] CPU read @0x457
224055 [L2] Cache miss: addr = 2d7
224065 [MEM] Mem hit: addr = 2c0, data = c0
224075 [L2] Cache Allocate: addr = 2d7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
224085 [L1] Cache Allocate: addr = 457 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
224085 [L1] Cache hit from L2: addr = 457, data = d7
224085 [TEST] CPU read @0x0ce
224095 [L1] Cache miss: addr = 0ce
224095 [TEST] CPU read @0x64a
224115 [L2] Cache miss: addr = 0ce
224125 [MEM] Mem hit: addr = 0c0, data = c0
224135 [L2] Cache Allocate: addr = 0ce data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
224145 [L1] Cache Allocate: addr = 64a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
224145 [L1] Cache hit from L2: addr = 64a, data = ca
224145 [TEST] CPU read @0x415
224155 [L1] Cache miss: addr = 415
224155 [TEST] CPU read @0x3c7
224175 [L2] Cache miss: addr = 415
224185 [MEM] Mem hit: addr = 400, data = 00
224195 [L2] Cache Allocate: addr = 415 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
224205 [L1] Cache Allocate: addr = 3c7 data = 1f1e1d1c1b1a19181716151413121110
224205 [L1] Cache hit from L2: addr = 3c7, data = 17
224205 [TEST] CPU read @0x437
224215 [L1] Cache miss: addr = 437
224215 [TEST] CPU read @0x752
224235 [L2] Cache hit: addr = 437, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
224245 [L1] Cache Allocate: addr = 752 data = 2f2e2d2c2b2a29282726252423222120
224245 [L1] Cache hit from L2: addr = 752, data = 22
224245 [TEST] CPU read @0x4ef
224255 [L1] Cache miss: addr = 4ef
224255 [TEST] CPU read @0x474
224275 [L2] Cache miss: addr = 4ef
224285 [MEM] Mem hit: addr = 4e0, data = e0
224295 [L2] Cache Allocate: addr = 4ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
224305 [L1] Cache Allocate: addr = 474 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
224305 [L1] Cache hit from L2: addr = 474, data = e4
224305 [TEST] CPU read @0x2ea
224315 [L1] Cache miss: addr = 2ea
224315 [TEST] CPU read @0x240
224335 [L2] Cache miss: addr = 2ea
224345 [MEM] Mem hit: addr = 2e0, data = e0
224355 [L2] Cache Allocate: addr = 2ea data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
224365 [L1] Cache Allocate: addr = 240 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
224365 [L1] Cache hit from L2: addr = 240, data = e0
224365 [TEST] CPU read @0x590
224375 [L1] Cache hit: addr = 590, data = e0
224375 [TEST] CPU read @0x035
224385 [L1] Cache miss: addr = 035
224385 [TEST] CPU read @0x76d
224405 [L2] Cache miss: addr = 035
224415 [MEM] Mem hit: addr = 020, data = 20
224425 [L2] Cache Allocate: addr = 035 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
224435 [L1] Cache Allocate: addr = 76d data = 3f3e3d3c3b3a39383736353433323130
224435 [L1] Cache hit from L2: addr = 76d, data = 3d
224435 [TEST] CPU read @0x5d7
224445 [L1] Cache miss: addr = 5d7
224445 [TEST] CPU read @0x1dd
224465 [L2] Cache miss: addr = 5d7
224475 [MEM] Mem hit: addr = 5c0, data = c0
224485 [L2] Cache Allocate: addr = 5d7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
224495 [L1] Cache Allocate: addr = 1dd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
224495 [L1] Cache hit from L2: addr = 1dd, data = dd
224495 [TEST] CPU read @0x37a
224505 [L1] Cache miss: addr = 37a
224505 [TEST] CPU read @0x79a
224525 [L2] Cache miss: addr = 37a
224535 [MEM] Mem hit: addr = 360, data = 60
224545 [L2] Cache Allocate: addr = 37a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
224555 [L1] Cache Allocate: addr = 79a data = 7f7e7d7c7b7a79787776757473727170
224555 [L1] Cache hit from L2: addr = 79a, data = 7a
224555 [TEST] CPU read @0x4ca
224565 [L1] Cache miss: addr = 4ca
224565 [TEST] CPU read @0x698
224585 [L2] Cache miss: addr = 4ca
224595 [MEM] Mem hit: addr = 4c0, data = c0
224605 [L2] Cache Allocate: addr = 4ca data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
224615 [L1] Cache Allocate: addr = 698 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
224615 [L1] Cache hit from L2: addr = 698, data = c8
224615 [TEST] CPU read @0x5ba
224625 [L1] Cache miss: addr = 5ba
224625 [TEST] CPU read @0x44e
224645 [L2] Cache miss: addr = 5ba
224655 [MEM] Mem hit: addr = 5a0, data = a0
224665 [L2] Cache Allocate: addr = 5ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
224675 [L1] Cache Allocate: addr = 44e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
224675 [L1] Cache hit from L2: addr = 44e, data = be
224675 [TEST] CPU read @0x33f
224685 [L1] Cache miss: addr = 33f
224685 [TEST] CPU read @0x198
224705 [L2] Cache miss: addr = 33f
224715 [MEM] Mem hit: addr = 320, data = 20
224725 [L2] Cache Allocate: addr = 33f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
224735 [L1] Cache Allocate: addr = 198 data = 3f3e3d3c3b3a39383736353433323130
224735 [L1] Cache hit from L2: addr = 198, data = 38
224735 [TEST] CPU read @0x6df
224745 [L1] Cache miss: addr = 6df
224745 [TEST] CPU read @0x728
224765 [L2] Cache hit: addr = 6df, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
224775 [L1] Cache Allocate: addr = 728 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
224775 [L1] Cache hit from L2: addr = 728, data = c8
224775 [TEST] CPU read @0x713
224785 [L1] Cache miss: addr = 713
224785 [TEST] CPU read @0x276
224805 [L2] Cache miss: addr = 713
224815 [MEM] Mem hit: addr = 700, data = 00
224825 [L2] Cache Allocate: addr = 713 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
224835 [L1] Cache Allocate: addr = 276 data = 1f1e1d1c1b1a19181716151413121110
224835 [L1] Cache hit from L2: addr = 276, data = 16
224835 [TEST] CPU read @0x108
224845 [L1] Cache miss: addr = 108
224845 [TEST] CPU read @0x570
224865 [L2] Cache miss: addr = 108
224875 [MEM] Mem hit: addr = 100, data = 00
224885 [L2] Cache Allocate: addr = 108 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
224895 [L1] Cache Allocate: addr = 570 data = 0f0e0d0c0b0a09080706050403020100
224895 [L1] Cache hit from L2: addr = 570, data = 00
224895 [TEST] CPU read @0x103
224905 [L1] Cache miss: addr = 103
224905 [TEST] CPU read @0x27c
224925 [L2] Cache hit: addr = 103, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
224935 [L1] Cache Allocate: addr = 27c data = 0f0e0d0c0b0a09080706050403020100
224935 [L1] Cache hit from L2: addr = 27c, data = 0c
224935 [TEST] CPU read @0x3ad
224945 [L1] Cache miss: addr = 3ad
224945 [TEST] CPU read @0x0cf
224965 [L2] Cache miss: addr = 3ad
224975 [MEM] Mem hit: addr = 3a0, data = a0
224985 [L2] Cache Allocate: addr = 3ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
224995 [L1] Cache Allocate: addr = 0cf data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
224995 [L1] Cache hit from L2: addr = 0cf, data = af
224995 [TEST] CPU read @0x683
225005 [L1] Cache miss: addr = 683
225005 [TEST] CPU read @0x243
225025 [L2] Cache hit: addr = 683, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
225035 [L1] Cache Allocate: addr = 243 data = 8f8e8d8c8b8a89888786858483828180
225035 [L1] Cache hit from L2: addr = 243, data = 83
225035 [TEST] CPU read @0x494
225045 [L1] Cache miss: addr = 494
225045 [TEST] CPU read @0x1de
225065 [L2] Cache miss: addr = 494
225075 [MEM] Mem hit: addr = 480, data = 80
225085 [L2] Cache Allocate: addr = 494 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
225095 [L1] Cache Allocate: addr = 1de data = 9f9e9d9c9b9a99989796959493929190
225095 [L1] Cache hit from L2: addr = 1de, data = 9e
225095 [TEST] CPU read @0x572
225105 [L1] Cache miss: addr = 572
225105 [TEST] CPU read @0x0ba
225125 [L2] Cache miss: addr = 572
225135 [MEM] Mem hit: addr = 560, data = 60
225145 [L2] Cache Allocate: addr = 572 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
225155 [L1] Cache Allocate: addr = 0ba data = 7f7e7d7c7b7a79787776757473727170
225155 [L1] Cache hit from L2: addr = 0ba, data = 7a
225155 [TEST] CPU read @0x494
225165 [L1] Cache miss: addr = 494
225165 [TEST] CPU read @0x425
225185 [L2] Cache hit: addr = 494, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
225195 [L1] Cache Allocate: addr = 425 data = 8f8e8d8c8b8a89888786858483828180
225195 [L1] Cache hit from L2: addr = 425, data = 85
225195 [TEST] CPU read @0x468
225205 [L1] Cache miss: addr = 468
225205 [TEST] CPU read @0x70d
225225 [L2] Cache miss: addr = 468
225235 [MEM] Mem hit: addr = 460, data = 60
225245 [L2] Cache Allocate: addr = 468 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
225255 [L1] Cache Allocate: addr = 70d data = 6f6e6d6c6b6a69686766656463626160
225255 [L1] Cache hit from L2: addr = 70d, data = 6d
225255 [TEST] CPU read @0x79a
225265 [L1] Cache miss: addr = 79a
225265 [TEST] CPU read @0x0b7
225285 [L2] Cache miss: addr = 79a
225295 [MEM] Mem hit: addr = 780, data = 80
225305 [L2] Cache Allocate: addr = 79a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
225315 [L1] Cache Allocate: addr = 0b7 data = 9f9e9d9c9b9a99989796959493929190
225315 [L1] Cache hit from L2: addr = 0b7, data = 97
225315 [TEST] CPU read @0x7d1
225325 [L1] Cache miss: addr = 7d1
225325 [TEST] CPU read @0x02d
225345 [L2] Cache miss: addr = 7d1
225355 [MEM] Mem hit: addr = 7c0, data = c0
225365 [L2] Cache Allocate: addr = 7d1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
225375 [L1] Cache Allocate: addr = 02d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
225375 [L1] Cache hit from L2: addr = 02d, data = dd
225375 [TEST] CPU read @0x6e8
225385 [L1] Cache miss: addr = 6e8
225385 [TEST] CPU read @0x7e2
225405 [L2] Cache miss: addr = 6e8
225415 [MEM] Mem hit: addr = 6e0, data = e0
225425 [L2] Cache Allocate: addr = 6e8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
225435 [L1] Cache Allocate: addr = 7e2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
225435 [L1] Cache hit from L2: addr = 7e2, data = e2
225435 [TEST] CPU read @0x58e
225445 [L1] Cache miss: addr = 58e
225445 [TEST] CPU read @0x459
225465 [L2] Cache miss: addr = 58e
225475 [MEM] Mem hit: addr = 580, data = 80
225485 [L2] Cache Allocate: addr = 58e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
225495 [L1] Cache Allocate: addr = 459 data = 8f8e8d8c8b8a89888786858483828180
225495 [L1] Cache hit from L2: addr = 459, data = 89
225495 [TEST] CPU read @0x008
225505 [L1] Cache miss: addr = 008
225505 [TEST] CPU read @0x22a
225525 [L2] Cache miss: addr = 008
225535 [MEM] Mem hit: addr = 000, data = 00
225545 [L2] Cache Allocate: addr = 008 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
225555 [L1] Cache Allocate: addr = 22a data = 0f0e0d0c0b0a09080706050403020100
225555 [L1] Cache hit from L2: addr = 22a, data = 0a
225555 [TEST] CPU read @0x05a
225565 [L1] Cache miss: addr = 05a
225565 [TEST] CPU read @0x48a
225585 [L2] Cache miss: addr = 05a
225595 [MEM] Mem hit: addr = 040, data = 40
225605 [L2] Cache Allocate: addr = 05a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
225615 [L1] Cache Allocate: addr = 48a data = 5f5e5d5c5b5a59585756555453525150
225615 [L1] Cache hit from L2: addr = 48a, data = 5a
225615 [TEST] CPU read @0x670
225625 [L1] Cache miss: addr = 670
225625 [TEST] CPU read @0x010
225645 [L2] Cache miss: addr = 670
225655 [MEM] Mem hit: addr = 660, data = 60
225665 [L2] Cache Allocate: addr = 670 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
225675 [L1] Cache Allocate: addr = 010 data = 7f7e7d7c7b7a79787776757473727170
225675 [L1] Cache hit from L2: addr = 010, data = 70
225675 [TEST] CPU read @0x1a5
225685 [L1] Cache miss: addr = 1a5
225685 [TEST] CPU read @0x704
225705 [L2] Cache miss: addr = 1a5
225715 [MEM] Mem hit: addr = 1a0, data = a0
225725 [L2] Cache Allocate: addr = 1a5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
225735 [L1] Cache Allocate: addr = 704 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
225735 [L1] Cache hit from L2: addr = 704, data = a4
225735 [TEST] CPU read @0x141
225745 [L1] Cache miss: addr = 141
225745 [TEST] CPU read @0x7cd
225765 [L2] Cache miss: addr = 141
225775 [MEM] Mem hit: addr = 140, data = 40
225785 [L2] Cache Allocate: addr = 141 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
225795 [L1] Cache Allocate: addr = 7cd data = 4f4e4d4c4b4a49484746454443424140
225795 [L1] Cache hit from L2: addr = 7cd, data = 4d
225795 [TEST] CPU read @0x21a
225805 [L1] Cache miss: addr = 21a
225805 [TEST] CPU read @0x3f8
225825 [L2] Cache miss: addr = 21a
225835 [MEM] Mem hit: addr = 200, data = 00
225845 [L2] Cache Allocate: addr = 21a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
225855 [L1] Cache Allocate: addr = 3f8 data = 1f1e1d1c1b1a19181716151413121110
225855 [L1] Cache hit from L2: addr = 3f8, data = 18
225855 [TEST] CPU read @0x626
225865 [L1] Cache miss: addr = 626
225865 [TEST] CPU read @0x792
225885 [L2] Cache miss: addr = 626
225895 [MEM] Mem hit: addr = 620, data = 20
225905 [L2] Cache Allocate: addr = 626 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
225915 [L1] Cache Allocate: addr = 792 data = 2f2e2d2c2b2a29282726252423222120
225915 [L1] Cache hit from L2: addr = 792, data = 22
225915 [TEST] CPU read @0x695
225925 [L1] Cache miss: addr = 695
225925 [TEST] CPU read @0x287
225945 [L2] Cache miss: addr = 695
225955 [MEM] Mem hit: addr = 680, data = 80
225965 [L2] Cache Allocate: addr = 695 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
225975 [L1] Cache Allocate: addr = 287 data = 9f9e9d9c9b9a99989796959493929190
225975 [L1] Cache hit from L2: addr = 287, data = 97
225975 [TEST] CPU read @0x1c6
225985 [L1] Cache miss: addr = 1c6
225985 [TEST] CPU read @0x65d
226005 [L2] Cache miss: addr = 1c6
226015 [MEM] Mem hit: addr = 1c0, data = c0
226025 [L2] Cache Allocate: addr = 1c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
226035 [L1] Cache Allocate: addr = 65d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
226035 [L1] Cache hit from L2: addr = 65d, data = cd
226035 [TEST] CPU read @0x2b1
226045 [L1] Cache miss: addr = 2b1
226045 [TEST] CPU read @0x5fd
226065 [L2] Cache miss: addr = 2b1
226075 [MEM] Mem hit: addr = 2a0, data = a0
226085 [L2] Cache Allocate: addr = 2b1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
226095 [L1] Cache Allocate: addr = 5fd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
226095 [L1] Cache hit from L2: addr = 5fd, data = bd
226095 [TEST] CPU read @0x7c4
226105 [L1] Cache hit: addr = 7c4, data = 44
226105 [TEST] CPU read @0x113
226115 [L1] Cache miss: addr = 113
226115 [TEST] CPU read @0x1ae
226135 [L2] Cache miss: addr = 113
226145 [MEM] Mem hit: addr = 100, data = 00
226155 [L2] Cache Allocate: addr = 113 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
226165 [L1] Cache Allocate: addr = 1ae data = 1f1e1d1c1b1a19181716151413121110
226165 [L1] Cache hit from L2: addr = 1ae, data = 1e
226165 [TEST] CPU read @0x09d
226175 [L1] Cache miss: addr = 09d
226175 [TEST] CPU read @0x7bd
226195 [L2] Cache miss: addr = 09d
226205 [MEM] Mem hit: addr = 080, data = 80
226215 [L2] Cache Allocate: addr = 09d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
226225 [L1] Cache Allocate: addr = 7bd data = 9f9e9d9c9b9a99989796959493929190
226225 [L1] Cache hit from L2: addr = 7bd, data = 9d
226225 [TEST] CPU read @0x0d5
226235 [L1] Cache miss: addr = 0d5
226235 [TEST] CPU read @0x1ee
226255 [L2] Cache miss: addr = 0d5
226265 [MEM] Mem hit: addr = 0c0, data = c0
226275 [L2] Cache Allocate: addr = 0d5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
226285 [L1] Cache Allocate: addr = 1ee data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
226285 [L1] Cache hit from L2: addr = 1ee, data = de
226285 [TEST] CPU read @0x2d8
226295 [L1] Cache miss: addr = 2d8
226295 [TEST] CPU read @0x445
226315 [L2] Cache miss: addr = 2d8
226325 [MEM] Mem hit: addr = 2c0, data = c0
226335 [L2] Cache Allocate: addr = 2d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
226345 [L1] Cache Allocate: addr = 445 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
226345 [L1] Cache hit from L2: addr = 445, data = d5
226345 [TEST] CPU read @0x54d
226355 [L1] Cache miss: addr = 54d
226355 [TEST] CPU read @0x4b1
226375 [L2] Cache hit: addr = 54d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
226385 [L1] Cache Allocate: addr = 4b1 data = 4f4e4d4c4b4a49484746454443424140
226385 [L1] Cache hit from L2: addr = 4b1, data = 41
226385 [TEST] CPU read @0x343
226395 [L1] Cache miss: addr = 343
226395 [TEST] CPU read @0x257
226415 [L2] Cache miss: addr = 343
226425 [MEM] Mem hit: addr = 340, data = 40
226435 [L2] Cache Allocate: addr = 343 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
226445 [L1] Cache Allocate: addr = 257 data = 4f4e4d4c4b4a49484746454443424140
226445 [L1] Cache hit from L2: addr = 257, data = 47
226445 [TEST] CPU read @0x6e9
226455 [L1] Cache miss: addr = 6e9
226455 [TEST] CPU read @0x754
226475 [L2] Cache hit: addr = 6e9, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
226485 [L1] Cache Allocate: addr = 754 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
226485 [L1] Cache hit from L2: addr = 754, data = e4
226485 [TEST] CPU read @0x12c
226495 [L1] Cache miss: addr = 12c
226495 [TEST] CPU read @0x134
226515 [L2] Cache hit: addr = 12c, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
226525 [L1] Cache Allocate: addr = 134 data = 2f2e2d2c2b2a29282726252423222120
226525 [L1] Cache hit from L2: addr = 134, data = 24
226525 [TEST] CPU read @0x4b6
226535 [L1] Cache miss: addr = 4b6
226535 [TEST] CPU read @0x4c7
226555 [L2] Cache miss: addr = 4b6
226565 [MEM] Mem hit: addr = 4a0, data = a0
226575 [L2] Cache Allocate: addr = 4b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
226585 [L1] Cache Allocate: addr = 4c7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
226585 [L1] Cache hit from L2: addr = 4c7, data = b7
226585 [TEST] CPU read @0x11a
226595 [L1] Cache miss: addr = 11a
226595 [TEST] CPU read @0x61a
226615 [L2] Cache hit: addr = 11a, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
226625 [L1] Cache Allocate: addr = 61a data = 0f0e0d0c0b0a09080706050403020100
226625 [L1] Cache hit from L2: addr = 61a, data = 0a
226625 [TEST] CPU read @0x0e4
226635 [L1] Cache miss: addr = 0e4
226635 [TEST] CPU read @0x574
226655 [L2] Cache miss: addr = 0e4
226665 [MEM] Mem hit: addr = 0e0, data = e0
226675 [L2] Cache Allocate: addr = 0e4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
226685 [L1] Cache Allocate: addr = 574 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
226685 [L1] Cache hit from L2: addr = 574, data = e4
226685 [TEST] CPU read @0x41a
226695 [L1] Cache miss: addr = 41a
226695 [TEST] CPU read @0x4e7
226715 [L2] Cache miss: addr = 41a
226725 [MEM] Mem hit: addr = 400, data = 00
226735 [L2] Cache Allocate: addr = 41a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
226745 [L1] Cache Allocate: addr = 4e7 data = 1f1e1d1c1b1a19181716151413121110
226745 [L1] Cache hit from L2: addr = 4e7, data = 17
226745 [TEST] CPU read @0x68d
226755 [L1] Cache miss: addr = 68d
226755 [TEST] CPU read @0x74a
226775 [L2] Cache miss: addr = 68d
226785 [MEM] Mem hit: addr = 680, data = 80
226795 [L2] Cache Allocate: addr = 68d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
226805 [L1] Cache Allocate: addr = 74a data = 8f8e8d8c8b8a89888786858483828180
226805 [L1] Cache hit from L2: addr = 74a, data = 8a
226805 [TEST] CPU read @0x02c
226815 [L1] Cache miss: addr = 02c
226815 [TEST] CPU read @0x202
226835 [L2] Cache miss: addr = 02c
226845 [MEM] Mem hit: addr = 020, data = 20
226855 [L2] Cache Allocate: addr = 02c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
226865 [L1] Cache Allocate: addr = 202 data = 2f2e2d2c2b2a29282726252423222120
226865 [L1] Cache hit from L2: addr = 202, data = 22
226865 [TEST] CPU read @0x4e2
226875 [L1] Cache hit: addr = 4e2, data = 12
226875 [TEST] CPU read @0x12d
226885 [L1] Cache miss: addr = 12d
226885 [TEST] CPU read @0x1af
226905 [L2] Cache hit: addr = 12d, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
226915 [L1] Cache Allocate: addr = 1af data = 2f2e2d2c2b2a29282726252423222120
226915 [L1] Cache hit from L2: addr = 1af, data = 2f
226915 [TEST] CPU read @0x797
226925 [L1] Cache miss: addr = 797
226925 [TEST] CPU read @0x541
226945 [L2] Cache miss: addr = 797
226955 [MEM] Mem hit: addr = 780, data = 80
226965 [L2] Cache Allocate: addr = 797 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
226975 [L1] Cache Allocate: addr = 541 data = 9f9e9d9c9b9a99989796959493929190
226975 [L1] Cache hit from L2: addr = 541, data = 91
226975 [TEST] CPU read @0x476
226985 [L1] Cache miss: addr = 476
226985 [TEST] CPU read @0x311
227005 [L2] Cache miss: addr = 476
227015 [MEM] Mem hit: addr = 460, data = 60
227025 [L2] Cache Allocate: addr = 476 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
227035 [L1] Cache Allocate: addr = 311 data = 7f7e7d7c7b7a79787776757473727170
227035 [L1] Cache hit from L2: addr = 311, data = 71
227035 [TEST] CPU read @0x590
227045 [L1] Cache miss: addr = 590
227045 [TEST] CPU read @0x368
227065 [L2] Cache miss: addr = 590
227075 [MEM] Mem hit: addr = 580, data = 80
227085 [L2] Cache Allocate: addr = 590 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
227095 [L1] Cache Allocate: addr = 368 data = 9f9e9d9c9b9a99989796959493929190
227095 [L1] Cache hit from L2: addr = 368, data = 98
227095 [TEST] CPU read @0x2cb
227105 [L1] Cache miss: addr = 2cb
227105 [TEST] CPU read @0x3bb
227125 [L2] Cache hit: addr = 2cb, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
227135 [L1] Cache Allocate: addr = 3bb data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
227135 [L1] Cache hit from L2: addr = 3bb, data = cb
227135 [TEST] CPU read @0x153
227145 [L1] Cache miss: addr = 153
227145 [TEST] CPU read @0x43d
227165 [L2] Cache miss: addr = 153
227175 [MEM] Mem hit: addr = 140, data = 40
227185 [L2] Cache Allocate: addr = 153 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
227195 [L1] Cache Allocate: addr = 43d data = 5f5e5d5c5b5a59585756555453525150
227195 [L1] Cache hit from L2: addr = 43d, data = 5d
227195 [TEST] CPU read @0x5f7
227205 [L1] Cache miss: addr = 5f7
227205 [TEST] CPU read @0x06d
227225 [L2] Cache hit: addr = 5f7, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
227235 [L1] Cache Allocate: addr = 06d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
227235 [L1] Cache hit from L2: addr = 06d, data = ed
227235 [TEST] CPU read @0x7a9
227245 [L1] Cache miss: addr = 7a9
227245 [TEST] CPU read @0x563
227265 [L2] Cache miss: addr = 7a9
227275 [MEM] Mem hit: addr = 7a0, data = a0
227285 [L2] Cache Allocate: addr = 7a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
227295 [L1] Cache Allocate: addr = 563 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
227295 [L1] Cache hit from L2: addr = 563, data = a3
227295 [TEST] CPU read @0x508
227305 [L1] Cache miss: addr = 508
227305 [TEST] CPU read @0x700
227325 [L2] Cache hit: addr = 508, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
227335 [L1] Cache Allocate: addr = 700 data = 0f0e0d0c0b0a09080706050403020100
227335 [L1] Cache hit from L2: addr = 700, data = 00
227335 [TEST] CPU read @0x0d9
227345 [L1] Cache miss: addr = 0d9
227345 [TEST] CPU read @0x116
227365 [L2] Cache miss: addr = 0d9
227375 [MEM] Mem hit: addr = 0c0, data = c0
227385 [L2] Cache Allocate: addr = 0d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
227395 [L1] Cache Allocate: addr = 116 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
227395 [L1] Cache hit from L2: addr = 116, data = d6
227395 [TEST] CPU read @0x15c
227405 [L1] Cache miss: addr = 15c
227405 [TEST] CPU read @0x2d5
227425 [L2] Cache hit: addr = 15c, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
227435 [L1] Cache Allocate: addr = 2d5 data = 4f4e4d4c4b4a49484746454443424140
227435 [L1] Cache hit from L2: addr = 2d5, data = 45
227435 [TEST] CPU read @0x662
227445 [L1] Cache miss: addr = 662
227445 [TEST] CPU read @0x181
227465 [L2] Cache miss: addr = 662
227475 [MEM] Mem hit: addr = 660, data = 60
227485 [L2] Cache Allocate: addr = 662 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
227495 [L1] Cache Allocate: addr = 181 data = 6f6e6d6c6b6a69686766656463626160
227495 [L1] Cache hit from L2: addr = 181, data = 61
227495 [TEST] CPU read @0x5e9
227505 [L1] Cache miss: addr = 5e9
227505 [TEST] CPU read @0x4ca
227525 [L2] Cache hit: addr = 5e9, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
227535 [L1] Cache Allocate: addr = 4ca data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
227535 [L1] Cache hit from L2: addr = 4ca, data = ea
227535 [TEST] CPU read @0x150
227545 [L1] Cache miss: addr = 150
227545 [TEST] CPU read @0x612
227565 [L2] Cache hit: addr = 150, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
227575 [L1] Cache Allocate: addr = 612 data = 4f4e4d4c4b4a49484746454443424140
227575 [L1] Cache hit from L2: addr = 612, data = 42
227575 [TEST] CPU read @0x661
227585 [L1] Cache miss: addr = 661
227585 [TEST] CPU read @0x716
227605 [L2] Cache hit: addr = 661, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
227615 [L1] Cache Allocate: addr = 716 data = 6f6e6d6c6b6a69686766656463626160
227615 [L1] Cache hit from L2: addr = 716, data = 66
227615 [TEST] CPU read @0x5a7
227625 [L1] Cache miss: addr = 5a7
227625 [TEST] CPU read @0x0ed
227645 [L2] Cache miss: addr = 5a7
227655 [MEM] Mem hit: addr = 5a0, data = a0
227665 [L2] Cache Allocate: addr = 5a7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
227675 [L1] Cache Allocate: addr = 0ed data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
227675 [L1] Cache hit from L2: addr = 0ed, data = ad
227675 [TEST] CPU read @0x57d
227685 [L1] Cache hit: addr = 57d, data = ed
227685 [TEST] CPU read @0x6dc
227695 [L1] Cache miss: addr = 6dc
227695 [TEST] CPU read @0x0d9
227715 [L2] Cache hit: addr = 6dc, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
227725 [L1] Cache Allocate: addr = 0d9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
227725 [L1] Cache hit from L2: addr = 0d9, data = c9
227725 [TEST] CPU read @0x616
227735 [L1] Cache miss: addr = 616
227735 [TEST] CPU read @0x11e
227755 [L2] Cache miss: addr = 616
227765 [MEM] Mem hit: addr = 600, data = 00
227775 [L2] Cache Allocate: addr = 616 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
227785 [L1] Cache Allocate: addr = 11e data = 1f1e1d1c1b1a19181716151413121110
227785 [L1] Cache hit from L2: addr = 11e, data = 1e
227785 [TEST] CPU read @0x6d1
227795 [L1] Cache miss: addr = 6d1
227795 [TEST] CPU read @0x4bf
227815 [L2] Cache hit: addr = 6d1, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
227825 [L1] Cache Allocate: addr = 4bf data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
227825 [L1] Cache hit from L2: addr = 4bf, data = cf
227825 [TEST] CPU read @0x567
227835 [L1] Cache miss: addr = 567
227835 [TEST] CPU read @0x47c
227855 [L2] Cache miss: addr = 567
227865 [MEM] Mem hit: addr = 560, data = 60
227875 [L2] Cache Allocate: addr = 567 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
227885 [L1] Cache Allocate: addr = 47c data = 6f6e6d6c6b6a69686766656463626160
227885 [L1] Cache hit from L2: addr = 47c, data = 6c
227885 [TEST] CPU read @0x3c9
227895 [L1] Cache miss: addr = 3c9
227895 [TEST] CPU read @0x40c
227915 [L2] Cache miss: addr = 3c9
227925 [MEM] Mem hit: addr = 3c0, data = c0
227935 [L2] Cache Allocate: addr = 3c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
227945 [L1] Cache Allocate: addr = 40c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
227945 [L1] Cache hit from L2: addr = 40c, data = cc
227945 [TEST] CPU read @0x5ef
227955 [L1] Cache miss: addr = 5ef
227955 [TEST] CPU read @0x41d
227975 [L2] Cache hit: addr = 5ef, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
227985 [L1] Cache Allocate: addr = 41d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
227985 [L1] Cache hit from L2: addr = 41d, data = ed
227985 [TEST] CPU read @0x185
227995 [L1] Cache miss: addr = 185
227995 [TEST] CPU read @0x0b6
228015 [L2] Cache hit: addr = 185, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
228025 [L1] Cache Allocate: addr = 0b6 data = 8f8e8d8c8b8a89888786858483828180
228025 [L1] Cache hit from L2: addr = 0b6, data = 86
228025 [TEST] CPU read @0x2c6
228035 [L1] Cache miss: addr = 2c6
228035 [TEST] CPU read @0x2c9
228055 [L2] Cache miss: addr = 2c6
228065 [MEM] Mem hit: addr = 2c0, data = c0
228075 [L2] Cache Allocate: addr = 2c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
228085 [L1] Cache Allocate: addr = 2c9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
228085 [L1] Cache hit from L2: addr = 2c9, data = c9
228085 [TEST] CPU read @0x3a1
228095 [L1] Cache miss: addr = 3a1
228095 [TEST] CPU read @0x24a
228115 [L2] Cache miss: addr = 3a1
228125 [MEM] Mem hit: addr = 3a0, data = a0
228135 [L2] Cache Allocate: addr = 3a1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
228145 [L1] Cache Allocate: addr = 24a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
228145 [L1] Cache hit from L2: addr = 24a, data = aa
228145 [TEST] CPU read @0x2ff
228155 [L1] Cache miss: addr = 2ff
228155 [TEST] CPU read @0x43e
228175 [L2] Cache miss: addr = 2ff
228185 [MEM] Mem hit: addr = 2e0, data = e0
228195 [L2] Cache Allocate: addr = 2ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
228205 [L1] Cache Allocate: addr = 43e data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
228205 [L1] Cache hit from L2: addr = 43e, data = fe
228205 [TEST] CPU read @0x5eb
228215 [L1] Cache miss: addr = 5eb
228215 [TEST] CPU read @0x5a1
228235 [L2] Cache hit: addr = 5eb, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
228245 [L1] Cache Allocate: addr = 5a1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
228245 [L1] Cache hit from L2: addr = 5a1, data = e1
228245 [TEST] CPU read @0x3c8
228255 [L1] Cache miss: addr = 3c8
228255 [TEST] CPU read @0x7ca
228275 [L2] Cache miss: addr = 3c8
228285 [MEM] Mem hit: addr = 3c0, data = c0
228295 [L2] Cache Allocate: addr = 3c8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
228305 [L1] Cache Allocate: addr = 7ca data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
228305 [L1] Cache hit from L2: addr = 7ca, data = ca
228305 [TEST] CPU read @0x509
228315 [L1] Cache miss: addr = 509
228315 [TEST] CPU read @0x6f7
228335 [L2] Cache hit: addr = 509, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
228345 [L1] Cache Allocate: addr = 6f7 data = 0f0e0d0c0b0a09080706050403020100
228345 [L1] Cache hit from L2: addr = 6f7, data = 07
228345 [TEST] CPU read @0x546
228355 [L1] Cache miss: addr = 546
228355 [TEST] CPU read @0x491
228375 [L2] Cache hit: addr = 546, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
228385 [L1] Cache Allocate: addr = 491 data = 4f4e4d4c4b4a49484746454443424140
228385 [L1] Cache hit from L2: addr = 491, data = 41
228385 [TEST] CPU read @0x5bf
228395 [L1] Cache miss: addr = 5bf
228395 [TEST] CPU read @0x0c9
228415 [L2] Cache miss: addr = 5bf
228425 [MEM] Mem hit: addr = 5a0, data = a0
228435 [L2] Cache Allocate: addr = 5bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
228445 [L1] Cache Allocate: addr = 0c9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
228445 [L1] Cache hit from L2: addr = 0c9, data = b9
228445 [TEST] CPU read @0x659
228455 [L1] Cache miss: addr = 659
228455 [TEST] CPU read @0x2b1
228475 [L2] Cache miss: addr = 659
228485 [MEM] Mem hit: addr = 640, data = 40
228495 [L2] Cache Allocate: addr = 659 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
228505 [L1] Cache Allocate: addr = 2b1 data = 5f5e5d5c5b5a59585756555453525150
228505 [L1] Cache hit from L2: addr = 2b1, data = 51
228505 [TEST] CPU read @0x2ad
228515 [L1] Cache miss: addr = 2ad
228515 [TEST] CPU read @0x190
228535 [L2] Cache miss: addr = 2ad
228545 [MEM] Mem hit: addr = 2a0, data = a0
228555 [L2] Cache Allocate: addr = 2ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
228565 [L1] Cache Allocate: addr = 190 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
228565 [L1] Cache hit from L2: addr = 190, data = a0
228565 [TEST] CPU read @0x2ce
228575 [L1] Cache miss: addr = 2ce
228575 [TEST] CPU read @0x5fe
228595 [L2] Cache miss: addr = 2ce
228605 [MEM] Mem hit: addr = 2c0, data = c0
228615 [L2] Cache Allocate: addr = 2ce data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
228625 [L1] Cache Allocate: addr = 5fe data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
228625 [L1] Cache hit from L2: addr = 5fe, data = ce
228625 [TEST] CPU read @0x1e0
228635 [L1] Cache miss: addr = 1e0
228635 [TEST] CPU read @0x3ae
228655 [L2] Cache miss: addr = 1e0
228665 [MEM] Mem hit: addr = 1e0, data = e0
228675 [L2] Cache Allocate: addr = 1e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
228685 [L1] Cache Allocate: addr = 3ae data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
228685 [L1] Cache hit from L2: addr = 3ae, data = ee
228685 [TEST] CPU read @0x525
228695 [L1] Cache miss: addr = 525
228695 [TEST] CPU read @0x690
228715 [L2] Cache miss: addr = 525
228725 [MEM] Mem hit: addr = 520, data = 20
228735 [L2] Cache Allocate: addr = 525 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
228745 [L1] Cache Allocate: addr = 690 data = 2f2e2d2c2b2a29282726252423222120
228745 [L1] Cache hit from L2: addr = 690, data = 20
228745 [TEST] CPU read @0x30f
228755 [L1] Cache miss: addr = 30f
228755 [TEST] CPU read @0x2a3
228775 [L2] Cache miss: addr = 30f
228785 [MEM] Mem hit: addr = 300, data = 00
228795 [L2] Cache Allocate: addr = 30f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
228805 [L1] Cache Allocate: addr = 2a3 data = 0f0e0d0c0b0a09080706050403020100
228805 [L1] Cache hit from L2: addr = 2a3, data = 03
228805 [TEST] CPU read @0x276
228815 [L1] Cache miss: addr = 276
228815 [TEST] CPU read @0x2d4
228835 [L2] Cache hit: addr = 276, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
228845 [L1] Cache Allocate: addr = 2d4 data = 6f6e6d6c6b6a69686766656463626160
228845 [L1] Cache hit from L2: addr = 2d4, data = 64
228845 [TEST] CPU read @0x6d3
228855 [L1] Cache miss: addr = 6d3
228855 [TEST] CPU read @0x5f0
228875 [L2] Cache hit: addr = 6d3, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
228885 [L1] Cache Allocate: addr = 5f0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
228885 [L1] Cache hit from L2: addr = 5f0, data = c0
228885 [TEST] CPU read @0x698
228895 [L1] Cache hit: addr = 698, data = 28
228895 [TEST] CPU read @0x061
228905 [L1] Cache miss: addr = 061
228905 [TEST] CPU read @0x6c0
228925 [L2] Cache miss: addr = 061
228935 [MEM] Mem hit: addr = 060, data = 60
228945 [L2] Cache Allocate: addr = 061 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
228955 [L1] Cache Allocate: addr = 6c0 data = 6f6e6d6c6b6a69686766656463626160
228955 [L1] Cache hit from L2: addr = 6c0, data = 60
228955 [TEST] CPU read @0x3a5
228965 [L1] Cache miss: addr = 3a5
228965 [TEST] CPU read @0x61d
228985 [L2] Cache miss: addr = 3a5
228995 [MEM] Mem hit: addr = 3a0, data = a0
229005 [L2] Cache Allocate: addr = 3a5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
229015 [L1] Cache Allocate: addr = 61d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
229015 [L1] Cache hit from L2: addr = 61d, data = ad
229015 [TEST] CPU read @0x03e
229025 [L1] Cache miss: addr = 03e
229025 [TEST] CPU read @0x7a8
229045 [L2] Cache miss: addr = 03e
229055 [MEM] Mem hit: addr = 020, data = 20
229065 [L2] Cache Allocate: addr = 03e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
229075 [L1] Cache Allocate: addr = 7a8 data = 3f3e3d3c3b3a39383736353433323130
229075 [L1] Cache hit from L2: addr = 7a8, data = 38
229075 [TEST] CPU read @0x417
229085 [L1] Cache miss: addr = 417
229085 [TEST] CPU read @0x537
229105 [L2] Cache miss: addr = 417
229115 [MEM] Mem hit: addr = 400, data = 00
229125 [L2] Cache Allocate: addr = 417 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
229135 [L1] Cache Allocate: addr = 537 data = 1f1e1d1c1b1a19181716151413121110
229135 [L1] Cache hit from L2: addr = 537, data = 17
229135 [TEST] CPU read @0x0e1
229145 [L1] Cache hit: addr = 0e1, data = a1
229145 [TEST] CPU read @0x4ef
229155 [L1] Cache miss: addr = 4ef
229155 [TEST] CPU read @0x3a9
229175 [L2] Cache miss: addr = 4ef
229185 [MEM] Mem hit: addr = 4e0, data = e0
229195 [L2] Cache Allocate: addr = 4ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
229205 [L1] Cache Allocate: addr = 3a9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
229205 [L1] Cache hit from L2: addr = 3a9, data = e9
229205 [TEST] CPU read @0x42b
229215 [L1] Cache miss: addr = 42b
229215 [TEST] CPU read @0x58b
229235 [L2] Cache miss: addr = 42b
229245 [MEM] Mem hit: addr = 420, data = 20
229255 [L2] Cache Allocate: addr = 42b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
229265 [L1] Cache Allocate: addr = 58b data = 2f2e2d2c2b2a29282726252423222120
229265 [L1] Cache hit from L2: addr = 58b, data = 2b
229265 [TEST] CPU read @0x33b
229275 [L1] Cache miss: addr = 33b
229275 [TEST] CPU read @0x336
229295 [L2] Cache miss: addr = 33b
229305 [MEM] Mem hit: addr = 320, data = 20
229315 [L2] Cache Allocate: addr = 33b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
229325 [L1] Cache Allocate: addr = 336 data = 3f3e3d3c3b3a39383736353433323130
229325 [L1] Cache hit from L2: addr = 336, data = 36
229325 [TEST] CPU read @0x55a
229335 [L1] Cache miss: addr = 55a
229335 [TEST] CPU read @0x04f
229355 [L2] Cache hit: addr = 55a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
229365 [L1] Cache Allocate: addr = 04f data = 4f4e4d4c4b4a49484746454443424140
229365 [L1] Cache hit from L2: addr = 04f, data = 4f
229365 [TEST] CPU read @0x65d
229375 [L1] Cache miss: addr = 65d
229375 [TEST] CPU read @0x0f7
229395 [L2] Cache hit: addr = 65d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
229405 [L1] Cache Allocate: addr = 0f7 data = 4f4e4d4c4b4a49484746454443424140
229405 [L1] Cache hit from L2: addr = 0f7, data = 47
229405 [TEST] CPU read @0x681
229415 [L1] Cache miss: addr = 681
229415 [TEST] CPU read @0x161
229435 [L2] Cache miss: addr = 681
229445 [MEM] Mem hit: addr = 680, data = 80
229455 [L2] Cache Allocate: addr = 681 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
229465 [L1] Cache Allocate: addr = 161 data = 8f8e8d8c8b8a89888786858483828180
229465 [L1] Cache hit from L2: addr = 161, data = 81
229465 [TEST] CPU read @0x3d6
229475 [L1] Cache miss: addr = 3d6
229475 [TEST] CPU read @0x178
229495 [L2] Cache miss: addr = 3d6
229505 [MEM] Mem hit: addr = 3c0, data = c0
229515 [L2] Cache Allocate: addr = 3d6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
229525 [L1] Cache Allocate: addr = 178 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
229525 [L1] Cache hit from L2: addr = 178, data = d8
229525 [TEST] CPU read @0x64a
229535 [L1] Cache miss: addr = 64a
229535 [TEST] CPU read @0x00a
229555 [L2] Cache hit: addr = 64a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
229565 [L1] Cache Allocate: addr = 00a data = 4f4e4d4c4b4a49484746454443424140
229565 [L1] Cache hit from L2: addr = 00a, data = 4a
229565 [TEST] CPU read @0x2b1
229575 [L1] Cache miss: addr = 2b1
229575 [TEST] CPU read @0x783
229595 [L2] Cache miss: addr = 2b1
229605 [MEM] Mem hit: addr = 2a0, data = a0
229615 [L2] Cache Allocate: addr = 2b1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
229625 [L1] Cache Allocate: addr = 783 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
229625 [L1] Cache hit from L2: addr = 783, data = b3
229625 [TEST] CPU read @0x2bf
229635 [L1] Cache miss: addr = 2bf
229635 [TEST] CPU read @0x2cb
229655 [L2] Cache hit: addr = 2bf, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
229665 [L1] Cache Allocate: addr = 2cb data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
229665 [L1] Cache hit from L2: addr = 2cb, data = ab
229665 [TEST] CPU read @0x537
229675 [L1] Cache miss: addr = 537
229675 [TEST] CPU read @0x781
229695 [L2] Cache miss: addr = 537
229705 [MEM] Mem hit: addr = 520, data = 20
229715 [L2] Cache Allocate: addr = 537 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
229725 [L1] Cache Allocate: addr = 781 data = 3f3e3d3c3b3a39383736353433323130
229725 [L1] Cache hit from L2: addr = 781, data = 31
229725 [TEST] CPU read @0x4ba
229735 [L1] Cache miss: addr = 4ba
229735 [TEST] CPU read @0x614
229755 [L2] Cache miss: addr = 4ba
229765 [MEM] Mem hit: addr = 4a0, data = a0
229775 [L2] Cache Allocate: addr = 4ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
229785 [L1] Cache Allocate: addr = 614 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
229785 [L1] Cache hit from L2: addr = 614, data = b4
229785 [TEST] CPU read @0x228
229795 [L1] Cache miss: addr = 228
229795 [TEST] CPU read @0x445
229815 [L2] Cache miss: addr = 228
229825 [MEM] Mem hit: addr = 220, data = 20
229835 [L2] Cache Allocate: addr = 228 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
229845 [L1] Cache Allocate: addr = 445 data = 2f2e2d2c2b2a29282726252423222120
229845 [L1] Cache hit from L2: addr = 445, data = 25
229845 [TEST] CPU read @0x3f0
229855 [L1] Cache miss: addr = 3f0
229855 [TEST] CPU read @0x427
229875 [L2] Cache miss: addr = 3f0
229885 [MEM] Mem hit: addr = 3e0, data = e0
229895 [L2] Cache Allocate: addr = 3f0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
229905 [L1] Cache Allocate: addr = 427 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
229905 [L1] Cache hit from L2: addr = 427, data = f7
229905 [TEST] CPU read @0x2f2
229915 [L1] Cache miss: addr = 2f2
229915 [TEST] CPU read @0x2ba
229935 [L2] Cache miss: addr = 2f2
229945 [MEM] Mem hit: addr = 2e0, data = e0
229955 [L2] Cache Allocate: addr = 2f2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
229965 [L1] Cache Allocate: addr = 2ba data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
229965 [L1] Cache hit from L2: addr = 2ba, data = fa
229965 [TEST] CPU read @0x6a2
229975 [L1] Cache miss: addr = 6a2
229975 [TEST] CPU read @0x26e
229995 [L2] Cache miss: addr = 6a2
230005 [MEM] Mem hit: addr = 6a0, data = a0
230015 [L2] Cache Allocate: addr = 6a2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
230025 [L1] Cache Allocate: addr = 26e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
230025 [L1] Cache hit from L2: addr = 26e, data = ae
230025 [TEST] CPU read @0x5ac
230035 [L1] Cache miss: addr = 5ac
230035 [TEST] CPU read @0x76f
230055 [L2] Cache miss: addr = 5ac
230065 [MEM] Mem hit: addr = 5a0, data = a0
230075 [L2] Cache Allocate: addr = 5ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
230085 [L1] Cache Allocate: addr = 76f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
230085 [L1] Cache hit from L2: addr = 76f, data = af
230085 [TEST] CPU read @0x598
230095 [L1] Cache miss: addr = 598
230095 [TEST] CPU read @0x5f8
230115 [L2] Cache miss: addr = 598
230125 [MEM] Mem hit: addr = 580, data = 80
230135 [L2] Cache Allocate: addr = 598 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
230145 [L1] Cache Allocate: addr = 5f8 data = 9f9e9d9c9b9a99989796959493929190
230145 [L1] Cache hit from L2: addr = 5f8, data = 98
230145 [TEST] CPU read @0x334
230155 [L1] Cache miss: addr = 334
230155 [TEST] CPU read @0x673
230175 [L2] Cache miss: addr = 334
230185 [MEM] Mem hit: addr = 320, data = 20
230195 [L2] Cache Allocate: addr = 334 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
230205 [L1] Cache Allocate: addr = 673 data = 3f3e3d3c3b3a39383736353433323130
230205 [L1] Cache hit from L2: addr = 673, data = 33
230205 [TEST] CPU read @0x07a
230215 [L1] Cache miss: addr = 07a
230215 [TEST] CPU read @0x656
230235 [L2] Cache hit: addr = 07a, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
230245 [L1] Cache Allocate: addr = 656 data = 6f6e6d6c6b6a69686766656463626160
230245 [L1] Cache hit from L2: addr = 656, data = 66
230245 [TEST] CPU read @0x345
230255 [L1] Cache miss: addr = 345
230255 [TEST] CPU read @0x383
230275 [L2] Cache miss: addr = 345
230285 [MEM] Mem hit: addr = 340, data = 40
230295 [L2] Cache Allocate: addr = 345 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
230305 [L1] Cache Allocate: addr = 383 data = 4f4e4d4c4b4a49484746454443424140
230305 [L1] Cache hit from L2: addr = 383, data = 43
230305 [TEST] CPU read @0x01b
230315 [L1] Cache miss: addr = 01b
230315 [TEST] CPU read @0x590
230335 [L2] Cache miss: addr = 01b
230345 [MEM] Mem hit: addr = 000, data = 00
230355 [L2] Cache Allocate: addr = 01b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
230365 [L1] Cache Allocate: addr = 590 data = 1f1e1d1c1b1a19181716151413121110
230365 [L1] Cache hit from L2: addr = 590, data = 10
230365 [TEST] CPU read @0x5e3
230375 [L1] Cache miss: addr = 5e3
230375 [TEST] CPU read @0x1f0
230395 [L2] Cache hit: addr = 5e3, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
230405 [L1] Cache Allocate: addr = 1f0 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
230405 [L1] Cache hit from L2: addr = 1f0, data = e0
230405 [TEST] CPU read @0x1d6
230415 [L1] Cache miss: addr = 1d6
230415 [TEST] CPU read @0x368
230435 [L2] Cache miss: addr = 1d6
230445 [MEM] Mem hit: addr = 1c0, data = c0
230455 [L2] Cache Allocate: addr = 1d6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
230465 [L1] Cache Allocate: addr = 368 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
230465 [L1] Cache hit from L2: addr = 368, data = d8
230465 [TEST] CPU read @0x2eb
230475 [L1] Cache miss: addr = 2eb
230475 [TEST] CPU read @0x54e
230495 [L2] Cache hit: addr = 2eb, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
230505 [L1] Cache Allocate: addr = 54e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
230505 [L1] Cache hit from L2: addr = 54e, data = ee
230505 [TEST] CPU read @0x28b
230515 [L1] Cache miss: addr = 28b
230515 [TEST] CPU read @0x3a4
230535 [L2] Cache miss: addr = 28b
230545 [MEM] Mem hit: addr = 280, data = 80
230555 [L2] Cache Allocate: addr = 28b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
230565 [L1] Cache Allocate: addr = 3a4 data = 8f8e8d8c8b8a89888786858483828180
230565 [L1] Cache hit from L2: addr = 3a4, data = 84
230565 [TEST] CPU read @0x227
230575 [L1] Cache miss: addr = 227
230575 [TEST] CPU read @0x14a
230595 [L2] Cache miss: addr = 227
230605 [MEM] Mem hit: addr = 220, data = 20
230615 [L2] Cache Allocate: addr = 227 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
230625 [L1] Cache Allocate: addr = 14a data = 2f2e2d2c2b2a29282726252423222120
230625 [L1] Cache hit from L2: addr = 14a, data = 2a
230625 [TEST] CPU read @0x361
230635 [L1] Cache hit: addr = 361, data = d1
230635 [TEST] CPU read @0x49d
230645 [L1] Cache miss: addr = 49d
230645 [TEST] CPU read @0x7bb
230665 [L2] Cache miss: addr = 49d
230675 [MEM] Mem hit: addr = 480, data = 80
230685 [L2] Cache Allocate: addr = 49d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
230695 [L1] Cache Allocate: addr = 7bb data = 9f9e9d9c9b9a99989796959493929190
230695 [L1] Cache hit from L2: addr = 7bb, data = 9b
230695 [TEST] CPU read @0x4b9
230705 [L1] Cache miss: addr = 4b9
230705 [TEST] CPU read @0x5d2
230725 [L2] Cache miss: addr = 4b9
230735 [MEM] Mem hit: addr = 4a0, data = a0
230745 [L2] Cache Allocate: addr = 4b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
230755 [L1] Cache Allocate: addr = 5d2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
230755 [L1] Cache hit from L2: addr = 5d2, data = b2
230755 [TEST] CPU read @0x0ba
230765 [L1] Cache miss: addr = 0ba
230765 [TEST] CPU read @0x447
230785 [L2] Cache hit: addr = 0ba, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
230795 [L1] Cache Allocate: addr = 447 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
230795 [L1] Cache hit from L2: addr = 447, data = a7
230795 [TEST] CPU read @0x33a
230805 [L1] Cache miss: addr = 33a
230805 [TEST] CPU read @0x635
230825 [L2] Cache miss: addr = 33a
230835 [MEM] Mem hit: addr = 320, data = 20
230845 [L2] Cache Allocate: addr = 33a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
230855 [L1] Cache Allocate: addr = 635 data = 3f3e3d3c3b3a39383736353433323130
230855 [L1] Cache hit from L2: addr = 635, data = 35
230855 [TEST] CPU read @0x52a
230865 [L1] Cache miss: addr = 52a
230865 [TEST] CPU read @0x789
230885 [L2] Cache miss: addr = 52a
230895 [MEM] Mem hit: addr = 520, data = 20
230905 [L2] Cache Allocate: addr = 52a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
230915 [L1] Cache Allocate: addr = 789 data = 2f2e2d2c2b2a29282726252423222120
230915 [L1] Cache hit from L2: addr = 789, data = 29
230915 [TEST] CPU read @0x485
230925 [L1] Cache miss: addr = 485
230925 [TEST] CPU read @0x33c
230945 [L2] Cache hit: addr = 485, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
230955 [L1] Cache Allocate: addr = 33c data = 8f8e8d8c8b8a89888786858483828180
230955 [L1] Cache hit from L2: addr = 33c, data = 8c
230955 [TEST] CPU read @0x575
230965 [L1] Cache miss: addr = 575
230965 [TEST] CPU read @0x1ef
230985 [L2] Cache miss: addr = 575
230995 [MEM] Mem hit: addr = 560, data = 60
231005 [L2] Cache Allocate: addr = 575 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
231015 [L1] Cache Allocate: addr = 1ef data = 7f7e7d7c7b7a79787776757473727170
231015 [L1] Cache hit from L2: addr = 1ef, data = 7f
231015 [TEST] CPU read @0x1be
231025 [L1] Cache miss: addr = 1be
231025 [TEST] CPU read @0x69b
231045 [L2] Cache miss: addr = 1be
231055 [MEM] Mem hit: addr = 1a0, data = a0
231065 [L2] Cache Allocate: addr = 1be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
231075 [L1] Cache Allocate: addr = 69b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
231075 [L1] Cache hit from L2: addr = 69b, data = bb
231075 [TEST] CPU read @0x53d
231085 [L1] Cache miss: addr = 53d
231085 [TEST] CPU read @0x6d2
231105 [L2] Cache hit: addr = 53d, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
231115 [L1] Cache Allocate: addr = 6d2 data = 2f2e2d2c2b2a29282726252423222120
231115 [L1] Cache hit from L2: addr = 6d2, data = 22
231115 [TEST] CPU read @0x2e0
231125 [L1] Cache miss: addr = 2e0
231125 [TEST] CPU read @0x462
231145 [L2] Cache hit: addr = 2e0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
231155 [L1] Cache Allocate: addr = 462 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
231155 [L1] Cache hit from L2: addr = 462, data = e2
231155 [TEST] CPU read @0x0c6
231165 [L1] Cache miss: addr = 0c6
231165 [TEST] CPU read @0x6d3
231185 [L2] Cache miss: addr = 0c6
231195 [MEM] Mem hit: addr = 0c0, data = c0
231205 [L2] Cache Allocate: addr = 0c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
231215 [L1] Cache Allocate: addr = 6d3 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
231215 [L1] Cache hit from L2: addr = 6d3, data = c3
231215 [TEST] CPU read @0x7a2
231225 [L1] Cache miss: addr = 7a2
231225 [TEST] CPU read @0x222
231245 [L2] Cache miss: addr = 7a2
231255 [MEM] Mem hit: addr = 7a0, data = a0
231265 [L2] Cache Allocate: addr = 7a2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
231275 [L1] Cache Allocate: addr = 222 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
231275 [L1] Cache hit from L2: addr = 222, data = a2
231275 [TEST] CPU read @0x49e
231285 [L1] Cache miss: addr = 49e
231285 [TEST] CPU read @0x512
231305 [L2] Cache hit: addr = 49e, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
231315 [L1] Cache Allocate: addr = 512 data = 8f8e8d8c8b8a89888786858483828180
231315 [L1] Cache hit from L2: addr = 512, data = 82
231315 [TEST] CPU read @0x0dd
231325 [L1] Cache miss: addr = 0dd
231325 [TEST] CPU read @0x079
231345 [L2] Cache hit: addr = 0dd, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
231355 [L1] Cache Allocate: addr = 079 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
231355 [L1] Cache hit from L2: addr = 079, data = c9
231355 [TEST] CPU read @0x3fc
231365 [L1] Cache miss: addr = 3fc
231365 [TEST] CPU read @0x1b3
231385 [L2] Cache miss: addr = 3fc
231395 [MEM] Mem hit: addr = 3e0, data = e0
231405 [L2] Cache Allocate: addr = 3fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
231415 [L1] Cache Allocate: addr = 1b3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
231415 [L1] Cache hit from L2: addr = 1b3, data = f3
231415 [TEST] CPU read @0x4e5
231425 [L1] Cache miss: addr = 4e5
231425 [TEST] CPU read @0x71b
231445 [L2] Cache miss: addr = 4e5
231455 [MEM] Mem hit: addr = 4e0, data = e0
231465 [L2] Cache Allocate: addr = 4e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
231475 [L1] Cache Allocate: addr = 71b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
231475 [L1] Cache hit from L2: addr = 71b, data = eb
231475 [TEST] CPU read @0x32e
231485 [L1] Cache miss: addr = 32e
231485 [TEST] CPU read @0x374
231505 [L2] Cache miss: addr = 32e
231515 [MEM] Mem hit: addr = 320, data = 20
231525 [L2] Cache Allocate: addr = 32e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
231535 [L1] Cache Allocate: addr = 374 data = 2f2e2d2c2b2a29282726252423222120
231535 [L1] Cache hit from L2: addr = 374, data = 24
231535 [TEST] CPU read @0x4c9
231545 [L1] Cache miss: addr = 4c9
231545 [TEST] CPU read @0x0f6
231565 [L2] Cache miss: addr = 4c9
231575 [MEM] Mem hit: addr = 4c0, data = c0
231585 [L2] Cache Allocate: addr = 4c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
231595 [L1] Cache Allocate: addr = 0f6 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
231595 [L1] Cache hit from L2: addr = 0f6, data = c6
231595 [TEST] CPU read @0x4b2
231605 [L1] Cache miss: addr = 4b2
231605 [TEST] CPU read @0x7ba
231625 [L2] Cache miss: addr = 4b2
231635 [MEM] Mem hit: addr = 4a0, data = a0
231645 [L2] Cache Allocate: addr = 4b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
231655 [L1] Cache Allocate: addr = 7ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
231655 [L1] Cache hit from L2: addr = 7ba, data = ba
231655 [TEST] CPU read @0x1ff
231665 [L1] Cache miss: addr = 1ff
231665 [TEST] CPU read @0x176
231685 [L2] Cache miss: addr = 1ff
231695 [MEM] Mem hit: addr = 1e0, data = e0
231705 [L2] Cache Allocate: addr = 1ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
231715 [L1] Cache Allocate: addr = 176 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
231715 [L1] Cache hit from L2: addr = 176, data = f6
231715 [TEST] CPU read @0x746
231725 [L1] Cache miss: addr = 746
231725 [TEST] CPU read @0x7e5
231745 [L2] Cache miss: addr = 746
231755 [MEM] Mem hit: addr = 740, data = 40
231765 [L2] Cache Allocate: addr = 746 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
231775 [L1] Cache Allocate: addr = 7e5 data = 4f4e4d4c4b4a49484746454443424140
231775 [L1] Cache hit from L2: addr = 7e5, data = 45
231775 [TEST] CPU read @0x163
231785 [L1] Cache miss: addr = 163
231785 [TEST] CPU read @0x39f
231805 [L2] Cache miss: addr = 163
231815 [MEM] Mem hit: addr = 160, data = 60
231825 [L2] Cache Allocate: addr = 163 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
231835 [L1] Cache Allocate: addr = 39f data = 6f6e6d6c6b6a69686766656463626160
231835 [L1] Cache hit from L2: addr = 39f, data = 6f
231835 [TEST] CPU read @0x49c
231845 [L1] Cache miss: addr = 49c
231845 [TEST] CPU read @0x645
231865 [L2] Cache hit: addr = 49c, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
231875 [L1] Cache Allocate: addr = 645 data = 8f8e8d8c8b8a89888786858483828180
231875 [L1] Cache hit from L2: addr = 645, data = 85
231875 [TEST] CPU read @0x40d
231885 [L1] Cache miss: addr = 40d
231885 [TEST] CPU read @0x4f9
231905 [L2] Cache miss: addr = 40d
231915 [MEM] Mem hit: addr = 400, data = 00
231925 [L2] Cache Allocate: addr = 40d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
231935 [L1] Cache Allocate: addr = 4f9 data = 0f0e0d0c0b0a09080706050403020100
231935 [L1] Cache hit from L2: addr = 4f9, data = 09
231935 [TEST] CPU read @0x3f3
231945 [L1] Cache miss: addr = 3f3
231945 [TEST] CPU read @0x48a
231965 [L2] Cache miss: addr = 3f3
231975 [MEM] Mem hit: addr = 3e0, data = e0
231985 [L2] Cache Allocate: addr = 3f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
231995 [L1] Cache Allocate: addr = 48a data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
231995 [L1] Cache hit from L2: addr = 48a, data = fa
231995 [TEST] CPU read @0x5f4
232005 [L1] Cache miss: addr = 5f4
232005 [TEST] CPU read @0x1f4
232025 [L2] Cache hit: addr = 5f4, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
232035 [L1] Cache Allocate: addr = 1f4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
232035 [L1] Cache hit from L2: addr = 1f4, data = e4
232035 [TEST] CPU read @0x53b
232045 [L1] Cache miss: addr = 53b
232045 [TEST] CPU read @0x105
232065 [L2] Cache miss: addr = 53b
232075 [MEM] Mem hit: addr = 520, data = 20
232085 [L2] Cache Allocate: addr = 53b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
232095 [L1] Cache Allocate: addr = 105 data = 3f3e3d3c3b3a39383736353433323130
232095 [L1] Cache hit from L2: addr = 105, data = 35
232095 [TEST] CPU read @0x7d2
232105 [L1] Cache miss: addr = 7d2
232105 [TEST] CPU read @0x2df
232125 [L2] Cache miss: addr = 7d2
232135 [MEM] Mem hit: addr = 7c0, data = c0
232145 [L2] Cache Allocate: addr = 7d2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
232155 [L1] Cache Allocate: addr = 2df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
232155 [L1] Cache hit from L2: addr = 2df, data = df
232155 [TEST] CPU read @0x71a
232165 [L1] Cache miss: addr = 71a
232165 [TEST] CPU read @0x591
232185 [L2] Cache miss: addr = 71a
232195 [MEM] Mem hit: addr = 700, data = 00
232205 [L2] Cache Allocate: addr = 71a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
232215 [L1] Cache Allocate: addr = 591 data = 1f1e1d1c1b1a19181716151413121110
232215 [L1] Cache hit from L2: addr = 591, data = 11
232215 [TEST] CPU read @0x745
232225 [L1] Cache miss: addr = 745
232225 [TEST] CPU read @0x1fa
232245 [L2] Cache hit: addr = 745, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
232255 [L1] Cache Allocate: addr = 1fa data = 4f4e4d4c4b4a49484746454443424140
232255 [L1] Cache hit from L2: addr = 1fa, data = 4a
232255 [TEST] CPU read @0x367
232265 [L1] Cache miss: addr = 367
232265 [TEST] CPU read @0x081
232285 [L2] Cache miss: addr = 367
232295 [MEM] Mem hit: addr = 360, data = 60
232305 [L2] Cache Allocate: addr = 367 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
232315 [L1] Cache Allocate: addr = 081 data = 6f6e6d6c6b6a69686766656463626160
232315 [L1] Cache hit from L2: addr = 081, data = 61
232315 [TEST] CPU read @0x7a2
232325 [L1] Cache miss: addr = 7a2
232325 [TEST] CPU read @0x4d1
232345 [L2] Cache miss: addr = 7a2
232355 [MEM] Mem hit: addr = 7a0, data = a0
232365 [L2] Cache Allocate: addr = 7a2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
232375 [L1] Cache Allocate: addr = 4d1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
232375 [L1] Cache hit from L2: addr = 4d1, data = a1
232375 [TEST] CPU read @0x173
232385 [L1] Cache miss: addr = 173
232385 [TEST] CPU read @0x163
232405 [L2] Cache miss: addr = 173
232415 [MEM] Mem hit: addr = 160, data = 60
232425 [L2] Cache Allocate: addr = 173 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
232435 [L1] Cache Allocate: addr = 163 data = 7f7e7d7c7b7a79787776757473727170
232435 [L1] Cache hit from L2: addr = 163, data = 73
232435 [TEST] CPU read @0x776
232445 [L1] Cache miss: addr = 776
232445 [TEST] CPU read @0x464
232465 [L2] Cache miss: addr = 776
232475 [MEM] Mem hit: addr = 760, data = 60
232485 [L2] Cache Allocate: addr = 776 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
232495 [L1] Cache Allocate: addr = 464 data = 7f7e7d7c7b7a79787776757473727170
232495 [L1] Cache hit from L2: addr = 464, data = 74
232495 [TEST] CPU read @0x0c0
232505 [L1] Cache miss: addr = 0c0
232505 [TEST] CPU read @0x0f9
232525 [L2] Cache miss: addr = 0c0
232535 [MEM] Mem hit: addr = 0c0, data = c0
232545 [L2] Cache Allocate: addr = 0c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
232555 [L1] Cache Allocate: addr = 0f9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
232555 [L1] Cache hit from L2: addr = 0f9, data = c9
232555 [TEST] CPU read @0x628
232565 [L1] Cache miss: addr = 628
232565 [TEST] CPU read @0x341
232585 [L2] Cache miss: addr = 628
232595 [MEM] Mem hit: addr = 620, data = 20
232605 [L2] Cache Allocate: addr = 628 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
232615 [L1] Cache Allocate: addr = 341 data = 2f2e2d2c2b2a29282726252423222120
232615 [L1] Cache hit from L2: addr = 341, data = 21
232615 [TEST] CPU read @0x06b
232625 [L1] Cache miss: addr = 06b
232625 [TEST] CPU read @0x739
232645 [L2] Cache miss: addr = 06b
232655 [MEM] Mem hit: addr = 060, data = 60
232665 [L2] Cache Allocate: addr = 06b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
232675 [L1] Cache Allocate: addr = 739 data = 6f6e6d6c6b6a69686766656463626160
232675 [L1] Cache hit from L2: addr = 739, data = 69
232675 [TEST] CPU read @0x6b6
232685 [L1] Cache miss: addr = 6b6
232685 [TEST] CPU read @0x221
232705 [L2] Cache miss: addr = 6b6
232715 [MEM] Mem hit: addr = 6a0, data = a0
232725 [L2] Cache Allocate: addr = 6b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
232735 [L1] Cache Allocate: addr = 221 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
232735 [L1] Cache hit from L2: addr = 221, data = b1
232735 [TEST] CPU read @0x4fd
232745 [L1] Cache miss: addr = 4fd
232745 [TEST] CPU read @0x5ab
232765 [L2] Cache miss: addr = 4fd
232775 [MEM] Mem hit: addr = 4e0, data = e0
232785 [L2] Cache Allocate: addr = 4fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
232795 [L1] Cache Allocate: addr = 5ab data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
232795 [L1] Cache hit from L2: addr = 5ab, data = fb
232795 [TEST] CPU read @0x60c
232805 [L1] Cache miss: addr = 60c
232805 [TEST] CPU read @0x326
232825 [L2] Cache miss: addr = 60c
232835 [MEM] Mem hit: addr = 600, data = 00
232845 [L2] Cache Allocate: addr = 60c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
232855 [L1] Cache Allocate: addr = 326 data = 0f0e0d0c0b0a09080706050403020100
232855 [L1] Cache hit from L2: addr = 326, data = 06
232855 [TEST] CPU read @0x1df
232865 [L1] Cache miss: addr = 1df
232865 [TEST] CPU read @0x00c
232885 [L2] Cache miss: addr = 1df
232895 [MEM] Mem hit: addr = 1c0, data = c0
232905 [L2] Cache Allocate: addr = 1df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
232915 [L1] Cache Allocate: addr = 00c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
232915 [L1] Cache hit from L2: addr = 00c, data = dc
232915 [TEST] CPU read @0x4d9
232925 [L1] Cache hit: addr = 4d9, data = a9
232925 [TEST] CPU read @0x547
232935 [L1] Cache miss: addr = 547
232935 [TEST] CPU read @0x11d
232955 [L2] Cache hit: addr = 547, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
232965 [L1] Cache Allocate: addr = 11d data = 4f4e4d4c4b4a49484746454443424140
232965 [L1] Cache hit from L2: addr = 11d, data = 4d
232965 [TEST] CPU read @0x473
232975 [L1] Cache miss: addr = 473
232975 [TEST] CPU read @0x47a
232995 [L2] Cache miss: addr = 473
233005 [MEM] Mem hit: addr = 460, data = 60
233015 [L2] Cache Allocate: addr = 473 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
233025 [L1] Cache Allocate: addr = 47a data = 7f7e7d7c7b7a79787776757473727170
233025 [L1] Cache hit from L2: addr = 47a, data = 7a
233025 [TEST] CPU read @0x515
233035 [L1] Cache miss: addr = 515
233035 [TEST] CPU read @0x1c0
233055 [L2] Cache hit: addr = 515, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
233065 [L1] Cache Allocate: addr = 1c0 data = 0f0e0d0c0b0a09080706050403020100
233065 [L1] Cache hit from L2: addr = 1c0, data = 00
233065 [TEST] CPU read @0x5ed
233075 [L1] Cache miss: addr = 5ed
233075 [TEST] CPU read @0x3ce
233095 [L2] Cache hit: addr = 5ed, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
233105 [L1] Cache Allocate: addr = 3ce data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
233105 [L1] Cache hit from L2: addr = 3ce, data = ee
233105 [TEST] CPU read @0x15b
233115 [L1] Cache miss: addr = 15b
233115 [TEST] CPU read @0x270
233135 [L2] Cache miss: addr = 15b
233145 [MEM] Mem hit: addr = 140, data = 40
233155 [L2] Cache Allocate: addr = 15b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
233165 [L1] Cache Allocate: addr = 270 data = 5f5e5d5c5b5a59585756555453525150
233165 [L1] Cache hit from L2: addr = 270, data = 50
233165 [TEST] CPU read @0x7d2
233175 [L1] Cache miss: addr = 7d2
233175 [TEST] CPU read @0x28c
233195 [L2] Cache miss: addr = 7d2
233205 [MEM] Mem hit: addr = 7c0, data = c0
233215 [L2] Cache Allocate: addr = 7d2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
233225 [L1] Cache Allocate: addr = 28c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
233225 [L1] Cache hit from L2: addr = 28c, data = dc
233225 [TEST] CPU read @0x3bf
233235 [L1] Cache miss: addr = 3bf
233235 [TEST] CPU read @0x78e
233255 [L2] Cache miss: addr = 3bf
233265 [MEM] Mem hit: addr = 3a0, data = a0
233275 [L2] Cache Allocate: addr = 3bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
233285 [L1] Cache Allocate: addr = 78e data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
233285 [L1] Cache hit from L2: addr = 78e, data = be
233285 [TEST] CPU read @0x5b4
233295 [L1] Cache miss: addr = 5b4
233295 [TEST] CPU read @0x6f9
233315 [L2] Cache miss: addr = 5b4
233325 [MEM] Mem hit: addr = 5a0, data = a0
233335 [L2] Cache Allocate: addr = 5b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
233345 [L1] Cache Allocate: addr = 6f9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
233345 [L1] Cache hit from L2: addr = 6f9, data = b9
233345 [TEST] CPU read @0x6fe
233355 [L1] Cache hit: addr = 6fe, data = be
233355 [TEST] CPU read @0x58e
233365 [L1] Cache miss: addr = 58e
233365 [TEST] CPU read @0x34a
233385 [L2] Cache miss: addr = 58e
233395 [MEM] Mem hit: addr = 580, data = 80
233405 [L2] Cache Allocate: addr = 58e data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
233415 [L1] Cache Allocate: addr = 34a data = 8f8e8d8c8b8a89888786858483828180
233415 [L1] Cache hit from L2: addr = 34a, data = 8a
233415 [TEST] CPU read @0x78c
233425 [L1] Cache hit: addr = 78c, data = bc
233425 [TEST] CPU read @0x3ca
233435 [L1] Cache miss: addr = 3ca
233435 [TEST] CPU read @0x3ba
233455 [L2] Cache miss: addr = 3ca
233465 [MEM] Mem hit: addr = 3c0, data = c0
233475 [L2] Cache Allocate: addr = 3ca data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
233485 [L1] Cache Allocate: addr = 3ba data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
233485 [L1] Cache hit from L2: addr = 3ba, data = ca
233485 [TEST] CPU read @0x714
233495 [L1] Cache miss: addr = 714
233495 [TEST] CPU read @0x367
233515 [L2] Cache miss: addr = 714
233525 [MEM] Mem hit: addr = 700, data = 00
233535 [L2] Cache Allocate: addr = 714 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
233545 [L1] Cache Allocate: addr = 367 data = 1f1e1d1c1b1a19181716151413121110
233545 [L1] Cache hit from L2: addr = 367, data = 17
233545 [TEST] CPU read @0x2fa
233555 [L1] Cache miss: addr = 2fa
233555 [TEST] CPU read @0x520
233575 [L2] Cache miss: addr = 2fa
233585 [MEM] Mem hit: addr = 2e0, data = e0
233595 [L2] Cache Allocate: addr = 2fa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
233605 [L1] Cache Allocate: addr = 520 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
233605 [L1] Cache hit from L2: addr = 520, data = f0
233605 [TEST] CPU read @0x22c
233615 [L1] Cache miss: addr = 22c
233615 [TEST] CPU read @0x021
233635 [L2] Cache miss: addr = 22c
233645 [MEM] Mem hit: addr = 220, data = 20
233655 [L2] Cache Allocate: addr = 22c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
233665 [L1] Cache Allocate: addr = 021 data = 2f2e2d2c2b2a29282726252423222120
233665 [L1] Cache hit from L2: addr = 021, data = 21
233665 [TEST] CPU read @0x70c
233675 [L1] Cache miss: addr = 70c
233675 [TEST] CPU read @0x6e0
233695 [L2] Cache hit: addr = 70c, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
233705 [L1] Cache Allocate: addr = 6e0 data = 0f0e0d0c0b0a09080706050403020100
233705 [L1] Cache hit from L2: addr = 6e0, data = 00
233705 [TEST] CPU read @0x50d
233715 [L1] Cache miss: addr = 50d
233715 [TEST] CPU read @0x6e5
233735 [L2] Cache hit: addr = 50d, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
233745 [L1] Cache Allocate: addr = 6e5 data = 0f0e0d0c0b0a09080706050403020100
233745 [L1] Cache hit from L2: addr = 6e5, data = 05
233745 [TEST] CPU read @0x6a8
233755 [L1] Cache miss: addr = 6a8
233755 [TEST] CPU read @0x490
233775 [L2] Cache miss: addr = 6a8
233785 [MEM] Mem hit: addr = 6a0, data = a0
233795 [L2] Cache Allocate: addr = 6a8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
233805 [L1] Cache Allocate: addr = 490 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
233805 [L1] Cache hit from L2: addr = 490, data = a0
233805 [TEST] CPU read @0x6af
233815 [L1] Cache miss: addr = 6af
233815 [TEST] CPU read @0x44f
233835 [L2] Cache hit: addr = 6af, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
233845 [L1] Cache Allocate: addr = 44f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
233845 [L1] Cache hit from L2: addr = 44f, data = af
233845 [TEST] CPU read @0x725
233855 [L1] Cache miss: addr = 725
233855 [TEST] CPU read @0x2ee
233875 [L2] Cache miss: addr = 725
233885 [MEM] Mem hit: addr = 720, data = 20
233895 [L2] Cache Allocate: addr = 725 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
233905 [L1] Cache Allocate: addr = 2ee data = 2f2e2d2c2b2a29282726252423222120
233905 [L1] Cache hit from L2: addr = 2ee, data = 2e
233905 [TEST] CPU read @0x4c2
233915 [L1] Cache miss: addr = 4c2
233915 [TEST] CPU read @0x7fd
233935 [L2] Cache miss: addr = 4c2
233945 [MEM] Mem hit: addr = 4c0, data = c0
233955 [L2] Cache Allocate: addr = 4c2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
233965 [L1] Cache Allocate: addr = 7fd data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
233965 [L1] Cache hit from L2: addr = 7fd, data = cd
233965 [TEST] CPU read @0x7bf
233975 [L1] Cache miss: addr = 7bf
233975 [TEST] CPU read @0x29c
233995 [L2] Cache miss: addr = 7bf
234005 [MEM] Mem hit: addr = 7a0, data = a0
234015 [L2] Cache Allocate: addr = 7bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
234025 [L1] Cache Allocate: addr = 29c data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
234025 [L1] Cache hit from L2: addr = 29c, data = bc
234025 [TEST] CPU read @0x57b
234035 [L1] Cache miss: addr = 57b
234035 [TEST] CPU read @0x463
234055 [L2] Cache miss: addr = 57b
234065 [MEM] Mem hit: addr = 560, data = 60
234075 [L2] Cache Allocate: addr = 57b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
234085 [L1] Cache Allocate: addr = 463 data = 7f7e7d7c7b7a79787776757473727170
234085 [L1] Cache hit from L2: addr = 463, data = 73
234085 [TEST] CPU read @0x17e
234095 [L1] Cache miss: addr = 17e
234095 [TEST] CPU read @0x41b
234115 [L2] Cache miss: addr = 17e
234125 [MEM] Mem hit: addr = 160, data = 60
234135 [L2] Cache Allocate: addr = 17e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
234145 [L1] Cache Allocate: addr = 41b data = 7f7e7d7c7b7a79787776757473727170
234145 [L1] Cache hit from L2: addr = 41b, data = 7b
234145 [TEST] CPU read @0x0a9
234155 [L1] Cache miss: addr = 0a9
234155 [TEST] CPU read @0x0c2
234175 [L2] Cache hit: addr = 0a9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
234185 [L1] Cache Allocate: addr = 0c2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
234185 [L1] Cache hit from L2: addr = 0c2, data = a2
234185 [TEST] CPU read @0x37f
234195 [L1] Cache miss: addr = 37f
234195 [TEST] CPU read @0x1be
234215 [L2] Cache miss: addr = 37f
234225 [MEM] Mem hit: addr = 360, data = 60
234235 [L2] Cache Allocate: addr = 37f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
234245 [L1] Cache Allocate: addr = 1be data = 7f7e7d7c7b7a79787776757473727170
234245 [L1] Cache hit from L2: addr = 1be, data = 7e
234245 [TEST] CPU read @0x58a
234255 [L1] Cache miss: addr = 58a
234255 [TEST] CPU read @0x4bc
234275 [L2] Cache hit: addr = 58a, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
234285 [L1] Cache Allocate: addr = 4bc data = 8f8e8d8c8b8a89888786858483828180
234285 [L1] Cache hit from L2: addr = 4bc, data = 8c
234285 [TEST] CPU read @0x4a0
234295 [L1] Cache miss: addr = 4a0
234295 [TEST] CPU read @0x5cb
234315 [L2] Cache miss: addr = 4a0
234325 [MEM] Mem hit: addr = 4a0, data = a0
234335 [L2] Cache Allocate: addr = 4a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
234345 [L1] Cache Allocate: addr = 5cb data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
234345 [L1] Cache hit from L2: addr = 5cb, data = ab
234345 [TEST] CPU read @0x620
234355 [L1] Cache miss: addr = 620
234355 [TEST] CPU read @0x091
234375 [L2] Cache miss: addr = 620
234385 [MEM] Mem hit: addr = 620, data = 20
234395 [L2] Cache Allocate: addr = 620 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
234405 [L1] Cache Allocate: addr = 091 data = 2f2e2d2c2b2a29282726252423222120
234405 [L1] Cache hit from L2: addr = 091, data = 21
234405 [TEST] CPU read @0x139
234415 [L1] Cache miss: addr = 139
234415 [TEST] CPU read @0x483
234435 [L2] Cache hit: addr = 139, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
234445 [L1] Cache Allocate: addr = 483 data = 2f2e2d2c2b2a29282726252423222120
234445 [L1] Cache hit from L2: addr = 483, data = 23
234445 [TEST] CPU read @0x26a
234455 [L1] Cache miss: addr = 26a
234455 [TEST] CPU read @0x469
234475 [L2] Cache hit: addr = 26a, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
234485 [L1] Cache Allocate: addr = 469 data = 6f6e6d6c6b6a69686766656463626160
234485 [L1] Cache hit from L2: addr = 469, data = 69
234485 [TEST] CPU read @0x4ef
234495 [L1] Cache miss: addr = 4ef
234495 [TEST] CPU read @0x54d
234515 [L2] Cache miss: addr = 4ef
234525 [MEM] Mem hit: addr = 4e0, data = e0
234535 [L2] Cache Allocate: addr = 4ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
234545 [L1] Cache Allocate: addr = 54d data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
234545 [L1] Cache hit from L2: addr = 54d, data = ed
234545 [TEST] CPU read @0x15d
234555 [L1] Cache miss: addr = 15d
234555 [TEST] CPU read @0x6a5
234575 [L2] Cache hit: addr = 15d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
234585 [L1] Cache Allocate: addr = 6a5 data = 4f4e4d4c4b4a49484746454443424140
234585 [L1] Cache hit from L2: addr = 6a5, data = 45
234585 [TEST] CPU read @0x23c
234595 [L1] Cache miss: addr = 23c
234595 [TEST] CPU read @0x1b4
234615 [L2] Cache miss: addr = 23c
234625 [MEM] Mem hit: addr = 220, data = 20
234635 [L2] Cache Allocate: addr = 23c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
234645 [L1] Cache Allocate: addr = 1b4 data = 3f3e3d3c3b3a39383736353433323130
234645 [L1] Cache hit from L2: addr = 1b4, data = 34
234645 [TEST] CPU read @0x0e0
234655 [L1] Cache miss: addr = 0e0
234655 [TEST] CPU read @0x2bb
234675 [L2] Cache miss: addr = 0e0
234685 [MEM] Mem hit: addr = 0e0, data = e0
234695 [L2] Cache Allocate: addr = 0e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
234705 [L1] Cache Allocate: addr = 2bb data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
234705 [L1] Cache hit from L2: addr = 2bb, data = eb
234705 [TEST] CPU read @0x6c8
234715 [L1] Cache miss: addr = 6c8
234715 [TEST] CPU read @0x278
234735 [L2] Cache hit: addr = 6c8, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
234745 [L1] Cache Allocate: addr = 278 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
234745 [L1] Cache hit from L2: addr = 278, data = c8
234745 [TEST] CPU read @0x5c5
234755 [L1] Cache miss: addr = 5c5
234755 [TEST] CPU read @0x58a
234775 [L2] Cache miss: addr = 5c5
234785 [MEM] Mem hit: addr = 5c0, data = c0
234795 [L2] Cache Allocate: addr = 5c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
234805 [L1] Cache Allocate: addr = 58a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
234805 [L1] Cache hit from L2: addr = 58a, data = ca
234805 [TEST] CPU read @0x722
234815 [L1] Cache miss: addr = 722
234815 [TEST] CPU read @0x266
234835 [L2] Cache miss: addr = 722
234845 [MEM] Mem hit: addr = 720, data = 20
234855 [L2] Cache Allocate: addr = 722 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
234865 [L1] Cache Allocate: addr = 266 data = 2f2e2d2c2b2a29282726252423222120
234865 [L1] Cache hit from L2: addr = 266, data = 26
234865 [TEST] CPU read @0x3ed
234875 [L1] Cache miss: addr = 3ed
234875 [TEST] CPU read @0x1a2
234895 [L2] Cache miss: addr = 3ed
234905 [MEM] Mem hit: addr = 3e0, data = e0
234915 [L2] Cache Allocate: addr = 3ed data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
234925 [L1] Cache Allocate: addr = 1a2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
234925 [L1] Cache hit from L2: addr = 1a2, data = e2
234925 [TEST] CPU read @0x5fc
234935 [L1] Cache miss: addr = 5fc
234935 [TEST] CPU read @0x02c
234955 [L2] Cache hit: addr = 5fc, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
234965 [L1] Cache Allocate: addr = 02c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
234965 [L1] Cache hit from L2: addr = 02c, data = ec
234965 [TEST] CPU read @0x49c
234975 [L1] Cache miss: addr = 49c
234975 [TEST] CPU read @0x179
234995 [L2] Cache miss: addr = 49c
235005 [MEM] Mem hit: addr = 480, data = 80
235015 [L2] Cache Allocate: addr = 49c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
235025 [L1] Cache Allocate: addr = 179 data = 9f9e9d9c9b9a99989796959493929190
235025 [L1] Cache hit from L2: addr = 179, data = 99
235025 [TEST] CPU read @0x677
235035 [L1] Cache miss: addr = 677
235035 [TEST] CPU read @0x5eb
235055 [L2] Cache miss: addr = 677
235065 [MEM] Mem hit: addr = 660, data = 60
235075 [L2] Cache Allocate: addr = 677 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
235085 [L1] Cache Allocate: addr = 5eb data = 7f7e7d7c7b7a79787776757473727170
235085 [L1] Cache hit from L2: addr = 5eb, data = 7b
235085 [TEST] CPU read @0x02e
235095 [L1] Cache hit: addr = 02e, data = ee
235095 [TEST] CPU read @0x4fd
235105 [L1] Cache miss: addr = 4fd
235105 [TEST] CPU read @0x6a5
235125 [L2] Cache miss: addr = 4fd
235135 [MEM] Mem hit: addr = 4e0, data = e0
235145 [L2] Cache Allocate: addr = 4fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
235155 [L1] Cache Allocate: addr = 6a5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
235155 [L1] Cache hit from L2: addr = 6a5, data = f5
235155 [TEST] CPU read @0x6b1
235165 [L1] Cache miss: addr = 6b1
235165 [TEST] CPU read @0x61b
235185 [L2] Cache miss: addr = 6b1
235195 [MEM] Mem hit: addr = 6a0, data = a0
235205 [L2] Cache Allocate: addr = 6b1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
235215 [L1] Cache Allocate: addr = 61b data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
235215 [L1] Cache hit from L2: addr = 61b, data = bb
235215 [TEST] CPU read @0x58e
235225 [L1] Cache hit: addr = 58e, data = ce
235225 [TEST] CPU read @0x0c5
235235 [L1] Cache miss: addr = 0c5
235235 [TEST] CPU read @0x5a0
235255 [L2] Cache miss: addr = 0c5
235265 [MEM] Mem hit: addr = 0c0, data = c0
235275 [L2] Cache Allocate: addr = 0c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
235285 [L1] Cache Allocate: addr = 5a0 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
235285 [L1] Cache hit from L2: addr = 5a0, data = c0
235285 [TEST] CPU read @0x1a2
235295 [L1] Cache miss: addr = 1a2
235295 [TEST] CPU read @0x6bb
235315 [L2] Cache miss: addr = 1a2
235325 [MEM] Mem hit: addr = 1a0, data = a0
235335 [L2] Cache Allocate: addr = 1a2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
235345 [L1] Cache Allocate: addr = 6bb data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
235345 [L1] Cache hit from L2: addr = 6bb, data = ab
235345 [TEST] CPU read @0x369
235355 [L1] Cache miss: addr = 369
235355 [TEST] CPU read @0x3f5
235375 [L2] Cache miss: addr = 369
235385 [MEM] Mem hit: addr = 360, data = 60
235395 [L2] Cache Allocate: addr = 369 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
235405 [L1] Cache Allocate: addr = 3f5 data = 6f6e6d6c6b6a69686766656463626160
235405 [L1] Cache hit from L2: addr = 3f5, data = 65
235405 [TEST] CPU read @0x4e0
235415 [L1] Cache miss: addr = 4e0
235415 [TEST] CPU read @0x7dc
235435 [L2] Cache hit: addr = 4e0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
235445 [L1] Cache Allocate: addr = 7dc data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
235445 [L1] Cache hit from L2: addr = 7dc, data = ec
235445 [TEST] CPU read @0x603
235455 [L1] Cache miss: addr = 603
235455 [TEST] CPU read @0x49e
235475 [L2] Cache miss: addr = 603
235485 [MEM] Mem hit: addr = 600, data = 00
235495 [L2] Cache Allocate: addr = 603 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
235505 [L1] Cache Allocate: addr = 49e data = 0f0e0d0c0b0a09080706050403020100
235505 [L1] Cache hit from L2: addr = 49e, data = 0e
235505 [TEST] CPU read @0x3ca
235515 [L1] Cache miss: addr = 3ca
235515 [TEST] CPU read @0x1e2
235535 [L2] Cache miss: addr = 3ca
235545 [MEM] Mem hit: addr = 3c0, data = c0
235555 [L2] Cache Allocate: addr = 3ca data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
235565 [L1] Cache Allocate: addr = 1e2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
235565 [L1] Cache hit from L2: addr = 1e2, data = c2
235565 [TEST] CPU read @0x10f
235575 [L1] Cache miss: addr = 10f
235575 [TEST] CPU read @0x5ab
235595 [L2] Cache miss: addr = 10f
235605 [MEM] Mem hit: addr = 100, data = 00
235615 [L2] Cache Allocate: addr = 10f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
235625 [L1] Cache Allocate: addr = 5ab data = 0f0e0d0c0b0a09080706050403020100
235625 [L1] Cache hit from L2: addr = 5ab, data = 0b
235625 [TEST] CPU read @0x7c0
235635 [L1] Cache miss: addr = 7c0
235635 [TEST] CPU read @0x068
235655 [L2] Cache miss: addr = 7c0
235665 [MEM] Mem hit: addr = 7c0, data = c0
235675 [L2] Cache Allocate: addr = 7c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
235685 [L1] Cache Allocate: addr = 068 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
235685 [L1] Cache hit from L2: addr = 068, data = c8
235685 [TEST] CPU read @0x659
235695 [L1] Cache miss: addr = 659
235695 [TEST] CPU read @0x342
235715 [L2] Cache miss: addr = 659
235725 [MEM] Mem hit: addr = 640, data = 40
235735 [L2] Cache Allocate: addr = 659 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
235745 [L1] Cache Allocate: addr = 342 data = 5f5e5d5c5b5a59585756555453525150
235745 [L1] Cache hit from L2: addr = 342, data = 52
235745 [TEST] CPU read @0x02f
235755 [L1] Cache miss: addr = 02f
235755 [TEST] CPU read @0x27a
235775 [L2] Cache miss: addr = 02f
235785 [MEM] Mem hit: addr = 020, data = 20
235795 [L2] Cache Allocate: addr = 02f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
235805 [L1] Cache Allocate: addr = 27a data = 2f2e2d2c2b2a29282726252423222120
235805 [L1] Cache hit from L2: addr = 27a, data = 2a
235805 [TEST] CPU read @0x37f
235815 [L1] Cache miss: addr = 37f
235815 [TEST] CPU read @0x74c
235835 [L2] Cache hit: addr = 37f, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
235845 [L1] Cache Allocate: addr = 74c data = 6f6e6d6c6b6a69686766656463626160
235845 [L1] Cache hit from L2: addr = 74c, data = 6c
235845 [TEST] CPU read @0x1ff
235855 [L1] Cache miss: addr = 1ff
235855 [TEST] CPU read @0x2ff
235875 [L2] Cache miss: addr = 1ff
235885 [MEM] Mem hit: addr = 1e0, data = e0
235895 [L2] Cache Allocate: addr = 1ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
235905 [L1] Cache Allocate: addr = 2ff data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
235905 [L1] Cache hit from L2: addr = 2ff, data = ff
235905 [TEST] CPU read @0x051
235915 [L1] Cache miss: addr = 051
235915 [TEST] CPU read @0x0a5
235935 [L2] Cache miss: addr = 051
235945 [MEM] Mem hit: addr = 040, data = 40
235955 [L2] Cache Allocate: addr = 051 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
235965 [L1] Cache Allocate: addr = 0a5 data = 5f5e5d5c5b5a59585756555453525150
235965 [L1] Cache hit from L2: addr = 0a5, data = 55
235965 [TEST] CPU read @0x343
235975 [L1] Cache miss: addr = 343
235975 [TEST] CPU read @0x251
235995 [L2] Cache miss: addr = 343
236005 [MEM] Mem hit: addr = 340, data = 40
236015 [L2] Cache Allocate: addr = 343 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
236025 [L1] Cache Allocate: addr = 251 data = 4f4e4d4c4b4a49484746454443424140
236025 [L1] Cache hit from L2: addr = 251, data = 41
236025 [TEST] CPU read @0x617
236035 [L1] Cache miss: addr = 617
236035 [TEST] CPU read @0x1f3
236055 [L2] Cache miss: addr = 617
236065 [MEM] Mem hit: addr = 600, data = 00
236075 [L2] Cache Allocate: addr = 617 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
236085 [L1] Cache Allocate: addr = 1f3 data = 1f1e1d1c1b1a19181716151413121110
236085 [L1] Cache hit from L2: addr = 1f3, data = 13
236085 [TEST] CPU read @0x1e0
236095 [L1] Cache miss: addr = 1e0
236095 [TEST] CPU read @0x3e9
236115 [L2] Cache hit: addr = 1e0, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
236125 [L1] Cache Allocate: addr = 3e9 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
236125 [L1] Cache hit from L2: addr = 3e9, data = e9
236125 [TEST] CPU read @0x060
236135 [L1] Cache miss: addr = 060
236135 [TEST] CPU read @0x5e7
236155 [L2] Cache miss: addr = 060
236165 [MEM] Mem hit: addr = 060, data = 60
236175 [L2] Cache Allocate: addr = 060 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
236185 [L1] Cache Allocate: addr = 5e7 data = 6f6e6d6c6b6a69686766656463626160
236185 [L1] Cache hit from L2: addr = 5e7, data = 67
236185 [TEST] CPU read @0x7a5
236195 [L1] Cache miss: addr = 7a5
236195 [TEST] CPU read @0x2a3
236215 [L2] Cache miss: addr = 7a5
236225 [MEM] Mem hit: addr = 7a0, data = a0
236235 [L2] Cache Allocate: addr = 7a5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
236245 [L1] Cache Allocate: addr = 2a3 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
236245 [L1] Cache hit from L2: addr = 2a3, data = a3
236245 [TEST] CPU read @0x76c
236255 [L1] Cache miss: addr = 76c
236255 [TEST] CPU read @0x01e
236275 [L2] Cache miss: addr = 76c
236285 [MEM] Mem hit: addr = 760, data = 60
236295 [L2] Cache Allocate: addr = 76c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
236305 [L1] Cache Allocate: addr = 01e data = 6f6e6d6c6b6a69686766656463626160
236305 [L1] Cache hit from L2: addr = 01e, data = 6e
236305 [TEST] CPU read @0x195
236315 [L1] Cache miss: addr = 195
236315 [TEST] CPU read @0x187
236335 [L2] Cache hit: addr = 195, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
236345 [L1] Cache Allocate: addr = 187 data = 8f8e8d8c8b8a89888786858483828180
236345 [L1] Cache hit from L2: addr = 187, data = 87
236345 [TEST] CPU read @0x1d0
236355 [L1] Cache miss: addr = 1d0
236355 [TEST] CPU read @0x15b
236375 [L2] Cache miss: addr = 1d0
236385 [MEM] Mem hit: addr = 1c0, data = c0
236395 [L2] Cache Allocate: addr = 1d0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
236405 [L1] Cache Allocate: addr = 15b data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
236405 [L1] Cache hit from L2: addr = 15b, data = db
236405 [TEST] CPU read @0x5c3
236415 [L1] Cache miss: addr = 5c3
236415 [TEST] CPU read @0x09f
236435 [L2] Cache miss: addr = 5c3
236445 [MEM] Mem hit: addr = 5c0, data = c0
236455 [L2] Cache Allocate: addr = 5c3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
236465 [L1] Cache Allocate: addr = 09f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
236465 [L1] Cache hit from L2: addr = 09f, data = cf
236465 [TEST] CPU read @0x262
236475 [L1] Cache miss: addr = 262
236475 [TEST] CPU read @0x74d
236495 [L2] Cache hit: addr = 262, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
236505 [L1] Cache Allocate: addr = 74d data = 6f6e6d6c6b6a69686766656463626160
236505 [L1] Cache hit from L2: addr = 74d, data = 6d
236505 [TEST] CPU read @0x699
236515 [L1] Cache miss: addr = 699
236515 [TEST] CPU read @0x6c3
236535 [L2] Cache miss: addr = 699
236545 [MEM] Mem hit: addr = 680, data = 80
236555 [L2] Cache Allocate: addr = 699 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
236565 [L1] Cache Allocate: addr = 6c3 data = 9f9e9d9c9b9a99989796959493929190
236565 [L1] Cache hit from L2: addr = 6c3, data = 93
236565 [TEST] CPU read @0x50d
236575 [L1] Cache miss: addr = 50d
236575 [TEST] CPU read @0x39c
236595 [L2] Cache hit: addr = 50d, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
236605 [L1] Cache Allocate: addr = 39c data = 0f0e0d0c0b0a09080706050403020100
236605 [L1] Cache hit from L2: addr = 39c, data = 0c
236605 [TEST] CPU read @0x7df
236615 [L1] Cache miss: addr = 7df
236615 [TEST] CPU read @0x4d4
236635 [L2] Cache miss: addr = 7df
236645 [MEM] Mem hit: addr = 7c0, data = c0
236655 [L2] Cache Allocate: addr = 7df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
236665 [L1] Cache Allocate: addr = 4d4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
236665 [L1] Cache hit from L2: addr = 4d4, data = d4
236665 [TEST] CPU read @0x0a6
236675 [L1] Cache miss: addr = 0a6
236675 [TEST] CPU read @0x57f
236695 [L2] Cache hit: addr = 0a6, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
236705 [L1] Cache Allocate: addr = 57f data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
236705 [L1] Cache hit from L2: addr = 57f, data = af
236705 [TEST] CPU read @0x75d
236715 [L1] Cache miss: addr = 75d
236715 [TEST] CPU read @0x26c
236735 [L2] Cache miss: addr = 75d
236745 [MEM] Mem hit: addr = 740, data = 40
236755 [L2] Cache Allocate: addr = 75d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
236765 [L1] Cache Allocate: addr = 26c data = 5f5e5d5c5b5a59585756555453525150
236765 [L1] Cache hit from L2: addr = 26c, data = 5c
236765 [TEST] CPU read @0x54e
236775 [L1] Cache miss: addr = 54e
236775 [TEST] CPU read @0x478
236795 [L2] Cache hit: addr = 54e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
236805 [L1] Cache Allocate: addr = 478 data = 4f4e4d4c4b4a49484746454443424140
236805 [L1] Cache hit from L2: addr = 478, data = 48
236805 [TEST] CPU read @0x46e
236815 [L1] Cache miss: addr = 46e
236815 [TEST] CPU read @0x36e
236835 [L2] Cache miss: addr = 46e
236845 [MEM] Mem hit: addr = 460, data = 60
236855 [L2] Cache Allocate: addr = 46e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
236865 [L1] Cache Allocate: addr = 36e data = 6f6e6d6c6b6a69686766656463626160
236865 [L1] Cache hit from L2: addr = 36e, data = 6e
236865 [TEST] CPU read @0x08b
236875 [L1] Cache miss: addr = 08b
236875 [TEST] CPU read @0x293
236895 [L2] Cache miss: addr = 08b
236905 [MEM] Mem hit: addr = 080, data = 80
236915 [L2] Cache Allocate: addr = 08b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
236925 [L1] Cache Allocate: addr = 293 data = 8f8e8d8c8b8a89888786858483828180
236925 [L1] Cache hit from L2: addr = 293, data = 83
236925 [TEST] CPU read @0x15d
236935 [L1] Cache miss: addr = 15d
236935 [TEST] CPU read @0x76b
236955 [L2] Cache miss: addr = 15d
236965 [MEM] Mem hit: addr = 140, data = 40
236975 [L2] Cache Allocate: addr = 15d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
236985 [L1] Cache Allocate: addr = 76b data = 5f5e5d5c5b5a59585756555453525150
236985 [L1] Cache hit from L2: addr = 76b, data = 5b
236985 [TEST] CPU read @0x7a0
236995 [L1] Cache miss: addr = 7a0
236995 [TEST] CPU read @0x5bf
237015 [L2] Cache hit: addr = 7a0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
237025 [L1] Cache Allocate: addr = 5bf data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
237025 [L1] Cache hit from L2: addr = 5bf, data = af
237025 [TEST] CPU read @0x4e0
237035 [L1] Cache miss: addr = 4e0
237035 [TEST] CPU read @0x566
237055 [L2] Cache miss: addr = 4e0
237065 [MEM] Mem hit: addr = 4e0, data = e0
237075 [L2] Cache Allocate: addr = 4e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
237085 [L1] Cache Allocate: addr = 566 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
237085 [L1] Cache hit from L2: addr = 566, data = e6
237085 [TEST] CPU read @0x444
237095 [L1] Cache miss: addr = 444
237095 [TEST] CPU read @0x788
237115 [L2] Cache miss: addr = 444
237125 [MEM] Mem hit: addr = 440, data = 40
237135 [L2] Cache Allocate: addr = 444 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
237145 [L1] Cache Allocate: addr = 788 data = 4f4e4d4c4b4a49484746454443424140
237145 [L1] Cache hit from L2: addr = 788, data = 48
237145 [TEST] CPU read @0x793
237155 [L1] Cache miss: addr = 793
237155 [TEST] CPU read @0x1da
237175 [L2] Cache miss: addr = 793
237185 [MEM] Mem hit: addr = 780, data = 80
237195 [L2] Cache Allocate: addr = 793 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
237205 [L1] Cache Allocate: addr = 1da data = 9f9e9d9c9b9a99989796959493929190
237205 [L1] Cache hit from L2: addr = 1da, data = 9a
237205 [TEST] CPU read @0x553
237215 [L1] Cache miss: addr = 553
237215 [TEST] CPU read @0x5f3
237235 [L2] Cache hit: addr = 553, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
237245 [L1] Cache Allocate: addr = 5f3 data = 4f4e4d4c4b4a49484746454443424140
237245 [L1] Cache hit from L2: addr = 5f3, data = 43
237245 [TEST] CPU read @0x0bf
237255 [L1] Cache miss: addr = 0bf
237255 [TEST] CPU read @0x687
237275 [L2] Cache hit: addr = 0bf, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
237285 [L1] Cache Allocate: addr = 687 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
237285 [L1] Cache hit from L2: addr = 687, data = a7
237285 [TEST] CPU read @0x282
237295 [L1] Cache miss: addr = 282
237295 [TEST] CPU read @0x199
237315 [L2] Cache miss: addr = 282
237325 [MEM] Mem hit: addr = 280, data = 80
237335 [L2] Cache Allocate: addr = 282 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
237345 [L1] Cache Allocate: addr = 199 data = 8f8e8d8c8b8a89888786858483828180
237345 [L1] Cache hit from L2: addr = 199, data = 89
237345 [TEST] CPU read @0x74c
237355 [L1] Cache miss: addr = 74c
237355 [TEST] CPU read @0x2fc
237375 [L2] Cache miss: addr = 74c
237385 [MEM] Mem hit: addr = 740, data = 40
237395 [L2] Cache Allocate: addr = 74c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
237405 [L1] Cache Allocate: addr = 2fc data = 4f4e4d4c4b4a49484746454443424140
237405 [L1] Cache hit from L2: addr = 2fc, data = 4c
237405 [TEST] CPU read @0x5c4
237415 [L1] Cache miss: addr = 5c4
237415 [TEST] CPU read @0x2d9
237435 [L2] Cache miss: addr = 5c4
237445 [MEM] Mem hit: addr = 5c0, data = c0
237455 [L2] Cache Allocate: addr = 5c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
237465 [L1] Cache Allocate: addr = 2d9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
237465 [L1] Cache hit from L2: addr = 2d9, data = c9
237465 [TEST] CPU read @0x735
237475 [L1] Cache miss: addr = 735
237475 [TEST] CPU read @0x051
237495 [L2] Cache miss: addr = 735
237505 [MEM] Mem hit: addr = 720, data = 20
237515 [L2] Cache Allocate: addr = 735 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
237525 [L1] Cache Allocate: addr = 051 data = 3f3e3d3c3b3a39383736353433323130
237525 [L1] Cache hit from L2: addr = 051, data = 31
237525 [TEST] CPU read @0x467
237535 [L1] Cache miss: addr = 467
237535 [TEST] CPU read @0x33e
237555 [L2] Cache hit: addr = 467, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
237565 [L1] Cache Allocate: addr = 33e data = 6f6e6d6c6b6a69686766656463626160
237565 [L1] Cache hit from L2: addr = 33e, data = 6e
237565 [TEST] CPU read @0x357
237575 [L1] Cache miss: addr = 357
237575 [TEST] CPU read @0x411
237595 [L2] Cache miss: addr = 357
237605 [MEM] Mem hit: addr = 340, data = 40
237615 [L2] Cache Allocate: addr = 357 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
237625 [L1] Cache Allocate: addr = 411 data = 5f5e5d5c5b5a59585756555453525150
237625 [L1] Cache hit from L2: addr = 411, data = 51
237625 [TEST] CPU read @0x187
237635 [L1] Cache miss: addr = 187
237635 [TEST] CPU read @0x1e4
237655 [L2] Cache hit: addr = 187, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
237665 [L1] Cache Allocate: addr = 1e4 data = 8f8e8d8c8b8a89888786858483828180
237665 [L1] Cache hit from L2: addr = 1e4, data = 84
237665 [TEST] CPU read @0x6ec
237675 [L1] Cache miss: addr = 6ec
237675 [TEST] CPU read @0x1c3
237695 [L2] Cache miss: addr = 6ec
237705 [MEM] Mem hit: addr = 6e0, data = e0
237715 [L2] Cache Allocate: addr = 6ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
237725 [L1] Cache Allocate: addr = 1c3 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
237725 [L1] Cache hit from L2: addr = 1c3, data = e3
237725 [TEST] CPU read @0x2ec
237735 [L1] Cache miss: addr = 2ec
237735 [TEST] CPU read @0x50a
237755 [L2] Cache miss: addr = 2ec
237765 [MEM] Mem hit: addr = 2e0, data = e0
237775 [L2] Cache Allocate: addr = 2ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
237785 [L1] Cache Allocate: addr = 50a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
237785 [L1] Cache hit from L2: addr = 50a, data = ea
237785 [TEST] CPU read @0x19a
237795 [L1] Cache miss: addr = 19a
237795 [TEST] CPU read @0x212
237815 [L2] Cache hit: addr = 19a, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
237825 [L1] Cache Allocate: addr = 212 data = 8f8e8d8c8b8a89888786858483828180
237825 [L1] Cache hit from L2: addr = 212, data = 82
237825 [TEST] CPU read @0x6f4
237835 [L1] Cache miss: addr = 6f4
237835 [TEST] CPU read @0x487
237855 [L2] Cache miss: addr = 6f4
237865 [MEM] Mem hit: addr = 6e0, data = e0
237875 [L2] Cache Allocate: addr = 6f4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
237885 [L1] Cache Allocate: addr = 487 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
237885 [L1] Cache hit from L2: addr = 487, data = f7
237885 [TEST] CPU read @0x255
237895 [L1] Cache miss: addr = 255
237895 [TEST] CPU read @0x003
237915 [L2] Cache miss: addr = 255
237925 [MEM] Mem hit: addr = 240, data = 40
237935 [L2] Cache Allocate: addr = 255 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
237945 [L1] Cache Allocate: addr = 003 data = 5f5e5d5c5b5a59585756555453525150
237945 [L1] Cache hit from L2: addr = 003, data = 53
237945 [TEST] CPU read @0x394
237955 [L1] Cache miss: addr = 394
237955 [TEST] CPU read @0x46a
237975 [L2] Cache miss: addr = 394
237985 [MEM] Mem hit: addr = 380, data = 80
237995 [L2] Cache Allocate: addr = 394 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
238005 [L1] Cache Allocate: addr = 46a data = 9f9e9d9c9b9a99989796959493929190
238005 [L1] Cache hit from L2: addr = 46a, data = 9a
238005 [TEST] CPU read @0x307
238015 [L1] Cache miss: addr = 307
238015 [TEST] CPU read @0x243
238035 [L2] Cache miss: addr = 307
238045 [MEM] Mem hit: addr = 300, data = 00
238055 [L2] Cache Allocate: addr = 307 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
238065 [L1] Cache Allocate: addr = 243 data = 0f0e0d0c0b0a09080706050403020100
238065 [L1] Cache hit from L2: addr = 243, data = 03
238065 [TEST] CPU read @0x010
238075 [L1] Cache miss: addr = 010
238075 [TEST] CPU read @0x063
238095 [L2] Cache miss: addr = 010
238105 [MEM] Mem hit: addr = 000, data = 00
238115 [L2] Cache Allocate: addr = 010 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
238125 [L1] Cache Allocate: addr = 063 data = 1f1e1d1c1b1a19181716151413121110
238125 [L1] Cache hit from L2: addr = 063, data = 13
238125 [TEST] CPU read @0x246
238135 [L1] Cache hit: addr = 246, data = 06
238135 [TEST] CPU read @0x7e4
238145 [L1] Cache miss: addr = 7e4
238145 [TEST] CPU read @0x487
238165 [L2] Cache miss: addr = 7e4
238175 [MEM] Mem hit: addr = 7e0, data = e0
238185 [L2] Cache Allocate: addr = 7e4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
238195 [L1] Cache Allocate: addr = 487 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
238195 [L1] Cache hit from L2: addr = 487, data = e7
238195 [TEST] CPU read @0x246
238205 [L1] Cache hit: addr = 246, data = 06
238205 [TEST] CPU read @0x7ec
238215 [L1] Cache miss: addr = 7ec
238215 [TEST] CPU read @0x1ad
238235 [L2] Cache hit: addr = 7ec, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
238245 [L1] Cache Allocate: addr = 1ad data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
238245 [L1] Cache hit from L2: addr = 1ad, data = ed
238245 [TEST] CPU read @0x5d8
238255 [L1] Cache miss: addr = 5d8
238255 [TEST] CPU read @0x354
238275 [L2] Cache hit: addr = 5d8, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
238285 [L1] Cache Allocate: addr = 354 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
238285 [L1] Cache hit from L2: addr = 354, data = c4
238285 [TEST] CPU read @0x500
238295 [L1] Cache miss: addr = 500
238295 [TEST] CPU read @0x24b
238315 [L2] Cache hit: addr = 500, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
238325 [L1] Cache Allocate: addr = 24b data = 0f0e0d0c0b0a09080706050403020100
238325 [L1] Cache hit from L2: addr = 24b, data = 0b
238325 [TEST] CPU read @0x213
238335 [L1] Cache hit: addr = 213, data = 83
238335 [TEST] CPU read @0x17e
238345 [L1] Cache miss: addr = 17e
238345 [TEST] CPU read @0x6a7
238365 [L2] Cache miss: addr = 17e
238375 [MEM] Mem hit: addr = 160, data = 60
238385 [L2] Cache Allocate: addr = 17e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
238395 [L1] Cache Allocate: addr = 6a7 data = 7f7e7d7c7b7a79787776757473727170
238395 [L1] Cache hit from L2: addr = 6a7, data = 77
238395 [TEST] CPU read @0x576
238405 [L1] Cache miss: addr = 576
238405 [TEST] CPU read @0x4ef
238425 [L2] Cache miss: addr = 576
238435 [MEM] Mem hit: addr = 560, data = 60
238445 [L2] Cache Allocate: addr = 576 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
238455 [L1] Cache Allocate: addr = 4ef data = 7f7e7d7c7b7a79787776757473727170
238455 [L1] Cache hit from L2: addr = 4ef, data = 7f
238455 [TEST] CPU read @0x565
238465 [L1] Cache miss: addr = 565
238465 [TEST] CPU read @0x194
238485 [L2] Cache hit: addr = 565, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
238495 [L1] Cache Allocate: addr = 194 data = 6f6e6d6c6b6a69686766656463626160
238495 [L1] Cache hit from L2: addr = 194, data = 64
238495 [TEST] CPU read @0x779
238505 [L1] Cache miss: addr = 779
238505 [TEST] CPU read @0x381
238525 [L2] Cache miss: addr = 779
238535 [MEM] Mem hit: addr = 760, data = 60
238545 [L2] Cache Allocate: addr = 779 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
238555 [L1] Cache Allocate: addr = 381 data = 7f7e7d7c7b7a79787776757473727170
238555 [L1] Cache hit from L2: addr = 381, data = 71
238555 [TEST] CPU read @0x748
238565 [L1] Cache miss: addr = 748
238565 [TEST] CPU read @0x0b9
238585 [L2] Cache miss: addr = 748
238595 [MEM] Mem hit: addr = 740, data = 40
238605 [L2] Cache Allocate: addr = 748 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
238615 [L1] Cache Allocate: addr = 0b9 data = 4f4e4d4c4b4a49484746454443424140
238615 [L1] Cache hit from L2: addr = 0b9, data = 49
238615 [TEST] CPU read @0x013
238625 [L1] Cache miss: addr = 013
238625 [TEST] CPU read @0x7a6
238645 [L2] Cache hit: addr = 013, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
238655 [L1] Cache Allocate: addr = 7a6 data = 0f0e0d0c0b0a09080706050403020100
238655 [L1] Cache hit from L2: addr = 7a6, data = 06
238655 [TEST] CPU read @0x499
238665 [L1] Cache miss: addr = 499
238665 [TEST] CPU read @0x1a0
238685 [L2] Cache miss: addr = 499
238695 [MEM] Mem hit: addr = 480, data = 80
238705 [L2] Cache Allocate: addr = 499 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
238715 [L1] Cache Allocate: addr = 1a0 data = 9f9e9d9c9b9a99989796959493929190
238715 [L1] Cache hit from L2: addr = 1a0, data = 90
238715 [TEST] CPU read @0x32f
238725 [L1] Cache miss: addr = 32f
238725 [TEST] CPU read @0x755
238745 [L2] Cache miss: addr = 32f
238755 [MEM] Mem hit: addr = 320, data = 20
238765 [L2] Cache Allocate: addr = 32f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
238775 [L1] Cache Allocate: addr = 755 data = 2f2e2d2c2b2a29282726252423222120
238775 [L1] Cache hit from L2: addr = 755, data = 25
238775 [TEST] CPU read @0x372
238785 [L1] Cache miss: addr = 372
238785 [TEST] CPU read @0x639
238805 [L2] Cache miss: addr = 372
238815 [MEM] Mem hit: addr = 360, data = 60
238825 [L2] Cache Allocate: addr = 372 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
238835 [L1] Cache Allocate: addr = 639 data = 7f7e7d7c7b7a79787776757473727170
238835 [L1] Cache hit from L2: addr = 639, data = 79
238835 [TEST] CPU read @0x364
238845 [L1] Cache miss: addr = 364
238845 [TEST] CPU read @0x365
238865 [L2] Cache hit: addr = 364, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
238875 [L1] Cache Allocate: addr = 365 data = 6f6e6d6c6b6a69686766656463626160
238875 [L1] Cache hit from L2: addr = 365, data = 65
238875 [TEST] CPU read @0x2a0
238885 [L1] Cache miss: addr = 2a0
238885 [TEST] CPU read @0x579
238905 [L2] Cache miss: addr = 2a0
238915 [MEM] Mem hit: addr = 2a0, data = a0
238925 [L2] Cache Allocate: addr = 2a0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
238935 [L1] Cache Allocate: addr = 579 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
238935 [L1] Cache hit from L2: addr = 579, data = a9
238935 [TEST] CPU read @0x5ba
238945 [L1] Cache miss: addr = 5ba
238945 [TEST] CPU read @0x6e2
238965 [L2] Cache miss: addr = 5ba
238975 [MEM] Mem hit: addr = 5a0, data = a0
238985 [L2] Cache Allocate: addr = 5ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
238995 [L1] Cache Allocate: addr = 6e2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
238995 [L1] Cache hit from L2: addr = 6e2, data = b2
238995 [TEST] CPU read @0x480
239005 [L1] Cache miss: addr = 480
239005 [TEST] CPU read @0x7a7
239025 [L2] Cache hit: addr = 480, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
239035 [L1] Cache Allocate: addr = 7a7 data = 8f8e8d8c8b8a89888786858483828180
239035 [L1] Cache hit from L2: addr = 7a7, data = 87
239035 [TEST] CPU read @0x5aa
239045 [L1] Cache miss: addr = 5aa
239045 [TEST] CPU read @0x57e
239065 [L2] Cache hit: addr = 5aa, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
239075 [L1] Cache Allocate: addr = 57e data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
239075 [L1] Cache hit from L2: addr = 57e, data = ae
239075 [TEST] CPU read @0x261
239085 [L1] Cache miss: addr = 261
239085 [TEST] CPU read @0x2a8
239105 [L2] Cache hit: addr = 261, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
239115 [L1] Cache Allocate: addr = 2a8 data = 6f6e6d6c6b6a69686766656463626160
239115 [L1] Cache hit from L2: addr = 2a8, data = 68
239115 [TEST] CPU read @0x7d4
239125 [L1] Cache miss: addr = 7d4
239125 [TEST] CPU read @0x14e
239145 [L2] Cache miss: addr = 7d4
239155 [MEM] Mem hit: addr = 7c0, data = c0
239165 [L2] Cache Allocate: addr = 7d4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
239175 [L1] Cache Allocate: addr = 14e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
239175 [L1] Cache hit from L2: addr = 14e, data = de
239175 [TEST] CPU read @0x7a8
239185 [L1] Cache miss: addr = 7a8
239185 [TEST] CPU read @0x221
239205 [L2] Cache miss: addr = 7a8
239215 [MEM] Mem hit: addr = 7a0, data = a0
239225 [L2] Cache Allocate: addr = 7a8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
239235 [L1] Cache Allocate: addr = 221 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
239235 [L1] Cache hit from L2: addr = 221, data = a1
239235 [TEST] CPU read @0x55b
239245 [L1] Cache miss: addr = 55b
239245 [TEST] CPU read @0x750
239265 [L2] Cache hit: addr = 55b, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
239275 [L1] Cache Allocate: addr = 750 data = 4f4e4d4c4b4a49484746454443424140
239275 [L1] Cache hit from L2: addr = 750, data = 40
239275 [TEST] CPU read @0x76b
239285 [L1] Cache miss: addr = 76b
239285 [TEST] CPU read @0x4d1
239305 [L2] Cache miss: addr = 76b
239315 [MEM] Mem hit: addr = 760, data = 60
239325 [L2] Cache Allocate: addr = 76b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
239335 [L1] Cache Allocate: addr = 4d1 data = 6f6e6d6c6b6a69686766656463626160
239335 [L1] Cache hit from L2: addr = 4d1, data = 61
239335 [TEST] CPU read @0x76e
239345 [L1] Cache miss: addr = 76e
239345 [TEST] CPU read @0x5e6
239365 [L2] Cache hit: addr = 76e, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
239375 [L1] Cache Allocate: addr = 5e6 data = 6f6e6d6c6b6a69686766656463626160
239375 [L1] Cache hit from L2: addr = 5e6, data = 66
239375 [TEST] CPU read @0x0b7
239385 [L1] Cache miss: addr = 0b7
239385 [TEST] CPU read @0x1f1
239405 [L2] Cache hit: addr = 0b7, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
239415 [L1] Cache Allocate: addr = 1f1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
239415 [L1] Cache hit from L2: addr = 1f1, data = a1
239415 [TEST] CPU read @0x5de
239425 [L1] Cache miss: addr = 5de
239425 [TEST] CPU read @0x5d3
239445 [L2] Cache miss: addr = 5de
239455 [MEM] Mem hit: addr = 5c0, data = c0
239465 [L2] Cache Allocate: addr = 5de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
239475 [L1] Cache Allocate: addr = 5d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
239475 [L1] Cache hit from L2: addr = 5d3, data = d3
239475 [TEST] CPU read @0x544
239485 [L1] Cache miss: addr = 544
239485 [TEST] CPU read @0x0f4
239505 [L2] Cache hit: addr = 544, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
239515 [L1] Cache Allocate: addr = 0f4 data = 4f4e4d4c4b4a49484746454443424140
239515 [L1] Cache hit from L2: addr = 0f4, data = 44
239515 [TEST] CPU read @0x757
239525 [L1] Cache miss: addr = 757
239525 [TEST] CPU read @0x5da
239545 [L2] Cache hit: addr = 757, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
239555 [L1] Cache Allocate: addr = 5da data = 4f4e4d4c4b4a49484746454443424140
239555 [L1] Cache hit from L2: addr = 5da, data = 4a
239555 [TEST] CPU read @0x1c8
239565 [L1] Cache miss: addr = 1c8
239565 [TEST] CPU read @0x385
239585 [L2] Cache miss: addr = 1c8
239595 [MEM] Mem hit: addr = 1c0, data = c0
239605 [L2] Cache Allocate: addr = 1c8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
239615 [L1] Cache Allocate: addr = 385 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
239615 [L1] Cache hit from L2: addr = 385, data = c5
239615 [TEST] CPU read @0x51c
239625 [L1] Cache miss: addr = 51c
239625 [TEST] CPU read @0x689
239645 [L2] Cache hit: addr = 51c, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
239655 [L1] Cache Allocate: addr = 689 data = 0f0e0d0c0b0a09080706050403020100
239655 [L1] Cache hit from L2: addr = 689, data = 09
239655 [TEST] CPU read @0x699
239665 [L1] Cache miss: addr = 699
239665 [TEST] CPU read @0x711
239685 [L2] Cache miss: addr = 699
239695 [MEM] Mem hit: addr = 680, data = 80
239705 [L2] Cache Allocate: addr = 699 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
239715 [L1] Cache Allocate: addr = 711 data = 9f9e9d9c9b9a99989796959493929190
239715 [L1] Cache hit from L2: addr = 711, data = 91
239715 [TEST] CPU read @0x5c4
239725 [L1] Cache miss: addr = 5c4
239725 [TEST] CPU read @0x75d
239745 [L2] Cache miss: addr = 5c4
239755 [MEM] Mem hit: addr = 5c0, data = c0
239765 [L2] Cache Allocate: addr = 5c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
239775 [L1] Cache Allocate: addr = 75d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
239775 [L1] Cache hit from L2: addr = 75d, data = cd
239775 [TEST] CPU read @0x6ec
239785 [L1] Cache miss: addr = 6ec
239785 [TEST] CPU read @0x0c0
239805 [L2] Cache miss: addr = 6ec
239815 [MEM] Mem hit: addr = 6e0, data = e0
239825 [L2] Cache Allocate: addr = 6ec data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
239835 [L1] Cache Allocate: addr = 0c0 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
239835 [L1] Cache hit from L2: addr = 0c0, data = e0
239835 [TEST] CPU read @0x3fc
239845 [L1] Cache miss: addr = 3fc
239845 [TEST] CPU read @0x3c2
239865 [L2] Cache miss: addr = 3fc
239875 [MEM] Mem hit: addr = 3e0, data = e0
239885 [L2] Cache Allocate: addr = 3fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
239895 [L1] Cache Allocate: addr = 3c2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
239895 [L1] Cache hit from L2: addr = 3c2, data = f2
239895 [TEST] CPU read @0x24c
239905 [L1] Cache miss: addr = 24c
239905 [TEST] CPU read @0x02b
239925 [L2] Cache miss: addr = 24c
239935 [MEM] Mem hit: addr = 240, data = 40
239945 [L2] Cache Allocate: addr = 24c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
239955 [L1] Cache Allocate: addr = 02b data = 4f4e4d4c4b4a49484746454443424140
239955 [L1] Cache hit from L2: addr = 02b, data = 4b
239955 [TEST] CPU read @0x1b4
239965 [L1] Cache miss: addr = 1b4
239965 [TEST] CPU read @0x418
239985 [L2] Cache miss: addr = 1b4
239995 [MEM] Mem hit: addr = 1a0, data = a0
240005 [L2] Cache Allocate: addr = 1b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
240015 [L1] Cache Allocate: addr = 418 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
240015 [L1] Cache hit from L2: addr = 418, data = b8
240015 [TEST] CPU read @0x5a1
240025 [L1] Cache miss: addr = 5a1
240025 [TEST] CPU read @0x6ad
240045 [L2] Cache miss: addr = 5a1
240055 [MEM] Mem hit: addr = 5a0, data = a0
240065 [L2] Cache Allocate: addr = 5a1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
240075 [L1] Cache Allocate: addr = 6ad data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
240075 [L1] Cache hit from L2: addr = 6ad, data = ad
240075 [TEST] CPU read @0x7ba
240085 [L1] Cache miss: addr = 7ba
240085 [TEST] CPU read @0x24a
240105 [L2] Cache miss: addr = 7ba
240115 [MEM] Mem hit: addr = 7a0, data = a0
240125 [L2] Cache Allocate: addr = 7ba data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
240135 [L1] Cache Allocate: addr = 24a data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
240135 [L1] Cache hit from L2: addr = 24a, data = ba
240135 [TEST] CPU read @0x261
240145 [L1] Cache miss: addr = 261
240145 [TEST] CPU read @0x6a9
240165 [L2] Cache hit: addr = 261, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
240175 [L1] Cache Allocate: addr = 6a9 data = 6f6e6d6c6b6a69686766656463626160
240175 [L1] Cache hit from L2: addr = 6a9, data = 69
240175 [TEST] CPU read @0x53a
240185 [L1] Cache miss: addr = 53a
240185 [TEST] CPU read @0x70e
240205 [L2] Cache miss: addr = 53a
240215 [MEM] Mem hit: addr = 520, data = 20
240225 [L2] Cache Allocate: addr = 53a data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
240235 [L1] Cache Allocate: addr = 70e data = 3f3e3d3c3b3a39383736353433323130
240235 [L1] Cache hit from L2: addr = 70e, data = 3e
240235 [TEST] CPU read @0x237
240245 [L1] Cache miss: addr = 237
240245 [TEST] CPU read @0x392
240265 [L2] Cache miss: addr = 237
240275 [MEM] Mem hit: addr = 220, data = 20
240285 [L2] Cache Allocate: addr = 237 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
240295 [L1] Cache Allocate: addr = 392 data = 3f3e3d3c3b3a39383736353433323130
240295 [L1] Cache hit from L2: addr = 392, data = 32
240295 [TEST] CPU read @0x218
240305 [L1] Cache miss: addr = 218
240305 [TEST] CPU read @0x475
240325 [L2] Cache miss: addr = 218
240335 [MEM] Mem hit: addr = 200, data = 00
240345 [L2] Cache Allocate: addr = 218 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
240355 [L1] Cache Allocate: addr = 475 data = 1f1e1d1c1b1a19181716151413121110
240355 [L1] Cache hit from L2: addr = 475, data = 15
240355 [TEST] CPU read @0x4d0
240365 [L1] Cache miss: addr = 4d0
240365 [TEST] CPU read @0x71c
240385 [L2] Cache miss: addr = 4d0
240395 [MEM] Mem hit: addr = 4c0, data = c0
240405 [L2] Cache Allocate: addr = 4d0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
240415 [L1] Cache Allocate: addr = 71c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
240415 [L1] Cache hit from L2: addr = 71c, data = dc
240415 [TEST] CPU read @0x0a1
240425 [L1] Cache miss: addr = 0a1
240425 [TEST] CPU read @0x3cf
240445 [L2] Cache hit: addr = 0a1, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
240455 [L1] Cache Allocate: addr = 3cf data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
240455 [L1] Cache hit from L2: addr = 3cf, data = af
240455 [TEST] CPU read @0x70a
240465 [L1] Cache hit: addr = 70a, data = 3a
240465 [TEST] CPU read @0x762
240475 [L1] Cache miss: addr = 762
240475 [TEST] CPU read @0x47d
240495 [L2] Cache hit: addr = 762, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
240505 [L1] Cache Allocate: addr = 47d data = 6f6e6d6c6b6a69686766656463626160
240505 [L1] Cache hit from L2: addr = 47d, data = 6d
240505 [TEST] CPU read @0x288
240515 [L1] Cache miss: addr = 288
240515 [TEST] CPU read @0x234
240535 [L2] Cache miss: addr = 288
240545 [MEM] Mem hit: addr = 280, data = 80
240555 [L2] Cache Allocate: addr = 288 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
240565 [L1] Cache Allocate: addr = 234 data = 8f8e8d8c8b8a89888786858483828180
240565 [L1] Cache hit from L2: addr = 234, data = 84
240565 [TEST] CPU read @0x160
240575 [L1] Cache miss: addr = 160
240575 [TEST] CPU read @0x276
240595 [L2] Cache miss: addr = 160
240605 [MEM] Mem hit: addr = 160, data = 60
240615 [L2] Cache Allocate: addr = 160 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
240625 [L1] Cache Allocate: addr = 276 data = 6f6e6d6c6b6a69686766656463626160
240625 [L1] Cache hit from L2: addr = 276, data = 66
240625 [TEST] CPU read @0x117
240635 [L1] Cache miss: addr = 117
240635 [TEST] CPU read @0x1a6
240655 [L2] Cache miss: addr = 117
240665 [MEM] Mem hit: addr = 100, data = 00
240675 [L2] Cache Allocate: addr = 117 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
240685 [L1] Cache Allocate: addr = 1a6 data = 1f1e1d1c1b1a19181716151413121110
240685 [L1] Cache hit from L2: addr = 1a6, data = 16
240685 [TEST] CPU read @0x093
240695 [L1] Cache miss: addr = 093
240695 [TEST] CPU read @0x7e7
240715 [L2] Cache miss: addr = 093
240725 [MEM] Mem hit: addr = 080, data = 80
240735 [L2] Cache Allocate: addr = 093 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
240745 [L1] Cache Allocate: addr = 7e7 data = 9f9e9d9c9b9a99989796959493929190
240745 [L1] Cache hit from L2: addr = 7e7, data = 97
240745 [TEST] CPU read @0x286
240755 [L1] Cache miss: addr = 286
240755 [TEST] CPU read @0x259
240775 [L2] Cache miss: addr = 286
240785 [MEM] Mem hit: addr = 280, data = 80
240795 [L2] Cache Allocate: addr = 286 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
240805 [L1] Cache Allocate: addr = 259 data = 8f8e8d8c8b8a89888786858483828180
240805 [L1] Cache hit from L2: addr = 259, data = 89
240805 [TEST] CPU read @0x620
240815 [L1] Cache miss: addr = 620
240815 [TEST] CPU read @0x46e
240835 [L2] Cache miss: addr = 620
240845 [MEM] Mem hit: addr = 620, data = 20
240855 [L2] Cache Allocate: addr = 620 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
240865 [L1] Cache Allocate: addr = 46e data = 2f2e2d2c2b2a29282726252423222120
240865 [L1] Cache hit from L2: addr = 46e, data = 2e
240865 [TEST] CPU read @0x2c8
240875 [L1] Cache miss: addr = 2c8
240875 [TEST] CPU read @0x3c2
240895 [L2] Cache miss: addr = 2c8
240905 [MEM] Mem hit: addr = 2c0, data = c0
240915 [L2] Cache Allocate: addr = 2c8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
240925 [L1] Cache Allocate: addr = 3c2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
240925 [L1] Cache hit from L2: addr = 3c2, data = c2
240925 [TEST] CPU read @0x54f
240935 [L1] Cache miss: addr = 54f
240935 [TEST] CPU read @0x7c2
240955 [L2] Cache hit: addr = 54f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
240965 [L1] Cache Allocate: addr = 7c2 data = 4f4e4d4c4b4a49484746454443424140
240965 [L1] Cache hit from L2: addr = 7c2, data = 42
240965 [TEST] CPU read @0x758
240975 [L1] Cache miss: addr = 758
240975 [TEST] CPU read @0x6a8
240995 [L2] Cache miss: addr = 758
241005 [MEM] Mem hit: addr = 740, data = 40
241015 [L2] Cache Allocate: addr = 758 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
241025 [L1] Cache Allocate: addr = 6a8 data = 5f5e5d5c5b5a59585756555453525150
241025 [L1] Cache hit from L2: addr = 6a8, data = 58
241025 [TEST] CPU read @0x0b9
241035 [L1] Cache miss: addr = 0b9
241035 [TEST] CPU read @0x52c
241055 [L2] Cache hit: addr = 0b9, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
241065 [L1] Cache Allocate: addr = 52c data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
241065 [L1] Cache hit from L2: addr = 52c, data = ac
241065 [TEST] CPU read @0x748
241075 [L1] Cache miss: addr = 748
241075 [TEST] CPU read @0x221
241095 [L2] Cache hit: addr = 748, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
241105 [L1] Cache Allocate: addr = 221 data = 4f4e4d4c4b4a49484746454443424140
241105 [L1] Cache hit from L2: addr = 221, data = 41
241105 [TEST] CPU read @0x304
241115 [L1] Cache miss: addr = 304
241115 [TEST] CPU read @0x7a1
241135 [L2] Cache miss: addr = 304
241145 [MEM] Mem hit: addr = 300, data = 00
241155 [L2] Cache Allocate: addr = 304 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
241165 [L1] Cache Allocate: addr = 7a1 data = 0f0e0d0c0b0a09080706050403020100
241165 [L1] Cache hit from L2: addr = 7a1, data = 01
241165 [TEST] CPU read @0x55b
241175 [L1] Cache miss: addr = 55b
241175 [TEST] CPU read @0x47d
241195 [L2] Cache hit: addr = 55b, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
241205 [L1] Cache Allocate: addr = 47d data = 4f4e4d4c4b4a49484746454443424140
241205 [L1] Cache hit from L2: addr = 47d, data = 4d
241205 [TEST] CPU read @0x57b
241215 [L1] Cache miss: addr = 57b
241215 [TEST] CPU read @0x2e9
241235 [L2] Cache miss: addr = 57b
241245 [MEM] Mem hit: addr = 560, data = 60
241255 [L2] Cache Allocate: addr = 57b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
241265 [L1] Cache Allocate: addr = 2e9 data = 7f7e7d7c7b7a79787776757473727170
241265 [L1] Cache hit from L2: addr = 2e9, data = 79
241265 [TEST] CPU read @0x635
241275 [L1] Cache miss: addr = 635
241275 [TEST] CPU read @0x350
241295 [L2] Cache hit: addr = 635, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
241305 [L1] Cache Allocate: addr = 350 data = 2f2e2d2c2b2a29282726252423222120
241305 [L1] Cache hit from L2: addr = 350, data = 20
241305 [TEST] CPU read @0x45f
241315 [L1] Cache miss: addr = 45f
241315 [TEST] CPU read @0x7d6
241335 [L2] Cache miss: addr = 45f
241345 [MEM] Mem hit: addr = 440, data = 40
241355 [L2] Cache Allocate: addr = 45f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
241365 [L1] Cache Allocate: addr = 7d6 data = 5f5e5d5c5b5a59585756555453525150
241365 [L1] Cache hit from L2: addr = 7d6, data = 56
241365 [TEST] CPU read @0x449
241375 [L1] Cache miss: addr = 449
241375 [TEST] CPU read @0x74f
241395 [L2] Cache hit: addr = 449, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
241405 [L1] Cache Allocate: addr = 74f data = 4f4e4d4c4b4a49484746454443424140
241405 [L1] Cache hit from L2: addr = 74f, data = 4f
241405 [TEST] CPU read @0x44f
241415 [L1] Cache miss: addr = 44f
241415 [TEST] CPU read @0x2fb
241435 [L2] Cache hit: addr = 44f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
241445 [L1] Cache Allocate: addr = 2fb data = 4f4e4d4c4b4a49484746454443424140
241445 [L1] Cache hit from L2: addr = 2fb, data = 4b
241445 [TEST] CPU read @0x289
241455 [L1] Cache miss: addr = 289
241455 [TEST] CPU read @0x245
241475 [L2] Cache hit: addr = 289, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
241485 [L1] Cache Allocate: addr = 245 data = 8f8e8d8c8b8a89888786858483828180
241485 [L1] Cache hit from L2: addr = 245, data = 85
241485 [TEST] CPU read @0x195
241495 [L1] Cache miss: addr = 195
241495 [TEST] CPU read @0x2e4
241515 [L2] Cache hit: addr = 195, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
241525 [L1] Cache Allocate: addr = 2e4 data = 8f8e8d8c8b8a89888786858483828180
241525 [L1] Cache hit from L2: addr = 2e4, data = 84
241525 [TEST] CPU read @0x287
241535 [L1] Cache miss: addr = 287
241535 [TEST] CPU read @0x2c4
241555 [L2] Cache hit: addr = 287, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
241565 [L1] Cache Allocate: addr = 2c4 data = 8f8e8d8c8b8a89888786858483828180
241565 [L1] Cache hit from L2: addr = 2c4, data = 84
241565 [TEST] CPU read @0x7b8
241575 [L1] Cache miss: addr = 7b8
241575 [TEST] CPU read @0x63a
241595 [L2] Cache hit: addr = 7b8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
241605 [L1] Cache Allocate: addr = 63a data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
241605 [L1] Cache hit from L2: addr = 63a, data = aa
241605 [TEST] CPU read @0x00c
241615 [L1] Cache miss: addr = 00c
241615 [TEST] CPU read @0x0e0
241635 [L2] Cache miss: addr = 00c
241645 [MEM] Mem hit: addr = 000, data = 00
241655 [L2] Cache Allocate: addr = 00c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
241665 [L1] Cache Allocate: addr = 0e0 data = 0f0e0d0c0b0a09080706050403020100
241665 [L1] Cache hit from L2: addr = 0e0, data = 00
241665 [TEST] CPU read @0x120
241675 [L1] Cache miss: addr = 120
241675 [TEST] CPU read @0x1db
241695 [L2] Cache hit: addr = 120, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
241705 [L1] Cache Allocate: addr = 1db data = 2f2e2d2c2b2a29282726252423222120
241705 [L1] Cache hit from L2: addr = 1db, data = 2b
241705 [TEST] CPU read @0x1cb
241715 [L1] Cache miss: addr = 1cb
241715 [TEST] CPU read @0x29b
241735 [L2] Cache miss: addr = 1cb
241745 [MEM] Mem hit: addr = 1c0, data = c0
241755 [L2] Cache Allocate: addr = 1cb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
241765 [L1] Cache Allocate: addr = 29b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
241765 [L1] Cache hit from L2: addr = 29b, data = cb
241765 [TEST] CPU read @0x237
241775 [L1] Cache miss: addr = 237
241775 [TEST] CPU read @0x24c
241795 [L2] Cache miss: addr = 237
241805 [MEM] Mem hit: addr = 220, data = 20
241815 [L2] Cache Allocate: addr = 237 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
241825 [L1] Cache Allocate: addr = 24c data = 3f3e3d3c3b3a39383736353433323130
241825 [L1] Cache hit from L2: addr = 24c, data = 3c
241825 [TEST] CPU read @0x037
241835 [L1] Cache miss: addr = 037
241835 [TEST] CPU read @0x447
241855 [L2] Cache miss: addr = 037
241865 [MEM] Mem hit: addr = 020, data = 20
241875 [L2] Cache Allocate: addr = 037 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
241885 [L1] Cache Allocate: addr = 447 data = 3f3e3d3c3b3a39383736353433323130
241885 [L1] Cache hit from L2: addr = 447, data = 37
241885 [TEST] CPU read @0x2c9
241895 [L1] Cache miss: addr = 2c9
241895 [TEST] CPU read @0x58f
241915 [L2] Cache miss: addr = 2c9
241925 [MEM] Mem hit: addr = 2c0, data = c0
241935 [L2] Cache Allocate: addr = 2c9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
241945 [L1] Cache Allocate: addr = 58f data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
241945 [L1] Cache hit from L2: addr = 58f, data = cf
241945 [TEST] CPU read @0x32b
241955 [L1] Cache miss: addr = 32b
241955 [TEST] CPU read @0x283
241975 [L2] Cache miss: addr = 32b
241985 [MEM] Mem hit: addr = 320, data = 20
241995 [L2] Cache Allocate: addr = 32b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
242005 [L1] Cache Allocate: addr = 283 data = 2f2e2d2c2b2a29282726252423222120
242005 [L1] Cache hit from L2: addr = 283, data = 23
242005 [TEST] CPU read @0x20d
242015 [L1] Cache miss: addr = 20d
242015 [TEST] CPU read @0x7c6
242035 [L2] Cache miss: addr = 20d
242045 [MEM] Mem hit: addr = 200, data = 00
242055 [L2] Cache Allocate: addr = 20d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
242065 [L1] Cache Allocate: addr = 7c6 data = 0f0e0d0c0b0a09080706050403020100
242065 [L1] Cache hit from L2: addr = 7c6, data = 06
242065 [TEST] CPU read @0x468
242075 [L1] Cache miss: addr = 468
242075 [TEST] CPU read @0x127
242095 [L2] Cache miss: addr = 468
242105 [MEM] Mem hit: addr = 460, data = 60
242115 [L2] Cache Allocate: addr = 468 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
242125 [L1] Cache Allocate: addr = 127 data = 6f6e6d6c6b6a69686766656463626160
242125 [L1] Cache hit from L2: addr = 127, data = 67
242125 [TEST] CPU read @0x121
242135 [L1] Cache hit: addr = 121, data = 61
242135 [TEST] CPU read @0x6a9
242145 [L1] Cache miss: addr = 6a9
242145 [TEST] CPU read @0x089
242165 [L2] Cache miss: addr = 6a9
242175 [MEM] Mem hit: addr = 6a0, data = a0
242185 [L2] Cache Allocate: addr = 6a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
242195 [L1] Cache Allocate: addr = 089 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
242195 [L1] Cache hit from L2: addr = 089, data = a9
242195 [TEST] CPU read @0x3bf
242205 [L1] Cache miss: addr = 3bf
242205 [TEST] CPU read @0x75f
242225 [L2] Cache miss: addr = 3bf
242235 [MEM] Mem hit: addr = 3a0, data = a0
242245 [L2] Cache Allocate: addr = 3bf data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
242255 [L1] Cache Allocate: addr = 75f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
242255 [L1] Cache hit from L2: addr = 75f, data = bf
242255 [TEST] CPU read @0x136
242265 [L1] Cache miss: addr = 136
242265 [TEST] CPU read @0x384
242285 [L2] Cache hit: addr = 136, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
242295 [L1] Cache Allocate: addr = 384 data = 2f2e2d2c2b2a29282726252423222120
242295 [L1] Cache hit from L2: addr = 384, data = 24
242295 [TEST] CPU read @0x5d4
242305 [L1] Cache miss: addr = 5d4
242305 [TEST] CPU read @0x152
242325 [L2] Cache miss: addr = 5d4
242335 [MEM] Mem hit: addr = 5c0, data = c0
242345 [L2] Cache Allocate: addr = 5d4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
242355 [L1] Cache Allocate: addr = 152 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
242355 [L1] Cache hit from L2: addr = 152, data = d2
242355 [TEST] CPU read @0x0a6
242365 [L1] Cache miss: addr = 0a6
242365 [TEST] CPU read @0x158
242385 [L2] Cache hit: addr = 0a6, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
242395 [L1] Cache Allocate: addr = 158 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
242395 [L1] Cache hit from L2: addr = 158, data = a8
242395 [TEST] CPU read @0x0c0
242405 [L1] Cache miss: addr = 0c0
242405 [TEST] CPU read @0x4b8
242425 [L2] Cache miss: addr = 0c0
242435 [MEM] Mem hit: addr = 0c0, data = c0
242445 [L2] Cache Allocate: addr = 0c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
242455 [L1] Cache Allocate: addr = 4b8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
242455 [L1] Cache hit from L2: addr = 4b8, data = c8
242455 [TEST] CPU read @0x30b
242465 [L1] Cache miss: addr = 30b
242465 [TEST] CPU read @0x4eb
242485 [L2] Cache miss: addr = 30b
242495 [MEM] Mem hit: addr = 300, data = 00
242505 [L2] Cache Allocate: addr = 30b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
242515 [L1] Cache Allocate: addr = 4eb data = 0f0e0d0c0b0a09080706050403020100
242515 [L1] Cache hit from L2: addr = 4eb, data = 0b
242515 [TEST] CPU read @0x644
242525 [L1] Cache miss: addr = 644
242525 [TEST] CPU read @0x553
242545 [L2] Cache miss: addr = 644
242555 [MEM] Mem hit: addr = 640, data = 40
242565 [L2] Cache Allocate: addr = 644 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
242575 [L1] Cache Allocate: addr = 553 data = 4f4e4d4c4b4a49484746454443424140
242575 [L1] Cache hit from L2: addr = 553, data = 43
242575 [TEST] CPU read @0x1a7
242585 [L1] Cache miss: addr = 1a7
242585 [TEST] CPU read @0x4cd
242605 [L2] Cache miss: addr = 1a7
242615 [MEM] Mem hit: addr = 1a0, data = a0
242625 [L2] Cache Allocate: addr = 1a7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
242635 [L1] Cache Allocate: addr = 4cd data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
242635 [L1] Cache hit from L2: addr = 4cd, data = ad
242635 [TEST] CPU read @0x68c
242645 [L1] Cache miss: addr = 68c
242645 [TEST] CPU read @0x5ef
242665 [L2] Cache miss: addr = 68c
242675 [MEM] Mem hit: addr = 680, data = 80
242685 [L2] Cache Allocate: addr = 68c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
242695 [L1] Cache Allocate: addr = 5ef data = 8f8e8d8c8b8a89888786858483828180
242695 [L1] Cache hit from L2: addr = 5ef, data = 8f
242695 [TEST] CPU read @0x25a
242705 [L1] Cache miss: addr = 25a
242705 [TEST] CPU read @0x2d8
242725 [L2] Cache miss: addr = 25a
242735 [MEM] Mem hit: addr = 240, data = 40
242745 [L2] Cache Allocate: addr = 25a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
242755 [L1] Cache Allocate: addr = 2d8 data = 5f5e5d5c5b5a59585756555453525150
242755 [L1] Cache hit from L2: addr = 2d8, data = 58
242755 [TEST] CPU read @0x7f1
242765 [L1] Cache miss: addr = 7f1
242765 [TEST] CPU read @0x277
242785 [L2] Cache miss: addr = 7f1
242795 [MEM] Mem hit: addr = 7e0, data = e0
242805 [L2] Cache Allocate: addr = 7f1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
242815 [L1] Cache Allocate: addr = 277 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
242815 [L1] Cache hit from L2: addr = 277, data = f7
242815 [TEST] CPU read @0x130
242825 [L1] Cache miss: addr = 130
242825 [TEST] CPU read @0x367
242845 [L2] Cache hit: addr = 130, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
242855 [L1] Cache Allocate: addr = 367 data = 2f2e2d2c2b2a29282726252423222120
242855 [L1] Cache hit from L2: addr = 367, data = 27
242855 [TEST] CPU read @0x211
242865 [L1] Cache miss: addr = 211
242865 [TEST] CPU read @0x164
242885 [L2] Cache miss: addr = 211
242895 [MEM] Mem hit: addr = 200, data = 00
242905 [L2] Cache Allocate: addr = 211 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
242915 [L1] Cache Allocate: addr = 164 data = 1f1e1d1c1b1a19181716151413121110
242915 [L1] Cache hit from L2: addr = 164, data = 14
242915 [TEST] CPU read @0x085
242925 [L1] Cache miss: addr = 085
242925 [TEST] CPU read @0x21b
242945 [L2] Cache miss: addr = 085
242955 [MEM] Mem hit: addr = 080, data = 80
242965 [L2] Cache Allocate: addr = 085 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
242975 [L1] Cache Allocate: addr = 21b data = 8f8e8d8c8b8a89888786858483828180
242975 [L1] Cache hit from L2: addr = 21b, data = 8b
242975 [TEST] CPU read @0x798
242985 [L1] Cache miss: addr = 798
242985 [TEST] CPU read @0x467
243005 [L2] Cache miss: addr = 798
243015 [MEM] Mem hit: addr = 780, data = 80
243025 [L2] Cache Allocate: addr = 798 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
243035 [L1] Cache Allocate: addr = 467 data = 9f9e9d9c9b9a99989796959493929190
243035 [L1] Cache hit from L2: addr = 467, data = 97
243035 [TEST] CPU read @0x7b4
243045 [L1] Cache miss: addr = 7b4
243045 [TEST] CPU read @0x5dd
243065 [L2] Cache miss: addr = 7b4
243075 [MEM] Mem hit: addr = 7a0, data = a0
243085 [L2] Cache Allocate: addr = 7b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
243095 [L1] Cache Allocate: addr = 5dd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
243095 [L1] Cache hit from L2: addr = 5dd, data = bd
243095 [TEST] CPU read @0x753
243105 [L1] Cache miss: addr = 753
243105 [TEST] CPU read @0x1a9
243125 [L2] Cache miss: addr = 753
243135 [MEM] Mem hit: addr = 740, data = 40
243145 [L2] Cache Allocate: addr = 753 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
243155 [L1] Cache Allocate: addr = 1a9 data = 5f5e5d5c5b5a59585756555453525150
243155 [L1] Cache hit from L2: addr = 1a9, data = 59
243155 [TEST] CPU read @0x7c4
243165 [L1] Cache miss: addr = 7c4
243165 [TEST] CPU read @0x531
243185 [L2] Cache miss: addr = 7c4
243195 [MEM] Mem hit: addr = 7c0, data = c0
243205 [L2] Cache Allocate: addr = 7c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
243215 [L1] Cache Allocate: addr = 531 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
243215 [L1] Cache hit from L2: addr = 531, data = c1
243215 [TEST] CPU read @0x6d9
243225 [L1] Cache miss: addr = 6d9
243225 [TEST] CPU read @0x06e
243245 [L2] Cache hit: addr = 6d9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
243255 [L1] Cache Allocate: addr = 06e data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
243255 [L1] Cache hit from L2: addr = 06e, data = ce
243255 [TEST] CPU read @0x517
243265 [L1] Cache miss: addr = 517
243265 [TEST] CPU read @0x165
243285 [L2] Cache hit: addr = 517, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
243295 [L1] Cache Allocate: addr = 165 data = 0f0e0d0c0b0a09080706050403020100
243295 [L1] Cache hit from L2: addr = 165, data = 05
243295 [TEST] CPU read @0x07b
243305 [L1] Cache miss: addr = 07b
243305 [TEST] CPU read @0x381
243325 [L2] Cache miss: addr = 07b
243335 [MEM] Mem hit: addr = 060, data = 60
243345 [L2] Cache Allocate: addr = 07b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
243355 [L1] Cache Allocate: addr = 381 data = 7f7e7d7c7b7a79787776757473727170
243355 [L1] Cache hit from L2: addr = 381, data = 71
243355 [TEST] CPU read @0x48a
243365 [L1] Cache miss: addr = 48a
243365 [TEST] CPU read @0x2c4
243385 [L2] Cache miss: addr = 48a
243395 [MEM] Mem hit: addr = 480, data = 80
243405 [L2] Cache Allocate: addr = 48a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
243415 [L1] Cache Allocate: addr = 2c4 data = 8f8e8d8c8b8a89888786858483828180
243415 [L1] Cache hit from L2: addr = 2c4, data = 84
243415 [TEST] CPU read @0x5b1
243425 [L1] Cache miss: addr = 5b1
243425 [TEST] CPU read @0x131
243445 [L2] Cache miss: addr = 5b1
243455 [MEM] Mem hit: addr = 5a0, data = a0
243465 [L2] Cache Allocate: addr = 5b1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
243475 [L1] Cache Allocate: addr = 131 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
243475 [L1] Cache hit from L2: addr = 131, data = b1
243475 [TEST] CPU read @0x3fe
243485 [L1] Cache miss: addr = 3fe
243485 [TEST] CPU read @0x15f
243505 [L2] Cache miss: addr = 3fe
243515 [MEM] Mem hit: addr = 3e0, data = e0
243525 [L2] Cache Allocate: addr = 3fe data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
243535 [L1] Cache Allocate: addr = 15f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
243535 [L1] Cache hit from L2: addr = 15f, data = ff
243535 [TEST] CPU read @0x2c5
243545 [L1] Cache hit: addr = 2c5, data = 85
243545 [TEST] CPU read @0x047
243555 [L1] Cache miss: addr = 047
243555 [TEST] CPU read @0x1cc
243575 [L2] Cache miss: addr = 047
243585 [MEM] Mem hit: addr = 040, data = 40
243595 [L2] Cache Allocate: addr = 047 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
243605 [L1] Cache Allocate: addr = 1cc data = 4f4e4d4c4b4a49484746454443424140
243605 [L1] Cache hit from L2: addr = 1cc, data = 4c
243605 [TEST] CPU read @0x581
243615 [L1] Cache miss: addr = 581
243615 [TEST] CPU read @0x1e0
243635 [L2] Cache miss: addr = 581
243645 [MEM] Mem hit: addr = 580, data = 80
243655 [L2] Cache Allocate: addr = 581 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
243665 [L1] Cache Allocate: addr = 1e0 data = 8f8e8d8c8b8a89888786858483828180
243665 [L1] Cache hit from L2: addr = 1e0, data = 80
243665 [TEST] CPU read @0x2c0
243675 [L1] Cache miss: addr = 2c0
243675 [TEST] CPU read @0x40a
243695 [L2] Cache miss: addr = 2c0
243705 [MEM] Mem hit: addr = 2c0, data = c0
243715 [L2] Cache Allocate: addr = 2c0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
243725 [L1] Cache Allocate: addr = 40a data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
243725 [L1] Cache hit from L2: addr = 40a, data = ca
243725 [TEST] CPU read @0x266
243735 [L1] Cache miss: addr = 266
243735 [TEST] CPU read @0x351
243755 [L2] Cache hit: addr = 266, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
243765 [L1] Cache Allocate: addr = 351 data = 6f6e6d6c6b6a69686766656463626160
243765 [L1] Cache hit from L2: addr = 351, data = 61
243765 [TEST] CPU read @0x0ac
243775 [L1] Cache miss: addr = 0ac
243775 [TEST] CPU read @0x42b
243795 [L2] Cache hit: addr = 0ac, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
243805 [L1] Cache Allocate: addr = 42b data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
243805 [L1] Cache hit from L2: addr = 42b, data = ab
243805 [TEST] CPU read @0x757
243815 [L1] Cache miss: addr = 757
243815 [TEST] CPU read @0x422
243835 [L2] Cache miss: addr = 757
243845 [MEM] Mem hit: addr = 740, data = 40
243855 [L2] Cache Allocate: addr = 757 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
243865 [L1] Cache Allocate: addr = 422 data = 5f5e5d5c5b5a59585756555453525150
243865 [L1] Cache hit from L2: addr = 422, data = 52
243865 [TEST] CPU read @0x107
243875 [L1] Cache miss: addr = 107
243875 [TEST] CPU read @0x0eb
243895 [L2] Cache miss: addr = 107
243905 [MEM] Mem hit: addr = 100, data = 00
243915 [L2] Cache Allocate: addr = 107 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
243925 [L1] Cache Allocate: addr = 0eb data = 0f0e0d0c0b0a09080706050403020100
243925 [L1] Cache hit from L2: addr = 0eb, data = 0b
243925 [TEST] CPU read @0x6b4
243935 [L1] Cache miss: addr = 6b4
243935 [TEST] CPU read @0x3d0
243955 [L2] Cache miss: addr = 6b4
243965 [MEM] Mem hit: addr = 6a0, data = a0
243975 [L2] Cache Allocate: addr = 6b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
243985 [L1] Cache Allocate: addr = 3d0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
243985 [L1] Cache hit from L2: addr = 3d0, data = b0
243985 [TEST] CPU read @0x3de
243995 [L1] Cache hit: addr = 3de, data = be
243995 [TEST] CPU read @0x7f7
244005 [L1] Cache miss: addr = 7f7
244005 [TEST] CPU read @0x610
244025 [L2] Cache miss: addr = 7f7
244035 [MEM] Mem hit: addr = 7e0, data = e0
244045 [L2] Cache Allocate: addr = 7f7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
244055 [L1] Cache Allocate: addr = 610 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
244055 [L1] Cache hit from L2: addr = 610, data = f0
244055 [TEST] CPU read @0x151
244065 [L1] Cache miss: addr = 151
244065 [TEST] CPU read @0x0a5
244085 [L2] Cache miss: addr = 151
244095 [MEM] Mem hit: addr = 140, data = 40
244105 [L2] Cache Allocate: addr = 151 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
244115 [L1] Cache Allocate: addr = 0a5 data = 5f5e5d5c5b5a59585756555453525150
244115 [L1] Cache hit from L2: addr = 0a5, data = 55
244115 [TEST] CPU read @0x25a
244125 [L1] Cache miss: addr = 25a
244125 [TEST] CPU read @0x1f1
244145 [L2] Cache miss: addr = 25a
244155 [MEM] Mem hit: addr = 240, data = 40
244165 [L2] Cache Allocate: addr = 25a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
244175 [L1] Cache Allocate: addr = 1f1 data = 5f5e5d5c5b5a59585756555453525150
244175 [L1] Cache hit from L2: addr = 1f1, data = 51
244175 [TEST] CPU read @0x117
244185 [L1] Cache miss: addr = 117
244185 [TEST] CPU read @0x109
244205 [L2] Cache hit: addr = 117, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
244215 [L1] Cache Allocate: addr = 109 data = 0f0e0d0c0b0a09080706050403020100
244215 [L1] Cache hit from L2: addr = 109, data = 09
244215 [TEST] CPU read @0x617
244225 [L1] Cache hit: addr = 617, data = f7
244225 [TEST] CPU read @0x14d
244235 [L1] Cache miss: addr = 14d
244235 [TEST] CPU read @0x364
244255 [L2] Cache miss: addr = 14d
244265 [MEM] Mem hit: addr = 140, data = 40
244275 [L2] Cache Allocate: addr = 14d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
244285 [L1] Cache Allocate: addr = 364 data = 4f4e4d4c4b4a49484746454443424140
244285 [L1] Cache hit from L2: addr = 364, data = 44
244285 [TEST] CPU read @0x41e
244295 [L1] Cache miss: addr = 41e
244295 [TEST] CPU read @0x2f0
244315 [L2] Cache miss: addr = 41e
244325 [MEM] Mem hit: addr = 400, data = 00
244335 [L2] Cache Allocate: addr = 41e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
244345 [L1] Cache Allocate: addr = 2f0 data = 1f1e1d1c1b1a19181716151413121110
244345 [L1] Cache hit from L2: addr = 2f0, data = 10
244345 [TEST] CPU read @0x25c
244355 [L1] Cache miss: addr = 25c
244355 [TEST] CPU read @0x786
244375 [L2] Cache miss: addr = 25c
244385 [MEM] Mem hit: addr = 240, data = 40
244395 [L2] Cache Allocate: addr = 25c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
244405 [L1] Cache Allocate: addr = 786 data = 5f5e5d5c5b5a59585756555453525150
244405 [L1] Cache hit from L2: addr = 786, data = 56
244405 [TEST] CPU read @0x33c
244415 [L1] Cache miss: addr = 33c
244415 [TEST] CPU read @0x1d3
244435 [L2] Cache hit: addr = 33c, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
244445 [L1] Cache Allocate: addr = 1d3 data = 2f2e2d2c2b2a29282726252423222120
244445 [L1] Cache hit from L2: addr = 1d3, data = 23
244445 [TEST] CPU read @0x5dd
244455 [L1] Cache miss: addr = 5dd
244455 [TEST] CPU read @0x24d
244475 [L2] Cache miss: addr = 5dd
244485 [MEM] Mem hit: addr = 5c0, data = c0
244495 [L2] Cache Allocate: addr = 5dd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
244505 [L1] Cache Allocate: addr = 24d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
244505 [L1] Cache hit from L2: addr = 24d, data = dd
244505 [TEST] CPU read @0x56a
244515 [L1] Cache miss: addr = 56a
244515 [TEST] CPU read @0x3dc
244535 [L2] Cache miss: addr = 56a
244545 [MEM] Mem hit: addr = 560, data = 60
244555 [L2] Cache Allocate: addr = 56a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
244565 [L1] Cache Allocate: addr = 3dc data = 6f6e6d6c6b6a69686766656463626160
244565 [L1] Cache hit from L2: addr = 3dc, data = 6c
244565 [TEST] CPU read @0x158
244575 [L1] Cache miss: addr = 158
244575 [TEST] CPU read @0x360
244595 [L2] Cache miss: addr = 158
244605 [MEM] Mem hit: addr = 140, data = 40
244615 [L2] Cache Allocate: addr = 158 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
244625 [L1] Cache Allocate: addr = 360 data = 5f5e5d5c5b5a59585756555453525150
244625 [L1] Cache hit from L2: addr = 360, data = 50
244625 [TEST] CPU read @0x7a8
244635 [L1] Cache miss: addr = 7a8
244635 [TEST] CPU read @0x776
244655 [L2] Cache miss: addr = 7a8
244665 [MEM] Mem hit: addr = 7a0, data = a0
244675 [L2] Cache Allocate: addr = 7a8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
244685 [L1] Cache Allocate: addr = 776 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
244685 [L1] Cache hit from L2: addr = 776, data = a6
244685 [TEST] CPU read @0x480
244695 [L1] Cache miss: addr = 480
244695 [TEST] CPU read @0x2ba
244715 [L2] Cache miss: addr = 480
244725 [MEM] Mem hit: addr = 480, data = 80
244735 [L2] Cache Allocate: addr = 480 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
244745 [L1] Cache Allocate: addr = 2ba data = 8f8e8d8c8b8a89888786858483828180
244745 [L1] Cache hit from L2: addr = 2ba, data = 8a
244745 [TEST] CPU read @0x5ef
244755 [L1] Cache miss: addr = 5ef
244755 [TEST] CPU read @0x17a
244775 [L2] Cache hit: addr = 5ef, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
244785 [L1] Cache Allocate: addr = 17a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
244785 [L1] Cache hit from L2: addr = 17a, data = ea
244785 [TEST] CPU read @0x353
244795 [L1] Cache miss: addr = 353
244795 [TEST] CPU read @0x6f5
244815 [L2] Cache miss: addr = 353
244825 [MEM] Mem hit: addr = 340, data = 40
244835 [L2] Cache Allocate: addr = 353 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
244845 [L1] Cache Allocate: addr = 6f5 data = 5f5e5d5c5b5a59585756555453525150
244845 [L1] Cache hit from L2: addr = 6f5, data = 55
244845 [TEST] CPU read @0x448
244855 [L1] Cache miss: addr = 448
244855 [TEST] CPU read @0x5db
244875 [L2] Cache miss: addr = 448
244885 [MEM] Mem hit: addr = 440, data = 40
244895 [L2] Cache Allocate: addr = 448 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
244905 [L1] Cache Allocate: addr = 5db data = 4f4e4d4c4b4a49484746454443424140
244905 [L1] Cache hit from L2: addr = 5db, data = 4b
244905 [TEST] CPU read @0x1fb
244915 [L1] Cache miss: addr = 1fb
244915 [TEST] CPU read @0x2b0
244935 [L2] Cache miss: addr = 1fb
244945 [MEM] Mem hit: addr = 1e0, data = e0
244955 [L2] Cache Allocate: addr = 1fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
244965 [L1] Cache Allocate: addr = 2b0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
244965 [L1] Cache hit from L2: addr = 2b0, data = f0
244965 [TEST] CPU read @0x2cc
244975 [L1] Cache miss: addr = 2cc
244975 [TEST] CPU read @0x6c9
244995 [L2] Cache miss: addr = 2cc
245005 [MEM] Mem hit: addr = 2c0, data = c0
245015 [L2] Cache Allocate: addr = 2cc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
245025 [L1] Cache Allocate: addr = 6c9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
245025 [L1] Cache hit from L2: addr = 6c9, data = c9
245025 [TEST] CPU read @0x719
245035 [L1] Cache miss: addr = 719
245035 [TEST] CPU read @0x0b0
245055 [L2] Cache miss: addr = 719
245065 [MEM] Mem hit: addr = 700, data = 00
245075 [L2] Cache Allocate: addr = 719 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
245085 [L1] Cache Allocate: addr = 0b0 data = 1f1e1d1c1b1a19181716151413121110
245085 [L1] Cache hit from L2: addr = 0b0, data = 10
245085 [TEST] CPU read @0x6e0
245095 [L1] Cache miss: addr = 6e0
245095 [TEST] CPU read @0x2cd
245115 [L2] Cache miss: addr = 6e0
245125 [MEM] Mem hit: addr = 6e0, data = e0
245135 [L2] Cache Allocate: addr = 6e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
245145 [L1] Cache Allocate: addr = 2cd data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
245145 [L1] Cache hit from L2: addr = 2cd, data = ed
245145 [TEST] CPU read @0x494
245155 [L1] Cache miss: addr = 494
245155 [TEST] CPU read @0x00e
245175 [L2] Cache hit: addr = 494, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
245185 [L1] Cache Allocate: addr = 00e data = 8f8e8d8c8b8a89888786858483828180
245185 [L1] Cache hit from L2: addr = 00e, data = 8e
245185 [TEST] CPU read @0x193
245195 [L1] Cache miss: addr = 193
245195 [TEST] CPU read @0x3c6
245215 [L2] Cache hit: addr = 193, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
245225 [L1] Cache Allocate: addr = 3c6 data = 8f8e8d8c8b8a89888786858483828180
245225 [L1] Cache hit from L2: addr = 3c6, data = 86
245225 [TEST] CPU read @0x675
245235 [L1] Cache miss: addr = 675
245235 [TEST] CPU read @0x30b
245255 [L2] Cache miss: addr = 675
245265 [MEM] Mem hit: addr = 660, data = 60
245275 [L2] Cache Allocate: addr = 675 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
245285 [L1] Cache Allocate: addr = 30b data = 7f7e7d7c7b7a79787776757473727170
245285 [L1] Cache hit from L2: addr = 30b, data = 7b
245285 [TEST] CPU read @0x463
245295 [L1] Cache miss: addr = 463
245295 [TEST] CPU read @0x655
245315 [L2] Cache miss: addr = 463
245325 [MEM] Mem hit: addr = 460, data = 60
245335 [L2] Cache Allocate: addr = 463 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
245345 [L1] Cache Allocate: addr = 655 data = 6f6e6d6c6b6a69686766656463626160
245345 [L1] Cache hit from L2: addr = 655, data = 65
245345 [TEST] CPU read @0x6f2
245355 [L1] Cache hit: addr = 6f2, data = 52
245355 [TEST] CPU read @0x4e9
245365 [L1] Cache miss: addr = 4e9
245365 [TEST] CPU read @0x558
245385 [L2] Cache miss: addr = 4e9
245395 [MEM] Mem hit: addr = 4e0, data = e0
245405 [L2] Cache Allocate: addr = 4e9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
245415 [L1] Cache Allocate: addr = 558 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
245415 [L1] Cache hit from L2: addr = 558, data = e8
245415 [TEST] CPU read @0x69d
245425 [L1] Cache miss: addr = 69d
245425 [TEST] CPU read @0x043
245445 [L2] Cache miss: addr = 69d
245455 [MEM] Mem hit: addr = 680, data = 80
245465 [L2] Cache Allocate: addr = 69d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
245475 [L1] Cache Allocate: addr = 043 data = 9f9e9d9c9b9a99989796959493929190
245475 [L1] Cache hit from L2: addr = 043, data = 93
245475 [TEST] CPU read @0x259
245485 [L1] Cache miss: addr = 259
245485 [TEST] CPU read @0x4b3
245505 [L2] Cache miss: addr = 259
245515 [MEM] Mem hit: addr = 240, data = 40
245525 [L2] Cache Allocate: addr = 259 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
245535 [L1] Cache Allocate: addr = 4b3 data = 5f5e5d5c5b5a59585756555453525150
245535 [L1] Cache hit from L2: addr = 4b3, data = 53
245535 [TEST] CPU read @0x2db
245545 [L1] Cache miss: addr = 2db
245545 [TEST] CPU read @0x251
245565 [L2] Cache hit: addr = 2db, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
245575 [L1] Cache Allocate: addr = 251 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
245575 [L1] Cache hit from L2: addr = 251, data = c1
245575 [TEST] CPU read @0x1d0
245585 [L1] Cache miss: addr = 1d0
245585 [TEST] CPU read @0x225
245605 [L2] Cache miss: addr = 1d0
245615 [MEM] Mem hit: addr = 1c0, data = c0
245625 [L2] Cache Allocate: addr = 1d0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
245635 [L1] Cache Allocate: addr = 225 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
245635 [L1] Cache hit from L2: addr = 225, data = d5
245635 [TEST] CPU read @0x3c6
245645 [L1] Cache miss: addr = 3c6
245645 [TEST] CPU read @0x7d9
245665 [L2] Cache miss: addr = 3c6
245675 [MEM] Mem hit: addr = 3c0, data = c0
245685 [L2] Cache Allocate: addr = 3c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
245695 [L1] Cache Allocate: addr = 7d9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
245695 [L1] Cache hit from L2: addr = 7d9, data = c9
245695 [TEST] CPU read @0x277
245705 [L1] Cache miss: addr = 277
245705 [TEST] CPU read @0x6c8
245725 [L2] Cache hit: addr = 277, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
245735 [L1] Cache Allocate: addr = 6c8 data = 6f6e6d6c6b6a69686766656463626160
245735 [L1] Cache hit from L2: addr = 6c8, data = 68
245735 [TEST] CPU read @0x433
245745 [L1] Cache miss: addr = 433
245745 [TEST] CPU read @0x021
245765 [L2] Cache miss: addr = 433
245775 [MEM] Mem hit: addr = 420, data = 20
245785 [L2] Cache Allocate: addr = 433 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
245795 [L1] Cache Allocate: addr = 021 data = 3f3e3d3c3b3a39383736353433323130
245795 [L1] Cache hit from L2: addr = 021, data = 31
245795 [TEST] CPU read @0x5e3
245805 [L1] Cache miss: addr = 5e3
245805 [TEST] CPU read @0x2ce
245825 [L2] Cache hit: addr = 5e3, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
245835 [L1] Cache Allocate: addr = 2ce data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
245835 [L1] Cache hit from L2: addr = 2ce, data = ee
245835 [TEST] CPU read @0x4f7
245845 [L1] Cache miss: addr = 4f7
245845 [TEST] CPU read @0x7d0
245865 [L2] Cache hit: addr = 4f7, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
245875 [L1] Cache Allocate: addr = 7d0 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
245875 [L1] Cache hit from L2: addr = 7d0, data = e0
245875 [TEST] CPU read @0x05c
245885 [L1] Cache miss: addr = 05c
245885 [TEST] CPU read @0x72d
245905 [L2] Cache miss: addr = 05c
245915 [MEM] Mem hit: addr = 040, data = 40
245925 [L2] Cache Allocate: addr = 05c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
245935 [L1] Cache Allocate: addr = 72d data = 5f5e5d5c5b5a59585756555453525150
245935 [L1] Cache hit from L2: addr = 72d, data = 5d
245935 [TEST] CPU read @0x57d
245945 [L1] Cache miss: addr = 57d
245945 [TEST] CPU read @0x302
245965 [L2] Cache miss: addr = 57d
245975 [MEM] Mem hit: addr = 560, data = 60
245985 [L2] Cache Allocate: addr = 57d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
245995 [L1] Cache Allocate: addr = 302 data = 7f7e7d7c7b7a79787776757473727170
245995 [L1] Cache hit from L2: addr = 302, data = 72
245995 [TEST] CPU read @0x6da
246005 [L1] Cache miss: addr = 6da
246005 [TEST] CPU read @0x722
246025 [L2] Cache hit: addr = 6da, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
246035 [L1] Cache Allocate: addr = 722 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
246035 [L1] Cache hit from L2: addr = 722, data = c2
246035 [TEST] CPU read @0x500
246045 [L1] Cache miss: addr = 500
246045 [TEST] CPU read @0x234
246065 [L2] Cache hit: addr = 500, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
246075 [L1] Cache Allocate: addr = 234 data = 0f0e0d0c0b0a09080706050403020100
246075 [L1] Cache hit from L2: addr = 234, data = 04
246075 [TEST] CPU read @0x786
246085 [L1] Cache miss: addr = 786
246085 [TEST] CPU read @0x6ea
246105 [L2] Cache miss: addr = 786
246115 [MEM] Mem hit: addr = 780, data = 80
246125 [L2] Cache Allocate: addr = 786 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
246135 [L1] Cache Allocate: addr = 6ea data = 8f8e8d8c8b8a89888786858483828180
246135 [L1] Cache hit from L2: addr = 6ea, data = 8a
246135 [TEST] CPU read @0x5f2
246145 [L1] Cache miss: addr = 5f2
246145 [TEST] CPU read @0x11c
246165 [L2] Cache hit: addr = 5f2, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
246175 [L1] Cache Allocate: addr = 11c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
246175 [L1] Cache hit from L2: addr = 11c, data = ec
246175 [TEST] CPU read @0x6de
246185 [L1] Cache miss: addr = 6de
246185 [TEST] CPU read @0x480
246205 [L2] Cache hit: addr = 6de, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
246215 [L1] Cache Allocate: addr = 480 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
246215 [L1] Cache hit from L2: addr = 480, data = c0
246215 [TEST] CPU read @0x47b
246225 [L1] Cache miss: addr = 47b
246225 [TEST] CPU read @0x008
246245 [L2] Cache miss: addr = 47b
246255 [MEM] Mem hit: addr = 460, data = 60
246265 [L2] Cache Allocate: addr = 47b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
246275 [L1] Cache Allocate: addr = 008 data = 7f7e7d7c7b7a79787776757473727170
246275 [L1] Cache hit from L2: addr = 008, data = 78
246275 [TEST] CPU read @0x34a
246285 [L1] Cache miss: addr = 34a
246285 [TEST] CPU read @0x2c1
246305 [L2] Cache miss: addr = 34a
246315 [MEM] Mem hit: addr = 340, data = 40
246325 [L2] Cache Allocate: addr = 34a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
246335 [L1] Cache Allocate: addr = 2c1 data = 4f4e4d4c4b4a49484746454443424140
246335 [L1] Cache hit from L2: addr = 2c1, data = 41
246335 [TEST] CPU read @0x488
246345 [L1] Cache miss: addr = 488
246345 [TEST] CPU read @0x1db
246365 [L2] Cache miss: addr = 488
246375 [MEM] Mem hit: addr = 480, data = 80
246385 [L2] Cache Allocate: addr = 488 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
246395 [L1] Cache Allocate: addr = 1db data = 8f8e8d8c8b8a89888786858483828180
246395 [L1] Cache hit from L2: addr = 1db, data = 8b
246395 [TEST] CPU read @0x64b
246405 [L1] Cache miss: addr = 64b
246405 [TEST] CPU read @0x6c8
246425 [L2] Cache miss: addr = 64b
246435 [MEM] Mem hit: addr = 640, data = 40
246445 [L2] Cache Allocate: addr = 64b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
246455 [L1] Cache Allocate: addr = 6c8 data = 4f4e4d4c4b4a49484746454443424140
246455 [L1] Cache hit from L2: addr = 6c8, data = 48
246455 [TEST] CPU read @0x36b
246465 [L1] Cache miss: addr = 36b
246465 [TEST] CPU read @0x239
246485 [L2] Cache miss: addr = 36b
246495 [MEM] Mem hit: addr = 360, data = 60
246505 [L2] Cache Allocate: addr = 36b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
246515 [L1] Cache Allocate: addr = 239 data = 6f6e6d6c6b6a69686766656463626160
246515 [L1] Cache hit from L2: addr = 239, data = 69
246515 [TEST] CPU read @0x604
246525 [L1] Cache miss: addr = 604
246525 [TEST] CPU read @0x2d6
246545 [L2] Cache miss: addr = 604
246555 [MEM] Mem hit: addr = 600, data = 00
246565 [L2] Cache Allocate: addr = 604 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
246575 [L1] Cache Allocate: addr = 2d6 data = 0f0e0d0c0b0a09080706050403020100
246575 [L1] Cache hit from L2: addr = 2d6, data = 06
246575 [TEST] CPU read @0x27b
246585 [L1] Cache miss: addr = 27b
246585 [TEST] CPU read @0x30b
246605 [L2] Cache hit: addr = 27b, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
246615 [L1] Cache Allocate: addr = 30b data = 6f6e6d6c6b6a69686766656463626160
246615 [L1] Cache hit from L2: addr = 30b, data = 6b
246615 [TEST] CPU read @0x751
246625 [L1] Cache miss: addr = 751
246625 [TEST] CPU read @0x3b0
246645 [L2] Cache miss: addr = 751
246655 [MEM] Mem hit: addr = 740, data = 40
246665 [L2] Cache Allocate: addr = 751 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
246675 [L1] Cache Allocate: addr = 3b0 data = 5f5e5d5c5b5a59585756555453525150
246675 [L1] Cache hit from L2: addr = 3b0, data = 50
246675 [TEST] CPU read @0x1af
246685 [L1] Cache miss: addr = 1af
246685 [TEST] CPU read @0x7e2
246705 [L2] Cache miss: addr = 1af
246715 [MEM] Mem hit: addr = 1a0, data = a0
246725 [L2] Cache Allocate: addr = 1af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
246735 [L1] Cache Allocate: addr = 7e2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
246735 [L1] Cache hit from L2: addr = 7e2, data = a2
246735 [TEST] CPU read @0x025
246745 [L1] Cache miss: addr = 025
246745 [TEST] CPU read @0x4ae
246765 [L2] Cache miss: addr = 025
246775 [MEM] Mem hit: addr = 020, data = 20
246785 [L2] Cache Allocate: addr = 025 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
246795 [L1] Cache Allocate: addr = 4ae data = 2f2e2d2c2b2a29282726252423222120
246795 [L1] Cache hit from L2: addr = 4ae, data = 2e
246795 [TEST] CPU read @0x0b0
246805 [L1] Cache miss: addr = 0b0
246805 [TEST] CPU read @0x154
246825 [L2] Cache hit: addr = 0b0, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
246835 [L1] Cache Allocate: addr = 154 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
246835 [L1] Cache hit from L2: addr = 154, data = a4
246835 [TEST] CPU read @0x56c
246845 [L1] Cache miss: addr = 56c
246845 [TEST] CPU read @0x276
246865 [L2] Cache miss: addr = 56c
246875 [MEM] Mem hit: addr = 560, data = 60
246885 [L2] Cache Allocate: addr = 56c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
246895 [L1] Cache Allocate: addr = 276 data = 6f6e6d6c6b6a69686766656463626160
246895 [L1] Cache hit from L2: addr = 276, data = 66
246895 [TEST] CPU read @0x456
246905 [L1] Cache miss: addr = 456
246905 [TEST] CPU read @0x5f9
246925 [L2] Cache miss: addr = 456
246935 [MEM] Mem hit: addr = 440, data = 40
246945 [L2] Cache Allocate: addr = 456 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
246955 [L1] Cache Allocate: addr = 5f9 data = 5f5e5d5c5b5a59585756555453525150
246955 [L1] Cache hit from L2: addr = 5f9, data = 59
246955 [TEST] CPU read @0x31f
246965 [L1] Cache miss: addr = 31f
246965 [TEST] CPU read @0x195
246985 [L2] Cache miss: addr = 31f
246995 [MEM] Mem hit: addr = 300, data = 00
247005 [L2] Cache Allocate: addr = 31f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
247015 [L1] Cache Allocate: addr = 195 data = 1f1e1d1c1b1a19181716151413121110
247015 [L1] Cache hit from L2: addr = 195, data = 15
247015 [TEST] CPU read @0x402
247025 [L1] Cache miss: addr = 402
247025 [TEST] CPU read @0x00f
247045 [L2] Cache miss: addr = 402
247055 [MEM] Mem hit: addr = 400, data = 00
247065 [L2] Cache Allocate: addr = 402 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
247075 [L1] Cache Allocate: addr = 00f data = 0f0e0d0c0b0a09080706050403020100
247075 [L1] Cache hit from L2: addr = 00f, data = 0f
247075 [TEST] CPU read @0x0cb
247085 [L1] Cache miss: addr = 0cb
247085 [TEST] CPU read @0x5f2
247105 [L2] Cache miss: addr = 0cb
247115 [MEM] Mem hit: addr = 0c0, data = c0
247125 [L2] Cache Allocate: addr = 0cb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
247135 [L1] Cache Allocate: addr = 5f2 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
247135 [L1] Cache hit from L2: addr = 5f2, data = c2
247135 [TEST] CPU read @0x1dc
247145 [L1] Cache miss: addr = 1dc
247145 [TEST] CPU read @0x05f
247165 [L2] Cache miss: addr = 1dc
247175 [MEM] Mem hit: addr = 1c0, data = c0
247185 [L2] Cache Allocate: addr = 1dc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
247195 [L1] Cache Allocate: addr = 05f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
247195 [L1] Cache hit from L2: addr = 05f, data = df
247195 [TEST] CPU read @0x23c
247205 [L1] Cache miss: addr = 23c
247205 [TEST] CPU read @0x15c
247225 [L2] Cache miss: addr = 23c
247235 [MEM] Mem hit: addr = 220, data = 20
247245 [L2] Cache Allocate: addr = 23c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
247255 [L1] Cache Allocate: addr = 15c data = 3f3e3d3c3b3a39383736353433323130
247255 [L1] Cache hit from L2: addr = 15c, data = 3c
247255 [TEST] CPU read @0x662
247265 [L1] Cache miss: addr = 662
247265 [TEST] CPU read @0x48a
247285 [L2] Cache miss: addr = 662
247295 [MEM] Mem hit: addr = 660, data = 60
247305 [L2] Cache Allocate: addr = 662 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
247315 [L1] Cache Allocate: addr = 48a data = 6f6e6d6c6b6a69686766656463626160
247315 [L1] Cache hit from L2: addr = 48a, data = 6a
247315 [TEST] CPU read @0x58b
247325 [L1] Cache miss: addr = 58b
247325 [TEST] CPU read @0x30d
247345 [L2] Cache miss: addr = 58b
247355 [MEM] Mem hit: addr = 580, data = 80
247365 [L2] Cache Allocate: addr = 58b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
247375 [L1] Cache Allocate: addr = 30d data = 8f8e8d8c8b8a89888786858483828180
247375 [L1] Cache hit from L2: addr = 30d, data = 8d
247375 [TEST] CPU read @0x53e
247385 [L1] Cache miss: addr = 53e
247385 [TEST] CPU read @0x443
247405 [L2] Cache miss: addr = 53e
247415 [MEM] Mem hit: addr = 520, data = 20
247425 [L2] Cache Allocate: addr = 53e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
247435 [L1] Cache Allocate: addr = 443 data = 3f3e3d3c3b3a39383736353433323130
247435 [L1] Cache hit from L2: addr = 443, data = 33
247435 [TEST] CPU read @0x343
247445 [L1] Cache miss: addr = 343
247445 [TEST] CPU read @0x585
247465 [L2] Cache miss: addr = 343
247475 [MEM] Mem hit: addr = 340, data = 40
247485 [L2] Cache Allocate: addr = 343 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
247495 [L1] Cache Allocate: addr = 585 data = 4f4e4d4c4b4a49484746454443424140
247495 [L1] Cache hit from L2: addr = 585, data = 45
247495 [TEST] CPU read @0x2e6
247505 [L1] Cache miss: addr = 2e6
247505 [TEST] CPU read @0x49b
247525 [L2] Cache miss: addr = 2e6
247535 [MEM] Mem hit: addr = 2e0, data = e0
247545 [L2] Cache Allocate: addr = 2e6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
247555 [L1] Cache Allocate: addr = 49b data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
247555 [L1] Cache hit from L2: addr = 49b, data = eb
247555 [TEST] CPU read @0x0d4
247565 [L1] Cache miss: addr = 0d4
247565 [TEST] CPU read @0x38e
247585 [L2] Cache miss: addr = 0d4
247595 [MEM] Mem hit: addr = 0c0, data = c0
247605 [L2] Cache Allocate: addr = 0d4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
247615 [L1] Cache Allocate: addr = 38e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
247615 [L1] Cache hit from L2: addr = 38e, data = de
247615 [TEST] CPU read @0x5f1
247625 [L1] Cache hit: addr = 5f1, data = c1
247625 [TEST] CPU read @0x5f2
247635 [L1] Cache hit: addr = 5f2, data = c2
247635 [TEST] CPU read @0x10f
247645 [L1] Cache miss: addr = 10f
247645 [TEST] CPU read @0x2bc
247665 [L2] Cache miss: addr = 10f
247675 [MEM] Mem hit: addr = 100, data = 00
247685 [L2] Cache Allocate: addr = 10f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
247695 [L1] Cache Allocate: addr = 2bc data = 0f0e0d0c0b0a09080706050403020100
247695 [L1] Cache hit from L2: addr = 2bc, data = 0c
247695 [TEST] CPU read @0x2a8
247705 [L1] Cache miss: addr = 2a8
247705 [TEST] CPU read @0x6a1
247725 [L2] Cache miss: addr = 2a8
247735 [MEM] Mem hit: addr = 2a0, data = a0
247745 [L2] Cache Allocate: addr = 2a8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
247755 [L1] Cache Allocate: addr = 6a1 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
247755 [L1] Cache hit from L2: addr = 6a1, data = a1
247755 [TEST] CPU read @0x3de
247765 [L1] Cache miss: addr = 3de
247765 [TEST] CPU read @0x750
247785 [L2] Cache miss: addr = 3de
247795 [MEM] Mem hit: addr = 3c0, data = c0
247805 [L2] Cache Allocate: addr = 3de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
247815 [L1] Cache Allocate: addr = 750 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
247815 [L1] Cache hit from L2: addr = 750, data = d0
247815 [TEST] CPU read @0x6b9
247825 [L1] Cache miss: addr = 6b9
247825 [TEST] CPU read @0x000
247845 [L2] Cache miss: addr = 6b9
247855 [MEM] Mem hit: addr = 6a0, data = a0
247865 [L2] Cache Allocate: addr = 6b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
247875 [L1] Cache Allocate: addr = 000 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
247875 [L1] Cache hit from L2: addr = 000, data = b0
247875 [TEST] CPU read @0x7fa
247885 [L1] Cache miss: addr = 7fa
247885 [TEST] CPU read @0x2c1
247905 [L2] Cache miss: addr = 7fa
247915 [MEM] Mem hit: addr = 7e0, data = e0
247925 [L2] Cache Allocate: addr = 7fa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
247935 [L1] Cache Allocate: addr = 2c1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
247935 [L1] Cache hit from L2: addr = 2c1, data = f1
247935 [TEST] CPU read @0x293
247945 [L1] Cache miss: addr = 293
247945 [TEST] CPU read @0x2d9
247965 [L2] Cache miss: addr = 293
247975 [MEM] Mem hit: addr = 280, data = 80
247985 [L2] Cache Allocate: addr = 293 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
247995 [L1] Cache Allocate: addr = 2d9 data = 9f9e9d9c9b9a99989796959493929190
247995 [L1] Cache hit from L2: addr = 2d9, data = 99
247995 [TEST] CPU read @0x2ca
248005 [L1] Cache hit: addr = 2ca, data = fa
248005 [TEST] CPU read @0x5d8
248015 [L1] Cache miss: addr = 5d8
248015 [TEST] CPU read @0x75f
248035 [L2] Cache miss: addr = 5d8
248045 [MEM] Mem hit: addr = 5c0, data = c0
248055 [L2] Cache Allocate: addr = 5d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
248065 [L1] Cache Allocate: addr = 75f data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
248065 [L1] Cache hit from L2: addr = 75f, data = df
248065 [TEST] CPU read @0x7d7
248075 [L1] Cache miss: addr = 7d7
248075 [TEST] CPU read @0x22e
248095 [L2] Cache miss: addr = 7d7
248105 [MEM] Mem hit: addr = 7c0, data = c0
248115 [L2] Cache Allocate: addr = 7d7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
248125 [L1] Cache Allocate: addr = 22e data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
248125 [L1] Cache hit from L2: addr = 22e, data = de
248125 [TEST] CPU read @0x0a8
248135 [L1] Cache miss: addr = 0a8
248135 [TEST] CPU read @0x207
248155 [L2] Cache hit: addr = 0a8, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
248165 [L1] Cache Allocate: addr = 207 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
248165 [L1] Cache hit from L2: addr = 207, data = a7
248165 [TEST] CPU read @0x220
248175 [L1] Cache hit: addr = 220, data = d0
248175 [TEST] CPU read @0x365
248185 [L1] Cache miss: addr = 365
248185 [TEST] CPU read @0x643
248205 [L2] Cache miss: addr = 365
248215 [MEM] Mem hit: addr = 360, data = 60
248225 [L2] Cache Allocate: addr = 365 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
248235 [L1] Cache Allocate: addr = 643 data = 6f6e6d6c6b6a69686766656463626160
248235 [L1] Cache hit from L2: addr = 643, data = 63
248235 [TEST] CPU read @0x54c
248245 [L1] Cache miss: addr = 54c
248245 [TEST] CPU read @0x19b
248265 [L2] Cache hit: addr = 54c, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
248275 [L1] Cache Allocate: addr = 19b data = 4f4e4d4c4b4a49484746454443424140
248275 [L1] Cache hit from L2: addr = 19b, data = 4b
248275 [TEST] CPU read @0x7d0
248285 [L1] Cache miss: addr = 7d0
248285 [TEST] CPU read @0x77d
248305 [L2] Cache hit: addr = 7d0, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
248315 [L1] Cache Allocate: addr = 77d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
248315 [L1] Cache hit from L2: addr = 77d, data = cd
248315 [TEST] CPU read @0x060
248325 [L1] Cache miss: addr = 060
248325 [TEST] CPU read @0x409
248345 [L2] Cache miss: addr = 060
248355 [MEM] Mem hit: addr = 060, data = 60
248365 [L2] Cache Allocate: addr = 060 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
248375 [L1] Cache Allocate: addr = 409 data = 6f6e6d6c6b6a69686766656463626160
248375 [L1] Cache hit from L2: addr = 409, data = 69
248375 [TEST] CPU read @0x1c3
248385 [L1] Cache miss: addr = 1c3
248385 [TEST] CPU read @0x39b
248405 [L2] Cache miss: addr = 1c3
248415 [MEM] Mem hit: addr = 1c0, data = c0
248425 [L2] Cache Allocate: addr = 1c3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
248435 [L1] Cache Allocate: addr = 39b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
248435 [L1] Cache hit from L2: addr = 39b, data = cb
248435 [TEST] CPU read @0x2fa
248445 [L1] Cache miss: addr = 2fa
248445 [TEST] CPU read @0x57c
248465 [L2] Cache miss: addr = 2fa
248475 [MEM] Mem hit: addr = 2e0, data = e0
248485 [L2] Cache Allocate: addr = 2fa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
248495 [L1] Cache Allocate: addr = 57c data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
248495 [L1] Cache hit from L2: addr = 57c, data = fc
248495 [TEST] CPU read @0x117
248505 [L1] Cache miss: addr = 117
248505 [TEST] CPU read @0x145
248525 [L2] Cache hit: addr = 117, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
248535 [L1] Cache Allocate: addr = 145 data = 0f0e0d0c0b0a09080706050403020100
248535 [L1] Cache hit from L2: addr = 145, data = 05
248535 [TEST] CPU read @0x75e
248545 [L1] Cache hit: addr = 75e, data = de
248545 [TEST] CPU read @0x257
248555 [L1] Cache miss: addr = 257
248555 [TEST] CPU read @0x6c4
248575 [L2] Cache miss: addr = 257
248585 [MEM] Mem hit: addr = 240, data = 40
248595 [L2] Cache Allocate: addr = 257 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
248605 [L1] Cache Allocate: addr = 6c4 data = 5f5e5d5c5b5a59585756555453525150
248605 [L1] Cache hit from L2: addr = 6c4, data = 54
248605 [TEST] CPU read @0x38c
248615 [L1] Cache miss: addr = 38c
248615 [TEST] CPU read @0x651
248635 [L2] Cache miss: addr = 38c
248645 [MEM] Mem hit: addr = 380, data = 80
248655 [L2] Cache Allocate: addr = 38c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
248665 [L1] Cache Allocate: addr = 651 data = 8f8e8d8c8b8a89888786858483828180
248665 [L1] Cache hit from L2: addr = 651, data = 81
248665 [TEST] CPU read @0x45a
248675 [L1] Cache miss: addr = 45a
248675 [TEST] CPU read @0x230
248695 [L2] Cache miss: addr = 45a
248705 [MEM] Mem hit: addr = 440, data = 40
248715 [L2] Cache Allocate: addr = 45a data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
248725 [L1] Cache Allocate: addr = 230 data = 5f5e5d5c5b5a59585756555453525150
248725 [L1] Cache hit from L2: addr = 230, data = 50
248725 [TEST] CPU read @0x665
248735 [L1] Cache miss: addr = 665
248735 [TEST] CPU read @0x26e
248755 [L2] Cache miss: addr = 665
248765 [MEM] Mem hit: addr = 660, data = 60
248775 [L2] Cache Allocate: addr = 665 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
248785 [L1] Cache Allocate: addr = 26e data = 6f6e6d6c6b6a69686766656463626160
248785 [L1] Cache hit from L2: addr = 26e, data = 6e
248785 [TEST] CPU read @0x5de
248795 [L1] Cache miss: addr = 5de
248795 [TEST] CPU read @0x46c
248815 [L2] Cache miss: addr = 5de
248825 [MEM] Mem hit: addr = 5c0, data = c0
248835 [L2] Cache Allocate: addr = 5de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
248845 [L1] Cache Allocate: addr = 46c data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
248845 [L1] Cache hit from L2: addr = 46c, data = dc
248845 [TEST] CPU read @0x571
248855 [L1] Cache hit: addr = 571, data = f1
248855 [TEST] CPU read @0x3da
248865 [L1] Cache miss: addr = 3da
248865 [TEST] CPU read @0x7d8
248885 [L2] Cache miss: addr = 3da
248895 [MEM] Mem hit: addr = 3c0, data = c0
248905 [L2] Cache Allocate: addr = 3da data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
248915 [L1] Cache Allocate: addr = 7d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
248915 [L1] Cache hit from L2: addr = 7d8, data = d8
248915 [TEST] CPU read @0x318
248925 [L1] Cache miss: addr = 318
248925 [TEST] CPU read @0x760
248945 [L2] Cache miss: addr = 318
248955 [MEM] Mem hit: addr = 300, data = 00
248965 [L2] Cache Allocate: addr = 318 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
248975 [L1] Cache Allocate: addr = 760 data = 1f1e1d1c1b1a19181716151413121110
248975 [L1] Cache hit from L2: addr = 760, data = 10
248975 [TEST] CPU read @0x4cb
248985 [L1] Cache miss: addr = 4cb
248985 [TEST] CPU read @0x0b9
249005 [L2] Cache miss: addr = 4cb
249015 [MEM] Mem hit: addr = 4c0, data = c0
249025 [L2] Cache Allocate: addr = 4cb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
249035 [L1] Cache Allocate: addr = 0b9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
249035 [L1] Cache hit from L2: addr = 0b9, data = c9
249035 [TEST] CPU read @0x028
249045 [L1] Cache miss: addr = 028
249045 [TEST] CPU read @0x3d0
249065 [L2] Cache miss: addr = 028
249075 [MEM] Mem hit: addr = 020, data = 20
249085 [L2] Cache Allocate: addr = 028 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
249095 [L1] Cache Allocate: addr = 3d0 data = 2f2e2d2c2b2a29282726252423222120
249095 [L1] Cache hit from L2: addr = 3d0, data = 20
249095 [TEST] CPU read @0x4d7
249105 [L1] Cache miss: addr = 4d7
249105 [TEST] CPU read @0x5c1
249125 [L2] Cache hit: addr = 4d7, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
249135 [L1] Cache Allocate: addr = 5c1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
249135 [L1] Cache hit from L2: addr = 5c1, data = c1
249135 [TEST] CPU read @0x343
249145 [L1] Cache miss: addr = 343
249145 [TEST] CPU read @0x100
249165 [L2] Cache miss: addr = 343
249175 [MEM] Mem hit: addr = 340, data = 40
249185 [L2] Cache Allocate: addr = 343 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
249195 [L1] Cache Allocate: addr = 100 data = 4f4e4d4c4b4a49484746454443424140
249195 [L1] Cache hit from L2: addr = 100, data = 40
249195 [TEST] CPU read @0x68b
249205 [L1] Cache miss: addr = 68b
249205 [TEST] CPU read @0x7e4
249225 [L2] Cache miss: addr = 68b
249235 [MEM] Mem hit: addr = 680, data = 80
249245 [L2] Cache Allocate: addr = 68b data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
249255 [L1] Cache Allocate: addr = 7e4 data = 8f8e8d8c8b8a89888786858483828180
249255 [L1] Cache hit from L2: addr = 7e4, data = 84
249255 [TEST] CPU read @0x2ea
249265 [L1] Cache miss: addr = 2ea
249265 [TEST] CPU read @0x426
249285 [L2] Cache hit: addr = 2ea, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
249295 [L1] Cache Allocate: addr = 426 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
249295 [L1] Cache hit from L2: addr = 426, data = e6
249295 [TEST] CPU read @0x63b
249305 [L1] Cache miss: addr = 63b
249305 [TEST] CPU read @0x4d4
249325 [L2] Cache miss: addr = 63b
249335 [MEM] Mem hit: addr = 620, data = 20
249345 [L2] Cache Allocate: addr = 63b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
249355 [L1] Cache Allocate: addr = 4d4 data = 3f3e3d3c3b3a39383736353433323130
249355 [L1] Cache hit from L2: addr = 4d4, data = 34
249355 [TEST] CPU read @0x130
249365 [L1] Cache miss: addr = 130
249365 [TEST] CPU read @0x6d1
249385 [L2] Cache hit: addr = 130, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
249395 [L1] Cache Allocate: addr = 6d1 data = 2f2e2d2c2b2a29282726252423222120
249395 [L1] Cache hit from L2: addr = 6d1, data = 21
249395 [TEST] CPU read @0x084
249405 [L1] Cache miss: addr = 084
249405 [TEST] CPU read @0x03e
249425 [L2] Cache miss: addr = 084
249435 [MEM] Mem hit: addr = 080, data = 80
249445 [L2] Cache Allocate: addr = 084 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
249455 [L1] Cache Allocate: addr = 03e data = 8f8e8d8c8b8a89888786858483828180
249455 [L1] Cache hit from L2: addr = 03e, data = 8e
249455 [TEST] CPU read @0x528
249465 [L1] Cache miss: addr = 528
249465 [TEST] CPU read @0x71a
249485 [L2] Cache miss: addr = 528
249495 [MEM] Mem hit: addr = 520, data = 20
249505 [L2] Cache Allocate: addr = 528 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
249515 [L1] Cache Allocate: addr = 71a data = 2f2e2d2c2b2a29282726252423222120
249515 [L1] Cache hit from L2: addr = 71a, data = 2a
249515 [TEST] CPU read @0x07f
249525 [L1] Cache miss: addr = 07f
249525 [TEST] CPU read @0x6f0
249545 [L2] Cache miss: addr = 07f
249555 [MEM] Mem hit: addr = 060, data = 60
249565 [L2] Cache Allocate: addr = 07f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
249575 [L1] Cache Allocate: addr = 6f0 data = 7f7e7d7c7b7a79787776757473727170
249575 [L1] Cache hit from L2: addr = 6f0, data = 70
249575 [TEST] CPU read @0x7d3
249585 [L1] Cache miss: addr = 7d3
249585 [TEST] CPU read @0x00d
249605 [L2] Cache miss: addr = 7d3
249615 [MEM] Mem hit: addr = 7c0, data = c0
249625 [L2] Cache Allocate: addr = 7d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
249635 [L1] Cache Allocate: addr = 00d data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
249635 [L1] Cache hit from L2: addr = 00d, data = dd
249635 [TEST] CPU read @0x112
249645 [L1] Cache miss: addr = 112
249645 [TEST] CPU read @0x4db
249665 [L2] Cache miss: addr = 112
249675 [MEM] Mem hit: addr = 100, data = 00
249685 [L2] Cache Allocate: addr = 112 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
249695 [L1] Cache Allocate: addr = 4db data = 1f1e1d1c1b1a19181716151413121110
249695 [L1] Cache hit from L2: addr = 4db, data = 1b
249695 [TEST] CPU read @0x6ba
249705 [L1] Cache miss: addr = 6ba
249705 [TEST] CPU read @0x716
249725 [L2] Cache hit: addr = 6ba, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
249735 [L1] Cache Allocate: addr = 716 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
249735 [L1] Cache hit from L2: addr = 716, data = a6
249735 [TEST] CPU read @0x05c
249745 [L1] Cache miss: addr = 05c
249745 [TEST] CPU read @0x6a2
249765 [L2] Cache miss: addr = 05c
249775 [MEM] Mem hit: addr = 040, data = 40
249785 [L2] Cache Allocate: addr = 05c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
249795 [L1] Cache Allocate: addr = 6a2 data = 5f5e5d5c5b5a59585756555453525150
249795 [L1] Cache hit from L2: addr = 6a2, data = 52
249795 [TEST] CPU read @0x3eb
249805 [L1] Cache miss: addr = 3eb
249805 [TEST] CPU read @0x4d7
249825 [L2] Cache miss: addr = 3eb
249835 [MEM] Mem hit: addr = 3e0, data = e0
249845 [L2] Cache Allocate: addr = 3eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
249855 [L1] Cache Allocate: addr = 4d7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
249855 [L1] Cache hit from L2: addr = 4d7, data = e7
249855 [TEST] CPU read @0x1bd
249865 [L1] Cache miss: addr = 1bd
249865 [TEST] CPU read @0x4c6
249885 [L2] Cache miss: addr = 1bd
249895 [MEM] Mem hit: addr = 1a0, data = a0
249905 [L2] Cache Allocate: addr = 1bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
249915 [L1] Cache Allocate: addr = 4c6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
249915 [L1] Cache hit from L2: addr = 4c6, data = b6
249915 [TEST] CPU read @0x69d
249925 [L1] Cache miss: addr = 69d
249925 [TEST] CPU read @0x733
249945 [L2] Cache miss: addr = 69d
249955 [MEM] Mem hit: addr = 680, data = 80
249965 [L2] Cache Allocate: addr = 69d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
249975 [L1] Cache Allocate: addr = 733 data = 9f9e9d9c9b9a99989796959493929190
249975 [L1] Cache hit from L2: addr = 733, data = 93
249975 [TEST] CPU read @0x65e
249985 [L1] Cache miss: addr = 65e
249985 [TEST] CPU read @0x608
250005 [L2] Cache miss: addr = 65e
250015 [MEM] Mem hit: addr = 640, data = 40
250025 [L2] Cache Allocate: addr = 65e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
250035 [L1] Cache Allocate: addr = 608 data = 5f5e5d5c5b5a59585756555453525150
250035 [L1] Cache hit from L2: addr = 608, data = 58
250035 [TEST] CPU read @0x729
250045 [L1] Cache miss: addr = 729
250045 [TEST] CPU read @0x3e6
250065 [L2] Cache miss: addr = 729
250075 [MEM] Mem hit: addr = 720, data = 20
250085 [L2] Cache Allocate: addr = 729 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
250095 [L1] Cache Allocate: addr = 3e6 data = 2f2e2d2c2b2a29282726252423222120
250095 [L1] Cache hit from L2: addr = 3e6, data = 26
250095 [TEST] CPU read @0x7c5
250105 [L1] Cache miss: addr = 7c5
250105 [TEST] CPU read @0x018
250125 [L2] Cache hit: addr = 7c5, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
250135 [L1] Cache Allocate: addr = 018 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
250135 [L1] Cache hit from L2: addr = 018, data = c8
250135 [TEST] CPU read @0x48f
250145 [L1] Cache miss: addr = 48f
250145 [TEST] CPU read @0x491
250165 [L2] Cache miss: addr = 48f
250175 [MEM] Mem hit: addr = 480, data = 80
250185 [L2] Cache Allocate: addr = 48f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
250195 [L1] Cache Allocate: addr = 491 data = 8f8e8d8c8b8a89888786858483828180
250195 [L1] Cache hit from L2: addr = 491, data = 81
250195 [TEST] CPU read @0x55f
250205 [L1] Cache miss: addr = 55f
250205 [TEST] CPU read @0x325
250225 [L2] Cache hit: addr = 55f, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
250235 [L1] Cache Allocate: addr = 325 data = 4f4e4d4c4b4a49484746454443424140
250235 [L1] Cache hit from L2: addr = 325, data = 45
250235 [TEST] CPU read @0x146
250245 [L1] Cache miss: addr = 146
250245 [TEST] CPU read @0x47e
250265 [L2] Cache miss: addr = 146
250275 [MEM] Mem hit: addr = 140, data = 40
250285 [L2] Cache Allocate: addr = 146 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
250295 [L1] Cache Allocate: addr = 47e data = 4f4e4d4c4b4a49484746454443424140
250295 [L1] Cache hit from L2: addr = 47e, data = 4e
250295 [TEST] CPU read @0x383
250305 [L1] Cache miss: addr = 383
250305 [TEST] CPU read @0x674
250325 [L2] Cache miss: addr = 383
250335 [MEM] Mem hit: addr = 380, data = 80
250345 [L2] Cache Allocate: addr = 383 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
250355 [L1] Cache Allocate: addr = 674 data = 8f8e8d8c8b8a89888786858483828180
250355 [L1] Cache hit from L2: addr = 674, data = 84
250355 [TEST] CPU read @0x28d
250365 [L1] Cache miss: addr = 28d
250365 [TEST] CPU read @0x406
250385 [L2] Cache miss: addr = 28d
250395 [MEM] Mem hit: addr = 280, data = 80
250405 [L2] Cache Allocate: addr = 28d data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
250415 [L1] Cache Allocate: addr = 406 data = 8f8e8d8c8b8a89888786858483828180
250415 [L1] Cache hit from L2: addr = 406, data = 86
250415 [TEST] CPU read @0x1dc
250425 [L1] Cache miss: addr = 1dc
250425 [TEST] CPU read @0x385
250445 [L2] Cache miss: addr = 1dc
250455 [MEM] Mem hit: addr = 1c0, data = c0
250465 [L2] Cache Allocate: addr = 1dc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
250475 [L1] Cache Allocate: addr = 385 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
250475 [L1] Cache hit from L2: addr = 385, data = d5
250475 [TEST] CPU read @0x2ed
250485 [L1] Cache miss: addr = 2ed
250485 [TEST] CPU read @0x2de
250505 [L2] Cache miss: addr = 2ed
250515 [MEM] Mem hit: addr = 2e0, data = e0
250525 [L2] Cache Allocate: addr = 2ed data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
250535 [L1] Cache Allocate: addr = 2de data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
250535 [L1] Cache hit from L2: addr = 2de, data = ee
250535 [TEST] CPU read @0x0b5
250545 [L1] Cache miss: addr = 0b5
250545 [TEST] CPU read @0x6e5
250565 [L2] Cache hit: addr = 0b5, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
250575 [L1] Cache Allocate: addr = 6e5 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
250575 [L1] Cache hit from L2: addr = 6e5, data = a5
250575 [TEST] CPU read @0x034
250585 [L1] Cache miss: addr = 034
250585 [TEST] CPU read @0x636
250605 [L2] Cache miss: addr = 034
250615 [MEM] Mem hit: addr = 020, data = 20
250625 [L2] Cache Allocate: addr = 034 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
250635 [L1] Cache Allocate: addr = 636 data = 3f3e3d3c3b3a39383736353433323130
250635 [L1] Cache hit from L2: addr = 636, data = 36
250635 [TEST] CPU read @0x42b
250645 [L1] Cache miss: addr = 42b
250645 [TEST] CPU read @0x54c
250665 [L2] Cache miss: addr = 42b
250675 [MEM] Mem hit: addr = 420, data = 20
250685 [L2] Cache Allocate: addr = 42b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
250695 [L1] Cache Allocate: addr = 54c data = 2f2e2d2c2b2a29282726252423222120
250695 [L1] Cache hit from L2: addr = 54c, data = 2c
250695 [TEST] CPU read @0x28d
250705 [L1] Cache miss: addr = 28d
250705 [TEST] CPU read @0x2f9
250725 [L2] Cache hit: addr = 28d, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
250735 [L1] Cache Allocate: addr = 2f9 data = 8f8e8d8c8b8a89888786858483828180
250735 [L1] Cache hit from L2: addr = 2f9, data = 89
250735 [TEST] CPU read @0x3a2
250745 [L1] Cache miss: addr = 3a2
250745 [TEST] CPU read @0x313
250765 [L2] Cache miss: addr = 3a2
250775 [MEM] Mem hit: addr = 3a0, data = a0
250785 [L2] Cache Allocate: addr = 3a2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
250795 [L1] Cache Allocate: addr = 313 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
250795 [L1] Cache hit from L2: addr = 313, data = a3
250795 [TEST] CPU read @0x401
250805 [L1] Cache miss: addr = 401
250805 [TEST] CPU read @0x401
250825 [L2] Cache miss: addr = 401
250835 [MEM] Mem hit: addr = 400, data = 00
250845 [L2] Cache Allocate: addr = 401 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
250855 [L1] Cache Allocate: addr = 401 data = 0f0e0d0c0b0a09080706050403020100
250855 [L1] Cache hit from L2: addr = 401, data = 01
250855 [TEST] CPU read @0x794
250865 [L1] Cache miss: addr = 794
250865 [TEST] CPU read @0x3a0
250885 [L2] Cache miss: addr = 794
250895 [MEM] Mem hit: addr = 780, data = 80
250905 [L2] Cache Allocate: addr = 794 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
250915 [L1] Cache Allocate: addr = 3a0 data = 9f9e9d9c9b9a99989796959493929190
250915 [L1] Cache hit from L2: addr = 3a0, data = 90
250915 [TEST] CPU read @0x308
250925 [L1] Cache miss: addr = 308
250925 [TEST] CPU read @0x7a1
250945 [L2] Cache miss: addr = 308
250955 [MEM] Mem hit: addr = 300, data = 00
250965 [L2] Cache Allocate: addr = 308 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
250975 [L1] Cache Allocate: addr = 7a1 data = 0f0e0d0c0b0a09080706050403020100
250975 [L1] Cache hit from L2: addr = 7a1, data = 01
250975 [TEST] CPU read @0x51f
250985 [L1] Cache miss: addr = 51f
250985 [TEST] CPU read @0x1e3
251005 [L2] Cache hit: addr = 51f, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
251015 [L1] Cache Allocate: addr = 1e3 data = 0f0e0d0c0b0a09080706050403020100
251015 [L1] Cache hit from L2: addr = 1e3, data = 03
251015 [TEST] CPU read @0x66d
251025 [L1] Cache miss: addr = 66d
251025 [TEST] CPU read @0x558
251045 [L2] Cache miss: addr = 66d
251055 [MEM] Mem hit: addr = 660, data = 60
251065 [L2] Cache Allocate: addr = 66d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
251075 [L1] Cache Allocate: addr = 558 data = 6f6e6d6c6b6a69686766656463626160
251075 [L1] Cache hit from L2: addr = 558, data = 68
251075 [TEST] CPU read @0x049
251085 [L1] Cache miss: addr = 049
251085 [TEST] CPU read @0x273
251105 [L2] Cache miss: addr = 049
251115 [MEM] Mem hit: addr = 040, data = 40
251125 [L2] Cache Allocate: addr = 049 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
251135 [L1] Cache Allocate: addr = 273 data = 4f4e4d4c4b4a49484746454443424140
251135 [L1] Cache hit from L2: addr = 273, data = 43
251135 [TEST] CPU read @0x03d
251145 [L1] Cache miss: addr = 03d
251145 [TEST] CPU read @0x405
251165 [L2] Cache miss: addr = 03d
251175 [MEM] Mem hit: addr = 020, data = 20
251185 [L2] Cache Allocate: addr = 03d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
251195 [L1] Cache Allocate: addr = 405 data = 3f3e3d3c3b3a39383736353433323130
251195 [L1] Cache hit from L2: addr = 405, data = 35
251195 [TEST] CPU read @0x77d
251205 [L1] Cache miss: addr = 77d
251205 [TEST] CPU read @0x370
251225 [L2] Cache miss: addr = 77d
251235 [MEM] Mem hit: addr = 760, data = 60
251245 [L2] Cache Allocate: addr = 77d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
251255 [L1] Cache Allocate: addr = 370 data = 7f7e7d7c7b7a79787776757473727170
251255 [L1] Cache hit from L2: addr = 370, data = 70
251255 [TEST] CPU read @0x0ee
251265 [L1] Cache miss: addr = 0ee
251265 [TEST] CPU read @0x071
251285 [L2] Cache miss: addr = 0ee
251295 [MEM] Mem hit: addr = 0e0, data = e0
251305 [L2] Cache Allocate: addr = 0ee data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
251315 [L1] Cache Allocate: addr = 071 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
251315 [L1] Cache hit from L2: addr = 071, data = e1
251315 [TEST] CPU read @0x237
251325 [L1] Cache miss: addr = 237
251325 [TEST] CPU read @0x7b1
251345 [L2] Cache miss: addr = 237
251355 [MEM] Mem hit: addr = 220, data = 20
251365 [L2] Cache Allocate: addr = 237 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
251375 [L1] Cache Allocate: addr = 7b1 data = 3f3e3d3c3b3a39383736353433323130
251375 [L1] Cache hit from L2: addr = 7b1, data = 31
251375 [TEST] CPU read @0x780
251385 [L1] Cache miss: addr = 780
251385 [TEST] CPU read @0x595
251405 [L2] Cache hit: addr = 780, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
251415 [L1] Cache Allocate: addr = 595 data = 8f8e8d8c8b8a89888786858483828180
251415 [L1] Cache hit from L2: addr = 595, data = 85
251415 [TEST] CPU read @0x649
251425 [L1] Cache miss: addr = 649
251425 [TEST] CPU read @0x067
251445 [L2] Cache miss: addr = 649
251455 [MEM] Mem hit: addr = 640, data = 40
251465 [L2] Cache Allocate: addr = 649 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
251475 [L1] Cache Allocate: addr = 067 data = 4f4e4d4c4b4a49484746454443424140
251475 [L1] Cache hit from L2: addr = 067, data = 47
251475 [TEST] CPU read @0x2d4
251485 [L1] Cache miss: addr = 2d4
251485 [TEST] CPU read @0x75a
251505 [L2] Cache miss: addr = 2d4
251515 [MEM] Mem hit: addr = 2c0, data = c0
251525 [L2] Cache Allocate: addr = 2d4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
251535 [L1] Cache Allocate: addr = 75a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
251535 [L1] Cache hit from L2: addr = 75a, data = da
251535 [TEST] CPU read @0x0c5
251545 [L1] Cache miss: addr = 0c5
251545 [TEST] CPU read @0x5c6
251565 [L2] Cache miss: addr = 0c5
251575 [MEM] Mem hit: addr = 0c0, data = c0
251585 [L2] Cache Allocate: addr = 0c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
251595 [L1] Cache Allocate: addr = 5c6 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
251595 [L1] Cache hit from L2: addr = 5c6, data = c6
251595 [TEST] CPU read @0x3e1
251605 [L1] Cache miss: addr = 3e1
251605 [TEST] CPU read @0x048
251625 [L2] Cache miss: addr = 3e1
251635 [MEM] Mem hit: addr = 3e0, data = e0
251645 [L2] Cache Allocate: addr = 3e1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
251655 [L1] Cache Allocate: addr = 048 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
251655 [L1] Cache hit from L2: addr = 048, data = e8
251655 [TEST] CPU read @0x6f7
251665 [L1] Cache miss: addr = 6f7
251665 [TEST] CPU read @0x0c1
251685 [L2] Cache miss: addr = 6f7
251695 [MEM] Mem hit: addr = 6e0, data = e0
251705 [L2] Cache Allocate: addr = 6f7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
251715 [L1] Cache Allocate: addr = 0c1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
251715 [L1] Cache hit from L2: addr = 0c1, data = f1
251715 [TEST] CPU read @0x20c
251725 [L1] Cache miss: addr = 20c
251725 [TEST] CPU read @0x1e8
251745 [L2] Cache miss: addr = 20c
251755 [MEM] Mem hit: addr = 200, data = 00
251765 [L2] Cache Allocate: addr = 20c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
251775 [L1] Cache Allocate: addr = 1e8 data = 0f0e0d0c0b0a09080706050403020100
251775 [L1] Cache hit from L2: addr = 1e8, data = 08
251775 [TEST] CPU read @0x166
251785 [L1] Cache miss: addr = 166
251785 [TEST] CPU read @0x78d
251805 [L2] Cache miss: addr = 166
251815 [MEM] Mem hit: addr = 160, data = 60
251825 [L2] Cache Allocate: addr = 166 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
251835 [L1] Cache Allocate: addr = 78d data = 6f6e6d6c6b6a69686766656463626160
251835 [L1] Cache hit from L2: addr = 78d, data = 6d
251835 [TEST] CPU read @0x65d
251845 [L1] Cache miss: addr = 65d
251845 [TEST] CPU read @0x13a
251865 [L2] Cache hit: addr = 65d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
251875 [L1] Cache Allocate: addr = 13a data = 4f4e4d4c4b4a49484746454443424140
251875 [L1] Cache hit from L2: addr = 13a, data = 4a
251875 [TEST] CPU read @0x466
251885 [L1] Cache miss: addr = 466
251885 [TEST] CPU read @0x3de
251905 [L2] Cache miss: addr = 466
251915 [MEM] Mem hit: addr = 460, data = 60
251925 [L2] Cache Allocate: addr = 466 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
251935 [L1] Cache Allocate: addr = 3de data = 6f6e6d6c6b6a69686766656463626160
251935 [L1] Cache hit from L2: addr = 3de, data = 6e
251935 [TEST] CPU read @0x1bb
251945 [L1] Cache miss: addr = 1bb
251945 [TEST] CPU read @0x410
251965 [L2] Cache miss: addr = 1bb
251975 [MEM] Mem hit: addr = 1a0, data = a0
251985 [L2] Cache Allocate: addr = 1bb data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
251995 [L1] Cache Allocate: addr = 410 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
251995 [L1] Cache hit from L2: addr = 410, data = b0
251995 [TEST] CPU read @0x712
252005 [L1] Cache miss: addr = 712
252005 [TEST] CPU read @0x39b
252025 [L2] Cache miss: addr = 712
252035 [MEM] Mem hit: addr = 700, data = 00
252045 [L2] Cache Allocate: addr = 712 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
252055 [L1] Cache Allocate: addr = 39b data = 1f1e1d1c1b1a19181716151413121110
252055 [L1] Cache hit from L2: addr = 39b, data = 1b
252055 [TEST] CPU read @0x1f2
252065 [L1] Cache miss: addr = 1f2
252065 [TEST] CPU read @0x3b3
252085 [L2] Cache miss: addr = 1f2
252095 [MEM] Mem hit: addr = 1e0, data = e0
252105 [L2] Cache Allocate: addr = 1f2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
252115 [L1] Cache Allocate: addr = 3b3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
252115 [L1] Cache hit from L2: addr = 3b3, data = f3
252115 [TEST] CPU read @0x14b
252125 [L1] Cache miss: addr = 14b
252125 [TEST] CPU read @0x000
252145 [L2] Cache miss: addr = 14b
252155 [MEM] Mem hit: addr = 140, data = 40
252165 [L2] Cache Allocate: addr = 14b data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
252175 [L1] Cache Allocate: addr = 000 data = 4f4e4d4c4b4a49484746454443424140
252175 [L1] Cache hit from L2: addr = 000, data = 40
252175 [TEST] CPU read @0x6be
252185 [L1] Cache miss: addr = 6be
252185 [TEST] CPU read @0x497
252205 [L2] Cache miss: addr = 6be
252215 [MEM] Mem hit: addr = 6a0, data = a0
252225 [L2] Cache Allocate: addr = 6be data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
252235 [L1] Cache Allocate: addr = 497 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
252235 [L1] Cache hit from L2: addr = 497, data = b7
252235 [TEST] CPU read @0x299
252245 [L1] Cache miss: addr = 299
252245 [TEST] CPU read @0x2e6
252265 [L2] Cache miss: addr = 299
252275 [MEM] Mem hit: addr = 280, data = 80
252285 [L2] Cache Allocate: addr = 299 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
252295 [L1] Cache Allocate: addr = 2e6 data = 9f9e9d9c9b9a99989796959493929190
252295 [L1] Cache hit from L2: addr = 2e6, data = 96
252295 [TEST] CPU read @0x386
252305 [L1] Cache miss: addr = 386
252305 [TEST] CPU read @0x688
252325 [L2] Cache miss: addr = 386
252335 [MEM] Mem hit: addr = 380, data = 80
252345 [L2] Cache Allocate: addr = 386 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
252355 [L1] Cache Allocate: addr = 688 data = 8f8e8d8c8b8a89888786858483828180
252355 [L1] Cache hit from L2: addr = 688, data = 88
252355 [TEST] CPU read @0x574
252365 [L1] Cache miss: addr = 574
252365 [TEST] CPU read @0x128
252385 [L2] Cache miss: addr = 574
252395 [MEM] Mem hit: addr = 560, data = 60
252405 [L2] Cache Allocate: addr = 574 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
252415 [L1] Cache Allocate: addr = 128 data = 7f7e7d7c7b7a79787776757473727170
252415 [L1] Cache hit from L2: addr = 128, data = 78
252415 [TEST] CPU read @0x40b
252425 [L1] Cache miss: addr = 40b
252425 [TEST] CPU read @0x622
252445 [L2] Cache miss: addr = 40b
252455 [MEM] Mem hit: addr = 400, data = 00
252465 [L2] Cache Allocate: addr = 40b data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
252475 [L1] Cache Allocate: addr = 622 data = 0f0e0d0c0b0a09080706050403020100
252475 [L1] Cache hit from L2: addr = 622, data = 02
252475 [TEST] CPU read @0x7e2
252485 [L1] Cache miss: addr = 7e2
252485 [TEST] CPU read @0x4d7
252505 [L2] Cache miss: addr = 7e2
252515 [MEM] Mem hit: addr = 7e0, data = e0
252525 [L2] Cache Allocate: addr = 7e2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
252535 [L1] Cache Allocate: addr = 4d7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
252535 [L1] Cache hit from L2: addr = 4d7, data = e7
252535 [TEST] CPU read @0x3bc
252545 [L1] Cache hit: addr = 3bc, data = fc
252545 [TEST] CPU read @0x7df
252555 [L1] Cache miss: addr = 7df
252555 [TEST] CPU read @0x1f1
252575 [L2] Cache miss: addr = 7df
252585 [MEM] Mem hit: addr = 7c0, data = c0
252595 [L2] Cache Allocate: addr = 7df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
252605 [L1] Cache Allocate: addr = 1f1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
252605 [L1] Cache hit from L2: addr = 1f1, data = d1
252605 [TEST] CPU read @0x54d
252615 [L1] Cache miss: addr = 54d
252615 [TEST] CPU read @0x0ec
252635 [L2] Cache hit: addr = 54d, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
252645 [L1] Cache Allocate: addr = 0ec data = 4f4e4d4c4b4a49484746454443424140
252645 [L1] Cache hit from L2: addr = 0ec, data = 4c
252645 [TEST] CPU read @0x4af
252655 [L1] Cache miss: addr = 4af
252655 [TEST] CPU read @0x1f9
252675 [L2] Cache miss: addr = 4af
252685 [MEM] Mem hit: addr = 4a0, data = a0
252695 [L2] Cache Allocate: addr = 4af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
252705 [L1] Cache Allocate: addr = 1f9 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
252705 [L1] Cache hit from L2: addr = 1f9, data = a9
252705 [TEST] CPU read @0x0ad
252715 [L1] Cache miss: addr = 0ad
252715 [TEST] CPU read @0x0a0
252735 [L2] Cache hit: addr = 0ad, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
252745 [L1] Cache Allocate: addr = 0a0 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
252745 [L1] Cache hit from L2: addr = 0a0, data = a0
252745 [TEST] CPU read @0x352
252755 [L1] Cache miss: addr = 352
252755 [TEST] CPU read @0x21c
252775 [L2] Cache miss: addr = 352
252785 [MEM] Mem hit: addr = 340, data = 40
252795 [L2] Cache Allocate: addr = 352 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
252805 [L1] Cache Allocate: addr = 21c data = 5f5e5d5c5b5a59585756555453525150
252805 [L1] Cache hit from L2: addr = 21c, data = 5c
252805 [TEST] CPU read @0x5fb
252815 [L1] Cache miss: addr = 5fb
252815 [TEST] CPU read @0x324
252835 [L2] Cache hit: addr = 5fb, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
252845 [L1] Cache Allocate: addr = 324 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
252845 [L1] Cache hit from L2: addr = 324, data = e4
252845 [TEST] CPU read @0x566
252855 [L1] Cache miss: addr = 566
252855 [TEST] CPU read @0x20d
252875 [L2] Cache hit: addr = 566, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
252885 [L1] Cache Allocate: addr = 20d data = 6f6e6d6c6b6a69686766656463626160
252885 [L1] Cache hit from L2: addr = 20d, data = 6d
252885 [TEST] CPU read @0x24e
252895 [L1] Cache miss: addr = 24e
252895 [TEST] CPU read @0x138
252915 [L2] Cache miss: addr = 24e
252925 [MEM] Mem hit: addr = 240, data = 40
252935 [L2] Cache Allocate: addr = 24e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
252945 [L1] Cache Allocate: addr = 138 data = 4f4e4d4c4b4a49484746454443424140
252945 [L1] Cache hit from L2: addr = 138, data = 48
252945 [TEST] CPU read @0x071
252955 [L1] Cache miss: addr = 071
252955 [TEST] CPU read @0x57e
252975 [L2] Cache miss: addr = 071
252985 [MEM] Mem hit: addr = 060, data = 60
252995 [L2] Cache Allocate: addr = 071 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
253005 [L1] Cache Allocate: addr = 57e data = 7f7e7d7c7b7a79787776757473727170
253005 [L1] Cache hit from L2: addr = 57e, data = 7e
253005 [TEST] CPU read @0x74c
253015 [L1] Cache miss: addr = 74c
253015 [TEST] CPU read @0x4e8
253035 [L2] Cache miss: addr = 74c
253045 [MEM] Mem hit: addr = 740, data = 40
253055 [L2] Cache Allocate: addr = 74c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
253065 [L1] Cache Allocate: addr = 4e8 data = 4f4e4d4c4b4a49484746454443424140
253065 [L1] Cache hit from L2: addr = 4e8, data = 48
253065 [TEST] CPU read @0x0c7
253075 [L1] Cache hit: addr = 0c7, data = f7
253075 [TEST] CPU read @0x343
253085 [L1] Cache miss: addr = 343
253085 [TEST] CPU read @0x46f
253105 [L2] Cache miss: addr = 343
253115 [MEM] Mem hit: addr = 340, data = 40
253125 [L2] Cache Allocate: addr = 343 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
253135 [L1] Cache Allocate: addr = 46f data = 4f4e4d4c4b4a49484746454443424140
253135 [L1] Cache hit from L2: addr = 46f, data = 4f
253135 [TEST] CPU read @0x4f1
253145 [L1] Cache miss: addr = 4f1
253145 [TEST] CPU read @0x3a4
253165 [L2] Cache miss: addr = 4f1
253175 [MEM] Mem hit: addr = 4e0, data = e0
253185 [L2] Cache Allocate: addr = 4f1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
253195 [L1] Cache Allocate: addr = 3a4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
253195 [L1] Cache hit from L2: addr = 3a4, data = f4
253195 [TEST] CPU read @0x495
253205 [L1] Cache miss: addr = 495
253205 [TEST] CPU read @0x243
253225 [L2] Cache miss: addr = 495
253235 [MEM] Mem hit: addr = 480, data = 80
253245 [L2] Cache Allocate: addr = 495 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
253255 [L1] Cache Allocate: addr = 243 data = 9f9e9d9c9b9a99989796959493929190
253255 [L1] Cache hit from L2: addr = 243, data = 93
253255 [TEST] CPU read @0x6c1
253265 [L1] Cache miss: addr = 6c1
253265 [TEST] CPU read @0x746
253285 [L2] Cache hit: addr = 6c1, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
253295 [L1] Cache Allocate: addr = 746 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
253295 [L1] Cache hit from L2: addr = 746, data = c6
253295 [TEST] CPU read @0x36f
253305 [L1] Cache miss: addr = 36f
253305 [TEST] CPU read @0x220
253325 [L2] Cache miss: addr = 36f
253335 [MEM] Mem hit: addr = 360, data = 60
253345 [L2] Cache Allocate: addr = 36f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
253355 [L1] Cache Allocate: addr = 220 data = 6f6e6d6c6b6a69686766656463626160
253355 [L1] Cache hit from L2: addr = 220, data = 60
253355 [TEST] CPU read @0x2ef
253365 [L1] Cache miss: addr = 2ef
253365 [TEST] CPU read @0x773
253385 [L2] Cache miss: addr = 2ef
253395 [MEM] Mem hit: addr = 2e0, data = e0
253405 [L2] Cache Allocate: addr = 2ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
253415 [L1] Cache Allocate: addr = 773 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
253415 [L1] Cache hit from L2: addr = 773, data = e3
253415 [TEST] CPU read @0x47f
253425 [L1] Cache miss: addr = 47f
253425 [TEST] CPU read @0x288
253445 [L2] Cache miss: addr = 47f
253455 [MEM] Mem hit: addr = 460, data = 60
253465 [L2] Cache Allocate: addr = 47f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
253475 [L1] Cache Allocate: addr = 288 data = 7f7e7d7c7b7a79787776757473727170
253475 [L1] Cache hit from L2: addr = 288, data = 78
253475 [TEST] CPU read @0x749
253485 [L1] Cache hit: addr = 749, data = c9
253485 [TEST] CPU read @0x035
253495 [L1] Cache miss: addr = 035
253495 [TEST] CPU read @0x2a8
253515 [L2] Cache miss: addr = 035
253525 [MEM] Mem hit: addr = 020, data = 20
253535 [L2] Cache Allocate: addr = 035 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
253545 [L1] Cache Allocate: addr = 2a8 data = 3f3e3d3c3b3a39383736353433323130
253545 [L1] Cache hit from L2: addr = 2a8, data = 38
253545 [TEST] CPU read @0x5b7
253555 [L1] Cache miss: addr = 5b7
253555 [TEST] CPU read @0x53d
253575 [L2] Cache miss: addr = 5b7
253585 [MEM] Mem hit: addr = 5a0, data = a0
253595 [L2] Cache Allocate: addr = 5b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
253605 [L1] Cache Allocate: addr = 53d data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
253605 [L1] Cache hit from L2: addr = 53d, data = bd
253605 [TEST] CPU read @0x423
253615 [L1] Cache miss: addr = 423
253615 [TEST] CPU read @0x37e
253635 [L2] Cache miss: addr = 423
253645 [MEM] Mem hit: addr = 420, data = 20
253655 [L2] Cache Allocate: addr = 423 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
253665 [L1] Cache Allocate: addr = 37e data = 2f2e2d2c2b2a29282726252423222120
253665 [L1] Cache hit from L2: addr = 37e, data = 2e
253665 [TEST] CPU read @0x582
253675 [L1] Cache miss: addr = 582
253675 [TEST] CPU read @0x4cf
253695 [L2] Cache miss: addr = 582
253705 [MEM] Mem hit: addr = 580, data = 80
253715 [L2] Cache Allocate: addr = 582 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
253725 [L1] Cache Allocate: addr = 4cf data = 8f8e8d8c8b8a89888786858483828180
253725 [L1] Cache hit from L2: addr = 4cf, data = 8f
253725 [TEST] CPU read @0x71d
253735 [L1] Cache miss: addr = 71d
253735 [TEST] CPU read @0x1c5
253755 [L2] Cache miss: addr = 71d
253765 [MEM] Mem hit: addr = 700, data = 00
253775 [L2] Cache Allocate: addr = 71d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
253785 [L1] Cache Allocate: addr = 1c5 data = 1f1e1d1c1b1a19181716151413121110
253785 [L1] Cache hit from L2: addr = 1c5, data = 15
253785 [TEST] CPU read @0x11a
253795 [L1] Cache miss: addr = 11a
253795 [TEST] CPU read @0x1da
253815 [L2] Cache miss: addr = 11a
253825 [MEM] Mem hit: addr = 100, data = 00
253835 [L2] Cache Allocate: addr = 11a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
253845 [L1] Cache Allocate: addr = 1da data = 1f1e1d1c1b1a19181716151413121110
253845 [L1] Cache hit from L2: addr = 1da, data = 1a
253845 [TEST] CPU read @0x7bd
253855 [L1] Cache miss: addr = 7bd
253855 [TEST] CPU read @0x660
253875 [L2] Cache miss: addr = 7bd
253885 [MEM] Mem hit: addr = 7a0, data = a0
253895 [L2] Cache Allocate: addr = 7bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
253905 [L1] Cache Allocate: addr = 660 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
253905 [L1] Cache hit from L2: addr = 660, data = b0
253905 [TEST] CPU read @0x2d1
253915 [L1] Cache miss: addr = 2d1
253915 [TEST] CPU read @0x2cf
253935 [L2] Cache miss: addr = 2d1
253945 [MEM] Mem hit: addr = 2c0, data = c0
253955 [L2] Cache Allocate: addr = 2d1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
253965 [L1] Cache Allocate: addr = 2cf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
253965 [L1] Cache hit from L2: addr = 2cf, data = df
253965 [TEST] CPU read @0x56e
253975 [L1] Cache miss: addr = 56e
253975 [TEST] CPU read @0x5ad
253995 [L2] Cache miss: addr = 56e
254005 [MEM] Mem hit: addr = 560, data = 60
254015 [L2] Cache Allocate: addr = 56e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
254025 [L1] Cache Allocate: addr = 5ad data = 6f6e6d6c6b6a69686766656463626160
254025 [L1] Cache hit from L2: addr = 5ad, data = 6d
254025 [TEST] CPU read @0x16d
254035 [L1] Cache miss: addr = 16d
254035 [TEST] CPU read @0x1aa
254055 [L2] Cache miss: addr = 16d
254065 [MEM] Mem hit: addr = 160, data = 60
254075 [L2] Cache Allocate: addr = 16d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
254085 [L1] Cache Allocate: addr = 1aa data = 6f6e6d6c6b6a69686766656463626160
254085 [L1] Cache hit from L2: addr = 1aa, data = 6a
254085 [TEST] CPU read @0x46e
254095 [L1] Cache miss: addr = 46e
254095 [TEST] CPU read @0x2c4
254115 [L2] Cache miss: addr = 46e
254125 [MEM] Mem hit: addr = 460, data = 60
254135 [L2] Cache Allocate: addr = 46e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
254145 [L1] Cache Allocate: addr = 2c4 data = 6f6e6d6c6b6a69686766656463626160
254145 [L1] Cache hit from L2: addr = 2c4, data = 64
254145 [TEST] CPU read @0x42d
254155 [L1] Cache miss: addr = 42d
254155 [TEST] CPU read @0x157
254175 [L2] Cache hit: addr = 42d, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
254185 [L1] Cache Allocate: addr = 157 data = 2f2e2d2c2b2a29282726252423222120
254185 [L1] Cache hit from L2: addr = 157, data = 27
254185 [TEST] CPU read @0x096
254195 [L1] Cache miss: addr = 096
254195 [TEST] CPU read @0x192
254215 [L2] Cache miss: addr = 096
254225 [MEM] Mem hit: addr = 080, data = 80
254235 [L2] Cache Allocate: addr = 096 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
254245 [L1] Cache Allocate: addr = 192 data = 9f9e9d9c9b9a99989796959493929190
254245 [L1] Cache hit from L2: addr = 192, data = 92
254245 [TEST] CPU read @0x218
254255 [L1] Cache miss: addr = 218
254255 [TEST] CPU read @0x342
254275 [L2] Cache miss: addr = 218
254285 [MEM] Mem hit: addr = 200, data = 00
254295 [L2] Cache Allocate: addr = 218 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
254305 [L1] Cache Allocate: addr = 342 data = 1f1e1d1c1b1a19181716151413121110
254305 [L1] Cache hit from L2: addr = 342, data = 12
254305 [TEST] CPU read @0x54e
254315 [L1] Cache miss: addr = 54e
254315 [TEST] CPU read @0x646
254335 [L2] Cache hit: addr = 54e, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
254345 [L1] Cache Allocate: addr = 646 data = 4f4e4d4c4b4a49484746454443424140
254345 [L1] Cache hit from L2: addr = 646, data = 46
254345 [TEST] CPU read @0x09d
254355 [L1] Cache miss: addr = 09d
254355 [TEST] CPU read @0x441
254375 [L2] Cache hit: addr = 09d, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
254385 [L1] Cache Allocate: addr = 441 data = 8f8e8d8c8b8a89888786858483828180
254385 [L1] Cache hit from L2: addr = 441, data = 81
254385 [TEST] CPU read @0x46e
254395 [L1] Cache miss: addr = 46e
254395 [TEST] CPU read @0x209
254415 [L2] Cache hit: addr = 46e, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
254425 [L1] Cache Allocate: addr = 209 data = 6f6e6d6c6b6a69686766656463626160
254425 [L1] Cache hit from L2: addr = 209, data = 69
254425 [TEST] CPU read @0x137
254435 [L1] Cache miss: addr = 137
254435 [TEST] CPU read @0x19b
254455 [L2] Cache hit: addr = 137, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
254465 [L1] Cache Allocate: addr = 19b data = 2f2e2d2c2b2a29282726252423222120
254465 [L1] Cache hit from L2: addr = 19b, data = 2b
254465 [TEST] CPU read @0x77d
254475 [L1] Cache miss: addr = 77d
254475 [TEST] CPU read @0x07f
254495 [L2] Cache miss: addr = 77d
254505 [MEM] Mem hit: addr = 760, data = 60
254515 [L2] Cache Allocate: addr = 77d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
254525 [L1] Cache Allocate: addr = 07f data = 7f7e7d7c7b7a79787776757473727170
254525 [L1] Cache hit from L2: addr = 07f, data = 7f
254525 [TEST] CPU read @0x713
254535 [L1] Cache miss: addr = 713
254535 [TEST] CPU read @0x658
254555 [L2] Cache miss: addr = 713
254565 [MEM] Mem hit: addr = 700, data = 00
254575 [L2] Cache Allocate: addr = 713 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
254585 [L1] Cache Allocate: addr = 658 data = 1f1e1d1c1b1a19181716151413121110
254585 [L1] Cache hit from L2: addr = 658, data = 18
254585 [TEST] CPU read @0x611
254595 [L1] Cache miss: addr = 611
254595 [TEST] CPU read @0x4fc
254615 [L2] Cache miss: addr = 611
254625 [MEM] Mem hit: addr = 600, data = 00
254635 [L2] Cache Allocate: addr = 611 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
254645 [L1] Cache Allocate: addr = 4fc data = 1f1e1d1c1b1a19181716151413121110
254645 [L1] Cache hit from L2: addr = 4fc, data = 1c
254645 [TEST] CPU read @0x162
254655 [L1] Cache miss: addr = 162
254655 [TEST] CPU read @0x09e
254675 [L2] Cache miss: addr = 162
254685 [MEM] Mem hit: addr = 160, data = 60
254695 [L2] Cache Allocate: addr = 162 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
254705 [L1] Cache Allocate: addr = 09e data = 6f6e6d6c6b6a69686766656463626160
254705 [L1] Cache hit from L2: addr = 09e, data = 6e
254705 [TEST] CPU read @0x5af
254715 [L1] Cache miss: addr = 5af
254715 [TEST] CPU read @0x3f2
254735 [L2] Cache miss: addr = 5af
254745 [MEM] Mem hit: addr = 5a0, data = a0
254755 [L2] Cache Allocate: addr = 5af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
254765 [L1] Cache Allocate: addr = 3f2 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
254765 [L1] Cache hit from L2: addr = 3f2, data = a2
254765 [TEST] CPU read @0x067
254775 [L1] Cache miss: addr = 067
254775 [TEST] CPU read @0x04e
254795 [L2] Cache miss: addr = 067
254805 [MEM] Mem hit: addr = 060, data = 60
254815 [L2] Cache Allocate: addr = 067 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
254825 [L1] Cache Allocate: addr = 04e data = 6f6e6d6c6b6a69686766656463626160
254825 [L1] Cache hit from L2: addr = 04e, data = 6e
254825 [TEST] CPU read @0x30e
254835 [L1] Cache miss: addr = 30e
254835 [TEST] CPU read @0x487
254855 [L2] Cache miss: addr = 30e
254865 [MEM] Mem hit: addr = 300, data = 00
254875 [L2] Cache Allocate: addr = 30e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
254885 [L1] Cache Allocate: addr = 487 data = 0f0e0d0c0b0a09080706050403020100
254885 [L1] Cache hit from L2: addr = 487, data = 07
254885 [TEST] CPU read @0x4d9
254895 [L1] Cache miss: addr = 4d9
254895 [TEST] CPU read @0x594
254915 [L2] Cache miss: addr = 4d9
254925 [MEM] Mem hit: addr = 4c0, data = c0
254935 [L2] Cache Allocate: addr = 4d9 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
254945 [L1] Cache Allocate: addr = 594 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
254945 [L1] Cache hit from L2: addr = 594, data = d4
254945 [TEST] CPU read @0x603
254955 [L1] Cache miss: addr = 603
254955 [TEST] CPU read @0x3d1
254975 [L2] Cache miss: addr = 603
254985 [MEM] Mem hit: addr = 600, data = 00
254995 [L2] Cache Allocate: addr = 603 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
255005 [L1] Cache Allocate: addr = 3d1 data = 0f0e0d0c0b0a09080706050403020100
255005 [L1] Cache hit from L2: addr = 3d1, data = 01
255005 [TEST] CPU read @0x4b4
255015 [L1] Cache miss: addr = 4b4
255015 [TEST] CPU read @0x1a7
255035 [L2] Cache miss: addr = 4b4
255045 [MEM] Mem hit: addr = 4a0, data = a0
255055 [L2] Cache Allocate: addr = 4b4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
255065 [L1] Cache Allocate: addr = 1a7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
255065 [L1] Cache hit from L2: addr = 1a7, data = b7
255065 [TEST] CPU read @0x0fb
255075 [L1] Cache miss: addr = 0fb
255075 [TEST] CPU read @0x4ab
255095 [L2] Cache miss: addr = 0fb
255105 [MEM] Mem hit: addr = 0e0, data = e0
255115 [L2] Cache Allocate: addr = 0fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
255125 [L1] Cache Allocate: addr = 4ab data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
255125 [L1] Cache hit from L2: addr = 4ab, data = fb
255125 [TEST] CPU read @0x20f
255135 [L1] Cache miss: addr = 20f
255135 [TEST] CPU read @0x375
255155 [L2] Cache miss: addr = 20f
255165 [MEM] Mem hit: addr = 200, data = 00
255175 [L2] Cache Allocate: addr = 20f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
255185 [L1] Cache Allocate: addr = 375 data = 0f0e0d0c0b0a09080706050403020100
255185 [L1] Cache hit from L2: addr = 375, data = 05
255185 [TEST] CPU read @0x252
255195 [L1] Cache miss: addr = 252
255195 [TEST] CPU read @0x0a2
255215 [L2] Cache miss: addr = 252
255225 [MEM] Mem hit: addr = 240, data = 40
255235 [L2] Cache Allocate: addr = 252 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
255245 [L1] Cache Allocate: addr = 0a2 data = 5f5e5d5c5b5a59585756555453525150
255245 [L1] Cache hit from L2: addr = 0a2, data = 52
255245 [TEST] CPU read @0x40f
255255 [L1] Cache miss: addr = 40f
255255 [TEST] CPU read @0x16c
255275 [L2] Cache miss: addr = 40f
255285 [MEM] Mem hit: addr = 400, data = 00
255295 [L2] Cache Allocate: addr = 40f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
255305 [L1] Cache Allocate: addr = 16c data = 0f0e0d0c0b0a09080706050403020100
255305 [L1] Cache hit from L2: addr = 16c, data = 0c
255305 [TEST] CPU read @0x36a
255315 [L1] Cache miss: addr = 36a
255315 [TEST] CPU read @0x5e7
255335 [L2] Cache miss: addr = 36a
255345 [MEM] Mem hit: addr = 360, data = 60
255355 [L2] Cache Allocate: addr = 36a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
255365 [L1] Cache Allocate: addr = 5e7 data = 6f6e6d6c6b6a69686766656463626160
255365 [L1] Cache hit from L2: addr = 5e7, data = 67
255365 [TEST] CPU read @0x394
255375 [L1] Cache miss: addr = 394
255375 [TEST] CPU read @0x518
255395 [L2] Cache miss: addr = 394
255405 [MEM] Mem hit: addr = 380, data = 80
255415 [L2] Cache Allocate: addr = 394 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
255425 [L1] Cache Allocate: addr = 518 data = 9f9e9d9c9b9a99989796959493929190
255425 [L1] Cache hit from L2: addr = 518, data = 98
255425 [TEST] CPU read @0x2cb
255435 [L1] Cache miss: addr = 2cb
255435 [TEST] CPU read @0x1c9
255455 [L2] Cache miss: addr = 2cb
255465 [MEM] Mem hit: addr = 2c0, data = c0
255475 [L2] Cache Allocate: addr = 2cb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
255485 [L1] Cache Allocate: addr = 1c9 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
255485 [L1] Cache hit from L2: addr = 1c9, data = c9
255485 [TEST] CPU read @0x0a8
255495 [L1] Cache hit: addr = 0a8, data = 58
255495 [TEST] CPU read @0x0d3
255505 [L1] Cache miss: addr = 0d3
255505 [TEST] CPU read @0x637
255525 [L2] Cache miss: addr = 0d3
255535 [MEM] Mem hit: addr = 0c0, data = c0
255545 [L2] Cache Allocate: addr = 0d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
255555 [L1] Cache Allocate: addr = 637 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
255555 [L1] Cache hit from L2: addr = 637, data = d7
255555 [TEST] CPU read @0x0ac
255565 [L1] Cache hit: addr = 0ac, data = 5c
255565 [TEST] CPU read @0x162
255575 [L1] Cache miss: addr = 162
255575 [TEST] CPU read @0x13f
255595 [L2] Cache miss: addr = 162
255605 [MEM] Mem hit: addr = 160, data = 60
255615 [L2] Cache Allocate: addr = 162 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
255625 [L1] Cache Allocate: addr = 13f data = 6f6e6d6c6b6a69686766656463626160
255625 [L1] Cache hit from L2: addr = 13f, data = 6f
255625 [TEST] CPU read @0x4f5
255635 [L1] Cache miss: addr = 4f5
255635 [TEST] CPU read @0x5ee
255655 [L2] Cache miss: addr = 4f5
255665 [MEM] Mem hit: addr = 4e0, data = e0
255675 [L2] Cache Allocate: addr = 4f5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
255685 [L1] Cache Allocate: addr = 5ee data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
255685 [L1] Cache hit from L2: addr = 5ee, data = fe
255685 [TEST] CPU read @0x63c
255695 [L1] Cache miss: addr = 63c
255695 [TEST] CPU read @0x7b8
255715 [L2] Cache miss: addr = 63c
255725 [MEM] Mem hit: addr = 620, data = 20
255735 [L2] Cache Allocate: addr = 63c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
255745 [L1] Cache Allocate: addr = 7b8 data = 3f3e3d3c3b3a39383736353433323130
255745 [L1] Cache hit from L2: addr = 7b8, data = 38
255745 [TEST] CPU read @0x63f
255755 [L1] Cache miss: addr = 63f
255755 [TEST] CPU read @0x7ba
255775 [L2] Cache hit: addr = 63f, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
255785 [L1] Cache Allocate: addr = 7ba data = 2f2e2d2c2b2a29282726252423222120
255785 [L1] Cache hit from L2: addr = 7ba, data = 2a
255785 [TEST] CPU read @0x786
255795 [L1] Cache miss: addr = 786
255795 [TEST] CPU read @0x089
255815 [L2] Cache miss: addr = 786
255825 [MEM] Mem hit: addr = 780, data = 80
255835 [L2] Cache Allocate: addr = 786 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
255845 [L1] Cache Allocate: addr = 089 data = 8f8e8d8c8b8a89888786858483828180
255845 [L1] Cache hit from L2: addr = 089, data = 89
255845 [TEST] CPU read @0x119
255855 [L1] Cache miss: addr = 119
255855 [TEST] CPU read @0x042
255875 [L2] Cache miss: addr = 119
255885 [MEM] Mem hit: addr = 100, data = 00
255895 [L2] Cache Allocate: addr = 119 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
255905 [L1] Cache Allocate: addr = 042 data = 1f1e1d1c1b1a19181716151413121110
255905 [L1] Cache hit from L2: addr = 042, data = 12
255905 [TEST] CPU read @0x6fb
255915 [L1] Cache miss: addr = 6fb
255915 [TEST] CPU read @0x301
255935 [L2] Cache miss: addr = 6fb
255945 [MEM] Mem hit: addr = 6e0, data = e0
255955 [L2] Cache Allocate: addr = 6fb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
255965 [L1] Cache Allocate: addr = 301 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
255965 [L1] Cache hit from L2: addr = 301, data = f1
255965 [TEST] CPU read @0x075
255975 [L1] Cache miss: addr = 075
255975 [TEST] CPU read @0x350
255995 [L2] Cache miss: addr = 075
256005 [MEM] Mem hit: addr = 060, data = 60
256015 [L2] Cache Allocate: addr = 075 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
256025 [L1] Cache Allocate: addr = 350 data = 7f7e7d7c7b7a79787776757473727170
256025 [L1] Cache hit from L2: addr = 350, data = 70
256025 [TEST] CPU read @0x02c
256035 [L1] Cache miss: addr = 02c
256035 [TEST] CPU read @0x140
256055 [L2] Cache miss: addr = 02c
256065 [MEM] Mem hit: addr = 020, data = 20
256075 [L2] Cache Allocate: addr = 02c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
256085 [L1] Cache Allocate: addr = 140 data = 2f2e2d2c2b2a29282726252423222120
256085 [L1] Cache hit from L2: addr = 140, data = 20
256085 [TEST] CPU read @0x1fd
256095 [L1] Cache miss: addr = 1fd
256095 [TEST] CPU read @0x4aa
256115 [L2] Cache miss: addr = 1fd
256125 [MEM] Mem hit: addr = 1e0, data = e0
256135 [L2] Cache Allocate: addr = 1fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
256145 [L1] Cache Allocate: addr = 4aa data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
256145 [L1] Cache hit from L2: addr = 4aa, data = fa
256145 [TEST] CPU read @0x3b9
256155 [L1] Cache miss: addr = 3b9
256155 [TEST] CPU read @0x6d8
256175 [L2] Cache miss: addr = 3b9
256185 [MEM] Mem hit: addr = 3a0, data = a0
256195 [L2] Cache Allocate: addr = 3b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
256205 [L1] Cache Allocate: addr = 6d8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
256205 [L1] Cache hit from L2: addr = 6d8, data = b8
256205 [TEST] CPU read @0x74e
256215 [L1] Cache miss: addr = 74e
256215 [TEST] CPU read @0x547
256235 [L2] Cache miss: addr = 74e
256245 [MEM] Mem hit: addr = 740, data = 40
256255 [L2] Cache Allocate: addr = 74e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
256265 [L1] Cache Allocate: addr = 547 data = 4f4e4d4c4b4a49484746454443424140
256265 [L1] Cache hit from L2: addr = 547, data = 47
256265 [TEST] CPU read @0x70a
256275 [L1] Cache miss: addr = 70a
256275 [TEST] CPU read @0x109
256295 [L2] Cache miss: addr = 70a
256305 [MEM] Mem hit: addr = 700, data = 00
256315 [L2] Cache Allocate: addr = 70a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
256325 [L1] Cache Allocate: addr = 109 data = 0f0e0d0c0b0a09080706050403020100
256325 [L1] Cache hit from L2: addr = 109, data = 09
256325 [TEST] CPU read @0x50c
256335 [L1] Cache miss: addr = 50c
256335 [TEST] CPU read @0x6c1
256355 [L2] Cache hit: addr = 50c, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
256365 [L1] Cache Allocate: addr = 6c1 data = 0f0e0d0c0b0a09080706050403020100
256365 [L1] Cache hit from L2: addr = 6c1, data = 01
256365 [TEST] CPU read @0x190
256375 [L1] Cache miss: addr = 190
256375 [TEST] CPU read @0x2ce
256395 [L2] Cache hit: addr = 190, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
256405 [L1] Cache Allocate: addr = 2ce data = 8f8e8d8c8b8a89888786858483828180
256405 [L1] Cache hit from L2: addr = 2ce, data = 8e
256405 [TEST] CPU read @0x69a
256415 [L1] Cache miss: addr = 69a
256415 [TEST] CPU read @0x609
256435 [L2] Cache miss: addr = 69a
256445 [MEM] Mem hit: addr = 680, data = 80
256455 [L2] Cache Allocate: addr = 69a data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
256465 [L1] Cache Allocate: addr = 609 data = 9f9e9d9c9b9a99989796959493929190
256465 [L1] Cache hit from L2: addr = 609, data = 99
256465 [TEST] CPU read @0x62c
256475 [L1] Cache miss: addr = 62c
256475 [TEST] CPU read @0x670
256495 [L2] Cache miss: addr = 62c
256505 [MEM] Mem hit: addr = 620, data = 20
256515 [L2] Cache Allocate: addr = 62c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
256525 [L1] Cache Allocate: addr = 670 data = 2f2e2d2c2b2a29282726252423222120
256525 [L1] Cache hit from L2: addr = 670, data = 20
256525 [TEST] CPU read @0x2d8
256535 [L1] Cache miss: addr = 2d8
256535 [TEST] CPU read @0x1c5
256555 [L2] Cache miss: addr = 2d8
256565 [MEM] Mem hit: addr = 2c0, data = c0
256575 [L2] Cache Allocate: addr = 2d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
256585 [L1] Cache Allocate: addr = 1c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
256585 [L1] Cache hit from L2: addr = 1c5, data = d5
256585 [TEST] CPU read @0x2d7
256595 [L1] Cache miss: addr = 2d7
256595 [TEST] CPU read @0x5d8
256615 [L2] Cache hit: addr = 2d7, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
256625 [L1] Cache Allocate: addr = 5d8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
256625 [L1] Cache hit from L2: addr = 5d8, data = c8
256625 [TEST] CPU read @0x3b6
256635 [L1] Cache miss: addr = 3b6
256635 [TEST] CPU read @0x666
256655 [L2] Cache hit: addr = 3b6, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
256665 [L1] Cache Allocate: addr = 666 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
256665 [L1] Cache hit from L2: addr = 666, data = a6
256665 [TEST] CPU read @0x21c
256675 [L1] Cache miss: addr = 21c
256675 [TEST] CPU read @0x45a
256695 [L2] Cache miss: addr = 21c
256705 [MEM] Mem hit: addr = 200, data = 00
256715 [L2] Cache Allocate: addr = 21c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
256725 [L1] Cache Allocate: addr = 45a data = 1f1e1d1c1b1a19181716151413121110
256725 [L1] Cache hit from L2: addr = 45a, data = 1a
256725 [TEST] CPU read @0x3fc
256735 [L1] Cache miss: addr = 3fc
256735 [TEST] CPU read @0x158
256755 [L2] Cache miss: addr = 3fc
256765 [MEM] Mem hit: addr = 3e0, data = e0
256775 [L2] Cache Allocate: addr = 3fc data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
256785 [L1] Cache Allocate: addr = 158 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
256785 [L1] Cache hit from L2: addr = 158, data = f8
256785 [TEST] CPU read @0x17f
256795 [L1] Cache miss: addr = 17f
256795 [TEST] CPU read @0x42e
256815 [L2] Cache miss: addr = 17f
256825 [MEM] Mem hit: addr = 160, data = 60
256835 [L2] Cache Allocate: addr = 17f data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
256845 [L1] Cache Allocate: addr = 42e data = 7f7e7d7c7b7a79787776757473727170
256845 [L1] Cache hit from L2: addr = 42e, data = 7e
256845 [TEST] CPU read @0x01c
256855 [L1] Cache miss: addr = 01c
256855 [TEST] CPU read @0x64f
256875 [L2] Cache miss: addr = 01c
256885 [MEM] Mem hit: addr = 000, data = 00
256895 [L2] Cache Allocate: addr = 01c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
256905 [L1] Cache Allocate: addr = 64f data = 1f1e1d1c1b1a19181716151413121110
256905 [L1] Cache hit from L2: addr = 64f, data = 1f
256905 [TEST] CPU read @0x16f
256915 [L1] Cache miss: addr = 16f
256915 [TEST] CPU read @0x153
256935 [L2] Cache hit: addr = 16f, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
256945 [L1] Cache Allocate: addr = 153 data = 6f6e6d6c6b6a69686766656463626160
256945 [L1] Cache hit from L2: addr = 153, data = 63
256945 [TEST] CPU read @0x660
256955 [L1] Cache hit: addr = 660, data = a0
256955 [TEST] CPU read @0x72b
256965 [L1] Cache miss: addr = 72b
256965 [TEST] CPU read @0x0cd
256985 [L2] Cache miss: addr = 72b
256995 [MEM] Mem hit: addr = 720, data = 20
257005 [L2] Cache Allocate: addr = 72b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
257015 [L1] Cache Allocate: addr = 0cd data = 2f2e2d2c2b2a29282726252423222120
257015 [L1] Cache hit from L2: addr = 0cd, data = 2d
257015 [TEST] CPU read @0x50c
257025 [L1] Cache miss: addr = 50c
257025 [TEST] CPU read @0x259
257045 [L2] Cache hit: addr = 50c, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
257055 [L1] Cache Allocate: addr = 259 data = 0f0e0d0c0b0a09080706050403020100
257055 [L1] Cache hit from L2: addr = 259, data = 09
257055 [TEST] CPU read @0x466
257065 [L1] Cache miss: addr = 466
257065 [TEST] CPU read @0x3b1
257085 [L2] Cache miss: addr = 466
257095 [MEM] Mem hit: addr = 460, data = 60
257105 [L2] Cache Allocate: addr = 466 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
257115 [L1] Cache Allocate: addr = 3b1 data = 6f6e6d6c6b6a69686766656463626160
257115 [L1] Cache hit from L2: addr = 3b1, data = 61
257115 [TEST] CPU read @0x4bd
257125 [L1] Cache miss: addr = 4bd
257125 [TEST] CPU read @0x6da
257145 [L2] Cache miss: addr = 4bd
257155 [MEM] Mem hit: addr = 4a0, data = a0
257165 [L2] Cache Allocate: addr = 4bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
257175 [L1] Cache Allocate: addr = 6da data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
257175 [L1] Cache hit from L2: addr = 6da, data = ba
257175 [TEST] CPU read @0x583
257185 [L1] Cache miss: addr = 583
257185 [TEST] CPU read @0x275
257205 [L2] Cache miss: addr = 583
257215 [MEM] Mem hit: addr = 580, data = 80
257225 [L2] Cache Allocate: addr = 583 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
257235 [L1] Cache Allocate: addr = 275 data = 8f8e8d8c8b8a89888786858483828180
257235 [L1] Cache hit from L2: addr = 275, data = 85
257235 [TEST] CPU read @0x44e
257245 [L1] Cache miss: addr = 44e
257245 [TEST] CPU read @0x760
257265 [L2] Cache miss: addr = 44e
257275 [MEM] Mem hit: addr = 440, data = 40
257285 [L2] Cache Allocate: addr = 44e data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
257295 [L1] Cache Allocate: addr = 760 data = 4f4e4d4c4b4a49484746454443424140
257295 [L1] Cache hit from L2: addr = 760, data = 40
257295 [TEST] CPU read @0x27c
257305 [L1] Cache hit: addr = 27c, data = 8c
257305 [TEST] CPU read @0x7ae
257315 [L1] Cache miss: addr = 7ae
257315 [TEST] CPU read @0x7de
257335 [L2] Cache miss: addr = 7ae
257345 [MEM] Mem hit: addr = 7a0, data = a0
257355 [L2] Cache Allocate: addr = 7ae data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
257365 [L1] Cache Allocate: addr = 7de data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
257365 [L1] Cache hit from L2: addr = 7de, data = ae
257365 [TEST] CPU read @0x136
257375 [L1] Cache miss: addr = 136
257375 [TEST] CPU read @0x2a1
257395 [L2] Cache hit: addr = 136, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
257405 [L1] Cache Allocate: addr = 2a1 data = 2f2e2d2c2b2a29282726252423222120
257405 [L1] Cache hit from L2: addr = 2a1, data = 21
257405 [TEST] CPU read @0x117
257415 [L1] Cache miss: addr = 117
257415 [TEST] CPU read @0x3f0
257435 [L2] Cache miss: addr = 117
257445 [MEM] Mem hit: addr = 100, data = 00
257455 [L2] Cache Allocate: addr = 117 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
257465 [L1] Cache Allocate: addr = 3f0 data = 1f1e1d1c1b1a19181716151413121110
257465 [L1] Cache hit from L2: addr = 3f0, data = 10
257465 [TEST] CPU read @0x63b
257475 [L1] Cache miss: addr = 63b
257475 [TEST] CPU read @0x0e5
257495 [L2] Cache miss: addr = 63b
257505 [MEM] Mem hit: addr = 620, data = 20
257515 [L2] Cache Allocate: addr = 63b data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
257525 [L1] Cache Allocate: addr = 0e5 data = 3f3e3d3c3b3a39383736353433323130
257525 [L1] Cache hit from L2: addr = 0e5, data = 35
257525 [TEST] CPU read @0x71e
257535 [L1] Cache miss: addr = 71e
257535 [TEST] CPU read @0x0d2
257555 [L2] Cache miss: addr = 71e
257565 [MEM] Mem hit: addr = 700, data = 00
257575 [L2] Cache Allocate: addr = 71e data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
257585 [L1] Cache Allocate: addr = 0d2 data = 1f1e1d1c1b1a19181716151413121110
257585 [L1] Cache hit from L2: addr = 0d2, data = 12
257585 [TEST] CPU read @0x692
257595 [L1] Cache miss: addr = 692
257595 [TEST] CPU read @0x709
257615 [L2] Cache miss: addr = 692
257625 [MEM] Mem hit: addr = 680, data = 80
257635 [L2] Cache Allocate: addr = 692 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
257645 [L1] Cache Allocate: addr = 709 data = 9f9e9d9c9b9a99989796959493929190
257645 [L1] Cache hit from L2: addr = 709, data = 99
257645 [TEST] CPU read @0x216
257655 [L1] Cache miss: addr = 216
257655 [TEST] CPU read @0x770
257675 [L2] Cache miss: addr = 216
257685 [MEM] Mem hit: addr = 200, data = 00
257695 [L2] Cache Allocate: addr = 216 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
257705 [L1] Cache Allocate: addr = 770 data = 1f1e1d1c1b1a19181716151413121110
257705 [L1] Cache hit from L2: addr = 770, data = 10
257705 [TEST] CPU read @0x01f
257715 [L1] Cache miss: addr = 01f
257715 [TEST] CPU read @0x2ae
257735 [L2] Cache miss: addr = 01f
257745 [MEM] Mem hit: addr = 000, data = 00
257755 [L2] Cache Allocate: addr = 01f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
257765 [L1] Cache Allocate: addr = 2ae data = 1f1e1d1c1b1a19181716151413121110
257765 [L1] Cache hit from L2: addr = 2ae, data = 1e
257765 [TEST] CPU read @0x1b0
257775 [L1] Cache miss: addr = 1b0
257775 [TEST] CPU read @0x155
257795 [L2] Cache miss: addr = 1b0
257805 [MEM] Mem hit: addr = 1a0, data = a0
257815 [L2] Cache Allocate: addr = 1b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
257825 [L1] Cache Allocate: addr = 155 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
257825 [L1] Cache hit from L2: addr = 155, data = b5
257825 [TEST] CPU read @0x626
257835 [L1] Cache miss: addr = 626
257835 [TEST] CPU read @0x2aa
257855 [L2] Cache hit: addr = 626, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
257865 [L1] Cache Allocate: addr = 2aa data = 2f2e2d2c2b2a29282726252423222120
257865 [L1] Cache hit from L2: addr = 2aa, data = 2a
257865 [TEST] CPU read @0x4d6
257875 [L1] Cache miss: addr = 4d6
257875 [TEST] CPU read @0x307
257895 [L2] Cache miss: addr = 4d6
257905 [MEM] Mem hit: addr = 4c0, data = c0
257915 [L2] Cache Allocate: addr = 4d6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
257925 [L1] Cache Allocate: addr = 307 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
257925 [L1] Cache hit from L2: addr = 307, data = d7
257925 [TEST] CPU read @0x6e1
257935 [L1] Cache miss: addr = 6e1
257935 [TEST] CPU read @0x6b7
257955 [L2] Cache miss: addr = 6e1
257965 [MEM] Mem hit: addr = 6e0, data = e0
257975 [L2] Cache Allocate: addr = 6e1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
257985 [L1] Cache Allocate: addr = 6b7 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
257985 [L1] Cache hit from L2: addr = 6b7, data = e7
257985 [TEST] CPU read @0x575
257995 [L1] Cache miss: addr = 575
257995 [TEST] CPU read @0x179
258015 [L2] Cache miss: addr = 575
258025 [MEM] Mem hit: addr = 560, data = 60
258035 [L2] Cache Allocate: addr = 575 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
258045 [L1] Cache Allocate: addr = 179 data = 7f7e7d7c7b7a79787776757473727170
258045 [L1] Cache hit from L2: addr = 179, data = 79
258045 [TEST] CPU read @0x067
258055 [L1] Cache miss: addr = 067
258055 [TEST] CPU read @0x4e0
258075 [L2] Cache miss: addr = 067
258085 [MEM] Mem hit: addr = 060, data = 60
258095 [L2] Cache Allocate: addr = 067 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
258105 [L1] Cache Allocate: addr = 4e0 data = 6f6e6d6c6b6a69686766656463626160
258105 [L1] Cache hit from L2: addr = 4e0, data = 60
258105 [TEST] CPU read @0x558
258115 [L1] Cache miss: addr = 558
258115 [TEST] CPU read @0x6cf
258135 [L2] Cache hit: addr = 558, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
258145 [L1] Cache Allocate: addr = 6cf data = 4f4e4d4c4b4a49484746454443424140
258145 [L1] Cache hit from L2: addr = 6cf, data = 4f
258145 [TEST] CPU read @0x7c4
258155 [L1] Cache miss: addr = 7c4
258155 [TEST] CPU read @0x1a7
258175 [L2] Cache miss: addr = 7c4
258185 [MEM] Mem hit: addr = 7c0, data = c0
258195 [L2] Cache Allocate: addr = 7c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
258205 [L1] Cache Allocate: addr = 1a7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
258205 [L1] Cache hit from L2: addr = 1a7, data = c7
258205 [TEST] CPU read @0x6aa
258215 [L1] Cache miss: addr = 6aa
258215 [TEST] CPU read @0x62d
258235 [L2] Cache miss: addr = 6aa
258245 [MEM] Mem hit: addr = 6a0, data = a0
258255 [L2] Cache Allocate: addr = 6aa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
258265 [L1] Cache Allocate: addr = 62d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
258265 [L1] Cache hit from L2: addr = 62d, data = ad
258265 [TEST] CPU read @0x686
258275 [L1] Cache miss: addr = 686
258275 [TEST] CPU read @0x563
258295 [L2] Cache hit: addr = 686, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
258305 [L1] Cache Allocate: addr = 563 data = 8f8e8d8c8b8a89888786858483828180
258305 [L1] Cache hit from L2: addr = 563, data = 83
258305 [TEST] CPU read @0x632
258315 [L1] Cache miss: addr = 632
258315 [TEST] CPU read @0x1bc
258335 [L2] Cache hit: addr = 632, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
258345 [L1] Cache Allocate: addr = 1bc data = 2f2e2d2c2b2a29282726252423222120
258345 [L1] Cache hit from L2: addr = 1bc, data = 2c
258345 [TEST] CPU read @0x2b1
258355 [L1] Cache miss: addr = 2b1
258355 [TEST] CPU read @0x0c5
258375 [L2] Cache miss: addr = 2b1
258385 [MEM] Mem hit: addr = 2a0, data = a0
258395 [L2] Cache Allocate: addr = 2b1 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
258405 [L1] Cache Allocate: addr = 0c5 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
258405 [L1] Cache hit from L2: addr = 0c5, data = b5
258405 [TEST] CPU read @0x0e5
258415 [L1] Cache miss: addr = 0e5
258415 [TEST] CPU read @0x5b2
258435 [L2] Cache miss: addr = 0e5
258445 [MEM] Mem hit: addr = 0e0, data = e0
258455 [L2] Cache Allocate: addr = 0e5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
258465 [L1] Cache Allocate: addr = 5b2 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
258465 [L1] Cache hit from L2: addr = 5b2, data = e2
258465 [TEST] CPU read @0x058
258475 [L1] Cache miss: addr = 058
258475 [TEST] CPU read @0x606
258495 [L2] Cache miss: addr = 058
258505 [MEM] Mem hit: addr = 040, data = 40
258515 [L2] Cache Allocate: addr = 058 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
258525 [L1] Cache Allocate: addr = 606 data = 5f5e5d5c5b5a59585756555453525150
258525 [L1] Cache hit from L2: addr = 606, data = 56
258525 [TEST] CPU read @0x3eb
258535 [L1] Cache miss: addr = 3eb
258535 [TEST] CPU read @0x07e
258555 [L2] Cache miss: addr = 3eb
258565 [MEM] Mem hit: addr = 3e0, data = e0
258575 [L2] Cache Allocate: addr = 3eb data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
258585 [L1] Cache Allocate: addr = 07e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
258585 [L1] Cache hit from L2: addr = 07e, data = ee
258585 [TEST] CPU read @0x3c8
258595 [L1] Cache miss: addr = 3c8
258595 [TEST] CPU read @0x1ad
258615 [L2] Cache miss: addr = 3c8
258625 [MEM] Mem hit: addr = 3c0, data = c0
258635 [L2] Cache Allocate: addr = 3c8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
258645 [L1] Cache Allocate: addr = 1ad data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
258645 [L1] Cache hit from L2: addr = 1ad, data = cd
258645 [TEST] CPU read @0x79f
258655 [L1] Cache miss: addr = 79f
258655 [TEST] CPU read @0x1e8
258675 [L2] Cache miss: addr = 79f
258685 [MEM] Mem hit: addr = 780, data = 80
258695 [L2] Cache Allocate: addr = 79f data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
258705 [L1] Cache Allocate: addr = 1e8 data = 9f9e9d9c9b9a99989796959493929190
258705 [L1] Cache hit from L2: addr = 1e8, data = 98
258705 [TEST] CPU read @0x494
258715 [L1] Cache miss: addr = 494
258715 [TEST] CPU read @0x565
258735 [L2] Cache miss: addr = 494
258745 [MEM] Mem hit: addr = 480, data = 80
258755 [L2] Cache Allocate: addr = 494 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
258765 [L1] Cache Allocate: addr = 565 data = 9f9e9d9c9b9a99989796959493929190
258765 [L1] Cache hit from L2: addr = 565, data = 95
258765 [TEST] CPU read @0x3b7
258775 [L1] Cache miss: addr = 3b7
258775 [TEST] CPU read @0x041
258795 [L2] Cache miss: addr = 3b7
258805 [MEM] Mem hit: addr = 3a0, data = a0
258815 [L2] Cache Allocate: addr = 3b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
258825 [L1] Cache Allocate: addr = 041 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
258825 [L1] Cache hit from L2: addr = 041, data = b1
258825 [TEST] CPU read @0x354
258835 [L1] Cache miss: addr = 354
258835 [TEST] CPU read @0x6e8
258855 [L2] Cache miss: addr = 354
258865 [MEM] Mem hit: addr = 340, data = 40
258875 [L2] Cache Allocate: addr = 354 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
258885 [L1] Cache Allocate: addr = 6e8 data = 5f5e5d5c5b5a59585756555453525150
258885 [L1] Cache hit from L2: addr = 6e8, data = 58
258885 [TEST] CPU read @0x01c
258895 [L1] Cache miss: addr = 01c
258895 [TEST] CPU read @0x47c
258915 [L2] Cache hit: addr = 01c, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
258925 [L1] Cache Allocate: addr = 47c data = 0f0e0d0c0b0a09080706050403020100
258925 [L1] Cache hit from L2: addr = 47c, data = 0c
258925 [TEST] CPU read @0x37b
258935 [L1] Cache miss: addr = 37b
258935 [TEST] CPU read @0x266
258955 [L2] Cache miss: addr = 37b
258965 [MEM] Mem hit: addr = 360, data = 60
258975 [L2] Cache Allocate: addr = 37b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
258985 [L1] Cache Allocate: addr = 266 data = 7f7e7d7c7b7a79787776757473727170
258985 [L1] Cache hit from L2: addr = 266, data = 76
258985 [TEST] CPU read @0x791
258995 [L1] Cache miss: addr = 791
258995 [TEST] CPU read @0x147
259015 [L2] Cache miss: addr = 791
259025 [MEM] Mem hit: addr = 780, data = 80
259035 [L2] Cache Allocate: addr = 791 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
259045 [L1] Cache Allocate: addr = 147 data = 9f9e9d9c9b9a99989796959493929190
259045 [L1] Cache hit from L2: addr = 147, data = 97
259045 [TEST] CPU read @0x01a
259055 [L1] Cache miss: addr = 01a
259055 [TEST] CPU read @0x566
259075 [L2] Cache hit: addr = 01a, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
259085 [L1] Cache Allocate: addr = 566 data = 0f0e0d0c0b0a09080706050403020100
259085 [L1] Cache hit from L2: addr = 566, data = 06
259085 [TEST] CPU read @0x4bd
259095 [L1] Cache miss: addr = 4bd
259095 [TEST] CPU read @0x6f8
259115 [L2] Cache miss: addr = 4bd
259125 [MEM] Mem hit: addr = 4a0, data = a0
259135 [L2] Cache Allocate: addr = 4bd data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
259145 [L1] Cache Allocate: addr = 6f8 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
259145 [L1] Cache hit from L2: addr = 6f8, data = b8
259145 [TEST] CPU read @0x5d8
259155 [L1] Cache miss: addr = 5d8
259155 [TEST] CPU read @0x0a4
259175 [L2] Cache miss: addr = 5d8
259185 [MEM] Mem hit: addr = 5c0, data = c0
259195 [L2] Cache Allocate: addr = 5d8 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
259205 [L1] Cache Allocate: addr = 0a4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
259205 [L1] Cache hit from L2: addr = 0a4, data = d4
259205 [TEST] CPU read @0x3b7
259215 [L1] Cache miss: addr = 3b7
259215 [TEST] CPU read @0x76f
259235 [L2] Cache miss: addr = 3b7
259245 [MEM] Mem hit: addr = 3a0, data = a0
259255 [L2] Cache Allocate: addr = 3b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
259265 [L1] Cache Allocate: addr = 76f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
259265 [L1] Cache hit from L2: addr = 76f, data = bf
259265 [TEST] CPU read @0x612
259275 [L1] Cache miss: addr = 612
259275 [TEST] CPU read @0x0d0
259295 [L2] Cache miss: addr = 612
259305 [MEM] Mem hit: addr = 600, data = 00
259315 [L2] Cache Allocate: addr = 612 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
259325 [L1] Cache Allocate: addr = 0d0 data = 1f1e1d1c1b1a19181716151413121110
259325 [L1] Cache hit from L2: addr = 0d0, data = 10
259325 [TEST] CPU read @0x5a4
259335 [L1] Cache miss: addr = 5a4
259335 [TEST] CPU read @0x0b4
259355 [L2] Cache miss: addr = 5a4
259365 [MEM] Mem hit: addr = 5a0, data = a0
259375 [L2] Cache Allocate: addr = 5a4 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
259385 [L1] Cache Allocate: addr = 0b4 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
259385 [L1] Cache hit from L2: addr = 0b4, data = a4
259385 [TEST] CPU read @0x263
259395 [L1] Cache miss: addr = 263
259395 [TEST] CPU read @0x5b5
259415 [L2] Cache hit: addr = 263, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
259425 [L1] Cache Allocate: addr = 5b5 data = 6f6e6d6c6b6a69686766656463626160
259425 [L1] Cache hit from L2: addr = 5b5, data = 65
259425 [TEST] CPU read @0x583
259435 [L1] Cache miss: addr = 583
259435 [TEST] CPU read @0x28b
259455 [L2] Cache miss: addr = 583
259465 [MEM] Mem hit: addr = 580, data = 80
259475 [L2] Cache Allocate: addr = 583 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
259485 [L1] Cache Allocate: addr = 28b data = 8f8e8d8c8b8a89888786858483828180
259485 [L1] Cache hit from L2: addr = 28b, data = 8b
259485 [TEST] CPU read @0x377
259495 [L1] Cache miss: addr = 377
259495 [TEST] CPU read @0x4c0
259515 [L2] Cache hit: addr = 377, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
259525 [L1] Cache Allocate: addr = 4c0 data = 6f6e6d6c6b6a69686766656463626160
259525 [L1] Cache hit from L2: addr = 4c0, data = 60
259525 [TEST] CPU read @0x6c2
259535 [L1] Cache miss: addr = 6c2
259535 [TEST] CPU read @0x0a1
259555 [L2] Cache hit: addr = 6c2, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
259565 [L1] Cache Allocate: addr = 0a1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
259565 [L1] Cache hit from L2: addr = 0a1, data = c1
259565 [TEST] CPU read @0x384
259575 [L1] Cache miss: addr = 384
259575 [TEST] CPU read @0x151
259595 [L2] Cache miss: addr = 384
259605 [MEM] Mem hit: addr = 380, data = 80
259615 [L2] Cache Allocate: addr = 384 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
259625 [L1] Cache Allocate: addr = 151 data = 8f8e8d8c8b8a89888786858483828180
259625 [L1] Cache hit from L2: addr = 151, data = 81
259625 [TEST] CPU read @0x1aa
259635 [L1] Cache miss: addr = 1aa
259635 [TEST] CPU read @0x6a7
259655 [L2] Cache miss: addr = 1aa
259665 [MEM] Mem hit: addr = 1a0, data = a0
259675 [L2] Cache Allocate: addr = 1aa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
259685 [L1] Cache Allocate: addr = 6a7 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
259685 [L1] Cache hit from L2: addr = 6a7, data = a7
259685 [TEST] CPU read @0x038
259695 [L1] Cache miss: addr = 038
259695 [TEST] CPU read @0x0dd
259715 [L2] Cache miss: addr = 038
259725 [MEM] Mem hit: addr = 020, data = 20
259735 [L2] Cache Allocate: addr = 038 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
259745 [L1] Cache Allocate: addr = 0dd data = 3f3e3d3c3b3a39383736353433323130
259745 [L1] Cache hit from L2: addr = 0dd, data = 3d
259745 [TEST] CPU read @0x544
259755 [L1] Cache miss: addr = 544
259755 [TEST] CPU read @0x0fb
259775 [L2] Cache hit: addr = 544, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
259785 [L1] Cache Allocate: addr = 0fb data = 4f4e4d4c4b4a49484746454443424140
259785 [L1] Cache hit from L2: addr = 0fb, data = 4b
259785 [TEST] CPU read @0x578
259795 [L1] Cache miss: addr = 578
259795 [TEST] CPU read @0x257
259815 [L2] Cache miss: addr = 578
259825 [MEM] Mem hit: addr = 560, data = 60
259835 [L2] Cache Allocate: addr = 578 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
259845 [L1] Cache Allocate: addr = 257 data = 7f7e7d7c7b7a79787776757473727170
259845 [L1] Cache hit from L2: addr = 257, data = 77
259845 [TEST] CPU read @0x7d0
259855 [L1] Cache miss: addr = 7d0
259855 [TEST] CPU read @0x223
259875 [L2] Cache miss: addr = 7d0
259885 [MEM] Mem hit: addr = 7c0, data = c0
259895 [L2] Cache Allocate: addr = 7d0 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
259905 [L1] Cache Allocate: addr = 223 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
259905 [L1] Cache hit from L2: addr = 223, data = d3
259905 [TEST] CPU read @0x1cf
259915 [L1] Cache miss: addr = 1cf
259915 [TEST] CPU read @0x3cb
259935 [L2] Cache miss: addr = 1cf
259945 [MEM] Mem hit: addr = 1c0, data = c0
259955 [L2] Cache Allocate: addr = 1cf data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
259965 [L1] Cache Allocate: addr = 3cb data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
259965 [L1] Cache hit from L2: addr = 3cb, data = cb
259965 [TEST] CPU read @0x459
259975 [L1] Cache miss: addr = 459
259975 [TEST] CPU read @0x6d4
259995 [L2] Cache miss: addr = 459
260005 [MEM] Mem hit: addr = 440, data = 40
260015 [L2] Cache Allocate: addr = 459 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
260025 [L1] Cache Allocate: addr = 6d4 data = 5f5e5d5c5b5a59585756555453525150
260025 [L1] Cache hit from L2: addr = 6d4, data = 54
260025 [TEST] CPU read @0x4d3
260035 [L1] Cache miss: addr = 4d3
260035 [TEST] CPU read @0x2b6
260055 [L2] Cache miss: addr = 4d3
260065 [MEM] Mem hit: addr = 4c0, data = c0
260075 [L2] Cache Allocate: addr = 4d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
260085 [L1] Cache Allocate: addr = 2b6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
260085 [L1] Cache hit from L2: addr = 2b6, data = d6
260085 [TEST] CPU read @0x18c
260095 [L1] Cache miss: addr = 18c
260095 [TEST] CPU read @0x5b3
260115 [L2] Cache hit: addr = 18c, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
260125 [L1] Cache Allocate: addr = 5b3 data = 8f8e8d8c8b8a89888786858483828180
260125 [L1] Cache hit from L2: addr = 5b3, data = 83
260125 [TEST] CPU read @0x571
260135 [L1] Cache miss: addr = 571
260135 [TEST] CPU read @0x306
260155 [L2] Cache hit: addr = 571, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
260165 [L1] Cache Allocate: addr = 306 data = 6f6e6d6c6b6a69686766656463626160
260165 [L1] Cache hit from L2: addr = 306, data = 66
260165 [TEST] CPU read @0x163
260175 [L1] Cache miss: addr = 163
260175 [TEST] CPU read @0x58b
260195 [L2] Cache miss: addr = 163
260205 [MEM] Mem hit: addr = 160, data = 60
260215 [L2] Cache Allocate: addr = 163 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
260225 [L1] Cache Allocate: addr = 58b data = 6f6e6d6c6b6a69686766656463626160
260225 [L1] Cache hit from L2: addr = 58b, data = 6b
260225 [TEST] CPU read @0x560
260235 [L1] Cache miss: addr = 560
260235 [TEST] CPU read @0x237
260255 [L2] Cache miss: addr = 560
260265 [MEM] Mem hit: addr = 560, data = 60
260275 [L2] Cache Allocate: addr = 560 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
260285 [L1] Cache Allocate: addr = 237 data = 6f6e6d6c6b6a69686766656463626160
260285 [L1] Cache hit from L2: addr = 237, data = 67
260285 [TEST] CPU read @0x6bc
260295 [L1] Cache miss: addr = 6bc
260295 [TEST] CPU read @0x43f
260315 [L2] Cache miss: addr = 6bc
260325 [MEM] Mem hit: addr = 6a0, data = a0
260335 [L2] Cache Allocate: addr = 6bc data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
260345 [L1] Cache Allocate: addr = 43f data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
260345 [L1] Cache hit from L2: addr = 43f, data = bf
260345 [TEST] CPU read @0x2a3
260355 [L1] Cache miss: addr = 2a3
260355 [TEST] CPU read @0x398
260375 [L2] Cache miss: addr = 2a3
260385 [MEM] Mem hit: addr = 2a0, data = a0
260395 [L2] Cache Allocate: addr = 2a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
260405 [L1] Cache Allocate: addr = 398 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
260405 [L1] Cache hit from L2: addr = 398, data = a8
260405 [TEST] CPU read @0x77b
260415 [L1] Cache miss: addr = 77b
260415 [TEST] CPU read @0x013
260435 [L2] Cache miss: addr = 77b
260445 [MEM] Mem hit: addr = 760, data = 60
260455 [L2] Cache Allocate: addr = 77b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
260465 [L1] Cache Allocate: addr = 013 data = 7f7e7d7c7b7a79787776757473727170
260465 [L1] Cache hit from L2: addr = 013, data = 73
260465 [TEST] CPU read @0x169
260475 [L1] Cache miss: addr = 169
260475 [TEST] CPU read @0x21c
260495 [L2] Cache miss: addr = 169
260505 [MEM] Mem hit: addr = 160, data = 60
260515 [L2] Cache Allocate: addr = 169 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
260525 [L1] Cache Allocate: addr = 21c data = 6f6e6d6c6b6a69686766656463626160
260525 [L1] Cache hit from L2: addr = 21c, data = 6c
260525 [TEST] CPU read @0x741
260535 [L1] Cache miss: addr = 741
260535 [TEST] CPU read @0x4a2
260555 [L2] Cache miss: addr = 741
260565 [MEM] Mem hit: addr = 740, data = 40
260575 [L2] Cache Allocate: addr = 741 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
260585 [L1] Cache Allocate: addr = 4a2 data = 4f4e4d4c4b4a49484746454443424140
260585 [L1] Cache hit from L2: addr = 4a2, data = 42
260585 [TEST] CPU read @0x42c
260595 [L1] Cache miss: addr = 42c
260595 [TEST] CPU read @0x1b2
260615 [L2] Cache miss: addr = 42c
260625 [MEM] Mem hit: addr = 420, data = 20
260635 [L2] Cache Allocate: addr = 42c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
260645 [L1] Cache Allocate: addr = 1b2 data = 2f2e2d2c2b2a29282726252423222120
260645 [L1] Cache hit from L2: addr = 1b2, data = 22
260645 [TEST] CPU read @0x063
260655 [L1] Cache miss: addr = 063
260655 [TEST] CPU read @0x424
260675 [L2] Cache miss: addr = 063
260685 [MEM] Mem hit: addr = 060, data = 60
260695 [L2] Cache Allocate: addr = 063 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
260705 [L1] Cache Allocate: addr = 424 data = 6f6e6d6c6b6a69686766656463626160
260705 [L1] Cache hit from L2: addr = 424, data = 64
260705 [TEST] CPU read @0x157
260715 [L1] Cache miss: addr = 157
260715 [TEST] CPU read @0x1ae
260735 [L2] Cache miss: addr = 157
260745 [MEM] Mem hit: addr = 140, data = 40
260755 [L2] Cache Allocate: addr = 157 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
260765 [L1] Cache Allocate: addr = 1ae data = 5f5e5d5c5b5a59585756555453525150
260765 [L1] Cache hit from L2: addr = 1ae, data = 5e
260765 [TEST] CPU read @0x01f
260775 [L1] Cache miss: addr = 01f
260775 [TEST] CPU read @0x547
260795 [L2] Cache miss: addr = 01f
260805 [MEM] Mem hit: addr = 000, data = 00
260815 [L2] Cache Allocate: addr = 01f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
260825 [L1] Cache Allocate: addr = 547 data = 1f1e1d1c1b1a19181716151413121110
260825 [L1] Cache hit from L2: addr = 547, data = 17
260825 [TEST] CPU read @0x166
260835 [L1] Cache miss: addr = 166
260835 [TEST] CPU read @0x720
260855 [L2] Cache miss: addr = 166
260865 [MEM] Mem hit: addr = 160, data = 60
260875 [L2] Cache Allocate: addr = 166 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
260885 [L1] Cache Allocate: addr = 720 data = 6f6e6d6c6b6a69686766656463626160
260885 [L1] Cache hit from L2: addr = 720, data = 60
260885 [TEST] CPU read @0x4cc
260895 [L1] Cache miss: addr = 4cc
260895 [TEST] CPU read @0x74d
260915 [L2] Cache hit: addr = 4cc, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
260925 [L1] Cache Allocate: addr = 74d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
260925 [L1] Cache hit from L2: addr = 74d, data = cd
260925 [TEST] CPU read @0x3b6
260935 [L1] Cache miss: addr = 3b6
260935 [TEST] CPU read @0x7a3
260955 [L2] Cache miss: addr = 3b6
260965 [MEM] Mem hit: addr = 3a0, data = a0
260975 [L2] Cache Allocate: addr = 3b6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
260985 [L1] Cache Allocate: addr = 7a3 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
260985 [L1] Cache hit from L2: addr = 7a3, data = b3
260985 [TEST] CPU read @0x7f1
260995 [L1] Cache miss: addr = 7f1
260995 [TEST] CPU read @0x3ab
261015 [L2] Cache miss: addr = 7f1
261025 [MEM] Mem hit: addr = 7e0, data = e0
261035 [L2] Cache Allocate: addr = 7f1 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
261045 [L1] Cache Allocate: addr = 3ab data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
261045 [L1] Cache hit from L2: addr = 3ab, data = fb
261045 [TEST] CPU read @0x1f7
261055 [L1] Cache miss: addr = 1f7
261055 [TEST] CPU read @0x29f
261075 [L2] Cache miss: addr = 1f7
261085 [MEM] Mem hit: addr = 1e0, data = e0
261095 [L2] Cache Allocate: addr = 1f7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
261105 [L1] Cache Allocate: addr = 29f data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
261105 [L1] Cache hit from L2: addr = 29f, data = ff
261105 [TEST] CPU read @0x204
261115 [L1] Cache miss: addr = 204
261115 [TEST] CPU read @0x1e0
261135 [L2] Cache miss: addr = 204
261145 [MEM] Mem hit: addr = 200, data = 00
261155 [L2] Cache Allocate: addr = 204 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
261165 [L1] Cache Allocate: addr = 1e0 data = 0f0e0d0c0b0a09080706050403020100
261165 [L1] Cache hit from L2: addr = 1e0, data = 00
261165 [TEST] CPU read @0x795
261175 [L1] Cache miss: addr = 795
261175 [TEST] CPU read @0x262
261195 [L2] Cache miss: addr = 795
261205 [MEM] Mem hit: addr = 780, data = 80
261215 [L2] Cache Allocate: addr = 795 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
261225 [L1] Cache Allocate: addr = 262 data = 9f9e9d9c9b9a99989796959493929190
261225 [L1] Cache hit from L2: addr = 262, data = 92
261225 [TEST] CPU read @0x6c9
261235 [L1] Cache miss: addr = 6c9
261235 [TEST] CPU read @0x7ba
261255 [L2] Cache hit: addr = 6c9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
261265 [L1] Cache Allocate: addr = 7ba data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
261265 [L1] Cache hit from L2: addr = 7ba, data = ca
261265 [TEST] CPU read @0x3dd
261275 [L1] Cache miss: addr = 3dd
261275 [TEST] CPU read @0x61a
261295 [L2] Cache miss: addr = 3dd
261305 [MEM] Mem hit: addr = 3c0, data = c0
261315 [L2] Cache Allocate: addr = 3dd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
261325 [L1] Cache Allocate: addr = 61a data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
261325 [L1] Cache hit from L2: addr = 61a, data = da
261325 [TEST] CPU read @0x700
261335 [L1] Cache miss: addr = 700
261335 [TEST] CPU read @0x1c3
261355 [L2] Cache miss: addr = 700
261365 [MEM] Mem hit: addr = 700, data = 00
261375 [L2] Cache Allocate: addr = 700 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
261385 [L1] Cache Allocate: addr = 1c3 data = 0f0e0d0c0b0a09080706050403020100
261385 [L1] Cache hit from L2: addr = 1c3, data = 03
261385 [TEST] CPU read @0x74f
261395 [L1] Cache miss: addr = 74f
261395 [TEST] CPU read @0x52b
261415 [L2] Cache miss: addr = 74f
261425 [MEM] Mem hit: addr = 740, data = 40
261435 [L2] Cache Allocate: addr = 74f data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
261445 [L1] Cache Allocate: addr = 52b data = 4f4e4d4c4b4a49484746454443424140
261445 [L1] Cache hit from L2: addr = 52b, data = 4b
261445 [TEST] CPU read @0x369
261455 [L1] Cache miss: addr = 369
261455 [TEST] CPU read @0x30f
261475 [L2] Cache miss: addr = 369
261485 [MEM] Mem hit: addr = 360, data = 60
261495 [L2] Cache Allocate: addr = 369 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
261505 [L1] Cache Allocate: addr = 30f data = 6f6e6d6c6b6a69686766656463626160
261505 [L1] Cache hit from L2: addr = 30f, data = 6f
261505 [TEST] CPU read @0x1e5
261515 [L1] Cache miss: addr = 1e5
261515 [TEST] CPU read @0x3bc
261535 [L2] Cache hit: addr = 1e5, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
261545 [L1] Cache Allocate: addr = 3bc data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
261545 [L1] Cache hit from L2: addr = 3bc, data = ec
261545 [TEST] CPU read @0x2c5
261555 [L1] Cache miss: addr = 2c5
261555 [TEST] CPU read @0x11d
261575 [L2] Cache miss: addr = 2c5
261585 [MEM] Mem hit: addr = 2c0, data = c0
261595 [L2] Cache Allocate: addr = 2c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
261605 [L1] Cache Allocate: addr = 11d data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
261605 [L1] Cache hit from L2: addr = 11d, data = cd
261605 [TEST] CPU read @0x3aa
261615 [L1] Cache miss: addr = 3aa
261615 [TEST] CPU read @0x020
261635 [L2] Cache hit: addr = 3aa, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
261645 [L1] Cache Allocate: addr = 020 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
261645 [L1] Cache hit from L2: addr = 020, data = a0
261645 [TEST] CPU read @0x3de
261655 [L1] Cache miss: addr = 3de
261655 [TEST] CPU read @0x610
261675 [L2] Cache miss: addr = 3de
261685 [MEM] Mem hit: addr = 3c0, data = c0
261695 [L2] Cache Allocate: addr = 3de data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
261705 [L1] Cache Allocate: addr = 610 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
261705 [L1] Cache hit from L2: addr = 610, data = d0
261705 [TEST] CPU read @0x07d
261715 [L1] Cache miss: addr = 07d
261715 [TEST] CPU read @0x3e7
261735 [L2] Cache miss: addr = 07d
261745 [MEM] Mem hit: addr = 060, data = 60
261755 [L2] Cache Allocate: addr = 07d data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
261765 [L1] Cache Allocate: addr = 3e7 data = 7f7e7d7c7b7a79787776757473727170
261765 [L1] Cache hit from L2: addr = 3e7, data = 77
261765 [TEST] CPU read @0x238
261775 [L1] Cache miss: addr = 238
261775 [TEST] CPU read @0x6e6
261795 [L2] Cache miss: addr = 238
261805 [MEM] Mem hit: addr = 220, data = 20
261815 [L2] Cache Allocate: addr = 238 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
261825 [L1] Cache Allocate: addr = 6e6 data = 3f3e3d3c3b3a39383736353433323130
261825 [L1] Cache hit from L2: addr = 6e6, data = 36
261825 [TEST] CPU read @0x158
261835 [L1] Cache miss: addr = 158
261835 [TEST] CPU read @0x12c
261855 [L2] Cache miss: addr = 158
261865 [MEM] Mem hit: addr = 140, data = 40
261875 [L2] Cache Allocate: addr = 158 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
261885 [L1] Cache Allocate: addr = 12c data = 5f5e5d5c5b5a59585756555453525150
261885 [L1] Cache hit from L2: addr = 12c, data = 5c
261885 [TEST] CPU read @0x57c
261895 [L1] Cache miss: addr = 57c
261895 [TEST] CPU read @0x0f3
261915 [L2] Cache miss: addr = 57c
261925 [MEM] Mem hit: addr = 560, data = 60
261935 [L2] Cache Allocate: addr = 57c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
261945 [L1] Cache Allocate: addr = 0f3 data = 7f7e7d7c7b7a79787776757473727170
261945 [L1] Cache hit from L2: addr = 0f3, data = 73
261945 [TEST] CPU read @0x4e7
261955 [L1] Cache miss: addr = 4e7
261955 [TEST] CPU read @0x40c
261975 [L2] Cache miss: addr = 4e7
261985 [MEM] Mem hit: addr = 4e0, data = e0
261995 [L2] Cache Allocate: addr = 4e7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
262005 [L1] Cache Allocate: addr = 40c data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
262005 [L1] Cache hit from L2: addr = 40c, data = ec
262005 [TEST] CPU read @0x742
262015 [L1] Cache miss: addr = 742
262015 [TEST] CPU read @0x556
262035 [L2] Cache miss: addr = 742
262045 [MEM] Mem hit: addr = 740, data = 40
262055 [L2] Cache Allocate: addr = 742 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
262065 [L1] Cache Allocate: addr = 556 data = 4f4e4d4c4b4a49484746454443424140
262065 [L1] Cache hit from L2: addr = 556, data = 46
262065 [TEST] CPU read @0x0df
262075 [L1] Cache miss: addr = 0df
262075 [TEST] CPU read @0x1c5
262095 [L2] Cache miss: addr = 0df
262105 [MEM] Mem hit: addr = 0c0, data = c0
262115 [L2] Cache Allocate: addr = 0df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
262125 [L1] Cache Allocate: addr = 1c5 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
262125 [L1] Cache hit from L2: addr = 1c5, data = d5
262125 [TEST] CPU read @0x038
262135 [L1] Cache miss: addr = 038
262135 [TEST] CPU read @0x097
262155 [L2] Cache miss: addr = 038
262165 [MEM] Mem hit: addr = 020, data = 20
262175 [L2] Cache Allocate: addr = 038 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
262185 [L1] Cache Allocate: addr = 097 data = 3f3e3d3c3b3a39383736353433323130
262185 [L1] Cache hit from L2: addr = 097, data = 37
262185 [TEST] CPU read @0x2cd
262195 [L1] Cache miss: addr = 2cd
262195 [TEST] CPU read @0x465
262215 [L2] Cache miss: addr = 2cd
262225 [MEM] Mem hit: addr = 2c0, data = c0
262235 [L2] Cache Allocate: addr = 2cd data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
262245 [L1] Cache Allocate: addr = 465 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
262245 [L1] Cache hit from L2: addr = 465, data = c5
262245 [TEST] CPU read @0x561
262255 [L1] Cache miss: addr = 561
262255 [TEST] CPU read @0x034
262275 [L2] Cache hit: addr = 561, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
262285 [L1] Cache Allocate: addr = 034 data = 6f6e6d6c6b6a69686766656463626160
262285 [L1] Cache hit from L2: addr = 034, data = 64
262285 [TEST] CPU read @0x6d9
262295 [L1] Cache miss: addr = 6d9
262295 [TEST] CPU read @0x19b
262315 [L2] Cache hit: addr = 6d9, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
262325 [L1] Cache Allocate: addr = 19b data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
262325 [L1] Cache hit from L2: addr = 19b, data = cb
262325 [TEST] CPU read @0x163
262335 [L1] Cache miss: addr = 163
262335 [TEST] CPU read @0x146
262355 [L2] Cache miss: addr = 163
262365 [MEM] Mem hit: addr = 160, data = 60
262375 [L2] Cache Allocate: addr = 163 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
262385 [L1] Cache Allocate: addr = 146 data = 6f6e6d6c6b6a69686766656463626160
262385 [L1] Cache hit from L2: addr = 146, data = 66
262385 [TEST] CPU read @0x432
262395 [L1] Cache miss: addr = 432
262395 [TEST] CPU read @0x287
262415 [L2] Cache miss: addr = 432
262425 [MEM] Mem hit: addr = 420, data = 20
262435 [L2] Cache Allocate: addr = 432 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
262445 [L1] Cache Allocate: addr = 287 data = 3f3e3d3c3b3a39383736353433323130
262445 [L1] Cache hit from L2: addr = 287, data = 37
262445 [TEST] CPU read @0x792
262455 [L1] Cache miss: addr = 792
262455 [TEST] CPU read @0x505
262475 [L2] Cache hit: addr = 792, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
262485 [L1] Cache Allocate: addr = 505 data = 8f8e8d8c8b8a89888786858483828180
262485 [L1] Cache hit from L2: addr = 505, data = 85
262485 [TEST] CPU read @0x498
262495 [L1] Cache miss: addr = 498
262495 [TEST] CPU read @0x618
262515 [L2] Cache miss: addr = 498
262525 [MEM] Mem hit: addr = 480, data = 80
262535 [L2] Cache Allocate: addr = 498 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
262545 [L1] Cache Allocate: addr = 618 data = 9f9e9d9c9b9a99989796959493929190
262545 [L1] Cache hit from L2: addr = 618, data = 98
262545 [TEST] CPU read @0x3c6
262555 [L1] Cache miss: addr = 3c6
262555 [TEST] CPU read @0x754
262575 [L2] Cache miss: addr = 3c6
262585 [MEM] Mem hit: addr = 3c0, data = c0
262595 [L2] Cache Allocate: addr = 3c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
262605 [L1] Cache Allocate: addr = 754 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
262605 [L1] Cache hit from L2: addr = 754, data = c4
262605 [TEST] CPU read @0x1c7
262615 [L1] Cache miss: addr = 1c7
262615 [TEST] CPU read @0x0db
262635 [L2] Cache miss: addr = 1c7
262645 [MEM] Mem hit: addr = 1c0, data = c0
262655 [L2] Cache Allocate: addr = 1c7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
262665 [L1] Cache Allocate: addr = 0db data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
262665 [L1] Cache hit from L2: addr = 0db, data = cb
262665 [TEST] CPU read @0x398
262675 [L1] Cache miss: addr = 398
262675 [TEST] CPU read @0x71b
262695 [L2] Cache miss: addr = 398
262705 [MEM] Mem hit: addr = 380, data = 80
262715 [L2] Cache Allocate: addr = 398 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
262725 [L1] Cache Allocate: addr = 71b data = 9f9e9d9c9b9a99989796959493929190
262725 [L1] Cache hit from L2: addr = 71b, data = 9b
262725 [TEST] CPU read @0x728
262735 [L1] Cache miss: addr = 728
262735 [TEST] CPU read @0x4c9
262755 [L2] Cache miss: addr = 728
262765 [MEM] Mem hit: addr = 720, data = 20
262775 [L2] Cache Allocate: addr = 728 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
262785 [L1] Cache Allocate: addr = 4c9 data = 2f2e2d2c2b2a29282726252423222120
262785 [L1] Cache hit from L2: addr = 4c9, data = 29
262785 [TEST] CPU read @0x11c
262795 [L1] Cache miss: addr = 11c
262795 [TEST] CPU read @0x59d
262815 [L2] Cache miss: addr = 11c
262825 [MEM] Mem hit: addr = 100, data = 00
262835 [L2] Cache Allocate: addr = 11c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
262845 [L1] Cache Allocate: addr = 59d data = 1f1e1d1c1b1a19181716151413121110
262845 [L1] Cache hit from L2: addr = 59d, data = 1d
262845 [TEST] CPU read @0x19b
262855 [L1] Cache miss: addr = 19b
262855 [TEST] CPU read @0x4f6
262875 [L2] Cache hit: addr = 19b, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
262885 [L1] Cache Allocate: addr = 4f6 data = 8f8e8d8c8b8a89888786858483828180
262885 [L1] Cache hit from L2: addr = 4f6, data = 86
262885 [TEST] CPU read @0x2ad
262895 [L1] Cache miss: addr = 2ad
262895 [TEST] CPU read @0x185
262915 [L2] Cache miss: addr = 2ad
262925 [MEM] Mem hit: addr = 2a0, data = a0
262935 [L2] Cache Allocate: addr = 2ad data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
262945 [L1] Cache Allocate: addr = 185 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
262945 [L1] Cache hit from L2: addr = 185, data = a5
262945 [TEST] CPU read @0x4b2
262955 [L1] Cache miss: addr = 4b2
262955 [TEST] CPU read @0x0a9
262975 [L2] Cache miss: addr = 4b2
262985 [MEM] Mem hit: addr = 4a0, data = a0
262995 [L2] Cache Allocate: addr = 4b2 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
263005 [L1] Cache Allocate: addr = 0a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
263005 [L1] Cache hit from L2: addr = 0a9, data = b9
263005 [TEST] CPU read @0x2ed
263015 [L1] Cache miss: addr = 2ed
263015 [TEST] CPU read @0x3e5
263035 [L2] Cache miss: addr = 2ed
263045 [MEM] Mem hit: addr = 2e0, data = e0
263055 [L2] Cache Allocate: addr = 2ed data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
263065 [L1] Cache Allocate: addr = 3e5 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
263065 [L1] Cache hit from L2: addr = 3e5, data = e5
263065 [TEST] CPU read @0x234
263075 [L1] Cache miss: addr = 234
263075 [TEST] CPU read @0x0d0
263095 [L2] Cache miss: addr = 234
263105 [MEM] Mem hit: addr = 220, data = 20
263115 [L2] Cache Allocate: addr = 234 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
263125 [L1] Cache Allocate: addr = 0d0 data = 3f3e3d3c3b3a39383736353433323130
263125 [L1] Cache hit from L2: addr = 0d0, data = 30
263125 [TEST] CPU read @0x586
263135 [L1] Cache miss: addr = 586
263135 [TEST] CPU read @0x0db
263155 [L2] Cache miss: addr = 586
263165 [MEM] Mem hit: addr = 580, data = 80
263175 [L2] Cache Allocate: addr = 586 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
263185 [L1] Cache Allocate: addr = 0db data = 8f8e8d8c8b8a89888786858483828180
263185 [L1] Cache hit from L2: addr = 0db, data = 8b
263185 [TEST] CPU read @0x442
263195 [L1] Cache miss: addr = 442
263195 [TEST] CPU read @0x242
263215 [L2] Cache miss: addr = 442
263225 [MEM] Mem hit: addr = 440, data = 40
263235 [L2] Cache Allocate: addr = 442 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
263245 [L1] Cache Allocate: addr = 242 data = 4f4e4d4c4b4a49484746454443424140
263245 [L1] Cache hit from L2: addr = 242, data = 42
263245 [TEST] CPU read @0x6ca
263255 [L1] Cache miss: addr = 6ca
263255 [TEST] CPU read @0x716
263275 [L2] Cache hit: addr = 6ca, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
263285 [L1] Cache Allocate: addr = 716 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
263285 [L1] Cache hit from L2: addr = 716, data = c6
263285 [TEST] CPU read @0x1f9
263295 [L1] Cache miss: addr = 1f9
263295 [TEST] CPU read @0x2d8
263315 [L2] Cache miss: addr = 1f9
263325 [MEM] Mem hit: addr = 1e0, data = e0
263335 [L2] Cache Allocate: addr = 1f9 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
263345 [L1] Cache Allocate: addr = 2d8 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
263345 [L1] Cache hit from L2: addr = 2d8, data = f8
263345 [TEST] CPU read @0x3c6
263355 [L1] Cache miss: addr = 3c6
263355 [TEST] CPU read @0x0f1
263375 [L2] Cache miss: addr = 3c6
263385 [MEM] Mem hit: addr = 3c0, data = c0
263395 [L2] Cache Allocate: addr = 3c6 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
263405 [L1] Cache Allocate: addr = 0f1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
263405 [L1] Cache hit from L2: addr = 0f1, data = c1
263405 [TEST] CPU read @0x7e4
263415 [L1] Cache miss: addr = 7e4
263415 [TEST] CPU read @0x4b8
263435 [L2] Cache miss: addr = 7e4
263445 [MEM] Mem hit: addr = 7e0, data = e0
263455 [L2] Cache Allocate: addr = 7e4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
263465 [L1] Cache Allocate: addr = 4b8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
263465 [L1] Cache hit from L2: addr = 4b8, data = e8
263465 [TEST] CPU read @0x5e7
263475 [L1] Cache miss: addr = 5e7
263475 [TEST] CPU read @0x15f
263495 [L2] Cache hit: addr = 5e7, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
263505 [L1] Cache Allocate: addr = 15f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
263505 [L1] Cache hit from L2: addr = 15f, data = ef
263505 [TEST] CPU read @0x310
263515 [L1] Cache miss: addr = 310
263515 [TEST] CPU read @0x4ef
263535 [L2] Cache miss: addr = 310
263545 [MEM] Mem hit: addr = 300, data = 00
263555 [L2] Cache Allocate: addr = 310 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
263565 [L1] Cache Allocate: addr = 4ef data = 1f1e1d1c1b1a19181716151413121110
263565 [L1] Cache hit from L2: addr = 4ef, data = 1f
263565 [TEST] CPU read @0x2c2
263575 [L1] Cache miss: addr = 2c2
263575 [TEST] CPU read @0x661
263595 [L2] Cache miss: addr = 2c2
263605 [MEM] Mem hit: addr = 2c0, data = c0
263615 [L2] Cache Allocate: addr = 2c2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
263625 [L1] Cache Allocate: addr = 661 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
263625 [L1] Cache hit from L2: addr = 661, data = c1
263625 [TEST] CPU read @0x52e
263635 [L1] Cache miss: addr = 52e
263635 [TEST] CPU read @0x7ae
263655 [L2] Cache miss: addr = 52e
263665 [MEM] Mem hit: addr = 520, data = 20
263675 [L2] Cache Allocate: addr = 52e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
263685 [L1] Cache Allocate: addr = 7ae data = 2f2e2d2c2b2a29282726252423222120
263685 [L1] Cache hit from L2: addr = 7ae, data = 2e
263685 [TEST] CPU read @0x617
263695 [L1] Cache miss: addr = 617
263695 [TEST] CPU read @0x235
263715 [L2] Cache miss: addr = 617
263725 [MEM] Mem hit: addr = 600, data = 00
263735 [L2] Cache Allocate: addr = 617 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
263745 [L1] Cache Allocate: addr = 235 data = 1f1e1d1c1b1a19181716151413121110
263745 [L1] Cache hit from L2: addr = 235, data = 15
263745 [TEST] CPU read @0x585
263755 [L1] Cache miss: addr = 585
263755 [TEST] CPU read @0x63d
263775 [L2] Cache hit: addr = 585, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
263785 [L1] Cache Allocate: addr = 63d data = 8f8e8d8c8b8a89888786858483828180
263785 [L1] Cache hit from L2: addr = 63d, data = 8d
263785 [TEST] CPU read @0x5af
263795 [L1] Cache miss: addr = 5af
263795 [TEST] CPU read @0x401
263815 [L2] Cache miss: addr = 5af
263825 [MEM] Mem hit: addr = 5a0, data = a0
263835 [L2] Cache Allocate: addr = 5af data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
263845 [L1] Cache Allocate: addr = 401 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
263845 [L1] Cache hit from L2: addr = 401, data = a1
263845 [TEST] CPU read @0x61d
263855 [L1] Cache miss: addr = 61d
263855 [TEST] CPU read @0x60d
263875 [L2] Cache hit: addr = 61d, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
263885 [L1] Cache Allocate: addr = 60d data = 0f0e0d0c0b0a09080706050403020100
263885 [L1] Cache hit from L2: addr = 60d, data = 0d
263885 [TEST] CPU read @0x225
263895 [L1] Cache miss: addr = 225
263895 [TEST] CPU read @0x42e
263915 [L2] Cache miss: addr = 225
263925 [MEM] Mem hit: addr = 220, data = 20
263935 [L2] Cache Allocate: addr = 225 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
263945 [L1] Cache Allocate: addr = 42e data = 2f2e2d2c2b2a29282726252423222120
263945 [L1] Cache hit from L2: addr = 42e, data = 2e
263945 [TEST] CPU read @0x5e8
263955 [L1] Cache miss: addr = 5e8
263955 [TEST] CPU read @0x7e8
263975 [L2] Cache hit: addr = 5e8, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
263985 [L1] Cache Allocate: addr = 7e8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
263985 [L1] Cache hit from L2: addr = 7e8, data = e8
263985 [TEST] CPU read @0x52f
263995 [L1] Cache miss: addr = 52f
263995 [TEST] CPU read @0x02a
264015 [L2] Cache miss: addr = 52f
264025 [MEM] Mem hit: addr = 520, data = 20
264035 [L2] Cache Allocate: addr = 52f data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
264045 [L1] Cache Allocate: addr = 02a data = 2f2e2d2c2b2a29282726252423222120
264045 [L1] Cache hit from L2: addr = 02a, data = 2a
264045 [TEST] CPU read @0x25c
264055 [L1] Cache miss: addr = 25c
264055 [TEST] CPU read @0x7ae
264075 [L2] Cache miss: addr = 25c
264085 [MEM] Mem hit: addr = 240, data = 40
264095 [L2] Cache Allocate: addr = 25c data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
264105 [L1] Cache Allocate: addr = 7ae data = 5f5e5d5c5b5a59585756555453525150
264105 [L1] Cache hit from L2: addr = 7ae, data = 5e
264105 [TEST] CPU read @0x391
264115 [L1] Cache miss: addr = 391
264115 [TEST] CPU read @0x4c6
264135 [L2] Cache miss: addr = 391
264145 [MEM] Mem hit: addr = 380, data = 80
264155 [L2] Cache Allocate: addr = 391 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
264165 [L1] Cache Allocate: addr = 4c6 data = 9f9e9d9c9b9a99989796959493929190
264165 [L1] Cache hit from L2: addr = 4c6, data = 96
264165 [TEST] CPU read @0x439
264175 [L1] Cache miss: addr = 439
264175 [TEST] CPU read @0x4aa
264195 [L2] Cache miss: addr = 439
264205 [MEM] Mem hit: addr = 420, data = 20
264215 [L2] Cache Allocate: addr = 439 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
264225 [L1] Cache Allocate: addr = 4aa data = 3f3e3d3c3b3a39383736353433323130
264225 [L1] Cache hit from L2: addr = 4aa, data = 3a
264225 [TEST] CPU read @0x438
264235 [L1] Cache miss: addr = 438
264235 [TEST] CPU read @0x5ee
264255 [L2] Cache hit: addr = 438, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
264265 [L1] Cache Allocate: addr = 5ee data = 2f2e2d2c2b2a29282726252423222120
264265 [L1] Cache hit from L2: addr = 5ee, data = 2e
264265 [TEST] CPU read @0x0e7
264275 [L1] Cache miss: addr = 0e7
264275 [TEST] CPU read @0x5dd
264295 [L2] Cache miss: addr = 0e7
264305 [MEM] Mem hit: addr = 0e0, data = e0
264315 [L2] Cache Allocate: addr = 0e7 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
264325 [L1] Cache Allocate: addr = 5dd data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
264325 [L1] Cache hit from L2: addr = 5dd, data = ed
264325 [TEST] CPU read @0x7ab
264335 [L1] Cache miss: addr = 7ab
264335 [TEST] CPU read @0x3f6
264355 [L2] Cache miss: addr = 7ab
264365 [MEM] Mem hit: addr = 7a0, data = a0
264375 [L2] Cache Allocate: addr = 7ab data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
264385 [L1] Cache Allocate: addr = 3f6 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
264385 [L1] Cache hit from L2: addr = 3f6, data = a6
264385 [TEST] CPU read @0x33c
264395 [L1] Cache miss: addr = 33c
264395 [TEST] CPU read @0x34c
264415 [L2] Cache miss: addr = 33c
264425 [MEM] Mem hit: addr = 320, data = 20
264435 [L2] Cache Allocate: addr = 33c data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
264445 [L1] Cache Allocate: addr = 34c data = 3f3e3d3c3b3a39383736353433323130
264445 [L1] Cache hit from L2: addr = 34c, data = 3c
264445 [TEST] CPU read @0x060
264455 [L1] Cache miss: addr = 060
264455 [TEST] CPU read @0x623
264475 [L2] Cache miss: addr = 060
264485 [MEM] Mem hit: addr = 060, data = 60
264495 [L2] Cache Allocate: addr = 060 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
264505 [L1] Cache Allocate: addr = 623 data = 6f6e6d6c6b6a69686766656463626160
264505 [L1] Cache hit from L2: addr = 623, data = 63
264505 [TEST] CPU read @0x208
264515 [L1] Cache miss: addr = 208
264515 [TEST] CPU read @0x0c2
264535 [L2] Cache miss: addr = 208
264545 [MEM] Mem hit: addr = 200, data = 00
264555 [L2] Cache Allocate: addr = 208 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
264565 [L1] Cache Allocate: addr = 0c2 data = 0f0e0d0c0b0a09080706050403020100
264565 [L1] Cache hit from L2: addr = 0c2, data = 02
264565 [TEST] CPU read @0x40c
264575 [L1] Cache miss: addr = 40c
264575 [TEST] CPU read @0x1bc
264595 [L2] Cache miss: addr = 40c
264605 [MEM] Mem hit: addr = 400, data = 00
264615 [L2] Cache Allocate: addr = 40c data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
264625 [L1] Cache Allocate: addr = 1bc data = 0f0e0d0c0b0a09080706050403020100
264625 [L1] Cache hit from L2: addr = 1bc, data = 0c
264625 [TEST] CPU read @0x230
264635 [L1] Cache miss: addr = 230
264635 [TEST] CPU read @0x7f9
264655 [L2] Cache miss: addr = 230
264665 [MEM] Mem hit: addr = 220, data = 20
264675 [L2] Cache Allocate: addr = 230 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
264685 [L1] Cache Allocate: addr = 7f9 data = 3f3e3d3c3b3a39383736353433323130
264685 [L1] Cache hit from L2: addr = 7f9, data = 39
264685 [TEST] CPU read @0x18b
264695 [L1] Cache miss: addr = 18b
264695 [TEST] CPU read @0x052
264715 [L2] Cache hit: addr = 18b, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
264725 [L1] Cache Allocate: addr = 052 data = 8f8e8d8c8b8a89888786858483828180
264725 [L1] Cache hit from L2: addr = 052, data = 82
264725 [TEST] CPU read @0x1c4
264735 [L1] Cache miss: addr = 1c4
264735 [TEST] CPU read @0x7a8
264755 [L2] Cache miss: addr = 1c4
264765 [MEM] Mem hit: addr = 1c0, data = c0
264775 [L2] Cache Allocate: addr = 1c4 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
264785 [L1] Cache Allocate: addr = 7a8 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
264785 [L1] Cache hit from L2: addr = 7a8, data = c8
264785 [TEST] CPU read @0x474
264795 [L1] Cache miss: addr = 474
264795 [TEST] CPU read @0x773
264815 [L2] Cache miss: addr = 474
264825 [MEM] Mem hit: addr = 460, data = 60
264835 [L2] Cache Allocate: addr = 474 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
264845 [L1] Cache Allocate: addr = 773 data = 7f7e7d7c7b7a79787776757473727170
264845 [L1] Cache hit from L2: addr = 773, data = 73
264845 [TEST] CPU read @0x4dc
264855 [L1] Cache miss: addr = 4dc
264855 [TEST] CPU read @0x273
264875 [L2] Cache miss: addr = 4dc
264885 [MEM] Mem hit: addr = 4c0, data = c0
264895 [L2] Cache Allocate: addr = 4dc data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
264905 [L1] Cache Allocate: addr = 273 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
264905 [L1] Cache hit from L2: addr = 273, data = d3
264905 [TEST] CPU read @0x2f3
264915 [L1] Cache miss: addr = 2f3
264915 [TEST] CPU read @0x188
264935 [L2] Cache miss: addr = 2f3
264945 [MEM] Mem hit: addr = 2e0, data = e0
264955 [L2] Cache Allocate: addr = 2f3 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
264965 [L1] Cache Allocate: addr = 188 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
264965 [L1] Cache hit from L2: addr = 188, data = f8
264965 [TEST] CPU read @0x094
264975 [L1] Cache miss: addr = 094
264975 [TEST] CPU read @0x024
264995 [L2] Cache miss: addr = 094
265005 [MEM] Mem hit: addr = 080, data = 80
265015 [L2] Cache Allocate: addr = 094 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
265025 [L1] Cache Allocate: addr = 024 data = 9f9e9d9c9b9a99989796959493929190
265025 [L1] Cache hit from L2: addr = 024, data = 94
265025 [TEST] CPU read @0x002
265035 [L1] Cache miss: addr = 002
265035 [TEST] CPU read @0x314
265055 [L2] Cache miss: addr = 002
265065 [MEM] Mem hit: addr = 000, data = 00
265075 [L2] Cache Allocate: addr = 002 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
265085 [L1] Cache Allocate: addr = 314 data = 0f0e0d0c0b0a09080706050403020100
265085 [L1] Cache hit from L2: addr = 314, data = 04
265085 [TEST] CPU read @0x207
265095 [L1] Cache miss: addr = 207
265095 [TEST] CPU read @0x533
265115 [L2] Cache miss: addr = 207
265125 [MEM] Mem hit: addr = 200, data = 00
265135 [L2] Cache Allocate: addr = 207 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
265145 [L1] Cache Allocate: addr = 533 data = 0f0e0d0c0b0a09080706050403020100
265145 [L1] Cache hit from L2: addr = 533, data = 03
265145 [TEST] CPU read @0x194
265155 [L1] Cache miss: addr = 194
265155 [TEST] CPU read @0x104
265175 [L2] Cache hit: addr = 194, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
265185 [L1] Cache Allocate: addr = 104 data = 8f8e8d8c8b8a89888786858483828180
265185 [L1] Cache hit from L2: addr = 104, data = 84
265185 [TEST] CPU read @0x491
265195 [L1] Cache miss: addr = 491
265195 [TEST] CPU read @0x21a
265215 [L2] Cache miss: addr = 491
265225 [MEM] Mem hit: addr = 480, data = 80
265235 [L2] Cache Allocate: addr = 491 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
265245 [L1] Cache Allocate: addr = 21a data = 9f9e9d9c9b9a99989796959493929190
265245 [L1] Cache hit from L2: addr = 21a, data = 9a
265245 [TEST] CPU read @0x7d1
265255 [L1] Cache miss: addr = 7d1
265255 [TEST] CPU read @0x457
265275 [L2] Cache miss: addr = 7d1
265285 [MEM] Mem hit: addr = 7c0, data = c0
265295 [L2] Cache Allocate: addr = 7d1 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
265305 [L1] Cache Allocate: addr = 457 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
265305 [L1] Cache hit from L2: addr = 457, data = d7
265305 [TEST] CPU read @0x249
265315 [L1] Cache miss: addr = 249
265315 [TEST] CPU read @0x756
265335 [L2] Cache hit: addr = 249, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
265345 [L1] Cache Allocate: addr = 756 data = 4f4e4d4c4b4a49484746454443424140
265345 [L1] Cache hit from L2: addr = 756, data = 46
265345 [TEST] CPU read @0x1f6
265355 [L1] Cache miss: addr = 1f6
265355 [TEST] CPU read @0x6c5
265375 [L2] Cache miss: addr = 1f6
265385 [MEM] Mem hit: addr = 1e0, data = e0
265395 [L2] Cache Allocate: addr = 1f6 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
265405 [L1] Cache Allocate: addr = 6c5 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
265405 [L1] Cache hit from L2: addr = 6c5, data = f5
265405 [TEST] CPU read @0x2ef
265415 [L1] Cache miss: addr = 2ef
265415 [TEST] CPU read @0x4a8
265435 [L2] Cache miss: addr = 2ef
265445 [MEM] Mem hit: addr = 2e0, data = e0
265455 [L2] Cache Allocate: addr = 2ef data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
265465 [L1] Cache Allocate: addr = 4a8 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
265465 [L1] Cache hit from L2: addr = 4a8, data = e8
265465 [TEST] CPU read @0x0f2
265475 [L1] Cache miss: addr = 0f2
265475 [TEST] CPU read @0x7af
265495 [L2] Cache miss: addr = 0f2
265505 [MEM] Mem hit: addr = 0e0, data = e0
265515 [L2] Cache Allocate: addr = 0f2 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
265525 [L1] Cache Allocate: addr = 7af data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
265525 [L1] Cache hit from L2: addr = 7af, data = ff
265525 [TEST] CPU read @0x73d
265535 [L1] Cache miss: addr = 73d
265535 [TEST] CPU read @0x17a
265555 [L2] Cache miss: addr = 73d
265565 [MEM] Mem hit: addr = 720, data = 20
265575 [L2] Cache Allocate: addr = 73d data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
265585 [L1] Cache Allocate: addr = 17a data = 3f3e3d3c3b3a39383736353433323130
265585 [L1] Cache hit from L2: addr = 17a, data = 3a
265585 [TEST] CPU read @0x55a
265595 [L1] Cache miss: addr = 55a
265595 [TEST] CPU read @0x5fc
265615 [L2] Cache hit: addr = 55a, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
265625 [L1] Cache Allocate: addr = 5fc data = 4f4e4d4c4b4a49484746454443424140
265625 [L1] Cache hit from L2: addr = 5fc, data = 4c
265625 [TEST] CPU read @0x3e4
265635 [L1] Cache miss: addr = 3e4
265635 [TEST] CPU read @0x5ea
265655 [L2] Cache miss: addr = 3e4
265665 [MEM] Mem hit: addr = 3e0, data = e0
265675 [L2] Cache Allocate: addr = 3e4 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
265685 [L1] Cache Allocate: addr = 5ea data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
265685 [L1] Cache hit from L2: addr = 5ea, data = ea
265685 [TEST] CPU read @0x7c8
265695 [L1] Cache miss: addr = 7c8
265695 [TEST] CPU read @0x12c
265715 [L2] Cache hit: addr = 7c8, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
265725 [L1] Cache Allocate: addr = 12c data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
265725 [L1] Cache hit from L2: addr = 12c, data = cc
265725 [TEST] CPU read @0x516
265735 [L1] Cache miss: addr = 516
265735 [TEST] CPU read @0x772
265755 [L2] Cache hit: addr = 516, data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
265765 [L1] Cache Allocate: addr = 772 data = 0f0e0d0c0b0a09080706050403020100
265765 [L1] Cache hit from L2: addr = 772, data = 02
265765 [TEST] CPU read @0x242
265775 [L1] Cache miss: addr = 242
265775 [TEST] CPU read @0x156
265795 [L2] Cache hit: addr = 242, data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
265805 [L1] Cache Allocate: addr = 156 data = 4f4e4d4c4b4a49484746454443424140
265805 [L1] Cache hit from L2: addr = 156, data = 46
265805 [TEST] CPU read @0x6ed
265815 [L1] Cache miss: addr = 6ed
265815 [TEST] CPU read @0x5a1
265835 [L2] Cache miss: addr = 6ed
265845 [MEM] Mem hit: addr = 6e0, data = e0
265855 [L2] Cache Allocate: addr = 6ed data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
265865 [L1] Cache Allocate: addr = 5a1 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
265865 [L1] Cache hit from L2: addr = 5a1, data = e1
265865 [TEST] CPU read @0x6c0
265875 [L1] Cache hit: addr = 6c0, data = f0
265875 [TEST] CPU read @0x138
265885 [L1] Cache miss: addr = 138
265885 [TEST] CPU read @0x691
265905 [L2] Cache hit: addr = 138, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
265915 [L1] Cache Allocate: addr = 691 data = 2f2e2d2c2b2a29282726252423222120
265915 [L1] Cache hit from L2: addr = 691, data = 21
265915 [TEST] CPU read @0x6df
265925 [L1] Cache miss: addr = 6df
265925 [TEST] CPU read @0x461
265945 [L2] Cache hit: addr = 6df, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
265955 [L1] Cache Allocate: addr = 461 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
265955 [L1] Cache hit from L2: addr = 461, data = c1
265955 [TEST] CPU read @0x530
265965 [L1] Cache hit: addr = 530, data = 00
265965 [TEST] CPU read @0x76c
265975 [L1] Cache miss: addr = 76c
265975 [TEST] CPU read @0x2ba
265995 [L2] Cache miss: addr = 76c
266005 [MEM] Mem hit: addr = 760, data = 60
266015 [L2] Cache Allocate: addr = 76c data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
266025 [L1] Cache Allocate: addr = 2ba data = 6f6e6d6c6b6a69686766656463626160
266025 [L1] Cache hit from L2: addr = 2ba, data = 6a
266025 [TEST] CPU read @0x073
266035 [L1] Cache miss: addr = 073
266035 [TEST] CPU read @0x735
266055 [L2] Cache miss: addr = 073
266065 [MEM] Mem hit: addr = 060, data = 60
266075 [L2] Cache Allocate: addr = 073 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
266085 [L1] Cache Allocate: addr = 735 data = 7f7e7d7c7b7a79787776757473727170
266085 [L1] Cache hit from L2: addr = 735, data = 75
266085 [TEST] CPU read @0x349
266095 [L1] Cache miss: addr = 349
266095 [TEST] CPU read @0x4a7
266115 [L2] Cache miss: addr = 349
266125 [MEM] Mem hit: addr = 340, data = 40
266135 [L2] Cache Allocate: addr = 349 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
266145 [L1] Cache Allocate: addr = 4a7 data = 4f4e4d4c4b4a49484746454443424140
266145 [L1] Cache hit from L2: addr = 4a7, data = 47
266145 [TEST] CPU read @0x1e0
266155 [L1] Cache miss: addr = 1e0
266155 [TEST] CPU read @0x7a4
266175 [L2] Cache miss: addr = 1e0
266185 [MEM] Mem hit: addr = 1e0, data = e0
266195 [L2] Cache Allocate: addr = 1e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
266205 [L1] Cache Allocate: addr = 7a4 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
266205 [L1] Cache hit from L2: addr = 7a4, data = e4
266205 [TEST] CPU read @0x1b0
266215 [L1] Cache miss: addr = 1b0
266215 [TEST] CPU read @0x7b9
266235 [L2] Cache miss: addr = 1b0
266245 [MEM] Mem hit: addr = 1a0, data = a0
266255 [L2] Cache Allocate: addr = 1b0 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
266265 [L1] Cache Allocate: addr = 7b9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
266265 [L1] Cache hit from L2: addr = 7b9, data = b9
266265 [TEST] CPU read @0x717
266275 [L1] Cache miss: addr = 717
266275 [TEST] CPU read @0x400
266295 [L2] Cache miss: addr = 717
266305 [MEM] Mem hit: addr = 700, data = 00
266315 [L2] Cache Allocate: addr = 717 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
266325 [L1] Cache Allocate: addr = 400 data = 1f1e1d1c1b1a19181716151413121110
266325 [L1] Cache hit from L2: addr = 400, data = 10
266325 [TEST] CPU read @0x266
266335 [L1] Cache miss: addr = 266
266335 [TEST] CPU read @0x149
266355 [L2] Cache hit: addr = 266, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
266365 [L1] Cache Allocate: addr = 149 data = 6f6e6d6c6b6a69686766656463626160
266365 [L1] Cache hit from L2: addr = 149, data = 69
266365 [TEST] CPU read @0x00d
266375 [L1] Cache miss: addr = 00d
266375 [TEST] CPU read @0x077
266395 [L2] Cache miss: addr = 00d
266405 [MEM] Mem hit: addr = 000, data = 00
266415 [L2] Cache Allocate: addr = 00d data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
266425 [L1] Cache Allocate: addr = 077 data = 0f0e0d0c0b0a09080706050403020100
266425 [L1] Cache hit from L2: addr = 077, data = 07
266425 [TEST] CPU read @0x453
266435 [L1] Cache miss: addr = 453
266435 [TEST] CPU read @0x3fa
266455 [L2] Cache miss: addr = 453
266465 [MEM] Mem hit: addr = 440, data = 40
266475 [L2] Cache Allocate: addr = 453 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
266485 [L1] Cache Allocate: addr = 3fa data = 5f5e5d5c5b5a59585756555453525150
266485 [L1] Cache hit from L2: addr = 3fa, data = 5a
266485 [TEST] CPU read @0x764
266495 [L1] Cache miss: addr = 764
266495 [TEST] CPU read @0x24b
266515 [L2] Cache miss: addr = 764
266525 [MEM] Mem hit: addr = 760, data = 60
266535 [L2] Cache Allocate: addr = 764 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
266545 [L1] Cache Allocate: addr = 24b data = 6f6e6d6c6b6a69686766656463626160
266545 [L1] Cache hit from L2: addr = 24b, data = 6b
266545 [TEST] CPU read @0x5b7
266555 [L1] Cache miss: addr = 5b7
266555 [TEST] CPU read @0x419
266575 [L2] Cache miss: addr = 5b7
266585 [MEM] Mem hit: addr = 5a0, data = a0
266595 [L2] Cache Allocate: addr = 5b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
266605 [L1] Cache Allocate: addr = 419 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
266605 [L1] Cache hit from L2: addr = 419, data = b9
266605 [TEST] CPU read @0x364
266615 [L1] Cache miss: addr = 364
266615 [TEST] CPU read @0x0ea
266635 [L2] Cache miss: addr = 364
266645 [MEM] Mem hit: addr = 360, data = 60
266655 [L2] Cache Allocate: addr = 364 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
266665 [L1] Cache Allocate: addr = 0ea data = 6f6e6d6c6b6a69686766656463626160
266665 [L1] Cache hit from L2: addr = 0ea, data = 6a
266665 [TEST] CPU read @0x401
266675 [L1] Cache hit: addr = 401, data = 11
266675 [TEST] CPU read @0x7da
266685 [L1] Cache miss: addr = 7da
266685 [TEST] CPU read @0x2c7
266705 [L2] Cache hit: addr = 7da, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
266715 [L1] Cache Allocate: addr = 2c7 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
266715 [L1] Cache hit from L2: addr = 2c7, data = c7
266715 [TEST] CPU read @0x6e0
266725 [L1] Cache miss: addr = 6e0
266725 [TEST] CPU read @0x31f
266745 [L2] Cache miss: addr = 6e0
266755 [MEM] Mem hit: addr = 6e0, data = e0
266765 [L2] Cache Allocate: addr = 6e0 data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
266775 [L1] Cache Allocate: addr = 31f data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
266775 [L1] Cache hit from L2: addr = 31f, data = ef
266775 [TEST] CPU read @0x753
266785 [L1] Cache miss: addr = 753
266785 [TEST] CPU read @0x6fd
266805 [L2] Cache miss: addr = 753
266815 [MEM] Mem hit: addr = 740, data = 40
266825 [L2] Cache Allocate: addr = 753 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
266835 [L1] Cache Allocate: addr = 6fd data = 5f5e5d5c5b5a59585756555453525150
266835 [L1] Cache hit from L2: addr = 6fd, data = 5d
266835 [TEST] CPU read @0x767
266845 [L1] Cache miss: addr = 767
266845 [TEST] CPU read @0x19a
266865 [L2] Cache miss: addr = 767
266875 [MEM] Mem hit: addr = 760, data = 60
266885 [L2] Cache Allocate: addr = 767 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
266895 [L1] Cache Allocate: addr = 19a data = 6f6e6d6c6b6a69686766656463626160
266895 [L1] Cache hit from L2: addr = 19a, data = 6a
266895 [TEST] CPU read @0x1c2
266905 [L1] Cache miss: addr = 1c2
266905 [TEST] CPU read @0x301
266925 [L2] Cache miss: addr = 1c2
266935 [MEM] Mem hit: addr = 1c0, data = c0
266945 [L2] Cache Allocate: addr = 1c2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
266955 [L1] Cache Allocate: addr = 301 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
266955 [L1] Cache hit from L2: addr = 301, data = c1
266955 [TEST] CPU read @0x0bf
266965 [L1] Cache miss: addr = 0bf
266965 [TEST] CPU read @0x269
266985 [L2] Cache hit: addr = 0bf, data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
266995 [L1] Cache Allocate: addr = 269 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
266995 [L1] Cache hit from L2: addr = 269, data = a9
266995 [TEST] CPU read @0x111
267005 [L1] Cache miss: addr = 111
267005 [TEST] CPU read @0x151
267025 [L2] Cache miss: addr = 111
267035 [MEM] Mem hit: addr = 100, data = 00
267045 [L2] Cache Allocate: addr = 111 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
267055 [L1] Cache Allocate: addr = 151 data = 1f1e1d1c1b1a19181716151413121110
267055 [L1] Cache hit from L2: addr = 151, data = 11
267055 [TEST] CPU read @0x712
267065 [L1] Cache miss: addr = 712
267065 [TEST] CPU read @0x6b4
267085 [L2] Cache miss: addr = 712
267095 [MEM] Mem hit: addr = 700, data = 00
267105 [L2] Cache Allocate: addr = 712 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
267115 [L1] Cache Allocate: addr = 6b4 data = 1f1e1d1c1b1a19181716151413121110
267115 [L1] Cache hit from L2: addr = 6b4, data = 14
267115 [TEST] CPU read @0x207
267125 [L1] Cache miss: addr = 207
267125 [TEST] CPU read @0x523
267145 [L2] Cache miss: addr = 207
267155 [MEM] Mem hit: addr = 200, data = 00
267165 [L2] Cache Allocate: addr = 207 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
267175 [L1] Cache Allocate: addr = 523 data = 0f0e0d0c0b0a09080706050403020100
267175 [L1] Cache hit from L2: addr = 523, data = 03
267175 [TEST] CPU read @0x31a
267185 [L1] Cache miss: addr = 31a
267185 [TEST] CPU read @0x77f
267205 [L2] Cache miss: addr = 31a
267215 [MEM] Mem hit: addr = 300, data = 00
267225 [L2] Cache Allocate: addr = 31a data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
267235 [L1] Cache Allocate: addr = 77f data = 1f1e1d1c1b1a19181716151413121110
267235 [L1] Cache hit from L2: addr = 77f, data = 1f
267235 [TEST] CPU read @0x128
267245 [L1] Cache miss: addr = 128
267245 [TEST] CPU read @0x26e
267265 [L2] Cache hit: addr = 128, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
267275 [L1] Cache Allocate: addr = 26e data = 2f2e2d2c2b2a29282726252423222120
267275 [L1] Cache hit from L2: addr = 26e, data = 2e
267275 [TEST] CPU read @0x336
267285 [L1] Cache miss: addr = 336
267285 [TEST] CPU read @0x07e
267305 [L2] Cache miss: addr = 336
267315 [MEM] Mem hit: addr = 320, data = 20
267325 [L2] Cache Allocate: addr = 336 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
267335 [L1] Cache Allocate: addr = 07e data = 3f3e3d3c3b3a39383736353433323130
267335 [L1] Cache hit from L2: addr = 07e, data = 3e
267335 [TEST] CPU read @0x3b7
267345 [L1] Cache miss: addr = 3b7
267345 [TEST] CPU read @0x1e6
267365 [L2] Cache miss: addr = 3b7
267375 [MEM] Mem hit: addr = 3a0, data = a0
267385 [L2] Cache Allocate: addr = 3b7 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
267395 [L1] Cache Allocate: addr = 1e6 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0
267395 [L1] Cache hit from L2: addr = 1e6, data = b6
267395 [TEST] CPU read @0x539
267405 [L1] Cache miss: addr = 539
267405 [TEST] CPU read @0x4f7
267425 [L2] Cache miss: addr = 539
267435 [MEM] Mem hit: addr = 520, data = 20
267445 [L2] Cache Allocate: addr = 539 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
267455 [L1] Cache Allocate: addr = 4f7 data = 3f3e3d3c3b3a39383736353433323130
267455 [L1] Cache hit from L2: addr = 4f7, data = 37
267455 [TEST] CPU read @0x1d8
267465 [L1] Cache miss: addr = 1d8
267465 [TEST] CPU read @0x178
267485 [L2] Cache hit: addr = 1d8, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
267495 [L1] Cache Allocate: addr = 178 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
267495 [L1] Cache hit from L2: addr = 178, data = c8
267495 [TEST] CPU read @0x095
267505 [L1] Cache miss: addr = 095
267505 [TEST] CPU read @0x504
267525 [L2] Cache miss: addr = 095
267535 [MEM] Mem hit: addr = 080, data = 80
267545 [L2] Cache Allocate: addr = 095 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
267555 [L1] Cache Allocate: addr = 504 data = 9f9e9d9c9b9a99989796959493929190
267555 [L1] Cache hit from L2: addr = 504, data = 94
267555 [TEST] CPU read @0x23e
267565 [L1] Cache miss: addr = 23e
267565 [TEST] CPU read @0x167
267585 [L2] Cache miss: addr = 23e
267595 [MEM] Mem hit: addr = 220, data = 20
267605 [L2] Cache Allocate: addr = 23e data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
267615 [L1] Cache Allocate: addr = 167 data = 3f3e3d3c3b3a39383736353433323130
267615 [L1] Cache hit from L2: addr = 167, data = 37
267615 [TEST] CPU read @0x434
267625 [L1] Cache miss: addr = 434
267625 [TEST] CPU read @0x70d
267645 [L2] Cache miss: addr = 434
267655 [MEM] Mem hit: addr = 420, data = 20
267665 [L2] Cache Allocate: addr = 434 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
267675 [L1] Cache Allocate: addr = 70d data = 3f3e3d3c3b3a39383736353433323130
267675 [L1] Cache hit from L2: addr = 70d, data = 3d
267675 [TEST] CPU read @0x16a
267685 [L1] Cache hit: addr = 16a, data = 3a
267685 [TEST] CPU read @0x39c
267695 [L1] Cache miss: addr = 39c
267695 [TEST] CPU read @0x299
267715 [L2] Cache miss: addr = 39c
267725 [MEM] Mem hit: addr = 380, data = 80
267735 [L2] Cache Allocate: addr = 39c data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
267745 [L1] Cache Allocate: addr = 299 data = 9f9e9d9c9b9a99989796959493929190
267745 [L1] Cache hit from L2: addr = 299, data = 99
267745 [TEST] CPU read @0x2d3
267755 [L1] Cache miss: addr = 2d3
267755 [TEST] CPU read @0x1eb
267775 [L2] Cache miss: addr = 2d3
267785 [MEM] Mem hit: addr = 2c0, data = c0
267795 [L2] Cache Allocate: addr = 2d3 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
267805 [L1] Cache Allocate: addr = 1eb data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
267805 [L1] Cache hit from L2: addr = 1eb, data = db
267805 [TEST] CPU read @0x244
267815 [L1] Cache miss: addr = 244
267815 [TEST] CPU read @0x298
267835 [L2] Cache miss: addr = 244
267845 [MEM] Mem hit: addr = 240, data = 40
267855 [L2] Cache Allocate: addr = 244 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
267865 [L1] Cache Allocate: addr = 298 data = 4f4e4d4c4b4a49484746454443424140
267865 [L1] Cache hit from L2: addr = 298, data = 48
267865 [TEST] CPU read @0x4ed
267875 [L1] Cache miss: addr = 4ed
267875 [TEST] CPU read @0x69e
267895 [L2] Cache miss: addr = 4ed
267905 [MEM] Mem hit: addr = 4e0, data = e0
267915 [L2] Cache Allocate: addr = 4ed data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
267925 [L1] Cache Allocate: addr = 69e data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
267925 [L1] Cache hit from L2: addr = 69e, data = ee
267925 [TEST] CPU read @0x656
267935 [L1] Cache miss: addr = 656
267935 [TEST] CPU read @0x65d
267955 [L2] Cache miss: addr = 656
267965 [MEM] Mem hit: addr = 640, data = 40
267975 [L2] Cache Allocate: addr = 656 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
267985 [L1] Cache Allocate: addr = 65d data = 5f5e5d5c5b5a59585756555453525150
267985 [L1] Cache hit from L2: addr = 65d, data = 5d
267985 [TEST] CPU read @0x4f9
267995 [L1] Cache miss: addr = 4f9
267995 [TEST] CPU read @0x55a
268015 [L2] Cache hit: addr = 4f9, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
268025 [L1] Cache Allocate: addr = 55a data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
268025 [L1] Cache hit from L2: addr = 55a, data = ea
268025 [TEST] CPU read @0x014
268035 [L1] Cache miss: addr = 014
268035 [TEST] CPU read @0x1e0
268055 [L2] Cache miss: addr = 014
268065 [MEM] Mem hit: addr = 000, data = 00
268075 [L2] Cache Allocate: addr = 014 data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
268085 [L1] Cache Allocate: addr = 1e0 data = 1f1e1d1c1b1a19181716151413121110
268085 [L1] Cache hit from L2: addr = 1e0, data = 10
268085 [TEST] CPU read @0x270
268095 [L1] Cache miss: addr = 270
268095 [TEST] CPU read @0x20d
268115 [L2] Cache hit: addr = 270, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
268125 [L1] Cache Allocate: addr = 20d data = 6f6e6d6c6b6a69686766656463626160
268125 [L1] Cache hit from L2: addr = 20d, data = 6d
268125 [TEST] CPU read @0x71f
268135 [L1] Cache miss: addr = 71f
268135 [TEST] CPU read @0x7a3
268155 [L2] Cache miss: addr = 71f
268165 [MEM] Mem hit: addr = 700, data = 00
268175 [L2] Cache Allocate: addr = 71f data = 1f1e1d1c1b1a191817161514131211100f0e0d0c0b0a09080706050403020100
268185 [L1] Cache Allocate: addr = 7a3 data = 1f1e1d1c1b1a19181716151413121110
268185 [L1] Cache hit from L2: addr = 7a3, data = 13
268185 [TEST] CPU read @0x36a
268195 [L1] Cache miss: addr = 36a
268195 [TEST] CPU read @0x1ba
268215 [L2] Cache miss: addr = 36a
268225 [MEM] Mem hit: addr = 360, data = 60
268235 [L2] Cache Allocate: addr = 36a data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
268245 [L1] Cache Allocate: addr = 1ba data = 6f6e6d6c6b6a69686766656463626160
268245 [L1] Cache hit from L2: addr = 1ba, data = 6a
268245 [TEST] CPU read @0x342
268255 [L1] Cache miss: addr = 342
268255 [TEST] CPU read @0x7d5
268275 [L2] Cache miss: addr = 342
268285 [MEM] Mem hit: addr = 340, data = 40
268295 [L2] Cache Allocate: addr = 342 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
268305 [L1] Cache Allocate: addr = 7d5 data = 4f4e4d4c4b4a49484746454443424140
268305 [L1] Cache hit from L2: addr = 7d5, data = 45
268305 [TEST] CPU read @0x627
268315 [L1] Cache miss: addr = 627
268315 [TEST] CPU read @0x655
268335 [L2] Cache miss: addr = 627
268345 [MEM] Mem hit: addr = 620, data = 20
268355 [L2] Cache Allocate: addr = 627 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
268365 [L1] Cache Allocate: addr = 655 data = 2f2e2d2c2b2a29282726252423222120
268365 [L1] Cache hit from L2: addr = 655, data = 25
268365 [TEST] CPU read @0x076
268375 [L1] Cache miss: addr = 076
268375 [TEST] CPU read @0x1a0
268395 [L2] Cache miss: addr = 076
268405 [MEM] Mem hit: addr = 060, data = 60
268415 [L2] Cache Allocate: addr = 076 data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
268425 [L1] Cache Allocate: addr = 1a0 data = 7f7e7d7c7b7a79787776757473727170
268425 [L1] Cache hit from L2: addr = 1a0, data = 70
268425 [TEST] CPU read @0x3c2
268435 [L1] Cache miss: addr = 3c2
268435 [TEST] CPU read @0x5f1
268455 [L2] Cache miss: addr = 3c2
268465 [MEM] Mem hit: addr = 3c0, data = c0
268475 [L2] Cache Allocate: addr = 3c2 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
268485 [L1] Cache Allocate: addr = 5f1 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
268485 [L1] Cache hit from L2: addr = 5f1, data = c1
268485 [TEST] CPU read @0x64d
268495 [L1] Cache miss: addr = 64d
268495 [TEST] CPU read @0x3d3
268515 [L2] Cache miss: addr = 64d
268525 [MEM] Mem hit: addr = 640, data = 40
268535 [L2] Cache Allocate: addr = 64d data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
268545 [L1] Cache Allocate: addr = 3d3 data = 4f4e4d4c4b4a49484746454443424140
268545 [L1] Cache hit from L2: addr = 3d3, data = 43
268545 [TEST] CPU read @0x3d2
268555 [L1] Cache hit: addr = 3d2, data = 42
268555 [TEST] CPU read @0x139
268565 [L1] Cache miss: addr = 139
268565 [TEST] CPU read @0x64d
268585 [L2] Cache hit: addr = 139, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
268595 [L1] Cache Allocate: addr = 64d data = 2f2e2d2c2b2a29282726252423222120
268595 [L1] Cache hit from L2: addr = 64d, data = 2d
268595 [TEST] CPU read @0x7a9
268605 [L1] Cache miss: addr = 7a9
268605 [TEST] CPU read @0x469
268625 [L2] Cache miss: addr = 7a9
268635 [MEM] Mem hit: addr = 7a0, data = a0
268645 [L2] Cache Allocate: addr = 7a9 data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
268655 [L1] Cache Allocate: addr = 469 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
268655 [L1] Cache hit from L2: addr = 469, data = a9
268655 [TEST] CPU read @0x6aa
268665 [L1] Cache miss: addr = 6aa
268665 [TEST] CPU read @0x45d
268685 [L2] Cache miss: addr = 6aa
268695 [MEM] Mem hit: addr = 6a0, data = a0
268705 [L2] Cache Allocate: addr = 6aa data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
268715 [L1] Cache Allocate: addr = 45d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
268715 [L1] Cache hit from L2: addr = 45d, data = ad
268715 [TEST] CPU read @0x5df
268725 [L1] Cache miss: addr = 5df
268725 [TEST] CPU read @0x532
268745 [L2] Cache miss: addr = 5df
268755 [MEM] Mem hit: addr = 5c0, data = c0
268765 [L2] Cache Allocate: addr = 5df data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
268775 [L1] Cache Allocate: addr = 532 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0
268775 [L1] Cache hit from L2: addr = 532, data = d2
268775 [TEST] CPU read @0x392
268785 [L1] Cache miss: addr = 392
268785 [TEST] CPU read @0x7d2
268805 [L2] Cache hit: addr = 392, data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
268815 [L1] Cache Allocate: addr = 7d2 data = 8f8e8d8c8b8a89888786858483828180
268815 [L1] Cache hit from L2: addr = 7d2, data = 82
268815 [TEST] CPU read @0x7c7
268825 [L1] Cache miss: addr = 7c7
268825 [TEST] CPU read @0x217
268845 [L2] Cache miss: addr = 7c7
268855 [MEM] Mem hit: addr = 7c0, data = c0
268865 [L2] Cache Allocate: addr = 7c7 data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
268875 [L1] Cache Allocate: addr = 217 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
268875 [L1] Cache hit from L2: addr = 217, data = c7
268875 [TEST] CPU read @0x135
268885 [L1] Cache miss: addr = 135
268885 [TEST] CPU read @0x740
268905 [L2] Cache hit: addr = 135, data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
268915 [L1] Cache Allocate: addr = 740 data = 2f2e2d2c2b2a29282726252423222120
268915 [L1] Cache hit from L2: addr = 740, data = 20
268915 [TEST] CPU read @0x7ac
268925 [L1] Cache miss: addr = 7ac
268925 [TEST] CPU read @0x13d
268945 [L2] Cache miss: addr = 7ac
268955 [MEM] Mem hit: addr = 7a0, data = a0
268965 [L2] Cache Allocate: addr = 7ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
268975 [L1] Cache Allocate: addr = 13d data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
268975 [L1] Cache hit from L2: addr = 13d, data = ad
268975 [TEST] CPU read @0x229
268985 [L1] Cache miss: addr = 229
268985 [TEST] CPU read @0x29a
269005 [L2] Cache miss: addr = 229
269015 [MEM] Mem hit: addr = 220, data = 20
269025 [L2] Cache Allocate: addr = 229 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
269035 [L1] Cache Allocate: addr = 29a data = 2f2e2d2c2b2a29282726252423222120
269035 [L1] Cache hit from L2: addr = 29a, data = 2a
269035 [TEST] CPU read @0x320
269045 [L1] Cache miss: addr = 320
269045 [TEST] CPU read @0x5b4
269065 [L2] Cache miss: addr = 320
269075 [MEM] Mem hit: addr = 320, data = 20
269085 [L2] Cache Allocate: addr = 320 data = 3f3e3d3c3b3a393837363534333231302f2e2d2c2b2a29282726252423222120
269095 [L1] Cache Allocate: addr = 5b4 data = 2f2e2d2c2b2a29282726252423222120
269095 [L1] Cache hit from L2: addr = 5b4, data = 24
269095 [TEST] CPU read @0x150
269105 [L1] Cache miss: addr = 150
269105 [TEST] CPU read @0x2c5
269125 [L2] Cache miss: addr = 150
269135 [MEM] Mem hit: addr = 140, data = 40
269145 [L2] Cache Allocate: addr = 150 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
269155 [L1] Cache Allocate: addr = 2c5 data = 5f5e5d5c5b5a59585756555453525150
269155 [L1] Cache hit from L2: addr = 2c5, data = 55
269155 [TEST] CPU read @0x77b
269165 [L1] Cache miss: addr = 77b
269165 [TEST] CPU read @0x7ae
269185 [L2] Cache miss: addr = 77b
269195 [MEM] Mem hit: addr = 760, data = 60
269205 [L2] Cache Allocate: addr = 77b data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
269215 [L1] Cache Allocate: addr = 7ae data = 7f7e7d7c7b7a79787776757473727170
269215 [L1] Cache hit from L2: addr = 7ae, data = 7e
269215 [TEST] CPU read @0x36e
269225 [L1] Cache miss: addr = 36e
269225 [TEST] CPU read @0x12e
269245 [L2] Cache miss: addr = 36e
269255 [MEM] Mem hit: addr = 360, data = 60
269265 [L2] Cache Allocate: addr = 36e data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
269275 [L1] Cache Allocate: addr = 12e data = 6f6e6d6c6b6a69686766656463626160
269275 [L1] Cache hit from L2: addr = 12e, data = 6e
269275 [TEST] CPU read @0x049
269285 [L1] Cache miss: addr = 049
269285 [TEST] CPU read @0x09c
269305 [L2] Cache miss: addr = 049
269315 [MEM] Mem hit: addr = 040, data = 40
269325 [L2] Cache Allocate: addr = 049 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
269335 [L1] Cache Allocate: addr = 09c data = 4f4e4d4c4b4a49484746454443424140
269335 [L1] Cache hit from L2: addr = 09c, data = 4c
269335 [TEST] CPU read @0x7d2
269345 [L1] Cache hit: addr = 7d2, data = 82
269345 [TEST] CPU read @0x37b
269355 [L1] Cache miss: addr = 37b
269355 [TEST] CPU read @0x6d2
269375 [L2] Cache hit: addr = 37b, data = 7f7e7d7c7b7a797877767574737271706f6e6d6c6b6a69686766656463626160
269385 [L1] Cache Allocate: addr = 6d2 data = 6f6e6d6c6b6a69686766656463626160
269385 [L1] Cache hit from L2: addr = 6d2, data = 62
269385 [TEST] CPU read @0x0fd
269395 [L1] Cache miss: addr = 0fd
269395 [TEST] CPU read @0x20d
269415 [L2] Cache miss: addr = 0fd
269425 [MEM] Mem hit: addr = 0e0, data = e0
269435 [L2] Cache Allocate: addr = 0fd data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
269445 [L1] Cache Allocate: addr = 20d data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0
269445 [L1] Cache hit from L2: addr = 20d, data = fd
269445 [TEST] CPU read @0x0f6
269455 [L1] Cache miss: addr = 0f6
269455 [TEST] CPU read @0x378
269475 [L2] Cache hit: addr = 0f6, data = fffefdfcfbfaf9f8f7f6f5f4f3f2f1f0efeeedecebeae9e8e7e6e5e4e3e2e1e0
269485 [L1] Cache Allocate: addr = 378 data = efeeedecebeae9e8e7e6e5e4e3e2e1e0
269485 [L1] Cache hit from L2: addr = 378, data = e8
269485 [TEST] CPU read @0x145
269495 [L1] Cache miss: addr = 145
269495 [TEST] CPU read @0x62b
269515 [L2] Cache miss: addr = 145
269525 [MEM] Mem hit: addr = 140, data = 40
269535 [L2] Cache Allocate: addr = 145 data = 5f5e5d5c5b5a595857565554535251504f4e4d4c4b4a49484746454443424140
269545 [L1] Cache Allocate: addr = 62b data = 4f4e4d4c4b4a49484746454443424140
269545 [L1] Cache hit from L2: addr = 62b, data = 4b
269545 [TEST] CPU read @0x6c4
269555 [L1] Cache miss: addr = 6c4
269555 [TEST] CPU read @0x727
269575 [L2] Cache hit: addr = 6c4, data = dfdedddcdbdad9d8d7d6d5d4d3d2d1d0cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
269585 [L1] Cache Allocate: addr = 727 data = cfcecdcccbcac9c8c7c6c5c4c3c2c1c0
269585 [L1] Cache hit from L2: addr = 727, data = c7
269585 [TEST] CPU read @0x4ac
269595 [L1] Cache miss: addr = 4ac
269595 [TEST] CPU read @0x666
269615 [L2] Cache miss: addr = 4ac
269625 [MEM] Mem hit: addr = 4a0, data = a0
269635 [L2] Cache Allocate: addr = 4ac data = bfbebdbcbbbab9b8b7b6b5b4b3b2b1b0afaeadacabaaa9a8a7a6a5a4a3a2a1a0
269645 [L1] Cache Allocate: addr = 666 data = afaeadacabaaa9a8a7a6a5a4a3a2a1a0
269645 [L1] Cache hit from L2: addr = 666, data = a6
269645 [TEST] CPU read @0x780
269655 [L1] Cache miss: addr = 780
269655 [TEST] CPU read @0x68d
269675 [L2] Cache miss: addr = 780
269685 [MEM] Mem hit: addr = 780, data = 80
269695 [L2] Cache Allocate: addr = 780 data = 9f9e9d9c9b9a999897969594939291908f8e8d8c8b8a89888786858483828180
269705 [L1] Cache Allocate: addr = 68d data = 8f8e8d8c8b8a89888786858483828180
269705 [L1] Cache hit from L2: addr = 68d, data = 8d
tb_random.v:235: $finish called at 269755 (1ns)
