<stg><name>dut_Pipeline_VITIS_LOOP_350_2_VITIS_LOOP_351_3</name>


<trans_list>

<trans id="164" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="34" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputLoadings_2, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputLoadings_1, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputLoadings_0, void @empty_13, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %sqrtVals_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sqrtVals_2

]]></Node>
<StgValue><ssdm name="sqrtVals_2_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %sqrtVals_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sqrtVals_1

]]></Node>
<StgValue><ssdm name="sqrtVals_1_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %sqrtVals_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sqrtVals

]]></Node>
<StgValue><ssdm name="sqrtVals_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
newFuncRoot:9 %sub_ln350_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %sub_ln350

]]></Node>
<StgValue><ssdm name="sub_ln350_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="34" op_1_bw="34">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i34 0, i34 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %store_ln350 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:12 %store_ln351 = store i2 0, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.inc24.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="34" op_0_bw="34" op_1_bw="0">
<![CDATA[
for.inc24.i:0 %indvar_flatten6_load = load i34 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.inc24.i:1 %icmp_ln350 = icmp_eq  i34 %indvar_flatten6_load, i34 %sub_ln350_read

]]></Node>
<StgValue><ssdm name="icmp_ln350"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.inc24.i:2 %add_ln350_1 = add i34 %indvar_flatten6_load, i34 1

]]></Node>
<StgValue><ssdm name="add_ln350_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc24.i:3 %br_ln350 = br i1 %icmp_ln350, void %for.inc27.i, void %for.body.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc27.i:0 %j_load = load i2 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc27.i:1 %i_load = load i32 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:2 %add_ln350 = add i32 %i_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln350"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc27.i:4 %icmp_ln351 = icmp_eq  i2 %j_load, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln351"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc27.i:5 %select_ln350 = select i1 %icmp_ln351, i2 0, i2 %j_load

]]></Node>
<StgValue><ssdm name="select_ln350"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc27.i:6 %select_ln350_1 = select i1 %icmp_ln351, i32 %add_ln350, i32 %i_load

]]></Node>
<StgValue><ssdm name="select_ln350_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc27.i:38 %switch_ln353 = switch i2 %select_ln350, void %arrayidx233.i3.case.2, i2 0, void %arrayidx233.i3.case.0, i2 1, void %arrayidx233.i3.case.1

]]></Node>
<StgValue><ssdm name="switch_ln353"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayidx233.i3.exit:0 %add_ln351 = add i2 %select_ln350, i2 1

]]></Node>
<StgValue><ssdm name="add_ln351"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="34" op_1_bw="34" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx233.i3.exit:1 %store_ln350 = store i34 %add_ln350_1, i34 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx233.i3.exit:2 %store_ln350 = store i32 %select_ln350_1, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx233.i3.exit:3 %store_ln351 = store i2 %add_ln351, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx233.i3.exit:4 %br_ln351 = br void %for.inc24.i

]]></Node>
<StgValue><ssdm name="br_ln351"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="32">
<![CDATA[
for.inc27.i:7 %zext_ln350 = zext i32 %select_ln350_1

]]></Node>
<StgValue><ssdm name="zext_ln350"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:8 %empty = shl i32 %select_ln350_1, i32 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:9 %mul_i12 = sub i32 %empty, i32 %select_ln350_1

]]></Node>
<StgValue><ssdm name="mul_i12"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.i:10 %outputLoadings_2_addr = getelementptr i64 %outputLoadings_2, i64 0, i64 %zext_ln350

]]></Node>
<StgValue><ssdm name="outputLoadings_2_addr"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.i:11 %outputLoadings_0_addr = getelementptr i64 %outputLoadings_0, i64 0, i64 %zext_ln350

]]></Node>
<StgValue><ssdm name="outputLoadings_0_addr"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.i:12 %outputLoadings_1_addr = getelementptr i64 %outputLoadings_1, i64 0, i64 %zext_ln350

]]></Node>
<StgValue><ssdm name="outputLoadings_1_addr"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="2">
<![CDATA[
for.inc27.i:15 %zext_ln353 = zext i2 %select_ln350

]]></Node>
<StgValue><ssdm name="zext_ln353"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:16 %add_ln353 = add i32 %mul_i12, i32 %zext_ln353

]]></Node>
<StgValue><ssdm name="add_ln353"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc27.i:25 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln353, i32 31

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc27.i:26 %select_ln353_1 = select i1 %tmp_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln353_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:27 %xor_ln353 = xor i32 %add_ln353, i32 %select_ln353_1

]]></Node>
<StgValue><ssdm name="xor_ln353"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="36" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="65" op_0_bw="32">
<![CDATA[
for.inc27.i:17 %zext_ln353_1 = zext i32 %add_ln353

]]></Node>
<StgValue><ssdm name="zext_ln353_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc27.i:18 %mul_ln353 = mul i65 %zext_ln353_1, i65 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln353"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="35" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="94" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc27.i:18 %mul_ln353 = mul i65 %zext_ln353_1, i65 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln353"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc27.i:19 %udiv_ln_cast = partselect i5 @_ssdm_op_PartSelect.i5.i65.i32.i32, i65 %mul_ln353, i32 34, i32 38

]]></Node>
<StgValue><ssdm name="udiv_ln_cast"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="34" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="97" st_id="6" stage="33" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="98" st_id="7" stage="32" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="99" st_id="8" stage="31" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="100" st_id="9" stage="30" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="101" st_id="10" stage="29" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="28" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="103" st_id="12" stage="27" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="104" st_id="13" stage="26" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="105" st_id="14" stage="25" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="106" st_id="15" stage="24" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="107" st_id="16" stage="23" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="108" st_id="17" stage="22" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="109" st_id="18" stage="21" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="110" st_id="19" stage="20" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="111" st_id="20" stage="19" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="112" st_id="21" stage="18" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="113" st_id="22" stage="17" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="114" st_id="23" stage="16" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="115" st_id="24" stage="15" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="116" st_id="25" stage="14" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="117" st_id="26" stage="13" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="118" st_id="27" stage="12" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="119" st_id="28" stage="11" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="120" st_id="29" stage="10" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="121" st_id="30" stage="9" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="122" st_id="31" stage="8" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="123" st_id="32" stage="7" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="124" st_id="33" stage="6" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="125" st_id="34" stage="5" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="126" st_id="35" stage="4" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="127" st_id="36" stage="3" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="128" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc27.i:20 %add_ln353_1 = add i5 %udiv_ln_cast, i5 15

]]></Node>
<StgValue><ssdm name="add_ln353_1"/></StgValue>
</operation>

<operation id="129" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="5">
<![CDATA[
for.inc27.i:21 %zext_ln353_2 = zext i5 %add_ln353_1

]]></Node>
<StgValue><ssdm name="zext_ln353_2"/></StgValue>
</operation>

<operation id="130" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.i:22 %pca_m_pcVecs_addr = getelementptr i64 %pca_m_pcVecs, i64 0, i64 %zext_ln353_2

]]></Node>
<StgValue><ssdm name="pca_m_pcVecs_addr"/></StgValue>
</operation>

<operation id="131" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.i:23 %pca_m_pcVecs_3_addr = getelementptr i64 %pca_m_pcVecs_3, i64 0, i64 %zext_ln353_2

]]></Node>
<StgValue><ssdm name="pca_m_pcVecs_3_addr"/></StgValue>
</operation>

<operation id="132" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.i:24 %pca_m_pcVecs_4_addr = getelementptr i64 %pca_m_pcVecs_4, i64 0, i64 %zext_ln353_2

]]></Node>
<StgValue><ssdm name="pca_m_pcVecs_4_addr"/></StgValue>
</operation>

<operation id="133" st_id="37" stage="2" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>

<operation id="134" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="5">
<![CDATA[
for.inc27.i:32 %pca_m_pcVecs_load = load i5 %pca_m_pcVecs_addr

]]></Node>
<StgValue><ssdm name="pca_m_pcVecs_load"/></StgValue>
</operation>

<operation id="135" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="5">
<![CDATA[
for.inc27.i:33 %pca_m_pcVecs_3_load = load i5 %pca_m_pcVecs_3_addr

]]></Node>
<StgValue><ssdm name="pca_m_pcVecs_3_load"/></StgValue>
</operation>

<operation id="136" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="5">
<![CDATA[
for.inc27.i:34 %pca_m_pcVecs_4_load = load i5 %pca_m_pcVecs_4_addr

]]></Node>
<StgValue><ssdm name="pca_m_pcVecs_4_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="137" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="64" op_3_bw="2" op_4_bw="64" op_5_bw="2" op_6_bw="64" op_7_bw="64" op_8_bw="2">
<![CDATA[
for.inc27.i:14 %tmp = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.3f64.f64.i2, i2 0, i64 %sqrtVals_read, i2 1, i64 %sqrtVals_1_read, i2 2, i64 %sqrtVals_2_read, i64 <undef>, i2 %select_ln350

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="138" st_id="38" stage="1" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.i:28 %urem_ln353 = urem i32 %xor_ln353, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln353"/></StgValue>
</operation>

<operation id="139" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="2">
<![CDATA[
for.inc27.i:29 %trunc_ln353 = trunc i2 %urem_ln353

]]></Node>
<StgValue><ssdm name="trunc_ln353"/></StgValue>
</operation>

<operation id="140" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc27.i:30 %sub_ln353 = sub i2 2, i2 %trunc_ln353

]]></Node>
<StgValue><ssdm name="sub_ln353"/></StgValue>
</operation>

<operation id="141" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc27.i:31 %select_ln353 = select i1 %tmp_7, i2 %sub_ln353, i2 %trunc_ln353

]]></Node>
<StgValue><ssdm name="select_ln353"/></StgValue>
</operation>

<operation id="142" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="5">
<![CDATA[
for.inc27.i:32 %pca_m_pcVecs_load = load i5 %pca_m_pcVecs_addr

]]></Node>
<StgValue><ssdm name="pca_m_pcVecs_load"/></StgValue>
</operation>

<operation id="143" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="5">
<![CDATA[
for.inc27.i:33 %pca_m_pcVecs_3_load = load i5 %pca_m_pcVecs_3_addr

]]></Node>
<StgValue><ssdm name="pca_m_pcVecs_3_load"/></StgValue>
</operation>

<operation id="144" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="5">
<![CDATA[
for.inc27.i:34 %pca_m_pcVecs_4_load = load i5 %pca_m_pcVecs_4_addr

]]></Node>
<StgValue><ssdm name="pca_m_pcVecs_4_load"/></StgValue>
</operation>

<operation id="145" st_id="38" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="64" op_3_bw="2" op_4_bw="64" op_5_bw="2" op_6_bw="64" op_7_bw="64" op_8_bw="2">
<![CDATA[
for.inc27.i:35 %tmp_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.3double.double.i2, i2 0, i64 %pca_m_pcVecs_load, i2 1, i64 %pca_m_pcVecs_3_load, i2 2, i64 %pca_m_pcVecs_4_load, i64 <undef>, i2 %select_ln353

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="146" st_id="39" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc27.i:36 %mul19_i = dmul i64 %tmp, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="147" st_id="40" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc27.i:36 %mul19_i = dmul i64 %tmp, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="148" st_id="41" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc27.i:36 %mul19_i = dmul i64 %tmp, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="149" st_id="42" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc27.i:36 %mul19_i = dmul i64 %tmp, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="150" st_id="43" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc27.i:36 %mul19_i = dmul i64 %tmp, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="151" st_id="44" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc27.i:36 %mul19_i = dmul i64 %tmp, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="152" st_id="45" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc27.i:36 %mul19_i = dmul i64 %tmp, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="153" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc27.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_350_2_VITIS_LOOP_351_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="154" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc27.i:13 %specpipeline_ln352 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln352"/></StgValue>
</operation>

<operation id="155" st_id="46" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc27.i:36 %mul19_i = dmul i64 %tmp, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul19_i"/></StgValue>
</operation>

<operation id="156" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
for.inc27.i:37 %bitcast_ln353 = bitcast i64 %mul19_i

]]></Node>
<StgValue><ssdm name="bitcast_ln353"/></StgValue>
</operation>

<operation id="163" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0">
<![CDATA[
for.body.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="157" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
arrayidx233.i3.case.1:0 %store_ln353 = store i64 %bitcast_ln353, i4 %outputLoadings_1_addr

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>

<operation id="158" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx233.i3.case.1:1 %br_ln353 = br void %arrayidx233.i3.exit

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>

<operation id="159" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
arrayidx233.i3.case.0:0 %store_ln353 = store i64 %bitcast_ln353, i4 %outputLoadings_0_addr

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>

<operation id="160" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
arrayidx233.i3.case.0:1 %br_ln353 = br void %arrayidx233.i3.exit

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>

<operation id="161" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln350" val="!0"/>
<literal name="select_ln350" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
arrayidx233.i3.case.2:0 %store_ln353 = store i64 %bitcast_ln353, i4 %outputLoadings_2_addr

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>

<operation id="162" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln350" val="!0"/>
<literal name="select_ln350" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx233.i3.case.2:1 %br_ln353 = br void %arrayidx233.i3.exit

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
