module ALUCtrl (
    input [1:0] ALUOp,
    input funct7,
    input [2:0] funct3,
    output reg [3:0] ALUCtl
);
//complete
    // TODO: implement your ALU control here
    // For testbench verifying, Do not modify input and output pin
    // Hint: using ALUOp, funct7, funct3 to select exact operation
always @(*) begin
        case(ALUOp)
            2'b00: ALUCtl = 4'b0010;
            2'b01: case(funct3)//branch
                3'b000:ALUCtl = 4'b0110;//beq
                3'b001:ALUCtl = 4'b1111;//bne
                3'b100:ALUCtl = 4'b1110;//blt
                3'b101:ALUCtl = 4'b0100;//bge
                default: ALUCtl = 4'bxxxx;
            endcase
            
            2'b10: case({funct7, funct3})
                4'b0000: ALUCtl = 4'b0010; // add
                4'b1000: ALUCtl = 4'b0110; // sub
                4'b0111: ALUCtl = 4'b0000; // and
                4'b0110: ALUCtl = 4'b0001; // or
                4'b0010: ALUCtl = 4'b0100; // slt
                default: ALUCtl = 4'bxxxx;
            endcase
            2'b11: case(funct3)
                3'b000: ALUCtl = 4'b0010; // addi
                3'b111: ALUCtl = 4'b0000; // andi
                3'b110: ALUCtl = 4'b0001; // ori
                3'b010: ALUCtl = 4'b0100; // slti
                default: ALUCtl = 4'bxxxx;
            endcase
            default: ALUCtl = 4'bxxxx;
        endcase
    end

endmodule

