# ================================================================
# Constraints for top_level (XCU250-FIGD2104-2L-E)
# AUTO-PLACEMENT - Let Vivado choose pins
# ================================================================

# -------------------------
# Clock definition (100 MHz)
# -------------------------
# NO PIN ASSIGNMENT - Vivado will auto-place
set_property IOSTANDARD LVCMOS18 [get_ports clk]
create_clock -period 13.000 -name sys_clk -waveform {0.000 6.500} [get_ports clk]

# -------------------------
# Reset signal (active high)
# -------------------------
# NO PIN ASSIGNMENT - Vivado will auto-place
set_property IOSTANDARD LVCMOS18 [get_ports rst_n]
set_false_path -from [get_ports rst_n]

 -------------------------
# Start signal
# -------------------------
set_property IOSTANDARD LVCMOS18 [get_ports start]
set_false_path -from [get_ports start]

# -------------------------
# Done signal
# -------------------------
set_property IOSTANDARD LVCMOS18 [get_ports done]
set_false_path -to [get_ports done]

# -------------------------
# Configuration settings
# -------------------------
set_property CFGBVS GND [current_design]
set_property CONFIG_VOLTAGE 1.8 [current_design]
set_property BITSTREAM.CONFIG.OVERTEMPSHUTDOWN ENABLE [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]

# ================================================================
# NOTE: Pins are not assigned - Vivado will auto-place them
# After implementation, you can see which pins were chosen in:
# - Implemented Design -> I/O Ports window
# - Or export: File -> Export -> Export I/O Ports
# ================================================================