5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd atask1.vcd -o atask1.cdd -v atask1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" atask1.v 8 36 1
2 1 12 8000c 1 3d 121002 0 0 1 34 2 $u0
1 bar 10 830004 1 0 0 0 1 33 1102
4 1 0 0
3 1 main.$u0 "main.$u0" atask1.v 0 16 1
2 2 13 7000a 1 0 20008 0 0 1 36 1
2 3 13 10003 0 1 400 0 0 bar
2 4 13 1000a 1 37 1100a 2 3
2 5 14 20002 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 6 14 10002 2 2c 22000a 5 0 32 34 aa aa aa aa aa aa aa aa
2 7 15 60009 1 0 20008 0 0 1 36 1
2 8 15 60009 1 47 8 7 0 foo.a
2 9 15 1000c 1 3b 120002 0 8 1 34 2 foo
4 9 0 0
4 6 9 0
4 4 6 6
3 1 main.$u1 "main.$u1" atask1.v 0 25 1
3 6 main.foo "main.foo" atask1.v 27 34 1
2 10 29 20006 2 3d 131002 0 0 1 34 2 $u2
1 a 28 800008 1 0 0 0 1 33 1002
4 10 0 0
3 7 main.foo.$u2 "main.foo.$u2" atask1.v 0 33 1
2 11 30 70007 2 1 c 0 0 a
2 12 30 30009 2 39 1100e 11 0
2 13 32 90009 2 1 c 0 0 a
2 14 32 30005 0 1 400 0 0 bar
2 15 32 30009 2 37 e 13 14
2 16 31 b000b 1 1 8 0 0 a
2 17 31 a000a 1 1b 20004 16 0 1 34 102
2 18 31 a000b 1 47 4 17 0 foo.a
2 19 31 5000e 1 3b 126002 0 18 1 34 2 foo
4 15 0 0
4 19 15 0
4 12 19 15
