<def f='tvm/include/tvm/tir/stmt.h' l='1354' macro='1' type='void tvm::tir::BlockRealize::BlockRealize(const tvm::tir::BlockRealize &amp; other)'/>
<use f='tvm/src/tir/schedule/primitive/layout_transformation.cc' l='402' u='c' c='_ZNK3tvm3tir22TransformLayoutPlanner23FinalizeReplacementPlanENS0_6BufferENS0_8IndexMapES3_NS_8PrimExprENS_7runtime8OptionalIS3_EE'/>
<use f='tvm/src/tir/schedule/primitive/reduction.cc' l='1234' u='c' c='_ZN3tvm3tir7RFactorENS0_13ScheduleStateERKNS0_8StmtSRefEi'/>
<use f='tvm/src/tir/schedule/primitive/reduction.cc' l='1240' u='c' c='_ZN3tvm3tir7RFactorENS0_13ScheduleStateERKNS0_8StmtSRefEi'/>
<use f='tvm/src/tir/schedule/primitive/reduction.cc' l='1247' u='c' c='_ZN3tvm3tir7RFactorENS0_13ScheduleStateERKNS0_8StmtSRefEi'/>
<use f='tvm/src/tir/schedule/primitive/reduction.cc' l='1256' u='c' c='_ZN3tvm3tir7RFactorENS0_13ScheduleStateERKNS0_8StmtSRefEi'/>
<use f='tvm/src/tir/schedule/primitive/reduction.cc' l='1256' u='c' c='_ZN3tvm3tir7RFactorENS0_13ScheduleStateERKNS0_8StmtSRefEi'/>
