C:/Users/user/Desktop/hw3_single_cycle_riscv_cpu/F740XXXXX/src/top.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/hw3_single_cycle_riscv_cpu/F740XXXXX/src/top.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CPU
-- Compiling module SRAM
-- Compiling module top

Top level modules:
	top

} {} {}} C:/Users/user/Desktop/hw3_single_cycle_riscv_cpu/F740XXXXX/src/SRAM.v {1 {vlog -work work -stats=none {C:\Users\user\Desktop\hw3_single_cycle_riscv_cpu\F740XXXXX\src\SRAM.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module SRAM

Top level modules:
	SRAM

} {} {}} C:/Users/user/Desktop/hw3_single_cycle_riscv_cpu/F740XXXXX/src/top_tb.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/hw3_single_cycle_riscv_cpu/F740XXXXX/src/top_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module top_tb

Top level modules:
	top_tb

} {} {}} C:/Users/user/Desktop/hw3_single_cycle_riscv_cpu/F740XXXXX/src/link.ld {0 {vlog -work work -stats=none C:/Users/user/Desktop/hw3_single_cycle_riscv_cpu/F740XXXXX/src/link.ld
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
** Error: (vlog-13069) C:/Users/user/Desktop/hw3_single_cycle_riscv_cpu/F740XXXXX/src/link.ld(1): near "(": syntax error, unexpected '('.
** Error: C:/Users/user/Desktop/hw3_single_cycle_riscv_cpu/F740XXXXX/src/link.ld(1): (vlog-13205) Syntax error found in the scope following 'OUTPUT_ARCH'. Is there a missing '::'?

} {3.0 5.0} {}} C:/Users/user/Desktop/hw3_single_cycle_riscv_cpu/F740XXXXX/src/CPU.v {1 {vlog -work work -stats=none {C:\Users\user\Desktop\hw3_single_cycle_riscv_cpu\F740XXXXX\src\CPU.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CPU

Top level modules:
	CPU

} {} {}} C:/Users/user/Desktop/hw3_single_cycle_riscv_cpu/F740XXXXX/src/main.log {0 {vcom -work work -2002 -explicit -stats=none C:/Users/user/Desktop/hw3_single_cycle_riscv_cpu/F740XXXXX/src/main.log
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
** Error: C:/Users/user/Desktop/hw3_single_cycle_riscv_cpu/F740XXXXX/src/main.log(2): near "main": syntax error

} {4.0 5.0} {}} C:/Users/user/Desktop/hw3_single_cycle_riscv_cpu/F740XXXXX/src/setup.S {0 {vlog -work work -stats=none C:/Users/user/Desktop/hw3_single_cycle_riscv_cpu/F740XXXXX/src/setup.S
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
** Error: (vlog-13069) C:/Users/user/Desktop/hw3_single_cycle_riscv_cpu/F740XXXXX/src/setup.S(1): near "#": syntax error, unexpected '#', expecting class.

} {3.0 4.0} {}} C:/Users/user/Desktop/hw3_single_cycle_riscv_cpu/F740XXXXX/src/main.S {0 {vlog -work work -stats=none C:/Users/user/Desktop/hw3_single_cycle_riscv_cpu/F740XXXXX/src/main.S
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
** Error: (vlog-13069) C:/Users/user/Desktop/hw3_single_cycle_riscv_cpu/F740XXXXX/src/main.S(1): near ".": syntax error, unexpected '.', expecting class.

} {3.0 4.0} {}}
