// Seed: 2454257858
module module_0 (
    output uwire id_0
);
  wire id_2;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input wire id_2,
    output tri id_3,
    input supply1 id_4,
    input supply1 id_5,
    output wand id_6,
    input uwire id_7,
    input tri1 id_8,
    output uwire id_9,
    input tri1 id_10,
    output supply0 id_11,
    output wire id_12,
    output wor id_13
);
  assign id_9 = id_5 + 1 - id_10 == id_1;
  module_0(
      id_3
  );
endmodule
