// Seed: 1706349955
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  logic id_3;
  wire  id_4;
  logic id_5;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd26
) (
    output tri0 id_0
    , id_25,
    input wor id_1,
    input tri0 id_2,
    input supply1 _id_3,
    output wire id_4,
    input tri1 id_5,
    input uwire id_6,
    input wand id_7,
    input tri0 id_8,
    output uwire id_9,
    input tri id_10,
    input wor id_11,
    output supply1 id_12,
    input tri id_13,
    input wand id_14,
    output supply1 id_15,
    input supply0 id_16,
    output tri id_17,
    input tri0 id_18,
    input tri id_19,
    input wire id_20,
    input tri0 id_21,
    input tri1 id_22,
    input wire id_23
);
  wire [ "" : -1] id_26;
  wire [id_3 : 1] id_27;
  module_0 modCall_1 (
      id_25,
      id_26
  );
endmodule
