$date
	Sat Mar 16 11:16:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module proTestBench $end
$scope module dut $end
$var wire 1 ! busIdle $end
$var wire 8 " ciN [7:0] $end
$var wire 1 # clock $end
$var wire 1 $ direction $end
$var wire 1 % done $end
$var wire 1 & enable_0 $end
$var wire 1 ' enable_1 $end
$var wire 1 ( enable_2 $end
$var wire 1 ) enable_3 $end
$var wire 1 * reset $end
$var wire 1 + reset_0 $end
$var wire 1 , reset_1 $end
$var wire 1 - reset_2 $end
$var wire 1 . reset_3 $end
$var wire 1 / stall $end
$var wire 1 0 start $end
$var wire 32 1 valueA [31:0] $end
$var wire 32 2 valueB [31:0] $end
$var wire 32 3 result [31:0] $end
$var wire 32 4 counterValue_3 [31:0] $end
$var wire 32 5 counterValue_2 [31:0] $end
$var wire 32 6 counterValue_1 [31:0] $end
$var wire 32 7 counterValue_0 [31:0] $end
$var reg 1 8 pot_0 $end
$var reg 1 9 pot_1 $end
$var reg 1 : pot_2 $end
$var reg 1 ; pot_3 $end
$var reg 1 < started $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x<
x;
x:
x9
x8
bx 7
bx 6
bx 5
bx 4
b0 3
b0 2
b0 1
00
0/
1.
1-
1,
1+
1*
x)
0(
0'
x&
z%
1$
0#
b10 "
0!
$end
#5
b0 7
b0 6
b0 5
b0 4
0)
0&
0;
0:
09
08
0<
1#
#10
0+
0,
0-
0.
0#
0*
#15
1<
1#
10
#20
0#
#25
1)
1&
1;
1:
19
18
1#
b1111 2
00
#30
0#
#35
b1 4
b1 5
b1 6
b1 7
1(
1'
1#
1!
1/
b0 2
#40
0#
#45
b10 7
b10 6
b10 5
b10 4
1#
#50
0#
#55
b11 4
b11 5
b11 6
b11 7
1#
#60
0#
#65
b100 7
b100 6
b100 5
b100 4
1#
#70
0#
#75
b101 4
b101 5
b101 6
b101 7
1#
b1 1
#80
0#
#85
b110 7
b110 6
b110 5
b110 4
1#
b10 1
#90
0#
#95
b111 4
b111 5
b111 6
b111 7
1#
b11 1
#100
0#
#105
b1000 7
b1000 6
b1000 5
b1000 4
1#
b0 1
#110
0#
#115
b1001 4
b1001 5
b1001 6
b1001 7
b1001 3
1#
b0 "
#120
0#
#125
b1010 3
b1010 7
b1010 6
b1010 5
b1010 4
1#
#130
0#
#135
b1011 3
b1011 4
b1011 5
b1011 6
b1011 7
1#
#140
0#
#145
b1100 3
b1100 7
b1100 6
b1100 5
b1100 4
1#
