
---------- Begin Simulation Statistics ----------
final_tick                               1941418369000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 111295                       # Simulator instruction rate (inst/s)
host_mem_usage                                4564440                       # Number of bytes of host memory used
host_op_rate                                   210674                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18419.56                       # Real time elapsed on the host
host_tick_rate                               39655905                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000004                       # Number of instructions simulated
sim_ops                                    3880515000                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.730444                       # Number of seconds simulated
sim_ticks                                730444473000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       358499                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        716984                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect        13253                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     81910527                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    619581863                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     90222656                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    391415259                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    301192603                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     722163668                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      32541389                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     63264451                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1500558781                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes     1020951724                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     81910537                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        229908754                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    118427377                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           48                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts   2268619552                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1892299038                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1097705338                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.723868                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.668710                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    612612236     55.81%     55.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    143424292     13.07%     68.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     59633295      5.43%     74.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     70533576      6.43%     80.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     37336047      3.40%     84.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     25649081      2.34%     86.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     17627219      1.61%     88.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     12462215      1.14%     89.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    118427377     10.79%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1097705338                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts             5665                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9729213                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1885841300                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           241042934                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      6152409      0.33%      0.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1543783852     81.58%     81.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       177059      0.01%     81.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      4800256      0.25%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd          245      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          536      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt          994      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc         2591      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt           10      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            1      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            1      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    241042382     12.74%     94.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     96338141      5.09%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          552      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            9      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1892299038                       # Class of committed instruction
system.switch_cpus_1.commit.refs            337381084                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1892299038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.460889                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.460889                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    328193447                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   5410736492                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      305921271                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       675766904                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     82043769                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     67540519                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         389674286                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1334229                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         134387334                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              457249                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         722163668                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       331929056                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           982111856                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes     19787055                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          162                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           3153633657                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          152                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles     164087538                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.494332                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    395309958                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    122764045                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.158709                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1459465918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.106458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.670513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      568493948     38.95%     38.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       29123804      2.00%     40.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       47531432      3.26%     44.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       34619291      2.37%     46.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       38707747      2.65%     49.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       57103969      3.91%     53.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       60560472      4.15%     57.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       25124319      1.72%     59.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      598200936     40.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1459465918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads           13755                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes           6375                       # number of floating regfile writes
system.switch_cpus_1.idleCycles               1423028                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts    115050464                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      336468925                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.200532                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          524064296                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        134387151                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     279902500                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    521895536                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           92                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1360675                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    216916236                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   4160894507                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    389677145                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts    209063677                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   3214733124                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        29352                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       464414                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     82043769                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       501623                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked         1499                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     15349015                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       976246                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation       207168                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        60403                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    280852598                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    120578084                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents       207168                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect    110189272                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      4861192                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      3344768952                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          3140992328                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.708131                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      2368534003                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.150056                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           3169987758                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3734314484                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    2663698957                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.684515                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.684515                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     50911084      1.49%      1.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   2783501929     81.30%     82.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       637378      0.02%     82.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      5007233      0.15%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd          253      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          612      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt         1724      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         3373      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt           25      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            1      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            1      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    431861898     12.61%     95.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    151869076      4.44%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead         1532      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          683      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   3423796802                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses          9473                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads        18857                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses         8602                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes        14053                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         113457568                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.033138                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu     104155580     91.80%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu           15      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            2      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     91.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      7233142      6.38%     98.18% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      2068660      1.82%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite          169      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   3486333813                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   8477282682                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   3140983726                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   6429656015                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       4160894326                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      3423796802                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          181                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined   2268595436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     56784450                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          133                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined   2997578965                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1459465918                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.345924                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.720411                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    699389451     47.92%     47.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     91637034      6.28%     54.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     83174931      5.70%     59.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     75158228      5.15%     65.05% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     99178262      6.80%     71.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5    115986372      7.95%     79.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6    153525276     10.52%     90.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     88792254      6.08%     96.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     52624110      3.61%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1459465918                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.343639                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         331929086                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  76                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     20818174                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     15474878                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    521895536                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    216916236                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    1398864447                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           72                       # number of misc regfile writes
system.switch_cpus_1.numCycles             1460888946                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     328086525                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2277656977                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      1558777                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      358811370                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      1066604                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2603680                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  11470484006                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   4995044632                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   5798475116                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       679001671                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents       652992                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     82043769                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     11521681                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     3520818081                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups        15222                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   6492391318                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          895                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           48                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        58136331                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         5140196525                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        8692529991                       # The number of ROB writes
system.switch_cpus_1.timesIdled                201264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3405416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          662                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6402961                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            662                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1226038                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         3488                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2198134                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           3488                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             340897                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       270899                       # Transaction distribution
system.membus.trans_dist::CleanEvict            87591                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17588                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17588                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        340897                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1075469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1075469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1075469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     40280576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     40280576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40280576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            358494                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  358494    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              358494                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1880330500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1966811500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1941418369000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1941418369000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2390923                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1299493                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1018140                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          970672                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          407871                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         407871                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           606622                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          606622                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2390923                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3054420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6753957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9808377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    130321920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    191611264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              321933184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          290760                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18238208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3696176                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000180                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013402                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3695512     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    664      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3696176                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5234141500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3173797488                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1527261397                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst      1015813                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1009634                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2025447                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst      1015813                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1009634                       # number of overall hits
system.l2.overall_hits::total                 2025447                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         2327                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       969771                       # number of demand (read+write) misses
system.l2.demand_misses::total                 972098                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         2327                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       969771                       # number of overall misses
system.l2.overall_misses::total                972098                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    148315500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  55691590000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      55839905500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    148315500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  55691590000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     55839905500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst      1018140                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1979405                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2997545                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      1018140                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1979405                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2997545                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.002286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.489931                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.324298                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.002286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.489931                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.324298                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 63736.785561                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 57427.567952                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57442.670904                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 63736.785561                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 57427.567952                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57442.670904                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              284972                       # number of writebacks
system.l2.writebacks::total                    284972                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst         2327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       969771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            972098                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         2327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       969771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           972098                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    125045500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  45993880000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46118925500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    125045500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  45993880000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46118925500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.002286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.489931                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.324298                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.002286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.489931                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.324298                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 53736.785561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 47427.567952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47442.670904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 53736.785561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 47427.567952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47442.670904                       # average overall mshr miss latency
system.l2.replacements                         287272                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1014521                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1014521                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1014521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1014521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1018140                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1018140                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1018140                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1018140                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       684862                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        684862                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       153969                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               153969                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data       253902                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             253902                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       407871                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           407871                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.622506                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.622506                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data       253902                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        253902                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   4189726500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   4189726500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.622506                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.622506                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16501.352884                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16501.352884                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       575625                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                575625                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        30997                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               30997                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2131727000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2131727000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       606622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            606622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.051098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.051098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 68772.042456                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 68772.042456                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        30997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          30997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1821757000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1821757000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.051098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.051098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 58772.042456                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58772.042456                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      1015813                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       434009                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1449822                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         2327                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       938774                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           941101                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    148315500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  53559863000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  53708178500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      1018140                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      1372783                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2390923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.002286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.683847                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.393614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 63736.785561                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 57052.989324                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 57069.515918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2327                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       938774                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       941101                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    125045500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  44172123000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  44297168500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.002286                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.683847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.393614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 53736.785561                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 47052.989324                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 47069.515918                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3907.620556                       # Cycle average of tags in use
system.l2.tags.total_refs                     4531054                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2036609                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.224803                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3907.620556                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.954009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954009                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3930                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          426                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          279                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.959473                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  53256333                       # Number of tag accesses
system.l2.tags.data_accesses                 53256333                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst         1305                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       612308                       # number of demand (read+write) hits
system.l3.demand_hits::total                   613613                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst         1305                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       612308                       # number of overall hits
system.l3.overall_hits::total                  613613                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         1022                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       357463                       # number of demand (read+write) misses
system.l3.demand_misses::total                 358485                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         1022                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       357463                       # number of overall misses
system.l3.overall_misses::total                358485                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     94643500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  32501416500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      32596060000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     94643500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  32501416500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     32596060000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         2327                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       969771                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               972098                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         2327                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       969771                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              972098                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.439192                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.368606                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.368775                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.439192                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.368606                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.368775                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 92606.164384                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 90922.463304                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 90927.263344                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 92606.164384                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 90922.463304                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 90927.263344                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              270899                       # number of writebacks
system.l3.writebacks::total                    270899                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         1022                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       357463                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            358485                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         1022                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       357463                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           358485                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     84423500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  28926786500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  29011210000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     84423500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  28926786500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  29011210000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.439192                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.368606                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.368775                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.439192                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.368606                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.368775                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 82606.164384                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 80922.463304                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 80927.263344                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 82606.164384                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 80922.463304                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 80927.263344                       # average overall mshr miss latency
system.l3.replacements                         361480                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       284972                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           284972                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       284972                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       284972                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          498                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           498                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data       253893                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total               253893                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            9                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  9                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data       253902                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total           253902                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000035                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000035                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            9                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             9                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       170500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       170500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000035                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18944.444444                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18944.444444                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        13409                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 13409                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        17588                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17588                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   1467922000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1467922000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        30997                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             30997                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.567410                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.567410                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83461.564703                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 83461.564703                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        17588                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17588                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1292042000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1292042000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.567410                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.567410                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73461.564703                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 73461.564703                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst         1305                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       598899                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             600204                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst         1022                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       339875                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           340897                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     94643500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  31033494500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  31128138000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst         2327                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       938774                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         941101                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.439192                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.362041                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.362232                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 92606.164384                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 91308.553145                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 91312.443348                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         1022                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       339875                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       340897                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     84423500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  27634744500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  27719168000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.439192                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.362041                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.362232                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 82606.164384                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 81308.553145                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 81312.443348                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     3022261                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    394248                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      7.665888                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     320.805033                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         0.769034                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       988.614931                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst     0.257467                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1195.396231                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   105.678465                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 30156.478839                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.009790                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000023                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.030170                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.036481                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.003225                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.920303                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          341                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         5990                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        26397                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  35531624                       # Number of tag accesses
system.l3.tags.data_accesses                 35531624                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            941101                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       555871                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          777743                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq          253902                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp         253902                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            30997                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           30997                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        941101                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3424134                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     80452480                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          361480                       # Total snoops (count)
system.tol3bus.snoopTraffic                  17337536                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1587480                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.002197                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.046823                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1583992     99.78%     99.78% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   3488      0.22%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1587480                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1384039000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1585098000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        65408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     22877632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22943040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        65408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         65408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17337536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17337536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         1022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       357463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              358485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       270899                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             270899                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        89545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     31320152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              31409698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        89545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            89545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23735597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23735597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23735597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        89545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     31320152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             55145295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    270899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      1022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    357435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002236396500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15370                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15370                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1165304                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             255748                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      358485                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     270899                       # Number of write requests accepted
system.mem_ctrls.readBursts                    358485                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   270899                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             22243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             22551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            22116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17141                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7484423500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1792285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14205492250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20879.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39629.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13844                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     981                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  3.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                358485                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               270899                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  306816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       614505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.544007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.043483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    11.304306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       600509     97.72%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13827      2.25%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           99      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           30      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       614505                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.320625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.074012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.455168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            16      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17           322      2.09%      2.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          1469      9.56%     11.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21          3120     20.30%     32.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23          3802     24.74%     56.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25          2998     19.51%     76.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27          1852     12.05%     88.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29          1012      6.58%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31           448      2.91%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33           202      1.31%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35            87      0.57%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37            24      0.16%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39            12      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41             5      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15370                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.623487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.596726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.955926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3645     23.72%     23.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               52      0.34%     24.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10136     65.95%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1519      9.88%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15370                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22941248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17335872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22943040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17337536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        31.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     31.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  730459779000                       # Total gap between requests
system.mem_ctrls.avgGap                    1160594.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        65408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     22875840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17335872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 89545.478701979300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 31317698.806107606739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 23733319.425089277327                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         1022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       357463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       270899                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     42297000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  14163195250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17299674060750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     41386.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     39621.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  63860235.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     2.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2193700740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1165979595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1279702200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          706229460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     57660607680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     181671961230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     127503763200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       372181944105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        509.528045                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 329604795750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24391120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 376448557250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2193864960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1166066880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1279680780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          707727600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     57660607680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     181333428540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     127788843360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       372130219800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        509.457233                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 330339074750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24391120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 375714278250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1352580410                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67386352                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    330741183                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1750707945                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1352580410                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67386352                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    330741183                       # number of overall hits
system.cpu.icache.overall_hits::total      1750707945                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       284801                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        13320                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      1187873                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1485994                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       284801                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        13320                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      1187873                       # number of overall misses
system.cpu.icache.overall_misses::total       1485994                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    174352500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  14331356498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14505708998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    174352500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  14331356498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14505708998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1352865211                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67399672                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    331929056                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1752193939                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1352865211                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67399672                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    331929056                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1752193939                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000211                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.003579                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000848                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000211                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.003579                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000848                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13089.527027                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12064.721143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9761.620167                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13089.527027                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12064.721143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9761.620167                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1581                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.909091                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1315749                       # number of writebacks
system.cpu.icache.writebacks::total           1315749                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       169733                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       169733                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       169733                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       169733                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        13320                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      1018140                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1031460                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        13320                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      1018140                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1031460                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    161032500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  12359759999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12520792499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    161032500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  12359759999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12520792499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000589                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000589                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12089.527027                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12139.548588                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12138.902622                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12089.527027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12139.548588                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12138.902622                       # average overall mshr miss latency
system.cpu.icache.replacements                1315749                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1352580410                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67386352                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    330741183                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1750707945                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       284801                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        13320                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      1187873                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1485994                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    174352500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  14331356498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14505708998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1352865211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67399672                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    331929056                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1752193939                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.003579                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000848                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13089.527027                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12064.721143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9761.620167                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       169733                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       169733                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        13320                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      1018140                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1031460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    161032500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  12359759999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12520792499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.003067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000589                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12089.527027                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12139.548588                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12138.902622                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.640283                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1752024206                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1316261                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1331.061397                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.158263                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.122397                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   147.359622                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.705387                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.006098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.287812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999297                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          342                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        7010092017                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       7010092017                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    372861486                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     16420545                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    466944063                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        856226094                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    372861486                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     16420545                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    466944063                       # number of overall hits
system.cpu.dcache.overall_hits::total       856226094                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10208025                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        98341                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      3032955                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13339321                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10208025                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        98341                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      3032955                       # number of overall misses
system.cpu.dcache.overall_misses::total      13339321                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3438319000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  94694371986                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  98132690986                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3438319000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  94694371986                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  98132690986                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383069511                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     16518886                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    469977018                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    869565415                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383069511                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     16518886                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    469977018                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    869565415                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026648                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005953                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.006453                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015340                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026648                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005953                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.006453                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015340                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 34963.229985                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 31221.818980                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7356.648137                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 34963.229985                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 31221.818980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7356.648137                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        43544                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1170                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3257                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.369358                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          390                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10250123                       # number of writebacks
system.cpu.dcache.writebacks::total          10250123                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       656633                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       656633                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       656633                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       656633                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        98341                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      2376322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2474663                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        98341                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      2376322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2474663                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3339978000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  77581753486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  80921731486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3339978000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  77581753486                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  80921731486                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005953                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.005056                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002846                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005953                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.005056                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002846                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 33963.229985                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 32647.828655                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32700.101584                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 33963.229985                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 32647.828655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32700.101584                       # average overall mshr miss latency
system.cpu.dcache.replacements               11948797                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    226282120                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11961114                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    371620405                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       609863639                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1018770                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        51731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      2018462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3088963                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2547713000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  76322712000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  78870425000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    227300890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12012845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    373638867                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    612952602                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004482                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.004306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.005402                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005039                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49249.250933                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 37812.310561                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25532.978220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       645067                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       645067                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        51731                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1373395                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1425126                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2495982000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  60232659500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  62728641500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.003676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 48249.250933                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 43856.763349                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44016.207339                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    146579366                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4459431                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     95323658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      246362455                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      9189255                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46610                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1014493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10250358                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    890606000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  18371659986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19262265986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    155768621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4506041                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     96338151                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    256612813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.058993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.010531                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039945                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19107.616391                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 18109.203303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1879.179828                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data        11566                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        11566                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1002927                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1049537                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    843996000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  17349093986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18193089986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010344                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.010410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004090                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18107.616391                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 17298.461390                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17334.396011                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996975                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           868918321                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11949309                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             72.717035                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   301.218980                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    22.025857                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   188.752137                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.588318                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.043019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.368657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3490210969                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3490210969                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1941418369000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1123541821000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 817876548000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
