[2025-09-17 13:11:57] START suite=qualcomm_srv trace=srv26_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv26_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2667486 heartbeat IPC: 3.749 cumulative IPC: 3.749 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5070899 cumulative IPC: 3.944 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5070899 cumulative IPC: 3.944 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5070900 heartbeat IPC: 4.161 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13596932 heartbeat IPC: 1.173 cumulative IPC: 1.173 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22092982 heartbeat IPC: 1.177 cumulative IPC: 1.175 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 30185791 heartbeat IPC: 1.236 cumulative IPC: 1.195 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 38727066 heartbeat IPC: 1.171 cumulative IPC: 1.188 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 47140447 heartbeat IPC: 1.189 cumulative IPC: 1.189 (Simulation time: 00 hr 06 min 54 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 55397687 heartbeat IPC: 1.211 cumulative IPC: 1.192 (Simulation time: 00 hr 07 min 53 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 63942780 heartbeat IPC: 1.17 cumulative IPC: 1.189 (Simulation time: 00 hr 08 min 54 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 72314711 heartbeat IPC: 1.194 cumulative IPC: 1.19 (Simulation time: 00 hr 09 min 54 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv26_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 80845121 heartbeat IPC: 1.172 cumulative IPC: 1.188 (Simulation time: 00 hr 10 min 54 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 84121585 cumulative IPC: 1.189 (Simulation time: 00 hr 11 min 54 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 84121585 cumulative IPC: 1.189 (Simulation time: 00 hr 11 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv26_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.189 instructions: 100000004 cycles: 84121585
CPU 0 Branch Prediction Accuracy: 91.59% MPKI: 14.84 Average ROB Occupancy at Mispredict: 27.53
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2769
BRANCH_INDIRECT: 0.4165
BRANCH_CONDITIONAL: 12.49
BRANCH_DIRECT_CALL: 0.6971
BRANCH_INDIRECT_CALL: 0.5063
BRANCH_RETURN: 0.4474


====Backend Stall Breakdown====
ROB_STALL: 211276
LQ_STALL: 0
SQ_STALL: 548256


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 98.73427
REPLAY_LOAD: 85.43011
NON_REPLAY_LOAD: 19.786814

== Total ==
ADDR_TRANS: 14119
REPLAY_LOAD: 15890
NON_REPLAY_LOAD: 181267

== Counts ==
ADDR_TRANS: 143
REPLAY_LOAD: 186
NON_REPLAY_LOAD: 9161

cpu0->cpu0_STLB TOTAL        ACCESS:    1741631 HIT:    1735986 MISS:       5645 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1741631 HIT:    1735986 MISS:       5645 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 186.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7576607 HIT:    6680905 MISS:     895702 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6140913 HIT:    5377624 MISS:     763289 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     529961 HIT:     414669 MISS:     115292 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     895561 HIT:     887345 MISS:       8216 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10172 HIT:       1267 MISS:       8905 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.55 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14312502 HIT:    8026367 MISS:    6286135 MSHR_MERGE:    1516612
cpu0->cpu0_L1I LOAD         ACCESS:   14312502 HIT:    8026367 MISS:    6286135 MSHR_MERGE:    1516612
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.58 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29909064 HIT:   26642719 MISS:    3266345 MSHR_MERGE:    1354802
cpu0->cpu0_L1D LOAD         ACCESS:   16870918 HIT:   15168304 MISS:    1702614 MSHR_MERGE:     331215
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13026425 HIT:   11472884 MISS:    1553541 MSHR_MERGE:    1023569
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11721 HIT:       1531 MISS:      10190 MSHR_MERGE:         18
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11972766 HIT:   10270516 MISS:    1702250 MSHR_MERGE:     857014
cpu0->cpu0_ITLB LOAD         ACCESS:   11972766 HIT:   10270516 MISS:    1702250 MSHR_MERGE:     857014
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.118 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28286241 HIT:   27089978 MISS:    1196263 MSHR_MERGE:     299868
cpu0->cpu0_DTLB LOAD         ACCESS:   28286241 HIT:   27089978 MISS:    1196263 MSHR_MERGE:     299868
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.069 cycles
cpu0->LLC TOTAL        ACCESS:    1066001 HIT:     992160 MISS:      73841 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     763287 HIT:     735036 MISS:      28251 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     115292 HIT:      74546 MISS:      40746 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     178517 HIT:     178147 MISS:        370 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8905 HIT:       4431 MISS:       4474 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 121.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4402
  ROW_BUFFER_MISS:      69069
  AVG DBUS CONGESTED CYCLE: 3.684
Channel 0 WQ ROW_BUFFER_HIT:       2041
  ROW_BUFFER_MISS:      36315
  FULL:          0
Channel 0 REFRESHES ISSUED:       7010

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       536072       406387        68597         5339
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          232          657          255
  STLB miss resolved @ L2C                0          368          228          682          152
  STLB miss resolved @ LLC                0          229          439         2345         1004
  STLB miss resolved @ MEM                0            6          232         2179         2434

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             154663        54177      1126595       115046          615
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          311          131           54
  STLB miss resolved @ L2C                0          229          272           38            5
  STLB miss resolved @ LLC                0           98          231          528           97
  STLB miss resolved @ MEM                0            1           88          268          177
[2025-09-17 13:23:52] END   suite=qualcomm_srv trace=srv26_ap (rc=0)
