Rectnet: instantiated net with 12 neurons and 23 edges
,,,,,,,,,,,,...........Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:32:59 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(41): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 41
Warning (10229): Verilog HDL Expression warning at top.v(59): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 59
Warning (10229): Verilog HDL Expression warning at top.v(89): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 89
Warning (10229): Verilog HDL Expression warning at top.v(105): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 105
Warning (10229): Verilog HDL Expression warning at top.v(135): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 135
Warning (10229): Verilog HDL Expression warning at top.v(158): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 158
Warning (10229): Verilog HDL Expression warning at top.v(174): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 174
Warning (10229): Verilog HDL Expression warning at top.v(204): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 204
Warning (10229): Verilog HDL Expression warning at top.v(220): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 220
Warning (10229): Verilog HDL Expression warning at top.v(236): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 236
Warning (10229): Verilog HDL Expression warning at top.v(259): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 259
Warning (10229): Verilog HDL Expression warning at top.v(275): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 275
Warning (10229): Verilog HDL Expression warning at top.v(305): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 305
Warning (10259): Verilog HDL error at top.v(380): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 380
Warning (10259): Verilog HDL error at top.v(382): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 382
Warning (10229): Verilog HDL Expression warning at top.v(403): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 403
Warning (10259): Verilog HDL error at top.v(407): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 407
Warning (10259): Verilog HDL error at top.v(408): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 408
Warning (10229): Verilog HDL Expression warning at top.v(448): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 448
Warning (10259): Verilog HDL error at top.v(452): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 452
Warning (10259): Verilog HDL error at top.v(453): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 453
Warning (10259): Verilog HDL error at top.v(465): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 465
Warning (10229): Verilog HDL Expression warning at top.v(481): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 481
Warning (10259): Verilog HDL error at top.v(485): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 485
Warning (10259): Verilog HDL error at top.v(486): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 486
Warning (10259): Verilog HDL error at top.v(498): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 498
Warning (10229): Verilog HDL Expression warning at top.v(526): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 526
Warning (10259): Verilog HDL error at top.v(530): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 530
Warning (10259): Verilog HDL error at top.v(531): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 531
Warning (10259): Verilog HDL error at top.v(542): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 542
Warning (10259): Verilog HDL error at top.v(543): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 543
Warning (10259): Verilog HDL error at top.v(544): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 544
Warning (10229): Verilog HDL Expression warning at top.v(565): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 565
Warning (10259): Verilog HDL error at top.v(569): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 569
Warning (10259): Verilog HDL error at top.v(570): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 570
Warning (10259): Verilog HDL error at top.v(581): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 581
Warning (10259): Verilog HDL error at top.v(582): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 582
Warning (10229): Verilog HDL Expression warning at top.v(598): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 598
Warning (10259): Verilog HDL error at top.v(602): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 602
Warning (10259): Verilog HDL error at top.v(603): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 603
Warning (10259): Verilog HDL error at top.v(614): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 614
Warning (10259): Verilog HDL error at top.v(616): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 616
Warning (10229): Verilog HDL Expression warning at top.v(643): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 643
Warning (10259): Verilog HDL error at top.v(647): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 647
Warning (10259): Verilog HDL error at top.v(648): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 648
Warning (10229): Verilog HDL Expression warning at top.v(676): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 676
Warning (10259): Verilog HDL error at top.v(680): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 680
Warning (10259): Verilog HDL error at top.v(681): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 681
Warning (10229): Verilog HDL Expression warning at top.v(709): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 709
Warning (10259): Verilog HDL error at top.v(713): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 713
Warning (10259): Verilog HDL error at top.v(714): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 714
Warning (10259): Verilog HDL error at top.v(725): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 725
Warning (10259): Verilog HDL error at top.v(726): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 726
Warning (10259): Verilog HDL error at top.v(727): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 727
Warning (10229): Verilog HDL Expression warning at top.v(748): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 748
Warning (10259): Verilog HDL error at top.v(752): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 752
Warning (10259): Verilog HDL error at top.v(753): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 753
Warning (10259): Verilog HDL error at top.v(764): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 764
Warning (10259): Verilog HDL error at top.v(765): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 765
Warning (10229): Verilog HDL Expression warning at top.v(781): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 781
Warning (10259): Verilog HDL error at top.v(785): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 785
Warning (10259): Verilog HDL error at top.v(786): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 786
Warning (10259): Verilog HDL error at top.v(797): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 797
Warning (10259): Verilog HDL error at top.v(799): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 799
Warning (10229): Verilog HDL Expression warning at top.v(826): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 826
Warning (10259): Verilog HDL error at top.v(830): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 830
Warning (10259): Verilog HDL error at top.v(831): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 831
Warning (10229): Verilog HDL Expression warning at top.v(883): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 883
Warning (10229): Verilog HDL Expression warning at top.v(884): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 884
Warning (10229): Verilog HDL Expression warning at top.v(885): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 885
Warning (10229): Verilog HDL Expression warning at top.v(886): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 886
Warning (10229): Verilog HDL Expression warning at top.v(887): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 887
Warning (10229): Verilog HDL Expression warning at top.v(888): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 888
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(350): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 350
Warning (10230): Verilog HDL assignment warning at top.v(383): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 383
Warning (10230): Verilog HDL assignment warning at top.v(397): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 397
Warning (10230): Verilog HDL assignment warning at top.v(423): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 423
Warning (10230): Verilog HDL assignment warning at top.v(442): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 442
Warning (10230): Verilog HDL assignment warning at top.v(466): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 466
Warning (10230): Verilog HDL assignment warning at top.v(475): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 475
Warning (10230): Verilog HDL assignment warning at top.v(501): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 501
Warning (10230): Verilog HDL assignment warning at top.v(520): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 520
Warning (10230): Verilog HDL assignment warning at top.v(545): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 545
Warning (10230): Verilog HDL assignment warning at top.v(559): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 559
Warning (10230): Verilog HDL assignment warning at top.v(583): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 583
Warning (10230): Verilog HDL assignment warning at top.v(592): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 592
Warning (10230): Verilog HDL assignment warning at top.v(618): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 618
Warning (10230): Verilog HDL assignment warning at top.v(637): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 637
Warning (10230): Verilog HDL assignment warning at top.v(661): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 661
Warning (10230): Verilog HDL assignment warning at top.v(670): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 670
Warning (10230): Verilog HDL assignment warning at top.v(694): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 694
Warning (10230): Verilog HDL assignment warning at top.v(703): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 703
Warning (10230): Verilog HDL assignment warning at top.v(728): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 728
Warning (10230): Verilog HDL assignment warning at top.v(742): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 742
Warning (10230): Verilog HDL assignment warning at top.v(766): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 766
Warning (10230): Verilog HDL assignment warning at top.v(775): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 775
Warning (10230): Verilog HDL assignment warning at top.v(801): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 801
Warning (10230): Verilog HDL assignment warning at top.v(820): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 820
Warning (10230): Verilog HDL assignment warning at top.v(903): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 903
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 622 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 520 logic cells
    Info (21062): Implemented 35 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 162 warnings
    Info: Peak virtual memory: 1219 megabytes
    Info: Processing ended: Tue Apr 25 19:33:54 2017
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:02:05
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:34:11 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 216 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 192 registers into blocks of type DSP block
    Extra Info (176220): Created 96 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:24
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:07
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:18
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:09
Info (11888): Total time spent on timing analysis during the Fitter is 2.12 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:32
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1936 megabytes
    Info: Processing ended: Tue Apr 25 19:36:32 2017
    Info: Elapsed time: 00:02:21
    Info: Total CPU time (on all processors): 00:03:04
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:36:49 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1142 megabytes
    Info: Processing ended: Tue Apr 25 19:37:10 2017
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:21
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:37:28 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.132            -549.716 clk50 
Info (332146): Worst-case hold slack is 0.320
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.320               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -625.525 clk50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.946
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.946            -490.819 clk50 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -613.637 clk50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.927
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.927            -134.009 clk50 
Info (332146): Worst-case hold slack is 0.167
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.167               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -464.144 clk50 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.646             -78.780 clk50 
Info (332146): Worst-case hold slack is 0.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.149               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -488.479 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1328 megabytes
    Info: Processing ended: Tue Apr 25 19:38:09 2017
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:41
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:38:26 2017
Info: Command: quartus_cpf -c top.sof top.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 395 megabytes
    Info: Processing ended: Tue Apr 25 19:38:29 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
!!OK!!
