library ieee;
use ieee.std_logic_1164.all;

entity stromschaltung is
	port(
		SZW_U1 : in std_logic;
		SZW_V1 : in std_logic;
		SZW_W1 : in std_logic;
		freigaben_out0 : out in std_ulogic := '0';
		freigaben_out1 : out in std_ulogic := '0';
		freigaben_out2 : out in std_ulogic := '0'
	);
end entity;

architecture arch_stromschaltung of stromschaltung is
begin
	process(stromschalter) is
		
		begin
			if falling_edge(SZW_U1) and  falling_edge(SZW_V1) and  rising_edge(SZW_W1) then
				freigaben_out0 <= '0';
				freigaben_out1 <= '1';
				freigaben_out2 <= '1';
			end if;
			if rising_edge(SZW_U1) and  falling_edge(SZW_V1) and  rising_edge(SZW_W1) then
				freigaben_out0 <= '0';
				freigaben_out1 <= '1';
				freigaben_out2 <= '1';
			end if;
			if rising_edge(SZW_U1) and  falling_edge(SZW_V1) and  falling_edge(SZW_W1) then
				freigaben_out0 <= '1';
				freigaben_out1 <= '0';
				freigaben_out2 <= '1';
			end if;
			if rising_edge(SZW_U1) and  rising_edge(SZW_V1) and  falling_edge(SZW_W1) then
				freigaben_out0 <= '1';
				freigaben_out1 <= '0';
				freigaben_out2 <= '1';
			end if;
			if falling_edge(SZW_W1) and  rising_edge(SZW_V1) and  falling_edge(SZW_U1) then
				freigaben_out0 <= '1';
				freigaben_out1 <= '1';
				freigaben_out2 <= '0';
			end if;
			if falling_edge(SZW_W1) and  rising_edge(SZW_V1) and  rising_edge(SZW_U1) then
				freigaben_out0 <= '1';
				freigaben_out1 <= '1';
				freigaben_out2 <= '0';
			end if;
	end process;
end architecture arch_stromschaltung; 