#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019b6a549e20 .scope module, "mips_tb" "mips_tb" 2 2;
 .timescale 0 0;
v0000019b6a5c0390_0 .var "clk", 0 0;
v0000019b6a5bf850_0 .var "reset", 0 0;
v0000019b6a5c0ed0_0 .net "writedata", 31 0, L_0000019b6a61b890;  1 drivers
S_0000019b6a4cafe0 .scope module, "dut" "mips" 2 8, 3 3 0, S_0000019b6a549e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
v0000019b6a5bd160_0 .net "aluen", 0 0, L_0000019b6a61b930;  1 drivers
v0000019b6a5bd3e0_0 .net "alufunc", 3 0, L_0000019b6a61c0b0;  1 drivers
v0000019b6a5bd200_0 .net "aluout", 31 0, v0000019b6a5b2f60_0;  1 drivers
v0000019b6a5bec40_0 .net "alusel1", 0 0, L_0000019b6a61be30;  1 drivers
v0000019b6a5bd8e0_0 .net "alusel2", 0 0, L_0000019b6a61bb10;  1 drivers
v0000019b6a5be2e0_0 .net "branch", 0 0, L_0000019b6a61b1b0;  1 drivers
v0000019b6a5bd7a0_0 .net "clk", 0 0, v0000019b6a5c0390_0;  1 drivers
v0000019b6a5bdc00_0 .net "irout", 31 0, v0000019b6a5b9b70_0;  1 drivers
v0000019b6a5bd2a0_0 .net "ldA", 0 0, L_0000019b6a61c8d0;  1 drivers
v0000019b6a5bdca0_0 .net "ldB", 0 0, L_0000019b6a61b570;  1 drivers
v0000019b6a5bece0_0 .net "ldaluout", 0 0, L_0000019b6a61c1f0;  1 drivers
v0000019b6a5bd340_0 .net "ldimm", 0 0, L_0000019b6a61cf10;  1 drivers
v0000019b6a5bed80_0 .net "ldir", 0 0, L_0000019b6a61cfb0;  1 drivers
v0000019b6a5be1a0_0 .net "ldlmd", 0 0, L_0000019b6a61cab0;  1 drivers
v0000019b6a5bd480_0 .net "ldnpc", 0 0, L_0000019b6a61b2f0;  1 drivers
v0000019b6a5bd660_0 .net "ldpc", 0 0, L_0000019b6a61cdd0;  1 drivers
v0000019b6a5bd700_0 .net "opcond", 1 0, L_0000019b6a61b250;  1 drivers
v0000019b6a5bde80_0 .net "readdmem", 0 0, L_0000019b6a61c3d0;  1 drivers
v0000019b6a5bdf20_0 .net "readim", 0 0, L_0000019b6a61c830;  1 drivers
v0000019b6a5bd840_0 .net "regwrite", 0 0, L_0000019b6a61c970;  1 drivers
v0000019b6a5bd980_0 .net "reset", 0 0, v0000019b6a5bf850_0;  1 drivers
v0000019b6a5bdfc0_0 .net "seldest", 0 0, L_0000019b6a61ca10;  1 drivers
v0000019b6a5bdac0_0 .net "selwb", 0 0, L_0000019b6a61b9d0;  1 drivers
v0000019b6a5bf490_0 .net "writedata", 31 0, L_0000019b6a61b890;  alias, 1 drivers
v0000019b6a5bf350_0 .net "writedmem", 0 0, L_0000019b6a61c510;  1 drivers
S_0000019b6a4cb170 .scope module, "ctrl" "controller" 3 17, 4 1 0, S_0000019b6a4cafe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "irout";
    .port_info 3 /OUTPUT 1 "readim";
    .port_info 4 /OUTPUT 1 "ldir";
    .port_info 5 /OUTPUT 1 "ldnpc";
    .port_info 6 /OUTPUT 1 "ldA";
    .port_info 7 /OUTPUT 1 "ldB";
    .port_info 8 /OUTPUT 1 "ldimm";
    .port_info 9 /OUTPUT 2 "opcond";
    .port_info 10 /OUTPUT 1 "alusel1";
    .port_info 11 /OUTPUT 1 "alusel2";
    .port_info 12 /OUTPUT 1 "aluen";
    .port_info 13 /OUTPUT 1 "ldaluout";
    .port_info 14 /OUTPUT 4 "alufunc";
    .port_info 15 /OUTPUT 1 "seldest";
    .port_info 16 /OUTPUT 1 "regwrite";
    .port_info 17 /OUTPUT 1 "writedmem";
    .port_info 18 /OUTPUT 1 "readdmem";
    .port_info 19 /OUTPUT 1 "ldlmd";
    .port_info 20 /OUTPUT 1 "selwb";
    .port_info 21 /OUTPUT 1 "branch";
    .port_info 22 /OUTPUT 1 "ldpc";
P_0000019b6a4cb300 .param/l "EX" 0 4 14, C4<010>;
P_0000019b6a4cb338 .param/l "HLT" 0 4 14, C4<101>;
P_0000019b6a4cb370 .param/l "ID" 0 4 14, C4<001>;
P_0000019b6a4cb3a8 .param/l "IF" 0 4 14, C4<000>;
P_0000019b6a4cb3e0 .param/l "MEM" 0 4 14, C4<011>;
P_0000019b6a4cb418 .param/l "WB" 0 4 14, C4<100>;
v0000019b6a533e60_0 .net *"_ivl_22", 23 0, v0000019b6a5b26a0_0;  1 drivers
v0000019b6a5344a0_0 .net "aluen", 0 0, L_0000019b6a61b930;  alias, 1 drivers
v0000019b6a5345e0_0 .net "alufunc", 3 0, L_0000019b6a61c0b0;  alias, 1 drivers
v0000019b6a5282e0_0 .net "alusel1", 0 0, L_0000019b6a61be30;  alias, 1 drivers
v0000019b6a527de0_0 .net "alusel2", 0 0, L_0000019b6a61bb10;  alias, 1 drivers
v0000019b6a527fc0_0 .net "branch", 0 0, L_0000019b6a61b1b0;  alias, 1 drivers
v0000019b6a5b3820_0 .net "clk", 0 0, v0000019b6a5c0390_0;  alias, 1 drivers
v0000019b6a5b26a0_0 .var "control_signals", 23 0;
v0000019b6a5b3aa0_0 .net "irout", 31 0, v0000019b6a5b9b70_0;  alias, 1 drivers
v0000019b6a5b38c0_0 .net "ldA", 0 0, L_0000019b6a61c8d0;  alias, 1 drivers
v0000019b6a5b3b40_0 .net "ldB", 0 0, L_0000019b6a61b570;  alias, 1 drivers
v0000019b6a5b3c80_0 .net "ldaluout", 0 0, L_0000019b6a61c1f0;  alias, 1 drivers
v0000019b6a5b2b00_0 .net "ldimm", 0 0, L_0000019b6a61cf10;  alias, 1 drivers
v0000019b6a5b2ba0_0 .net "ldir", 0 0, L_0000019b6a61cfb0;  alias, 1 drivers
v0000019b6a5b3000_0 .net "ldlmd", 0 0, L_0000019b6a61cab0;  alias, 1 drivers
v0000019b6a5b2380_0 .net "ldnpc", 0 0, L_0000019b6a61b2f0;  alias, 1 drivers
v0000019b6a5b2a60_0 .net "ldpc", 0 0, L_0000019b6a61cdd0;  alias, 1 drivers
v0000019b6a5b35a0_0 .net "opcond", 1 0, L_0000019b6a61b250;  alias, 1 drivers
v0000019b6a5b33c0_0 .net "readdmem", 0 0, L_0000019b6a61c3d0;  alias, 1 drivers
v0000019b6a5b3140_0 .net "readim", 0 0, L_0000019b6a61c830;  alias, 1 drivers
v0000019b6a5b3be0_0 .net "regwrite", 0 0, L_0000019b6a61c970;  alias, 1 drivers
v0000019b6a5b3d20_0 .net "reset", 0 0, v0000019b6a5bf850_0;  alias, 1 drivers
v0000019b6a5b2c40_0 .net "seldest", 0 0, L_0000019b6a61ca10;  alias, 1 drivers
v0000019b6a5b2920_0 .net "selwb", 0 0, L_0000019b6a61b9d0;  alias, 1 drivers
v0000019b6a5b2ce0_0 .var "state", 2 0;
v0000019b6a5b3780_0 .net "writedmem", 0 0, L_0000019b6a61c510;  alias, 1 drivers
E_0000019b6a54c1d0/0 .event negedge, v0000019b6a5b3d20_0;
E_0000019b6a54c1d0/1 .event posedge, v0000019b6a5b3820_0;
E_0000019b6a54c1d0 .event/or E_0000019b6a54c1d0/0, E_0000019b6a54c1d0/1;
L_0000019b6a61c830 .part v0000019b6a5b26a0_0, 23, 1;
L_0000019b6a61cfb0 .part v0000019b6a5b26a0_0, 22, 1;
L_0000019b6a61b2f0 .part v0000019b6a5b26a0_0, 21, 1;
L_0000019b6a61c8d0 .part v0000019b6a5b26a0_0, 20, 1;
L_0000019b6a61b570 .part v0000019b6a5b26a0_0, 19, 1;
L_0000019b6a61cf10 .part v0000019b6a5b26a0_0, 18, 1;
L_0000019b6a61b250 .part v0000019b6a5b26a0_0, 16, 2;
L_0000019b6a61be30 .part v0000019b6a5b26a0_0, 15, 1;
L_0000019b6a61bb10 .part v0000019b6a5b26a0_0, 14, 1;
L_0000019b6a61b930 .part v0000019b6a5b26a0_0, 13, 1;
L_0000019b6a61c1f0 .part v0000019b6a5b26a0_0, 12, 1;
L_0000019b6a61c0b0 .part v0000019b6a5b26a0_0, 8, 4;
L_0000019b6a61ca10 .part v0000019b6a5b26a0_0, 7, 1;
L_0000019b6a61c970 .part v0000019b6a5b26a0_0, 6, 1;
L_0000019b6a61c510 .part v0000019b6a5b26a0_0, 5, 1;
L_0000019b6a61c3d0 .part v0000019b6a5b26a0_0, 4, 1;
L_0000019b6a61cab0 .part v0000019b6a5b26a0_0, 3, 1;
L_0000019b6a61b9d0 .part v0000019b6a5b26a0_0, 2, 1;
L_0000019b6a61b1b0 .part v0000019b6a5b26a0_0, 1, 1;
L_0000019b6a61cdd0 .part v0000019b6a5b26a0_0, 0, 1;
S_0000019b6a1fd4a0 .scope module, "dpath" "datapath" 3 16, 5 11 0, S_0000019b6a4cafe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "readim";
    .port_info 3 /INPUT 1 "ldir";
    .port_info 4 /INPUT 1 "ldnpc";
    .port_info 5 /INPUT 1 "ldA";
    .port_info 6 /INPUT 1 "ldB";
    .port_info 7 /INPUT 1 "ldimm";
    .port_info 8 /INPUT 2 "opcond";
    .port_info 9 /INPUT 1 "alusel1";
    .port_info 10 /INPUT 1 "alusel2";
    .port_info 11 /INPUT 1 "aluen";
    .port_info 12 /INPUT 1 "ldaluout";
    .port_info 13 /INPUT 4 "alufunc";
    .port_info 14 /INPUT 1 "seldest";
    .port_info 15 /INPUT 1 "regwrite";
    .port_info 16 /INPUT 1 "writedmem";
    .port_info 17 /INPUT 1 "readdmem";
    .port_info 18 /INPUT 1 "ldlmd";
    .port_info 19 /INPUT 1 "selwb";
    .port_info 20 /INPUT 1 "branch";
    .port_info 21 /INPUT 1 "ldpc";
    .port_info 22 /OUTPUT 32 "irout";
    .port_info 23 /OUTPUT 32 "aluout";
    .port_info 24 /OUTPUT 32 "writedata";
v0000019b6a5bc0f0_0 .net "Ain", 31 0, L_0000019b6a53bbc0;  1 drivers
v0000019b6a5bc7d0_0 .net "Aout", 31 0, v0000019b6a5b3a00_0;  1 drivers
v0000019b6a5bbc90_0 .net "Bin", 31 0, L_0000019b6a53b5a0;  1 drivers
v0000019b6a5bc370_0 .net "Bout", 31 0, v0000019b6a5b3280_0;  1 drivers
L_0000019b6a5c1170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019b6a5bbd30_0 .net/2u *"_ivl_10", 1 0, L_0000019b6a5c1170;  1 drivers
L_0000019b6a5c11b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019b6a5bc910_0 .net/2u *"_ivl_14", 26 0, L_0000019b6a5c11b8;  1 drivers
v0000019b6a5bcd70_0 .net *"_ivl_17", 4 0, L_0000019b6a5c0070;  1 drivers
L_0000019b6a5c1200 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019b6a5bbdd0_0 .net/2u *"_ivl_20", 26 0, L_0000019b6a5c1200;  1 drivers
v0000019b6a5bc410_0 .net *"_ivl_23", 4 0, L_0000019b6a5c07f0;  1 drivers
v0000019b6a5bbe70_0 .net *"_ivl_5", 0 0, L_0000019b6a5c04d0;  1 drivers
v0000019b6a5bbf10_0 .net *"_ivl_6", 3 0, L_0000019b6a5c0bb0;  1 drivers
v0000019b6a5bc4b0_0 .net *"_ivl_9", 25 0, L_0000019b6a5c0110;  1 drivers
v0000019b6a5bbfb0_0 .net "aluen", 0 0, L_0000019b6a61b930;  alias, 1 drivers
v0000019b6a5bc5f0_0 .net "alufunc", 3 0, L_0000019b6a61c0b0;  alias, 1 drivers
v0000019b6a5bc730_0 .net "aluin1", 31 0, L_0000019b6a5c0b10;  1 drivers
v0000019b6a5bce10_0 .net "aluin2", 31 0, L_0000019b6a5c0e30;  1 drivers
v0000019b6a5bc9b0_0 .net "aluout", 31 0, v0000019b6a5b2f60_0;  alias, 1 drivers
v0000019b6a5bca50_0 .net "alusel1", 0 0, L_0000019b6a61be30;  alias, 1 drivers
v0000019b6a5bceb0_0 .net "alusel2", 0 0, L_0000019b6a61bb10;  alias, 1 drivers
v0000019b6a5bcf50_0 .net "branch", 0 0, L_0000019b6a61b1b0;  alias, 1 drivers
v0000019b6a5bb0b0_0 .net "clk", 0 0, v0000019b6a5c0390_0;  alias, 1 drivers
v0000019b6a5bb150_0 .net "destadd", 31 0, L_0000019b6a5c09d0;  1 drivers
v0000019b6a5bb1f0_0 .net "dmemout", 31 0, L_0000019b6a5bfe90;  1 drivers
v0000019b6a5bb3d0_0 .net "imm", 31 0, L_0000019b6a5c0cf0;  1 drivers
v0000019b6a5bb510_0 .net "immout", 31 0, v0000019b6a5b9710_0;  1 drivers
v0000019b6a5bb650_0 .net "instr", 31 0, L_0000019b6a5bf3f0;  1 drivers
v0000019b6a5be380_0 .net "irout", 31 0, v0000019b6a5b9b70_0;  alias, 1 drivers
v0000019b6a5be7e0_0 .net "ldA", 0 0, L_0000019b6a61c8d0;  alias, 1 drivers
v0000019b6a5bdd40_0 .net "ldB", 0 0, L_0000019b6a61b570;  alias, 1 drivers
v0000019b6a5bee20_0 .net "ldaluout", 0 0, L_0000019b6a61c1f0;  alias, 1 drivers
v0000019b6a5bd5c0_0 .net "ldimm", 0 0, L_0000019b6a61cf10;  alias, 1 drivers
v0000019b6a5be240_0 .net "ldir", 0 0, L_0000019b6a61cfb0;  alias, 1 drivers
v0000019b6a5be560_0 .net "ldlmd", 0 0, L_0000019b6a61cab0;  alias, 1 drivers
v0000019b6a5be880_0 .net "ldnpc", 0 0, L_0000019b6a61b2f0;  alias, 1 drivers
v0000019b6a5bdb60_0 .net "ldpc", 0 0, L_0000019b6a61cdd0;  alias, 1 drivers
v0000019b6a5be920_0 .net "lmdout", 31 0, v0000019b6a5b9210_0;  1 drivers
v0000019b6a5bda20_0 .net "memmuxout", 31 0, L_0000019b6a5bff30;  1 drivers
v0000019b6a5be9c0_0 .net "npcout", 31 0, v0000019b6a5b8ef0_0;  1 drivers
v0000019b6a5bea60_0 .net "opcond", 1 0, L_0000019b6a61b250;  alias, 1 drivers
v0000019b6a5be600_0 .net "pcbranch", 31 0, L_0000019b6a5bf530;  1 drivers
v0000019b6a5be060_0 .net "pcnext", 31 0, L_0000019b6a5c0f70;  1 drivers
v0000019b6a5be100_0 .net "pcout", 31 0, v0000019b6a5b81d0_0;  1 drivers
v0000019b6a5beec0_0 .net "pcplus4", 31 0, L_0000019b6a5bfd50;  1 drivers
v0000019b6a5bef60_0 .net "readdmem", 0 0, L_0000019b6a61c3d0;  alias, 1 drivers
v0000019b6a5be420_0 .net "readim", 0 0, L_0000019b6a61c830;  alias, 1 drivers
v0000019b6a5bd520_0 .net "regwrite", 0 0, L_0000019b6a61c970;  alias, 1 drivers
v0000019b6a5be6a0_0 .net "reset", 0 0, v0000019b6a5bf850_0;  alias, 1 drivers
v0000019b6a5beb00_0 .net "result", 31 0, L_0000019b6a53b990;  1 drivers
v0000019b6a5be4c0_0 .net "seldest", 0 0, L_0000019b6a61ca10;  alias, 1 drivers
v0000019b6a5be740_0 .net "selmem", 0 0, L_0000019b6a53be60;  1 drivers
v0000019b6a5beba0_0 .net "selwb", 0 0, L_0000019b6a61b9d0;  alias, 1 drivers
v0000019b6a5bd0c0_0 .net "writedata", 31 0, L_0000019b6a61b890;  alias, 1 drivers
v0000019b6a5bdde0_0 .net "writedmem", 0 0, L_0000019b6a61c510;  alias, 1 drivers
L_0000019b6a5c0430 .part v0000019b6a5b81d0_0, 2, 6;
L_0000019b6a5c04d0 .part v0000019b6a5b9b70_0, 25, 1;
L_0000019b6a5c0bb0 .concat [ 1 1 1 1], L_0000019b6a5c04d0, L_0000019b6a5c04d0, L_0000019b6a5c04d0, L_0000019b6a5c04d0;
L_0000019b6a5c0110 .part v0000019b6a5b9b70_0, 0, 26;
L_0000019b6a5bffd0 .concat [ 2 26 4 0], L_0000019b6a5c1170, L_0000019b6a5c0110, L_0000019b6a5c0bb0;
L_0000019b6a5c0070 .part v0000019b6a5b9b70_0, 11, 5;
L_0000019b6a5c01b0 .concat [ 5 27 0 0], L_0000019b6a5c0070, L_0000019b6a5c11b8;
L_0000019b6a5c07f0 .part v0000019b6a5b9b70_0, 16, 5;
L_0000019b6a5bf5d0 .concat [ 5 27 0 0], L_0000019b6a5c07f0, L_0000019b6a5c1200;
L_0000019b6a5c02f0 .part v0000019b6a5b9b70_0, 21, 5;
L_0000019b6a5c0930 .part v0000019b6a5b9b70_0, 16, 5;
L_0000019b6a5bf710 .part L_0000019b6a5c09d0, 0, 5;
L_0000019b6a5c0250 .part L_0000019b6a5bf3f0, 0, 16;
S_0000019b6a56ee20 .scope module, "A" "register" 5 48, 6 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000019b6a5b3960_0 .net "clk", 0 0, v0000019b6a5c0390_0;  alias, 1 drivers
v0000019b6a5b29c0_0 .net/s "din", 31 0, L_0000019b6a53bbc0;  alias, 1 drivers
v0000019b6a5b3a00_0 .var/s "dout", 31 0;
v0000019b6a5b3e60_0 .net "ld", 0 0, L_0000019b6a61c8d0;  alias, 1 drivers
v0000019b6a5b30a0_0 .net "reset", 0 0, v0000019b6a5bf850_0;  alias, 1 drivers
E_0000019b6a54b950 .event posedge, v0000019b6a5b3820_0;
S_0000019b6a4b59f0 .scope module, "B" "register" 5 49, 6 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000019b6a5b2740_0 .net "clk", 0 0, v0000019b6a5c0390_0;  alias, 1 drivers
v0000019b6a5b3dc0_0 .net/s "din", 31 0, L_0000019b6a53b5a0;  alias, 1 drivers
v0000019b6a5b3280_0 .var/s "dout", 31 0;
v0000019b6a5b27e0_0 .net "ld", 0 0, L_0000019b6a61b570;  alias, 1 drivers
v0000019b6a5b22e0_0 .net "reset", 0 0, v0000019b6a5bf850_0;  alias, 1 drivers
S_0000019b6a4b5b80 .scope module, "addpc" "adder" 5 39, 7 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0000019b6a5b24c0_0 .net "a", 31 0, v0000019b6a5b81d0_0;  alias, 1 drivers
L_0000019b6a5c1128 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000019b6a5b2100_0 .net "b", 31 0, L_0000019b6a5c1128;  1 drivers
v0000019b6a5b2060_0 .net "out", 31 0, L_0000019b6a5bfd50;  alias, 1 drivers
L_0000019b6a5bfd50 .arith/sum 32, v0000019b6a5b81d0_0, L_0000019b6a5c1128;
S_0000019b6a5034f0 .scope module, "alu" "ALU" 5 56, 8 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 32 "out";
L_0000019b6a53b990 .functor BUFZ 32, v0000019b6a5b2880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019b6a5b2880_0 .var/s "ALUout", 31 0;
v0000019b6a5b21a0_0 .net "en", 0 0, L_0000019b6a61b930;  alias, 1 drivers
v0000019b6a5b2d80_0 .net "mode", 3 0, L_0000019b6a61c0b0;  alias, 1 drivers
v0000019b6a5b31e0_0 .net/s "operand1", 31 0, L_0000019b6a5c0b10;  alias, 1 drivers
v0000019b6a5b3320_0 .net/s "operand2", 31 0, L_0000019b6a5c0e30;  alias, 1 drivers
v0000019b6a5b3f00_0 .net/s "out", 31 0, L_0000019b6a53b990;  alias, 1 drivers
E_0000019b6a54c210 .event anyedge, v0000019b6a5344a0_0, v0000019b6a5345e0_0, v0000019b6a5b31e0_0, v0000019b6a5b3320_0;
S_0000019b6a503680 .scope module, "aluoutreg" "register" 5 57, 6 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000019b6a5b2e20_0 .net "clk", 0 0, v0000019b6a5c0390_0;  alias, 1 drivers
v0000019b6a5b2ec0_0 .net/s "din", 31 0, L_0000019b6a53b990;  alias, 1 drivers
v0000019b6a5b2f60_0 .var/s "dout", 31 0;
v0000019b6a5b2240_0 .net "ld", 0 0, L_0000019b6a61c1f0;  alias, 1 drivers
v0000019b6a5b3460_0 .net "reset", 0 0, v0000019b6a5bf850_0;  alias, 1 drivers
S_0000019b6a4f9ea0 .scope module, "bradd" "adder" 5 41, 7 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0000019b6a5b3500_0 .net "a", 31 0, v0000019b6a5b8ef0_0;  alias, 1 drivers
v0000019b6a5b2420_0 .net "b", 31 0, L_0000019b6a5bffd0;  1 drivers
v0000019b6a5b2560_0 .net "out", 31 0, L_0000019b6a5bf530;  alias, 1 drivers
L_0000019b6a5bf530 .arith/sum 32, v0000019b6a5b8ef0_0, L_0000019b6a5bffd0;
S_0000019b6a4fa030 .scope module, "cond" "condition" 5 53, 9 11 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 2 "opcond";
    .port_info 2 /INPUT 32 "a";
L_0000019b6a53c1e0 .functor NOT 1, L_0000019b6a5bf8f0, C4<0>, C4<0>, C4<0>;
L_0000019b6a53c250 .functor NOT 1, L_0000019b6a5bf0d0, C4<0>, C4<0>, C4<0>;
L_0000019b6a53ba00 .functor AND 1, L_0000019b6a53c1e0, L_0000019b6a53c250, C4<1>, C4<1>;
L_0000019b6a53b530 .functor AND 1, L_0000019b6a53ba00, L_0000019b6a5bfdf0, C4<1>, C4<1>;
L_0000019b6a53b8b0 .functor NOT 1, L_0000019b6a5bf990, C4<0>, C4<0>, C4<0>;
L_0000019b6a53c2c0 .functor AND 1, L_0000019b6a53b8b0, L_0000019b6a5bfa30, C4<1>, C4<1>;
L_0000019b6a53b680 .functor AND 1, L_0000019b6a53c2c0, L_0000019b6a5c06b0, C4<1>, C4<1>;
L_0000019b6a53b7d0 .functor OR 1, L_0000019b6a53b530, L_0000019b6a53b680, C4<0>, C4<0>;
L_0000019b6a53bd80 .functor NOT 1, L_0000019b6a5c0d90, C4<0>, C4<0>, C4<0>;
L_0000019b6a53b610 .functor AND 1, L_0000019b6a5bfb70, L_0000019b6a53bd80, C4<1>, C4<1>;
L_0000019b6a53bd10 .functor AND 1, L_0000019b6a53b610, L_0000019b6a5c0750, C4<1>, C4<1>;
L_0000019b6a53c330 .functor OR 1, L_0000019b6a53b7d0, L_0000019b6a53bd10, C4<0>, C4<0>;
L_0000019b6a53bdf0 .functor AND 1, L_0000019b6a5c0890, L_0000019b6a5bfc10, C4<1>, C4<1>;
L_0000019b6a5c1320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000019b6a53b920 .functor AND 1, L_0000019b6a53bdf0, L_0000019b6a5c1320, C4<1>, C4<1>;
L_0000019b6a53be60 .functor OR 1, L_0000019b6a53c330, L_0000019b6a53b920, C4<0>, C4<0>;
v0000019b6a5b5290_0 .net *"_ivl_10", 0 0, L_0000019b6a53ba00;  1 drivers
v0000019b6a5b58d0_0 .net *"_ivl_12", 0 0, L_0000019b6a53b530;  1 drivers
v0000019b6a5b4250_0 .net *"_ivl_15", 0 0, L_0000019b6a5bf990;  1 drivers
v0000019b6a5b5010_0 .net *"_ivl_16", 0 0, L_0000019b6a53b8b0;  1 drivers
v0000019b6a5b5d30_0 .net *"_ivl_19", 0 0, L_0000019b6a5bfa30;  1 drivers
v0000019b6a5b4930_0 .net *"_ivl_20", 0 0, L_0000019b6a53c2c0;  1 drivers
v0000019b6a5b5c90_0 .net *"_ivl_22", 0 0, L_0000019b6a53b680;  1 drivers
v0000019b6a5b5dd0_0 .net *"_ivl_24", 0 0, L_0000019b6a53b7d0;  1 drivers
v0000019b6a5b4ed0_0 .net *"_ivl_27", 0 0, L_0000019b6a5bfb70;  1 drivers
v0000019b6a5b47f0_0 .net *"_ivl_29", 0 0, L_0000019b6a5c0d90;  1 drivers
v0000019b6a5b4e30_0 .net *"_ivl_3", 0 0, L_0000019b6a5bf8f0;  1 drivers
v0000019b6a5b5650_0 .net *"_ivl_30", 0 0, L_0000019b6a53bd80;  1 drivers
v0000019b6a5b5f10_0 .net *"_ivl_32", 0 0, L_0000019b6a53b610;  1 drivers
v0000019b6a5b50b0_0 .net *"_ivl_34", 0 0, L_0000019b6a53bd10;  1 drivers
v0000019b6a5b5330_0 .net *"_ivl_36", 0 0, L_0000019b6a53c330;  1 drivers
v0000019b6a5b44d0_0 .net *"_ivl_39", 0 0, L_0000019b6a5c0890;  1 drivers
v0000019b6a5b5e70_0 .net *"_ivl_4", 0 0, L_0000019b6a53c1e0;  1 drivers
v0000019b6a5b4890_0 .net *"_ivl_41", 0 0, L_0000019b6a5bfc10;  1 drivers
v0000019b6a5b4570_0 .net *"_ivl_42", 0 0, L_0000019b6a53bdf0;  1 drivers
v0000019b6a5b53d0_0 .net/2u *"_ivl_44", 0 0, L_0000019b6a5c1320;  1 drivers
v0000019b6a5b4cf0_0 .net *"_ivl_46", 0 0, L_0000019b6a53b920;  1 drivers
v0000019b6a5b5790_0 .net *"_ivl_7", 0 0, L_0000019b6a5bf0d0;  1 drivers
v0000019b6a5b49d0_0 .net *"_ivl_8", 0 0, L_0000019b6a53c250;  1 drivers
v0000019b6a5b5970_0 .net "a", 31 0, v0000019b6a5b3a00_0;  alias, 1 drivers
v0000019b6a5b5830_0 .net "eq", 0 0, L_0000019b6a5c0750;  1 drivers
v0000019b6a5b4070_0 .net "gt", 0 0, L_0000019b6a5bfdf0;  1 drivers
v0000019b6a5b5150_0 .net "lt", 0 0, L_0000019b6a5c06b0;  1 drivers
v0000019b6a5b5b50_0 .net "opcond", 1 0, L_0000019b6a61b250;  alias, 1 drivers
v0000019b6a5b51f0_0 .net "y", 0 0, L_0000019b6a53be60;  alias, 1 drivers
L_0000019b6a5bf8f0 .part L_0000019b6a61b250, 1, 1;
L_0000019b6a5bf0d0 .part L_0000019b6a61b250, 0, 1;
L_0000019b6a5bf990 .part L_0000019b6a61b250, 1, 1;
L_0000019b6a5bfa30 .part L_0000019b6a61b250, 0, 1;
L_0000019b6a5bfb70 .part L_0000019b6a61b250, 1, 1;
L_0000019b6a5c0d90 .part L_0000019b6a61b250, 0, 1;
L_0000019b6a5c0890 .part L_0000019b6a61b250, 1, 1;
L_0000019b6a5bfc10 .part L_0000019b6a61b250, 0, 1;
S_0000019b6a4bbe80 .scope module, "cmp" "COMPARE" 9 18, 9 1 0, S_0000019b6a4fa030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /INPUT 32 "data1";
    .port_info 4 /INPUT 32 "data2";
v0000019b6a5b3640_0 .net/s "data1", 31 0, v0000019b6a5b3a00_0;  alias, 1 drivers
L_0000019b6a5c12d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019b6a5b36e0_0 .net/s "data2", 31 0, L_0000019b6a5c12d8;  1 drivers
v0000019b6a5b2600_0 .net "eq", 0 0, L_0000019b6a5c0750;  alias, 1 drivers
v0000019b6a5b4750_0 .net "gt", 0 0, L_0000019b6a5bfdf0;  alias, 1 drivers
v0000019b6a5b56f0_0 .net "lt", 0 0, L_0000019b6a5c06b0;  alias, 1 drivers
L_0000019b6a5c06b0 .cmp/gt.s 32, L_0000019b6a5c12d8, v0000019b6a5b3a00_0;
L_0000019b6a5bfdf0 .cmp/gt.s 32, v0000019b6a5b3a00_0, L_0000019b6a5c12d8;
L_0000019b6a5c0750 .cmp/eq 32, v0000019b6a5b3a00_0, L_0000019b6a5c12d8;
S_0000019b6a4bc010 .scope module, "destmux" "mux" 5 45, 10 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000019b6a54bd50 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000019b6a5b4b10_0 .net/s "a", 31 0, L_0000019b6a5c01b0;  1 drivers
v0000019b6a5b4a70_0 .net/s "b", 31 0, L_0000019b6a5bf5d0;  1 drivers
v0000019b6a5b5470_0 .net/s "out", 31 0, L_0000019b6a5c09d0;  alias, 1 drivers
v0000019b6a5b4d90_0 .net "s", 0 0, L_0000019b6a61ca10;  alias, 1 drivers
L_0000019b6a5c09d0 .functor MUXZ 32, L_0000019b6a5c01b0, L_0000019b6a5bf5d0, L_0000019b6a61ca10, C4<>;
S_0000019b6a4be9c0 .scope module, "dmem" "data_mem" 5 60, 11 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
v0000019b6a5b4f70_0 .net *"_ivl_0", 31 0, L_0000019b6a5bf170;  1 drivers
v0000019b6a5b4110_0 .net *"_ivl_3", 9 0, L_0000019b6a5bf210;  1 drivers
v0000019b6a5b5a10_0 .net *"_ivl_4", 11 0, L_0000019b6a5bf2b0;  1 drivers
L_0000019b6a5c1368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019b6a5b4bb0_0 .net *"_ivl_7", 1 0, L_0000019b6a5c1368;  1 drivers
L_0000019b6a5c13b0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000019b6a5b5ab0_0 .net *"_ivl_8", 31 0, L_0000019b6a5c13b0;  1 drivers
v0000019b6a5b4c50_0 .net "addr", 31 0, v0000019b6a5b2f60_0;  alias, 1 drivers
v0000019b6a5b5bf0_0 .net "clk", 0 0, v0000019b6a5c0390_0;  alias, 1 drivers
v0000019b6a5b41b0_0 .net "din", 31 0, v0000019b6a5b3280_0;  alias, 1 drivers
v0000019b6a5b42f0 .array/s "dmem", 1023 0, 31 0;
v0000019b6a5b5510_0 .net "dout", 31 0, L_0000019b6a5bfe90;  alias, 1 drivers
v0000019b6a5b55b0_0 .var/i "k", 31 0;
v0000019b6a5b4390_0 .net "read", 0 0, L_0000019b6a61c3d0;  alias, 1 drivers
v0000019b6a5b4430_0 .net "reset", 0 0, v0000019b6a5bf850_0;  alias, 1 drivers
v0000019b6a5b4610_0 .net "write", 0 0, L_0000019b6a61c510;  alias, 1 drivers
L_0000019b6a5bf170 .array/port v0000019b6a5b42f0, L_0000019b6a5bf2b0;
L_0000019b6a5bf210 .part v0000019b6a5b2f60_0, 0, 10;
L_0000019b6a5bf2b0 .concat [ 10 2 0 0], L_0000019b6a5bf210, L_0000019b6a5c1368;
L_0000019b6a5bfe90 .functor MUXZ 32, L_0000019b6a5c13b0, L_0000019b6a5bf170, L_0000019b6a61c3d0, C4<>;
S_0000019b6a4beb50 .scope module, "ext" "signext" 5 47, 12 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000019b6a5b46b0_0 .net *"_ivl_1", 0 0, L_0000019b6a5c0610;  1 drivers
v0000019b6a5b89f0_0 .net *"_ivl_2", 15 0, L_0000019b6a5c0a70;  1 drivers
v0000019b6a5b9030_0 .net "a", 15 0, L_0000019b6a5c0250;  1 drivers
v0000019b6a5b90d0_0 .net "y", 31 0, L_0000019b6a5c0cf0;  alias, 1 drivers
L_0000019b6a5c0610 .part L_0000019b6a5c0250, 15, 1;
LS_0000019b6a5c0a70_0_0 .concat [ 1 1 1 1], L_0000019b6a5c0610, L_0000019b6a5c0610, L_0000019b6a5c0610, L_0000019b6a5c0610;
LS_0000019b6a5c0a70_0_4 .concat [ 1 1 1 1], L_0000019b6a5c0610, L_0000019b6a5c0610, L_0000019b6a5c0610, L_0000019b6a5c0610;
LS_0000019b6a5c0a70_0_8 .concat [ 1 1 1 1], L_0000019b6a5c0610, L_0000019b6a5c0610, L_0000019b6a5c0610, L_0000019b6a5c0610;
LS_0000019b6a5c0a70_0_12 .concat [ 1 1 1 1], L_0000019b6a5c0610, L_0000019b6a5c0610, L_0000019b6a5c0610, L_0000019b6a5c0610;
L_0000019b6a5c0a70 .concat [ 4 4 4 4], LS_0000019b6a5c0a70_0_0, LS_0000019b6a5c0a70_0_4, LS_0000019b6a5c0a70_0_8, LS_0000019b6a5c0a70_0_12;
L_0000019b6a5c0cf0 .concat [ 16 16 0 0], L_0000019b6a5c0250, L_0000019b6a5c0a70;
S_0000019b6a4df320 .scope module, "imem" "instr_mem" 5 37, 13 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "read";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 32 "I";
v0000019b6a5b84f0_0 .net "I", 31 0, L_0000019b6a5bf3f0;  alias, 1 drivers
v0000019b6a5b9e90_0 .net *"_ivl_0", 31 0, L_0000019b6a5bfcb0;  1 drivers
v0000019b6a5b8590_0 .net *"_ivl_2", 7 0, L_0000019b6a5bfad0;  1 drivers
L_0000019b6a5c1098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019b6a5b9170_0 .net *"_ivl_5", 1 0, L_0000019b6a5c1098;  1 drivers
L_0000019b6a5c10e0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000019b6a5b83b0_0 .net *"_ivl_6", 31 0, L_0000019b6a5c10e0;  1 drivers
v0000019b6a5b8090_0 .net "addr", 5 0, L_0000019b6a5c0430;  1 drivers
v0000019b6a5b8bd0 .array "imem", 63 0, 31 0;
v0000019b6a5b8310_0 .net "read", 0 0, L_0000019b6a61c830;  alias, 1 drivers
L_0000019b6a5bfcb0 .array/port v0000019b6a5b8bd0, L_0000019b6a5bfad0;
L_0000019b6a5bfad0 .concat [ 6 2 0 0], L_0000019b6a5c0430, L_0000019b6a5c1098;
L_0000019b6a5bf3f0 .functor MUXZ 32, L_0000019b6a5c10e0, L_0000019b6a5bfcb0, L_0000019b6a61c830, C4<>;
S_0000019b6a4df4b0 .scope module, "immreg" "register" 5 50, 6 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000019b6a5b8810_0 .net "clk", 0 0, v0000019b6a5c0390_0;  alias, 1 drivers
v0000019b6a5b97b0_0 .net/s "din", 31 0, L_0000019b6a5c0cf0;  alias, 1 drivers
v0000019b6a5b9710_0 .var/s "dout", 31 0;
v0000019b6a5b88b0_0 .net "ld", 0 0, L_0000019b6a61cf10;  alias, 1 drivers
v0000019b6a5b8f90_0 .net "reset", 0 0, v0000019b6a5bf850_0;  alias, 1 drivers
S_0000019b6a5baa00 .scope module, "irreg" "register" 5 38, 6 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000019b6a5b9990_0 .net "clk", 0 0, v0000019b6a5c0390_0;  alias, 1 drivers
v0000019b6a5b8770_0 .net/s "din", 31 0, L_0000019b6a5bf3f0;  alias, 1 drivers
v0000019b6a5b9b70_0 .var/s "dout", 31 0;
v0000019b6a5b9850_0 .net "ld", 0 0, L_0000019b6a61cfb0;  alias, 1 drivers
v0000019b6a5b92b0_0 .net "reset", 0 0, v0000019b6a5bf850_0;  alias, 1 drivers
S_0000019b6a5ba230 .scope module, "lmdreg" "register" 5 61, 6 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000019b6a5b98f0_0 .net "clk", 0 0, v0000019b6a5c0390_0;  alias, 1 drivers
v0000019b6a5b86d0_0 .net/s "din", 31 0, L_0000019b6a5bfe90;  alias, 1 drivers
v0000019b6a5b9210_0 .var/s "dout", 31 0;
v0000019b6a5b8270_0 .net "ld", 0 0, L_0000019b6a61cab0;  alias, 1 drivers
v0000019b6a5b8630_0 .net "reset", 0 0, v0000019b6a5bf850_0;  alias, 1 drivers
S_0000019b6a5ba6e0 .scope module, "memmux" "mux" 5 62, 10 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000019b6a54b7d0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000019b6a5b9350_0 .net/s "a", 31 0, v0000019b6a5b8ef0_0;  alias, 1 drivers
v0000019b6a5b8450_0 .net/s "b", 31 0, v0000019b6a5b2f60_0;  alias, 1 drivers
v0000019b6a5b8950_0 .net/s "out", 31 0, L_0000019b6a5bff30;  alias, 1 drivers
v0000019b6a5b93f0_0 .net "s", 0 0, L_0000019b6a53be60;  alias, 1 drivers
L_0000019b6a5bff30 .functor MUXZ 32, v0000019b6a5b8ef0_0, v0000019b6a5b2f60_0, L_0000019b6a53be60, C4<>;
S_0000019b6a5ba0a0 .scope module, "muxalu1" "mux" 5 54, 10 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000019b6a54b990 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000019b6a5b9a30_0 .net/s "a", 31 0, v0000019b6a5b8ef0_0;  alias, 1 drivers
v0000019b6a5b8a90_0 .net/s "b", 31 0, v0000019b6a5b3a00_0;  alias, 1 drivers
v0000019b6a5b9d50_0 .net/s "out", 31 0, L_0000019b6a5c0b10;  alias, 1 drivers
v0000019b6a5b9ad0_0 .net "s", 0 0, L_0000019b6a61be30;  alias, 1 drivers
L_0000019b6a5c0b10 .functor MUXZ 32, v0000019b6a5b8ef0_0, v0000019b6a5b3a00_0, L_0000019b6a61be30, C4<>;
S_0000019b6a5bab90 .scope module, "muxalu2" "mux" 5 55, 10 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000019b6a54c290 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000019b6a5b9490_0 .net/s "a", 31 0, v0000019b6a5b3280_0;  alias, 1 drivers
v0000019b6a5b9c10_0 .net/s "b", 31 0, v0000019b6a5b9710_0;  alias, 1 drivers
v0000019b6a5b8b30_0 .net/s "out", 31 0, L_0000019b6a5c0e30;  alias, 1 drivers
v0000019b6a5b9df0_0 .net "s", 0 0, L_0000019b6a61bb10;  alias, 1 drivers
L_0000019b6a5c0e30 .functor MUXZ 32, v0000019b6a5b3280_0, v0000019b6a5b9710_0, L_0000019b6a61bb10, C4<>;
S_0000019b6a5bad20 .scope module, "muxbr" "mux" 5 42, 10 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000019b6a54b2d0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000019b6a5b8c70_0 .net/s "a", 31 0, L_0000019b6a5bff30;  alias, 1 drivers
v0000019b6a5b8130_0 .net/s "b", 31 0, L_0000019b6a5bf530;  alias, 1 drivers
v0000019b6a5b9670_0 .net/s "out", 31 0, L_0000019b6a5c0f70;  alias, 1 drivers
v0000019b6a5b8d10_0 .net "s", 0 0, L_0000019b6a61b1b0;  alias, 1 drivers
L_0000019b6a5c0f70 .functor MUXZ 32, L_0000019b6a5bff30, L_0000019b6a5bf530, L_0000019b6a61b1b0, C4<>;
S_0000019b6a5ba3c0 .scope module, "npcreg" "register" 5 40, 6 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000019b6a5b8db0_0 .net "clk", 0 0, v0000019b6a5c0390_0;  alias, 1 drivers
v0000019b6a5b8e50_0 .net/s "din", 31 0, L_0000019b6a5bfd50;  alias, 1 drivers
v0000019b6a5b8ef0_0 .var/s "dout", 31 0;
v0000019b6a5b9530_0 .net "ld", 0 0, L_0000019b6a61b2f0;  alias, 1 drivers
v0000019b6a5b9cb0_0 .net "reset", 0 0, v0000019b6a5bf850_0;  alias, 1 drivers
S_0000019b6a5ba550 .scope module, "pcreg" "register" 5 36, 6 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v0000019b6a5b95d0_0 .net "clk", 0 0, v0000019b6a5c0390_0;  alias, 1 drivers
v0000019b6a5b9f30_0 .net/s "din", 31 0, L_0000019b6a5c0f70;  alias, 1 drivers
v0000019b6a5b81d0_0 .var/s "dout", 31 0;
v0000019b6a5bb470_0 .net "ld", 0 0, L_0000019b6a61cdd0;  alias, 1 drivers
v0000019b6a5bb290_0 .net "reset", 0 0, v0000019b6a5bf850_0;  alias, 1 drivers
S_0000019b6a5ba870 .scope module, "rbank" "register_bank" 5 46, 14 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 32 "wrData";
    .port_info 7 /OUTPUT 32 "rData1";
    .port_info 8 /OUTPUT 32 "rData2";
L_0000019b6a53bbc0 .functor BUFZ 32, L_0000019b6a5c0570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019b6a53b5a0 .functor BUFZ 32, L_0000019b6a5bf670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000019b6a5bcaf0_0 .net *"_ivl_0", 31 0, L_0000019b6a5c0570;  1 drivers
v0000019b6a5bbab0_0 .net *"_ivl_10", 6 0, L_0000019b6a5bf7b0;  1 drivers
L_0000019b6a5c1290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019b6a5bb6f0_0 .net *"_ivl_13", 1 0, L_0000019b6a5c1290;  1 drivers
v0000019b6a5bc230_0 .net *"_ivl_2", 6 0, L_0000019b6a5c0c50;  1 drivers
L_0000019b6a5c1248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019b6a5bb830_0 .net *"_ivl_5", 1 0, L_0000019b6a5c1248;  1 drivers
v0000019b6a5bb8d0_0 .net *"_ivl_8", 31 0, L_0000019b6a5bf670;  1 drivers
v0000019b6a5bc2d0_0 .net "clk", 0 0, v0000019b6a5c0390_0;  alias, 1 drivers
v0000019b6a5bb790_0 .net "dr", 4 0, L_0000019b6a5bf710;  1 drivers
v0000019b6a5bb330_0 .var/i "k", 31 0;
v0000019b6a5bb970_0 .net/s "rData1", 31 0, L_0000019b6a53bbc0;  alias, 1 drivers
v0000019b6a5bcb90_0 .net/s "rData2", 31 0, L_0000019b6a53b5a0;  alias, 1 drivers
v0000019b6a5bba10 .array/s "regfile", 31 0, 31 0;
v0000019b6a5bc870_0 .net "reset", 0 0, v0000019b6a5bf850_0;  alias, 1 drivers
v0000019b6a5bbb50_0 .net "sr1", 4 0, L_0000019b6a5c02f0;  1 drivers
v0000019b6a5bc690_0 .net "sr2", 4 0, L_0000019b6a5c0930;  1 drivers
v0000019b6a5bcc30_0 .net/s "wrData", 31 0, L_0000019b6a61b890;  alias, 1 drivers
v0000019b6a5bb5b0_0 .net "write", 0 0, L_0000019b6a61c970;  alias, 1 drivers
L_0000019b6a5c0570 .array/port v0000019b6a5bba10, L_0000019b6a5c0c50;
L_0000019b6a5c0c50 .concat [ 5 2 0 0], L_0000019b6a5c02f0, L_0000019b6a5c1248;
L_0000019b6a5bf670 .array/port v0000019b6a5bba10, L_0000019b6a5bf7b0;
L_0000019b6a5bf7b0 .concat [ 5 2 0 0], L_0000019b6a5c0930, L_0000019b6a5c1290;
S_0000019b6a5baeb0 .scope module, "wbmux" "mux" 5 65, 10 1 0, S_0000019b6a1fd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000019b6a54b350 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v0000019b6a5bc190_0 .net/s "a", 31 0, v0000019b6a5b9210_0;  alias, 1 drivers
v0000019b6a5bccd0_0 .net/s "b", 31 0, v0000019b6a5b2f60_0;  alias, 1 drivers
v0000019b6a5bc550_0 .net/s "out", 31 0, L_0000019b6a61b890;  alias, 1 drivers
v0000019b6a5bbbf0_0 .net "s", 0 0, L_0000019b6a61b9d0;  alias, 1 drivers
L_0000019b6a61b890 .functor MUXZ 32, v0000019b6a5b9210_0, v0000019b6a5b2f60_0, L_0000019b6a61b9d0, C4<>;
    .scope S_0000019b6a5ba550;
T_0 ;
    %wait E_0000019b6a54b950;
    %load/vec4 v0000019b6a5bb290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019b6a5b81d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000019b6a5bb470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000019b6a5b9f30_0;
    %assign/vec4 v0000019b6a5b81d0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000019b6a5baa00;
T_1 ;
    %wait E_0000019b6a54b950;
    %load/vec4 v0000019b6a5b92b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019b6a5b9b70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000019b6a5b9850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000019b6a5b8770_0;
    %assign/vec4 v0000019b6a5b9b70_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019b6a5ba3c0;
T_2 ;
    %wait E_0000019b6a54b950;
    %load/vec4 v0000019b6a5b9cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019b6a5b8ef0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000019b6a5b9530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000019b6a5b8e50_0;
    %assign/vec4 v0000019b6a5b8ef0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000019b6a5ba870;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019b6a5bba10, 0, 4;
    %end;
    .thread T_3;
    .scope S_0000019b6a5ba870;
T_4 ;
    %wait E_0000019b6a54b950;
    %load/vec4 v0000019b6a5bc870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019b6a5bb330_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000019b6a5bb330_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000019b6a5bb330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019b6a5bba10, 0, 4;
    %load/vec4 v0000019b6a5bb330_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019b6a5bb330_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000019b6a5bb5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000019b6a5bb790_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000019b6a5bb790_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019b6a5bba10, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000019b6a5bcc30_0;
    %load/vec4 v0000019b6a5bb790_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019b6a5bba10, 0, 4;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000019b6a56ee20;
T_5 ;
    %wait E_0000019b6a54b950;
    %load/vec4 v0000019b6a5b30a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019b6a5b3a00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000019b6a5b3e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000019b6a5b29c0_0;
    %assign/vec4 v0000019b6a5b3a00_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000019b6a4b59f0;
T_6 ;
    %wait E_0000019b6a54b950;
    %load/vec4 v0000019b6a5b22e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019b6a5b3280_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000019b6a5b27e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000019b6a5b3dc0_0;
    %assign/vec4 v0000019b6a5b3280_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000019b6a4df4b0;
T_7 ;
    %wait E_0000019b6a54b950;
    %load/vec4 v0000019b6a5b8f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019b6a5b9710_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000019b6a5b88b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000019b6a5b97b0_0;
    %assign/vec4 v0000019b6a5b9710_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000019b6a5034f0;
T_8 ;
    %wait E_0000019b6a54c210;
    %load/vec4 v0000019b6a5b21a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000019b6a5b2d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.2 ;
    %load/vec4 v0000019b6a5b31e0_0;
    %load/vec4 v0000019b6a5b3320_0;
    %add;
    %store/vec4 v0000019b6a5b2880_0, 0, 32;
    %jmp T_8.13;
T_8.3 ;
    %load/vec4 v0000019b6a5b31e0_0;
    %load/vec4 v0000019b6a5b3320_0;
    %sub;
    %store/vec4 v0000019b6a5b2880_0, 0, 32;
    %jmp T_8.13;
T_8.4 ;
    %load/vec4 v0000019b6a5b31e0_0;
    %load/vec4 v0000019b6a5b3320_0;
    %and;
    %store/vec4 v0000019b6a5b2880_0, 0, 32;
    %jmp T_8.13;
T_8.5 ;
    %load/vec4 v0000019b6a5b31e0_0;
    %load/vec4 v0000019b6a5b3320_0;
    %or;
    %store/vec4 v0000019b6a5b2880_0, 0, 32;
    %jmp T_8.13;
T_8.6 ;
    %load/vec4 v0000019b6a5b31e0_0;
    %load/vec4 v0000019b6a5b3320_0;
    %xor;
    %store/vec4 v0000019b6a5b2880_0, 0, 32;
    %jmp T_8.13;
T_8.7 ;
    %load/vec4 v0000019b6a5b31e0_0;
    %inv;
    %store/vec4 v0000019b6a5b2880_0, 0, 32;
    %jmp T_8.13;
T_8.8 ;
    %load/vec4 v0000019b6a5b31e0_0;
    %load/vec4 v0000019b6a5b3320_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000019b6a5b2880_0, 0, 32;
    %jmp T_8.13;
T_8.9 ;
    %load/vec4 v0000019b6a5b31e0_0;
    %load/vec4 v0000019b6a5b3320_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000019b6a5b2880_0, 0, 32;
    %jmp T_8.13;
T_8.10 ;
    %load/vec4 v0000019b6a5b31e0_0;
    %load/vec4 v0000019b6a5b3320_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000019b6a5b2880_0, 0, 32;
    %jmp T_8.13;
T_8.11 ;
    %load/vec4 v0000019b6a5b31e0_0;
    %load/vec4 v0000019b6a5b3320_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000019b6a5b2880_0, 0, 32;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0000019b6a5b31e0_0;
    %load/vec4 v0000019b6a5b3320_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0000019b6a5b2880_0, 0, 32;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000019b6a503680;
T_9 ;
    %wait E_0000019b6a54b950;
    %load/vec4 v0000019b6a5b3460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019b6a5b2f60_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000019b6a5b2240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000019b6a5b2ec0_0;
    %assign/vec4 v0000019b6a5b2f60_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000019b6a4be9c0;
T_10 ;
    %wait E_0000019b6a54b950;
    %load/vec4 v0000019b6a5b4430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019b6a5b55b0_0, 0, 32;
T_10.2 ;
    %load/vec4 v0000019b6a5b55b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000019b6a5b55b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019b6a5b42f0, 0, 4;
    %load/vec4 v0000019b6a5b55b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019b6a5b55b0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000019b6a5b4610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0000019b6a5b41b0_0;
    %load/vec4 v0000019b6a5b4c50_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019b6a5b42f0, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000019b6a5ba230;
T_11 ;
    %wait E_0000019b6a54b950;
    %load/vec4 v0000019b6a5b8630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019b6a5b9210_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000019b6a5b8270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000019b6a5b86d0_0;
    %assign/vec4 v0000019b6a5b9210_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000019b6a4cb170;
T_12 ;
    %wait E_0000019b6a54c1d0;
    %load/vec4 v0000019b6a5b3d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000019b6a5b26a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000019b6a5b2ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000019b6a5b2ce0_0, 0;
    %jmp T_12.9;
T_12.2 ;
    %delay 1, 0;
    %load/vec4 v0000019b6a5b3aa0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000019b6a5b26a0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000019b6a5b2ce0_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %pushi/vec4 0, 0, 21;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000019b6a5b2ce0_0, 0;
T_12.11 ;
    %jmp T_12.9;
T_12.3 ;
    %delay 1, 0;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000019b6a5b2ce0_0, 0;
    %jmp T_12.9;
T_12.4 ;
    %delay 1, 0;
    %load/vec4 v0000019b6a5b3aa0_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.12 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %load/vec4 v0000019b6a5b3aa0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %jmp T_12.27;
T_12.17 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.27;
T_12.18 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.27;
T_12.19 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.27;
T_12.20 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.27;
T_12.21 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.27;
T_12.22 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.27;
T_12.23 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.27;
T_12.24 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.27;
T_12.25 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.27;
T_12.26 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.27;
T_12.27 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.13 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %load/vec4 v0000019b6a5b3aa0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %jmp T_12.39;
T_12.28 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.39;
T_12.29 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.39;
T_12.30 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.39;
T_12.31 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.39;
T_12.32 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.39;
T_12.33 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.39;
T_12.34 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.39;
T_12.35 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.39;
T_12.36 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.39;
T_12.37 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.39;
T_12.38 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.39;
T_12.39 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %load/vec4 v0000019b6a5b3aa0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.40, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.41, 6;
    %jmp T_12.42;
T_12.40 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.42;
T_12.41 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.42;
T_12.42 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.15 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %load/vec4 v0000019b6a5b3aa0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_12.46, 6;
    %jmp T_12.47;
T_12.43 ;
    %pushi/vec4 58, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.47;
T_12.44 ;
    %pushi/vec4 26, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.47;
T_12.45 ;
    %pushi/vec4 10, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.47;
T_12.46 ;
    %pushi/vec4 42, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.47;
T_12.47 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000019b6a5b2ce0_0, 0;
    %jmp T_12.9;
T_12.5 ;
    %delay 1, 0;
    %load/vec4 v0000019b6a5b3aa0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.48, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.49, 6;
    %jmp T_12.50;
T_12.48 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.50;
T_12.49 ;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.50;
T_12.50 ;
    %pop/vec4 1;
    %load/vec4 v0000019b6a5b3aa0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 48, 0, 6;
    %jmp/0xz  T_12.51, 4;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.52;
T_12.51 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
T_12.52 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000019b6a5b2ce0_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %delay 1, 0;
    %load/vec4 v0000019b6a5b3aa0_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.55, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.56, 6;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.58;
T_12.53 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.58;
T_12.54 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.58;
T_12.55 ;
    %load/vec4 v0000019b6a5b3aa0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.59, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.60, 6;
    %jmp T_12.61;
T_12.59 ;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.61;
T_12.60 ;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.61;
T_12.61 ;
    %pop/vec4 1;
    %jmp T_12.58;
T_12.56 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019b6a5b26a0_0, 4, 5;
    %jmp T_12.58;
T_12.58 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000019b6a5b2ce0_0, 0;
    %jmp T_12.9;
T_12.7 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000019b6a5b26a0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000019b6a5b2ce0_0, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000019b6a549e20;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0000019b6a5c0390_0;
    %inv;
    %store/vec4 v0000019b6a5c0390_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000019b6a549e20;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019b6a5c0390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019b6a5bf850_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019b6a5bf850_0, 0, 1;
    %vpi_call 2 25 "$readmemh", "sorting_test.txt", v0000019b6a5b8bd0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000019b6a549e20;
T_15 ;
    %vpi_call 2 32 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019b6a549e20 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019b6a5b42f0, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019b6a5b42f0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019b6a5b42f0, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019b6a5b42f0, 4, 0;
    %pushi/vec4 70, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019b6a5b42f0, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019b6a5b42f0, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019b6a5b42f0, 4, 0;
    %pushi/vec4 80, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019b6a5b42f0, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019b6a5b42f0, 4, 0;
    %pushi/vec4 90, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019b6a5b42f0, 4, 0;
    %vpi_call 2 58 "$monitor", $time, " Array: %d %d %d %d %d %d %d %d %d %d ", &A<v0000019b6a5b42f0, 100>, &A<v0000019b6a5b42f0, 101>, &A<v0000019b6a5b42f0, 102>, &A<v0000019b6a5b42f0, 103>, &A<v0000019b6a5b42f0, 104>, &A<v0000019b6a5b42f0, 105>, &A<v0000019b6a5b42f0, 106>, &A<v0000019b6a5b42f0, 107>, &A<v0000019b6a5b42f0, 108>, &A<v0000019b6a5b42f0, 109> {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "mips_tb.v";
    "./mips.v";
    "./controller.v";
    "./datapath.v";
    "./register.v";
    "./adder.v";
    "./ALU.v";
    "./condition.v";
    "./mux.v";
    "./data_mem.v";
    "./signext.v";
    "./instr_mem.v";
    "./register_bank.v";
