Warning (10268): Verilog HDL information at FSM.sv(53): always construct contains both blocking and non-blocking assignments File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/FSM.sv Line: 53
