<profile>

<section name = "Vitis HLS Report for 'hls_object_green_classification_Pipeline_VITIS_LOOP_28_2'" level="0">
<item name = "Date">Mon Dec 15 18:24:29 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">Obj_Detect_ver6</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.402 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_28_2">?, ?, 3, 2, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 112, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 82, -</column>
<column name="Register">-, -, 121, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="addr_cmp_fu_106_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln28_fu_123_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="cur_6_fu_111_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_cur_5">14, 3, 9, 27</column>
<column name="cur_fu_44">9, 2, 9, 18</column>
<column name="reuse_addr_reg_fu_36">9, 2, 64, 128</column>
<column name="reuse_reg_fu_40">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="cur_fu_44">9, 0, 9, 0</column>
<column name="parent_addr_reg_174">9, 0, 9, 0</column>
<column name="reuse_addr_reg_fu_36">64, 0, 64, 0</column>
<column name="reuse_reg_fu_40">16, 0, 16, 0</column>
<column name="trunc_ln28_reg_180">9, 0, 9, 0</column>
<column name="zext_ln28_reg_168">9, 0, 64, 55</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, hls_object_green_classification_Pipeline_VITIS_LOOP_28_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, hls_object_green_classification_Pipeline_VITIS_LOOP_28_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, hls_object_green_classification_Pipeline_VITIS_LOOP_28_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, hls_object_green_classification_Pipeline_VITIS_LOOP_28_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, hls_object_green_classification_Pipeline_VITIS_LOOP_28_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, hls_object_green_classification_Pipeline_VITIS_LOOP_28_2, return value</column>
<column name="cur_9">in, 9, ap_none, cur_9, scalar</column>
<column name="ra_1_reload">in, 16, ap_none, ra_1_reload, scalar</column>
<column name="parent_address0">out, 9, ap_memory, parent, array</column>
<column name="parent_ce0">out, 1, ap_memory, parent, array</column>
<column name="parent_q0">in, 16, ap_memory, parent, array</column>
<column name="parent_address1">out, 9, ap_memory, parent, array</column>
<column name="parent_ce1">out, 1, ap_memory, parent, array</column>
<column name="parent_we1">out, 1, ap_memory, parent, array</column>
<column name="parent_d1">out, 16, ap_memory, parent, array</column>
</table>
</item>
</section>
</profile>
