# 04A-010 A1-02 — Compiled Datasheet

> Sources: `04A-010_A1-02_sch.md` (schematic export), `04A-010_A1-02_man.md` (manual commentary)


# Schematic Export (Markdown)

**ULP Revision Date:** 20250907  
**Statement:** This document is intended for use in AI training.

# Circuit Identification

| Field            | Value |
| ---------------- | ----- |
| Part Number      | 04A-010 |
| Revision         | A1-02 |
| Title            | NON-INVERTING AMPLIFIER |
| PCB Dimensions   | 50 mm x 50 mm |
| Pieces per Panel | 4 |

# Netlist (Schematic)

| Net | Part | Pad | Pin | Sheet |
|-----|------|-----|-----|-------|
| BIAS | C1 | + | + | 1 |
| BIAS | R2 | S | S | 1 |
| BIAS | C3 | + | + | 1 |
| BIAS | U1 | +IN | +IN | 1 |
| BIAS | TP7 | 1 | 1 | 1 |
| BIAS | R4 | 1 | 1 | 1 |
| BIAS_CONTROL | TP1 | 1 | 1 | 1 |
| BIAS_CONTROL | R4 | 2 | 2 | 1 |
| BIAS_CONTROL | P1 | 6 | 6 | 1 |
| GND | P1 | 1 | 1 | 1 |
| GND | C2 | - | - | 1 |
| GND | C4 | - | - | 1 |
| GND | C1 | - | - | 1 |
| GND | U1 | V- | V- | 1 |
| GND | R3 | 1 | 1 | 1 |
| GND | C3 | - | - | 1 |
| GND | TP11 | 1 | 1 | 1 |
| GND | C5 | - | - | 1 |
| GND | R11 | 2 | 2 | 1 |
| GND | R12 | 2 | 2 | 1 |
| IN | R6 | 2 | 2 | 1 |
| IN | TP2 | 1 | 1 | 1 |
| IN | P1 | 4 | 4 | 1 |
| IN+ | R6 | 1 | 1 | 1 |
| IN+ | TP5 | 1 | 1 | 1 |
| IN+ | U1 | +IN | +IN | 1 |
| IN+ | R12 | 1 | 1 | 1 |
| N$1 | R10 | S | S | 1 |
| N$1 | R9 | 2 | 2 | 1 |
| OUT | TP9 | 1 | 1 | 1 |
| OUT | U1 | OUT | OUT | 1 |
| OUT | R8 | 2 | 2 | 1 |
| OUT | C7 | + | + | 1 |
| OUT | P1 | 5 | 5 | 1 |
| OUT | R11 | 1 | 1 | 1 |
| OUT | R10 | A | A | 1 |
| POT.1 | R2 | A | A | 1 |
| POT.1 | R3 | 2 | 2 | 1 |
| POT.1 | TP4 | 1 | 1 | 1 |
| POT.3 | R2 | E | E | 1 |
| POT.3 | R1 | 1 | 1 | 1 |
| POT.3 | TP3 | 1 | 1 | 1 |
| V+ | P1 | 2 | 2 | 1 |
| V+ | C2 | + | + | 1 |
| V+ | C4 | + | + | 1 |
| V+ | R1 | 2 | 2 | 1 |
| V+ | U1 | V+ | V+ | 1 |
| V+ | TP10 | 1 | 1 | 1 |
| VFB | R8 | 1 | 1 | 1 |
| VFB | C7 | - | - | 1 |
| VFB | R7 | 1 | 1 | 1 |
| VFB | U1 | -IN | -IN | 1 |
| VFB | TP6 | 1 | 1 | 1 |
| VFB | R9 | 1 | 1 | 1 |
| VREF | U1 | -IN | -IN | 1 |
| VREF | U1 | OUT | OUT | 1 |
| VREF | R5 | 2 | 2 | 1 |
| VREF | TP12 | 1 | 1 | 1 |
| VREF_FILTERED | R7 | 2 | 2 | 1 |
| VREF_FILTERED | P1 | 7 | 7 | 1 |
| VREF_FILTERED | C5 | + | + | 1 |
| VREF_FILTERED | TP8 | 1 | 1 | 1 |
| VREF_FILTERED | R5 | 1 | 1 | 1 |

# Partlist (Schematic)

| REF DES | PART TYPE | VALUE / DESCRIPTION |
|---------|-----------|---------------------|
| C1 | Capacitor |  |
| C2 | Capacitor |  |
| C3 | Capacitor |  |
| C4 | Capacitor |  |
| C5 | Capacitor |  |
| C7 | Capacitor |  |
| P1 | Connector (plug) |  |
| R1 | Resistor |  |
| R2 | Resistor |  |
| R3 | Resistor |  |
| R4 | Resistor |  |
| R5 | Resistor |  |
| R6 | Resistor |  |
| R7 | Resistor |  |
| R8 | Resistor |  |
| R9 | Resistor |  |
| R10 | Resistor |  |
| R11 | Resistor |  |
| R12 | Resistor |  |
| TP1 | Test point |  |
| TP2 | Test point |  |
| TP3 | Test point |  |
| TP4 | Test point |  |
| TP5 | Test point |  |
| TP6 | Test point |  |
| TP7 | Test point |  |
| TP8 | Test point |  |
| TP9 | Test point |  |
| TP10 | Test point |  |
| TP11 | Test point |  |
| TP12 | Test point |  |
| U1 | Integrated circuit / Opto |  |

# Pinout Description Table, P1  

| Pin | Label | Notes |
|-----|-------|-------|

# Manual Commentary (Markdown)

## Revision History

| Revision | Date       | Change Summary  |
| -------- | ---------- | --------------- |
| -        | 2025-09-09 | Initial release |

## Circuit Description

**Gain network (R8 feedback high, R9 feedback low):**

- **Av = 1 + R8/R9**.
    
- Typical: **R9 1–10 kΩ**, **R8 4.7–100 kΩ** (Av ~2–21+).
    
- Lowering both reduces noise and raises input bias current error through R9.
    

**Bias/reference (R1–R7, C1, C3, C5):**

- Pot R2 (10–100 kΩ) + R1/R3 forms BIAS; **C1/C3 0.1–1 µF** to quiet it; **C5 1–10 µF** for VREF_FILTERED.
    
- Trade-offs: more filtering reduces output “bounce” when input is disconnected; but large caps slow settling when you adjust the pot.
    

**AC shaping (C7 from OUT to VFB, R10 series in VFB path, R11/R12 output loading):**

- Start with **C7 10–33 pF** for HF peaking control.
    
- Optional **Rout (R11) 22–100 Ω** helps with capacitive loads.
    

**Input path (R6 series, optional RC to ground R7/C5):**

- **R6 100–1 kΩ** helps with ESD and op-amp input protection diodes during overdrive.
    

**Supplies:** same decoupling practice as above.

**Op-amp:** unity-gain stable, GBP ≥ (Av × fmax × 10), rail-to-rail if single supply.
