Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/tibo36/Vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto f0501e2731974441bc4e2affaaf5f3fa --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot IP_Rdm_behav xil_defaultlib.IP_Rdm xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.random [random_default]
Compiling architecture behavioral of entity xil_defaultlib.ip_rdm
Built simulation snapshot IP_Rdm_behav
