Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 814af902cebb4554b7612798df9b8da7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topmodule_behav xil_defaultlib.topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.input_interface(NBYTES=12)
Compiling module xil_defaultlib.sipo_reg(NBYTES=12)
Compiling module xil_defaultlib.processing_unit(NBYTES=12)
Compiling module xil_defaultlib.piso_reg(NBYTES=12)
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.output_interface(NBYTES=12)
Compiling module xil_defaultlib.topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot topmodule_behav
