
Regler 2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000a9ac  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  8000ca00  8000ca00  0000ce00  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000006b0  8000cc00  8000cc00  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000508  00000004  8000d2b0  0000d804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .balign       00000004  0000050c  8000d7b8  0000dd0c  2**0
                  ALLOC
  7 .bss          00000268  00000510  8000d7b8  0000dd10  2**2
                  ALLOC
  8 .comment      00000030  00000000  00000000  0000dd0c  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00001518  00000000  00000000  0000dd40  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubnames 00002c6d  00000000  00000000  0000f258  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   00035c61  00000000  00000000  00011ec5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00006b3d  00000000  00000000  00047b26  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00016351  00000000  00000000  0004e663  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003c70  00000000  00000000  000649b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000089ab  00000000  00000000  00068624  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    0000bd02  00000000  00000000  00070fcf  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macinfo 0144de3f  00000000  00000000  0007ccd1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .stack        00001000  00003000  00003000  00000400  2**0
                  ALLOC
 19 .debug_ranges 00001568  00000000  00000000  014cab10  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf b2 98 	sub	pc,pc,-19816

Disassembly of section .text:

80002004 <ast_is_busy>:
80002004:	eb cd 40 80 	pushm	r7,lr
 * \param ast  Base address of the AST (i.e. &AVR32_AST).
 *
 * \return Boolean true If AST is busy, false otherwise.
 */
static bool ast_is_busy(volatile avr32_ast_t *ast)
{
80002008:	1a 97       	mov	r7,sp
8000200a:	20 1d       	sub	sp,4
8000200c:	ef 4c ff fc 	st.w	r7[-4],r12
	return (ast->sr & AVR32_AST_SR_BUSY_MASK) != 0;
80002010:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002014:	70 28       	ld.w	r8,r8[0x8]
80002016:	e6 18 01 00 	andh	r8,0x100,COH
8000201a:	5f 18       	srne	r8
8000201c:	5c 58       	castu.b	r8
}
8000201e:	10 9c       	mov	r12,r8
80002020:	2f fd       	sub	sp,-4
80002022:	e3 cd 80 80 	ldm	sp++,r7,pc

80002026 <ast_is_clkbusy>:
 * \param ast  Base address of the AST (i.e. &AVR32_AST).
 *
 * \return Boolean true If AST clock is busy, false otherwise.
 */
static bool ast_is_clkbusy(volatile avr32_ast_t *ast)
{
80002026:	eb cd 40 80 	pushm	r7,lr
8000202a:	1a 97       	mov	r7,sp
8000202c:	20 1d       	sub	sp,4
8000202e:	ef 4c ff fc 	st.w	r7[-4],r12
	return (ast->sr & AVR32_AST_SR_CLKBUSY_MASK) != 0;
80002032:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002036:	70 28       	ld.w	r8,r8[0x8]
80002038:	e6 18 10 00 	andh	r8,0x1000,COH
8000203c:	5f 18       	srne	r8
8000203e:	5c 58       	castu.b	r8
}
80002040:	10 9c       	mov	r12,r8
80002042:	2f fd       	sub	sp,-4
80002044:	e3 cd 80 80 	ldm	sp++,r7,pc

80002048 <ast_enable>:
 * \brief Enable the AST.
 *
 * \param ast  Base address of the AST (i.e. &AVR32_AST).
 */
void ast_enable(volatile avr32_ast_t *ast)
{
80002048:	eb cd 40 80 	pushm	r7,lr
8000204c:	1a 97       	mov	r7,sp
8000204e:	20 1d       	sub	sp,4
80002050:	ef 4c ff fc 	st.w	r7[-4],r12
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002054:	ee fc ff fc 	ld.w	r12,r7[-4]
80002058:	f0 1f 00 0c 	mcall	80002088 <ast_enable+0x40>
8000205c:	18 98       	mov	r8,r12
8000205e:	58 08       	cp.w	r8,0
80002060:	cf a1       	brne	80002054 <ast_enable+0xc>
	}

	/* Enable the AST */
	ast->cr |= AVR32_AST_CR_EN_MASK;
80002062:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002066:	70 08       	ld.w	r8,r8[0x0]
80002068:	10 99       	mov	r9,r8
8000206a:	a1 a9       	sbr	r9,0x0
8000206c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002070:	91 09       	st.w	r8[0x0],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
80002072:	ee fc ff fc 	ld.w	r12,r7[-4]
80002076:	f0 1f 00 05 	mcall	80002088 <ast_enable+0x40>
8000207a:	18 98       	mov	r8,r12
8000207c:	58 08       	cp.w	r8,0
8000207e:	cf a1       	brne	80002072 <ast_enable+0x2a>
	}
}
80002080:	2f fd       	sub	sp,-4
80002082:	e3 cd 80 80 	ldm	sp++,r7,pc
80002086:	00 00       	add	r0,r0
80002088:	80 00       	ld.sh	r0,r0[0x0]
8000208a:	20 04       	sub	r4,0

8000208c <ast_init_counter>:
 *
 * \return Boolean true if the initialization succeeds, false otherwise.
 */
bool ast_init_counter(volatile avr32_ast_t *ast, uint8_t osc_type,
		uint8_t psel, uint32_t ast_counter)
{
8000208c:	eb cd 40 80 	pushm	r7,lr
80002090:	1a 97       	mov	r7,sp
80002092:	20 5d       	sub	sp,20
80002094:	ef 4c ff f8 	st.w	r7[-8],r12
80002098:	14 98       	mov	r8,r10
8000209a:	ef 49 ff ec 	st.w	r7[-20],r9
8000209e:	16 99       	mov	r9,r11
800020a0:	ef 69 ff f4 	st.b	r7[-12],r9
800020a4:	ef 68 ff f0 	st.b	r7[-16],r8
	uint32_t time_out = AST_POLL_TIMEOUT;
800020a8:	e0 68 03 e8 	mov	r8,1000
800020ac:	ef 48 ff fc 	st.w	r7[-4],r8
	while (ast_is_clkbusy(ast)) {
800020b0:	c0 c8       	rjmp	800020c8 <ast_init_counter+0x3c>
		if (--time_out == 0) {
800020b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020b6:	20 18       	sub	r8,1
800020b8:	ef 48 ff fc 	st.w	r7[-4],r8
800020bc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020c0:	58 08       	cp.w	r8,0
800020c2:	c0 31       	brne	800020c8 <ast_init_counter+0x3c>
			return false;
800020c4:	30 08       	mov	r8,0
800020c6:	c5 c8       	rjmp	8000217e <ast_init_counter+0xf2>
 */
bool ast_init_counter(volatile avr32_ast_t *ast, uint8_t osc_type,
		uint8_t psel, uint32_t ast_counter)
{
	uint32_t time_out = AST_POLL_TIMEOUT;
	while (ast_is_clkbusy(ast)) {
800020c8:	ee fc ff f8 	ld.w	r12,r7[-8]
800020cc:	f0 1f 00 2f 	mcall	80002188 <ast_init_counter+0xfc>
800020d0:	18 98       	mov	r8,r12
800020d2:	58 08       	cp.w	r8,0
800020d4:	ce f1       	brne	800020b2 <ast_init_counter+0x26>
		if (--time_out == 0) {
			return false;
		}
	}
	
	ast->clock = osc_type << AVR32_AST_CLOCK_CSSEL_OFFSET;
800020d6:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800020da:	a9 68       	lsl	r8,0x8
800020dc:	10 99       	mov	r9,r8
800020de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800020e2:	f1 49 00 40 	st.w	r8[64],r9
	time_out = AST_POLL_TIMEOUT;
800020e6:	e0 68 03 e8 	mov	r8,1000
800020ea:	ef 48 ff fc 	st.w	r7[-4],r8
	while (ast_is_clkbusy(ast)) {
800020ee:	c0 c8       	rjmp	80002106 <ast_init_counter+0x7a>
		if (--time_out == 0) {
800020f0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020f4:	20 18       	sub	r8,1
800020f6:	ef 48 ff fc 	st.w	r7[-4],r8
800020fa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020fe:	58 08       	cp.w	r8,0
80002100:	c0 31       	brne	80002106 <ast_init_counter+0x7a>
			return false;
80002102:	30 08       	mov	r8,0
80002104:	c3 d8       	rjmp	8000217e <ast_init_counter+0xf2>
		}
	}
	
	ast->clock = osc_type << AVR32_AST_CLOCK_CSSEL_OFFSET;
	time_out = AST_POLL_TIMEOUT;
	while (ast_is_clkbusy(ast)) {
80002106:	ee fc ff f8 	ld.w	r12,r7[-8]
8000210a:	f0 1f 00 20 	mcall	80002188 <ast_init_counter+0xfc>
8000210e:	18 98       	mov	r8,r12
80002110:	58 08       	cp.w	r8,0
80002112:	ce f1       	brne	800020f0 <ast_init_counter+0x64>
		if (--time_out == 0) {
			return false;
		}
	}

	ast->clock |= AVR32_AST_CLOCK_CEN_MASK;
80002114:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002118:	71 08       	ld.w	r8,r8[0x40]
8000211a:	10 99       	mov	r9,r8
8000211c:	a1 a9       	sbr	r9,0x0
8000211e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002122:	f1 49 00 40 	st.w	r8[64],r9
	time_out = AST_POLL_TIMEOUT;
80002126:	e0 68 03 e8 	mov	r8,1000
8000212a:	ef 48 ff fc 	st.w	r7[-4],r8
	while (ast_is_clkbusy(ast)) {
8000212e:	c0 c8       	rjmp	80002146 <ast_init_counter+0xba>
		if (--time_out == 0) {
80002130:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002134:	20 18       	sub	r8,1
80002136:	ef 48 ff fc 	st.w	r7[-4],r8
8000213a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000213e:	58 08       	cp.w	r8,0
80002140:	c0 31       	brne	80002146 <ast_init_counter+0xba>
			return false;
80002142:	30 08       	mov	r8,0
80002144:	c1 d8       	rjmp	8000217e <ast_init_counter+0xf2>
		}
	}

	ast->clock |= AVR32_AST_CLOCK_CEN_MASK;
	time_out = AST_POLL_TIMEOUT;
	while (ast_is_clkbusy(ast)) {
80002146:	ee fc ff f8 	ld.w	r12,r7[-8]
8000214a:	f0 1f 00 10 	mcall	80002188 <ast_init_counter+0xfc>
8000214e:	18 98       	mov	r8,r12
80002150:	58 08       	cp.w	r8,0
80002152:	ce f1       	brne	80002130 <ast_init_counter+0xa4>
			return false;
		}
	}

	/* Set the new AST configuration */
	ast->cr = (AST_MODE_COUNTER << AVR32_AST_CR_CAL_OFFSET) |
80002154:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80002158:	b1 68       	lsl	r8,0x10
8000215a:	10 99       	mov	r9,r8
8000215c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002160:	91 09       	st.w	r8[0x0],r9
			(psel << AVR32_AST_CR_PSEL_OFFSET);

	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002162:	ee fc ff f8 	ld.w	r12,r7[-8]
80002166:	f0 1f 00 0a 	mcall	8000218c <ast_init_counter+0x100>
8000216a:	18 98       	mov	r8,r12
8000216c:	58 08       	cp.w	r8,0
8000216e:	cf a1       	brne	80002162 <ast_init_counter+0xd6>
	}

	/* Set the calendar */
	ast_set_counter_value(ast, ast_counter);
80002170:	ee fb ff ec 	ld.w	r11,r7[-20]
80002174:	ee fc ff f8 	ld.w	r12,r7[-8]
80002178:	f0 1f 00 06 	mcall	80002190 <ast_init_counter+0x104>

	return true;
8000217c:	30 18       	mov	r8,1
}
8000217e:	10 9c       	mov	r12,r8
80002180:	2f bd       	sub	sp,-20
80002182:	e3 cd 80 80 	ldm	sp++,r7,pc
80002186:	00 00       	add	r0,r0
80002188:	80 00       	ld.sh	r0,r0[0x0]
8000218a:	20 26       	sub	r6,2
8000218c:	80 00       	ld.sh	r0,r0[0x0]
8000218e:	20 04       	sub	r4,0
80002190:	80 00       	ld.sh	r0,r0[0x0]
80002192:	21 94       	sub	r4,25

80002194 <ast_set_counter_value>:
 * \param ast         Base address of the AST (i.e. &AVR32_AST).
 * \param ast_counter Startup counter value
 */
void ast_set_counter_value(volatile avr32_ast_t *ast,
		uint32_t ast_counter)
{
80002194:	eb cd 40 80 	pushm	r7,lr
80002198:	1a 97       	mov	r7,sp
8000219a:	20 2d       	sub	sp,8
8000219c:	ef 4c ff fc 	st.w	r7[-4],r12
800021a0:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until we can write into the VAL register */
	while (ast_is_busy(ast)) {
800021a4:	ee fc ff fc 	ld.w	r12,r7[-4]
800021a8:	f0 1f 00 0a 	mcall	800021d0 <ast_set_counter_value+0x3c>
800021ac:	18 98       	mov	r8,r12
800021ae:	58 08       	cp.w	r8,0
800021b0:	cf a1       	brne	800021a4 <ast_set_counter_value+0x10>
	}

	/* Set the new val value */
	ast->cv = ast_counter;
800021b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800021b6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800021ba:	91 19       	st.w	r8[0x4],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
800021bc:	ee fc ff fc 	ld.w	r12,r7[-4]
800021c0:	f0 1f 00 04 	mcall	800021d0 <ast_set_counter_value+0x3c>
800021c4:	18 98       	mov	r8,r12
800021c6:	58 08       	cp.w	r8,0
800021c8:	cf a1       	brne	800021bc <ast_set_counter_value+0x28>
	}
}
800021ca:	2f ed       	sub	sp,-8
800021cc:	e3 cd 80 80 	ldm	sp++,r7,pc
800021d0:	80 00       	ld.sh	r0,r0[0x0]
800021d2:	20 04       	sub	r4,0

800021d4 <ast_set_periodic0_value>:
 *
 * \param ast Base address of the AST (i.e. &AVR32_AST).
 * \param pir AST periodic0.
 */
void ast_set_periodic0_value(volatile avr32_ast_t *ast, avr32_ast_pir0_t pir)
{
800021d4:	eb cd 40 80 	pushm	r7,lr
800021d8:	1a 97       	mov	r7,sp
800021da:	20 2d       	sub	sp,8
800021dc:	ef 4c ff fc 	st.w	r7[-4],r12
800021e0:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
800021e4:	ee fc ff fc 	ld.w	r12,r7[-4]
800021e8:	f0 1f 00 0a 	mcall	80002210 <ast_set_periodic0_value+0x3c>
800021ec:	18 98       	mov	r8,r12
800021ee:	58 08       	cp.w	r8,0
800021f0:	cf a1       	brne	800021e4 <ast_set_periodic0_value+0x10>
	}

	/* Set the periodic prescaler value */
	ast->PIR0 = pir;
800021f2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800021f6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800021fa:	91 c9       	st.w	r8[0x30],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
800021fc:	ee fc ff fc 	ld.w	r12,r7[-4]
80002200:	f0 1f 00 04 	mcall	80002210 <ast_set_periodic0_value+0x3c>
80002204:	18 98       	mov	r8,r12
80002206:	58 08       	cp.w	r8,0
80002208:	cf a1       	brne	800021fc <ast_set_periodic0_value+0x28>
	}
}
8000220a:	2f ed       	sub	sp,-8
8000220c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002210:	80 00       	ld.sh	r0,r0[0x0]
80002212:	20 04       	sub	r4,0

80002214 <ast_set_periodic1_value>:
 *
 * \param ast Base address of the AST (i.e. &AVR32_AST).
 * \param pir AST periodic1.
 */
void ast_set_periodic1_value(volatile avr32_ast_t *ast, avr32_ast_pir1_t pir)
{
80002214:	eb cd 40 80 	pushm	r7,lr
80002218:	1a 97       	mov	r7,sp
8000221a:	20 2d       	sub	sp,8
8000221c:	ef 4c ff fc 	st.w	r7[-4],r12
80002220:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002224:	ee fc ff fc 	ld.w	r12,r7[-4]
80002228:	f0 1f 00 0a 	mcall	80002250 <ast_set_periodic1_value+0x3c>
8000222c:	18 98       	mov	r8,r12
8000222e:	58 08       	cp.w	r8,0
80002230:	cf a1       	brne	80002224 <ast_set_periodic1_value+0x10>
	}

	/* Set the periodic prescaler value */
	ast->PIR1 = pir;
80002232:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002236:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000223a:	91 d9       	st.w	r8[0x34],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
8000223c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002240:	f0 1f 00 04 	mcall	80002250 <ast_set_periodic1_value+0x3c>
80002244:	18 98       	mov	r8,r12
80002246:	58 08       	cp.w	r8,0
80002248:	cf a1       	brne	8000223c <ast_set_periodic1_value+0x28>
	}
}
8000224a:	2f ed       	sub	sp,-8
8000224c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002250:	80 00       	ld.sh	r0,r0[0x0]
80002252:	20 04       	sub	r4,0

80002254 <ast_clear_status_flag>:
 * \param ast          Base address of the AST (i.e. &AVR32_AST).
 * \param status_mask  AST status flag to be cleared
 */
void ast_clear_status_flag(volatile avr32_ast_t *ast,
		uint32_t status_mask)
{
80002254:	eb cd 40 80 	pushm	r7,lr
80002258:	1a 97       	mov	r7,sp
8000225a:	20 2d       	sub	sp,8
8000225c:	ef 4c ff fc 	st.w	r7[-4],r12
80002260:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002264:	ee fc ff fc 	ld.w	r12,r7[-4]
80002268:	f0 1f 00 0a 	mcall	80002290 <ast_clear_status_flag+0x3c>
8000226c:	18 98       	mov	r8,r12
8000226e:	58 08       	cp.w	r8,0
80002270:	cf a1       	brne	80002264 <ast_clear_status_flag+0x10>
	}

	/* Clear the AST status flags */
	ast->scr = status_mask;
80002272:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002276:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000227a:	91 39       	st.w	r8[0xc],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
8000227c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002280:	f0 1f 00 04 	mcall	80002290 <ast_clear_status_flag+0x3c>
80002284:	18 98       	mov	r8,r12
80002286:	58 08       	cp.w	r8,0
80002288:	cf a1       	brne	8000227c <ast_clear_status_flag+0x28>
	}
}
8000228a:	2f ed       	sub	sp,-8
8000228c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002290:	80 00       	ld.sh	r0,r0[0x0]
80002292:	20 04       	sub	r4,0

80002294 <ast_enable_interrupt>:
 * \param ast             Base address of the AST (i.e. &AVR32_AST).
 * \param interrupt_mask  AST Interrupts to be enabled
 */
void ast_enable_interrupt(volatile avr32_ast_t *ast,
		uint32_t interrupt_mask)
{
80002294:	eb cd 40 80 	pushm	r7,lr
80002298:	1a 97       	mov	r7,sp
8000229a:	20 2d       	sub	sp,8
8000229c:	ef 4c ff fc 	st.w	r7[-4],r12
800022a0:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
800022a4:	ee fc ff fc 	ld.w	r12,r7[-4]
800022a8:	f0 1f 00 0c 	mcall	800022d8 <ast_enable_interrupt+0x44>
800022ac:	18 98       	mov	r8,r12
800022ae:	58 08       	cp.w	r8,0
800022b0:	cf a1       	brne	800022a4 <ast_enable_interrupt+0x10>
	}

	/* Enable the AST interrupt */
	ast->ier |= interrupt_mask;
800022b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022b6:	70 49       	ld.w	r9,r8[0x10]
800022b8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800022bc:	10 49       	or	r9,r8
800022be:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022c2:	91 49       	st.w	r8[0x10],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
800022c4:	ee fc ff fc 	ld.w	r12,r7[-4]
800022c8:	f0 1f 00 04 	mcall	800022d8 <ast_enable_interrupt+0x44>
800022cc:	18 98       	mov	r8,r12
800022ce:	58 08       	cp.w	r8,0
800022d0:	cf a1       	brne	800022c4 <ast_enable_interrupt+0x30>
	}
}
800022d2:	2f ed       	sub	sp,-8
800022d4:	e3 cd 80 80 	ldm	sp++,r7,pc
800022d8:	80 00       	ld.sh	r0,r0[0x0]
800022da:	20 04       	sub	r4,0

800022dc <ast_enable_periodic_interrupt>:
 * \param ast              Base address of the AST (i.e. &AVR32_AST).
 * \param periodic_channel AST Periodic Channel
 */
void ast_enable_periodic_interrupt(volatile avr32_ast_t *ast,
		uint8_t periodic_channel)
{
800022dc:	eb cd 40 80 	pushm	r7,lr
800022e0:	1a 97       	mov	r7,sp
800022e2:	20 2d       	sub	sp,8
800022e4:	ef 4c ff fc 	st.w	r7[-4],r12
800022e8:	16 98       	mov	r8,r11
800022ea:	ef 68 ff f8 	st.b	r7[-8],r8
	/* Enable the AST Periodic Asynchronous Wake-up */
	if (periodic_channel) {
800022ee:	ef 39 ff f8 	ld.ub	r9,r7[-8]
800022f2:	30 08       	mov	r8,0
800022f4:	f0 09 18 00 	cp.b	r9,r8
800022f8:	c0 80       	breq	80002308 <ast_enable_periodic_interrupt+0x2c>
		ast_enable_interrupt(ast, AVR32_AST_IER_PER1_MASK);
800022fa:	e2 6b 00 00 	mov	r11,131072
800022fe:	ee fc ff fc 	ld.w	r12,r7[-4]
80002302:	f0 1f 00 07 	mcall	8000231c <ast_enable_periodic_interrupt+0x40>
80002306:	c0 78       	rjmp	80002314 <ast_enable_periodic_interrupt+0x38>
	} else {
		ast_enable_interrupt(ast, AVR32_AST_IER_PER0_MASK);
80002308:	e0 7b 00 00 	mov	r11,65536
8000230c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002310:	f0 1f 00 03 	mcall	8000231c <ast_enable_periodic_interrupt+0x40>
	}
}
80002314:	2f ed       	sub	sp,-8
80002316:	e3 cd 80 80 	ldm	sp++,r7,pc
8000231a:	00 00       	add	r0,r0
8000231c:	80 00       	ld.sh	r0,r0[0x0]
8000231e:	22 94       	sub	r4,41

80002320 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80002320:	eb cd 40 80 	pushm	r7,lr
80002324:	1a 97       	mov	r7,sp
80002326:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002328:	e1 b8 00 00 	mfsr	r8,0x0
8000232c:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80002330:	d3 03       	ssrf	0x10

	return flags;
80002332:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80002336:	10 9c       	mov	r12,r8
80002338:	2f fd       	sub	sp,-4
8000233a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000233e <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
8000233e:	eb cd 40 80 	pushm	r7,lr
80002342:	1a 97       	mov	r7,sp
80002344:	20 1d       	sub	sp,4
80002346:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
8000234a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000234e:	e6 18 00 01 	andh	r8,0x1,COH
80002352:	5f 08       	sreq	r8
80002354:	5c 58       	castu.b	r8
}
80002356:	10 9c       	mov	r12,r8
80002358:	2f fd       	sub	sp,-4
8000235a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000235e:	d7 03       	nop

80002360 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80002360:	eb cd 40 80 	pushm	r7,lr
80002364:	1a 97       	mov	r7,sp
80002366:	20 1d       	sub	sp,4
80002368:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000236c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002370:	f0 1f 00 05 	mcall	80002384 <cpu_irq_restore+0x24>
80002374:	18 98       	mov	r8,r12
80002376:	58 08       	cp.w	r8,0
80002378:	c0 20       	breq	8000237c <cpu_irq_restore+0x1c>
      cpu_irq_enable();
8000237a:	d5 03       	csrf	0x10
   }

	barrier();
}
8000237c:	2f fd       	sub	sp,-4
8000237e:	e3 cd 80 80 	ldm	sp++,r7,pc
80002382:	00 00       	add	r0,r0
80002384:	80 00       	ld.sh	r0,r0[0x0]
80002386:	23 3e       	sub	lr,51

80002388 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80002388:	eb cd 40 80 	pushm	r7,lr
8000238c:	1a 97       	mov	r7,sp
8000238e:	20 1d       	sub	sp,4
80002390:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80002394:	ee fb ff fc 	ld.w	r11,r7[-4]
80002398:	30 1c       	mov	r12,1
8000239a:	f0 1f 00 03 	mcall	800023a4 <sysclk_enable_hsb_module+0x1c>
}
8000239e:	2f fd       	sub	sp,-4
800023a0:	e3 cd 80 80 	ldm	sp++,r7,pc
800023a4:	80 00       	ld.sh	r0,r0[0x0]
800023a6:	5e b0       	rethi	r0

800023a8 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
800023a8:	eb cd 40 80 	pushm	r7,lr
800023ac:	1a 97       	mov	r7,sp
800023ae:	20 1d       	sub	sp,4
800023b0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
800023b4:	ee fb ff fc 	ld.w	r11,r7[-4]
800023b8:	30 2c       	mov	r12,2
800023ba:	f0 1f 00 03 	mcall	800023c4 <sysclk_enable_pba_module+0x1c>
}
800023be:	2f fd       	sub	sp,-4
800023c0:	e3 cd 80 80 	ldm	sp++,r7,pc
800023c4:	80 00       	ld.sh	r0,r0[0x0]
800023c6:	5e b0       	rethi	r0

800023c8 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
800023c8:	eb cd 40 80 	pushm	r7,lr
800023cc:	1a 97       	mov	r7,sp
800023ce:	20 1d       	sub	sp,4
800023d0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
800023d4:	ee fb ff fc 	ld.w	r11,r7[-4]
800023d8:	30 3c       	mov	r12,3
800023da:	f0 1f 00 03 	mcall	800023e4 <sysclk_enable_pbb_module+0x1c>
}
800023de:	2f fd       	sub	sp,-4
800023e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800023e4:	80 00       	ld.sh	r0,r0[0x0]
800023e6:	5e b0       	rethi	r0

800023e8 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
800023e8:	eb cd 40 80 	pushm	r7,lr
800023ec:	1a 97       	mov	r7,sp
800023ee:	20 1d       	sub	sp,4
800023f0:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
800023f4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800023f8:	fe 58 38 00 	cp.w	r8,-51200
800023fc:	e0 80 00 8a 	breq	80002510 <sysclk_enable_peripheral_clock+0x128>
80002400:	e0 8b 00 33 	brhi	80002466 <sysclk_enable_peripheral_clock+0x7e>
80002404:	fe 58 14 00 	cp.w	r8,-60416
80002408:	c6 80       	breq	800024d8 <sysclk_enable_peripheral_clock+0xf0>
8000240a:	e0 8b 00 18 	brhi	8000243a <sysclk_enable_peripheral_clock+0x52>
8000240e:	fe 48 14 00 	cp.w	r8,-125952
80002412:	e0 80 00 be 	breq	8000258e <sysclk_enable_peripheral_clock+0x1a6>
80002416:	e0 8b 00 0b 	brhi	8000242c <sysclk_enable_peripheral_clock+0x44>
8000241a:	fe 48 00 00 	cp.w	r8,-131072
8000241e:	e0 80 00 ad 	breq	80002578 <sysclk_enable_peripheral_clock+0x190>
80002422:	fe 48 10 00 	cp.w	r8,-126976
80002426:	e0 80 00 b0 	breq	80002586 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000242a:	cb 98       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000242c:	fe 58 00 00 	cp.w	r8,-65536
80002430:	c4 90       	breq	800024c2 <sysclk_enable_peripheral_clock+0xda>
80002432:	fe 58 10 00 	cp.w	r8,-61440
80002436:	c4 d0       	breq	800024d0 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002438:	cb 28       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000243a:	fe 58 20 00 	cp.w	r8,-57344
8000243e:	c5 90       	breq	800024f0 <sysclk_enable_peripheral_clock+0x108>
80002440:	e0 8b 00 09 	brhi	80002452 <sysclk_enable_peripheral_clock+0x6a>
80002444:	fe 58 18 00 	cp.w	r8,-59392
80002448:	c4 c0       	breq	800024e0 <sysclk_enable_peripheral_clock+0xf8>
8000244a:	fe 58 1c 00 	cp.w	r8,-58368
8000244e:	c4 d0       	breq	800024e8 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002450:	ca 68       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002452:	fe 58 30 00 	cp.w	r8,-53248
80002456:	c5 50       	breq	80002500 <sysclk_enable_peripheral_clock+0x118>
80002458:	fe 58 34 00 	cp.w	r8,-52224
8000245c:	c5 60       	breq	80002508 <sysclk_enable_peripheral_clock+0x120>
8000245e:	fe 58 28 00 	cp.w	r8,-55296
80002462:	c4 b0       	breq	800024f8 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002464:	c9 c8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002466:	fe 58 50 00 	cp.w	r8,-45056
8000246a:	c6 b0       	breq	80002540 <sysclk_enable_peripheral_clock+0x158>
8000246c:	e0 8b 00 15 	brhi	80002496 <sysclk_enable_peripheral_clock+0xae>
80002470:	fe 58 44 00 	cp.w	r8,-48128
80002474:	c5 a0       	breq	80002528 <sysclk_enable_peripheral_clock+0x140>
80002476:	e0 8b 00 09 	brhi	80002488 <sysclk_enable_peripheral_clock+0xa0>
8000247a:	fe 58 3c 00 	cp.w	r8,-50176
8000247e:	c4 d0       	breq	80002518 <sysclk_enable_peripheral_clock+0x130>
80002480:	fe 58 40 00 	cp.w	r8,-49152
80002484:	c4 e0       	breq	80002520 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002486:	c8 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002488:	fe 58 48 00 	cp.w	r8,-47104
8000248c:	c5 20       	breq	80002530 <sysclk_enable_peripheral_clock+0x148>
8000248e:	fe 58 4c 00 	cp.w	r8,-46080
80002492:	c5 30       	breq	80002538 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002494:	c8 48       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002496:	fe 58 5c 00 	cp.w	r8,-41984
8000249a:	c5 f0       	breq	80002558 <sysclk_enable_peripheral_clock+0x170>
8000249c:	e0 8b 00 09 	brhi	800024ae <sysclk_enable_peripheral_clock+0xc6>
800024a0:	fe 58 54 00 	cp.w	r8,-44032
800024a4:	c5 20       	breq	80002548 <sysclk_enable_peripheral_clock+0x160>
800024a6:	fe 58 58 00 	cp.w	r8,-43008
800024aa:	c5 30       	breq	80002550 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800024ac:	c7 88       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800024ae:	fe 58 64 00 	cp.w	r8,-39936
800024b2:	c5 b0       	breq	80002568 <sysclk_enable_peripheral_clock+0x180>
800024b4:	fe 58 68 00 	cp.w	r8,-38912
800024b8:	c5 c0       	breq	80002570 <sysclk_enable_peripheral_clock+0x188>
800024ba:	fe 58 60 00 	cp.w	r8,-40960
800024be:	c5 10       	breq	80002560 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800024c0:	c6 e8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
800024c2:	30 4c       	mov	r12,4
800024c4:	f0 1f 00 38 	mcall	800025a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
800024c8:	30 0c       	mov	r12,0
800024ca:	f0 1f 00 38 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024ce:	c6 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
800024d0:	30 1c       	mov	r12,1
800024d2:	f0 1f 00 36 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024d6:	c6 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
800024d8:	30 2c       	mov	r12,2
800024da:	f0 1f 00 34 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024de:	c5 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
800024e0:	30 3c       	mov	r12,3
800024e2:	f0 1f 00 32 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024e6:	c5 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
800024e8:	30 4c       	mov	r12,4
800024ea:	f0 1f 00 30 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024ee:	c5 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
800024f0:	30 5c       	mov	r12,5
800024f2:	f0 1f 00 2e 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024f6:	c5 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
800024f8:	30 6c       	mov	r12,6
800024fa:	f0 1f 00 2c 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024fe:	c4 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80002500:	30 7c       	mov	r12,7
80002502:	f0 1f 00 2a 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002506:	c4 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80002508:	30 8c       	mov	r12,8
8000250a:	f0 1f 00 28 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000250e:	c4 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80002510:	30 9c       	mov	r12,9
80002512:	f0 1f 00 26 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002516:	c4 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80002518:	30 ac       	mov	r12,10
8000251a:	f0 1f 00 24 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000251e:	c3 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80002520:	30 bc       	mov	r12,11
80002522:	f0 1f 00 22 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002526:	c3 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80002528:	30 cc       	mov	r12,12
8000252a:	f0 1f 00 20 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000252e:	c3 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80002530:	30 dc       	mov	r12,13
80002532:	f0 1f 00 1e 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002536:	c3 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80002538:	30 ec       	mov	r12,14
8000253a:	f0 1f 00 1c 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000253e:	c2 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80002540:	30 fc       	mov	r12,15
80002542:	f0 1f 00 1a 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002546:	c2 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80002548:	31 0c       	mov	r12,16
8000254a:	f0 1f 00 18 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000254e:	c2 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80002550:	31 1c       	mov	r12,17
80002552:	f0 1f 00 16 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002556:	c2 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80002558:	31 2c       	mov	r12,18
8000255a:	f0 1f 00 14 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000255e:	c1 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80002560:	31 3c       	mov	r12,19
80002562:	f0 1f 00 12 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002566:	c1 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80002568:	31 4c       	mov	r12,20
8000256a:	f0 1f 00 10 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000256e:	c1 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80002570:	31 5c       	mov	r12,21
80002572:	f0 1f 00 0e 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002576:	c1 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80002578:	30 3c       	mov	r12,3
8000257a:	f0 1f 00 0b 	mcall	800025a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
8000257e:	30 0c       	mov	r12,0
80002580:	f0 1f 00 0b 	mcall	800025ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002584:	c0 c8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80002586:	30 1c       	mov	r12,1
80002588:	f0 1f 00 09 	mcall	800025ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000258c:	c0 88       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
8000258e:	30 0c       	mov	r12,0
80002590:	f0 1f 00 05 	mcall	800025a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80002594:	30 2c       	mov	r12,2
80002596:	f0 1f 00 06 	mcall	800025ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000259a:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
8000259c:	2f fd       	sub	sp,-4
8000259e:	e3 cd 80 80 	ldm	sp++,r7,pc
800025a2:	00 00       	add	r0,r0
800025a4:	80 00       	ld.sh	r0,r0[0x0]
800025a6:	23 88       	sub	r8,56
800025a8:	80 00       	ld.sh	r0,r0[0x0]
800025aa:	23 a8       	sub	r8,58
800025ac:	80 00       	ld.sh	r0,r0[0x0]
800025ae:	23 c8       	sub	r8,60

800025b0 <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
800025b0:	eb cd 40 80 	pushm	r7,lr
800025b4:	1a 97       	mov	r7,sp
800025b6:	20 6d       	sub	sp,24
800025b8:	ef 4c ff e8 	st.w	r7[-24],r12
800025bc:	ee f8 ff e8 	ld.w	r8,r7[-24]
800025c0:	ef 48 ff ec 	st.w	r7[-20],r8
800025c4:	ee f8 ff ec 	ld.w	r8,r7[-20]
800025c8:	ef 48 ff f0 	st.w	r7[-16],r8
800025cc:	ee f8 ff f0 	ld.w	r8,r7[-16]
800025d0:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800025d4:	ee f8 ff f4 	ld.w	r8,r7[-12]
800025d8:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800025da:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800025de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025e2:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800025e4:	e0 28 d8 00 	sub	r8,55296
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
800025e8:	ee f9 ff ec 	ld.w	r9,r7[-20]
800025ec:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800025f0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800025f4:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800025f8:	30 1a       	mov	r10,1
800025fa:	f4 09 09 49 	lsl	r9,r10,r9
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
800025fe:	f1 49 00 5c 	st.w	r8[92],r9
	arch_ioport_toggle_pin_level(pin);
}
80002602:	2f ad       	sub	sp,-24
80002604:	e3 cd 80 80 	ldm	sp++,r7,pc

80002608 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
80002608:	eb cd 40 80 	pushm	r7,lr
8000260c:	1a 97       	mov	r7,sp
8000260e:	20 2d       	sub	sp,8
80002610:	ef 4c ff f8 	st.w	r7[-8],r12
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
80002614:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002618:	48 f9       	lddpc	r9,80002654 <sleepmgr_lock_mode+0x4c>
8000261a:	f2 08 07 09 	ld.ub	r9,r9[r8]
8000261e:	3f f8       	mov	r8,-1
80002620:	f0 09 18 00 	cp.b	r9,r8
80002624:	c0 21       	brne	80002628 <sleepmgr_lock_mode+0x20>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
80002626:	c0 08       	rjmp	80002626 <sleepmgr_lock_mode+0x1e>
	}

	// Enter a critical section
	flags = cpu_irq_save();
80002628:	f0 1f 00 0c 	mcall	80002658 <sleepmgr_lock_mode+0x50>
8000262c:	18 98       	mov	r8,r12
8000262e:	ef 48 ff fc 	st.w	r7[-4],r8

	++sleepmgr_locks[mode];
80002632:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002636:	48 89       	lddpc	r9,80002654 <sleepmgr_lock_mode+0x4c>
80002638:	f2 08 07 09 	ld.ub	r9,r9[r8]
8000263c:	2f f9       	sub	r9,-1
8000263e:	5c 59       	castu.b	r9
80002640:	48 5a       	lddpc	r10,80002654 <sleepmgr_lock_mode+0x4c>
80002642:	f4 08 0b 09 	st.b	r10[r8],r9

	// Leave the critical section
	cpu_irq_restore(flags);
80002646:	ee fc ff fc 	ld.w	r12,r7[-4]
8000264a:	f0 1f 00 05 	mcall	8000265c <sleepmgr_lock_mode+0x54>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
8000264e:	2f ed       	sub	sp,-8
80002650:	e3 cd 80 80 	ldm	sp++,r7,pc
80002654:	00 00       	add	r0,r0
80002656:	07 68       	ld.uh	r8,--r3
80002658:	80 00       	ld.sh	r0,r0[0x0]
8000265a:	23 20       	sub	r0,50
8000265c:	80 00       	ld.sh	r0,r0[0x0]
8000265e:	23 60       	sub	r0,54

80002660 <ast_init>:
#include "asf.h"
#include "ast_rtc.h"
#include "pid.h"

bool ast_init(void)
{
80002660:	eb cd 40 80 	pushm	r7,lr
80002664:	1a 97       	mov	r7,sp
80002666:	20 1d       	sub	sp,4
	sysclk_enable_peripheral_clock(AST_RTC);
80002668:	fe 7c 18 00 	mov	r12,-59392
8000266c:	f0 1f 00 0d 	mcall	800026a0 <ast_init+0x40>
	bool st = ast_init_counter(AST_RTC,AST_SELECTED_CLOCK,AST_PRESCALER,0);
80002670:	30 09       	mov	r9,0
80002672:	30 6a       	mov	r10,6
80002674:	30 0b       	mov	r11,0
80002676:	fe 7c 18 00 	mov	r12,-59392
8000267a:	f0 1f 00 0b 	mcall	800026a4 <ast_init+0x44>
8000267e:	18 98       	mov	r8,r12
80002680:	ef 68 ff ff 	st.b	r7[-1],r8
	ast_enable(AST_RTC);
80002684:	fe 7c 18 00 	mov	r12,-59392
80002688:	f0 1f 00 08 	mcall	800026a8 <ast_init+0x48>
#ifdef CONFIG_SLEEPMGR_ENABLE
	if (AST_SELECTED_CLOCK == AVR32_AST_CSSEL_SLOWCLOCK)
		sleepmgr_lock_mode(SLEEPMGR_STOP);
8000268c:	30 4c       	mov	r12,4
8000268e:	f0 1f 00 08 	mcall	800026ac <ast_init+0x4c>
	else
		sleepmgr_lock_mode(SLEEPMGR_FROZEN);
#endif
	return st;
80002692:	ef 38 ff ff 	ld.ub	r8,r7[-1]
};
80002696:	10 9c       	mov	r12,r8
80002698:	2f fd       	sub	sp,-4
8000269a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000269e:	00 00       	add	r0,r0
800026a0:	80 00       	ld.sh	r0,r0[0x0]
800026a2:	23 e8       	sub	r8,62
800026a4:	80 00       	ld.sh	r0,r0[0x0]
800026a6:	20 8c       	sub	r12,8
800026a8:	80 00       	ld.sh	r0,r0[0x0]
800026aa:	20 48       	sub	r8,4
800026ac:	80 00       	ld.sh	r0,r0[0x0]
800026ae:	26 08       	sub	r8,96

800026b0 <ast_get_per_time_ms>:

uint32_t ast_get_per_time_ms(uint8_t prescaler)
{
800026b0:	eb cd 40 8c 	pushm	r2-r3,r7,lr
800026b4:	1a 97       	mov	r7,sp
800026b6:	20 2d       	sub	sp,8
800026b8:	18 9a       	mov	r10,r12
800026ba:	ef 6a ff f8 	st.b	r7[-8],r10
	uint32_t clk;
	switch (AST_SELECTED_CLOCK)
	{
		case AVR32_AST_CSSEL_SLOWCLOCK:	//RCSYS 115kHz
			clk = 115000;
800026be:	e0 7a c1 38 	mov	r10,115000
800026c2:	ef 4a ff fc 	st.w	r7[-4],r10
			break;	
		case AVR32_AST_CSSEL_1KHZCLK:
			clk = 1000;
			break;
	}
	return (((uint_fast64_t) (1 << (prescaler + 1))) * 1000 ) / clk;
800026c6:	ef 3a ff f8 	ld.ub	r10,r7[-8]
800026ca:	2f fa       	sub	r10,-1
800026cc:	30 1b       	mov	r11,1
800026ce:	f6 0a 09 4a 	lsl	r10,r11,r10
800026d2:	14 98       	mov	r8,r10
800026d4:	bf 5a       	asr	r10,0x1f
800026d6:	14 99       	mov	r9,r10
800026d8:	e0 6a 03 e8 	mov	r10,1000
800026dc:	f2 0a 02 4c 	mul	r12,r9,r10
800026e0:	f0 0a 10 00 	mul	r10,r8,0
800026e4:	14 0c       	add	r12,r10
800026e6:	e0 6a 03 e8 	mov	r10,1000
800026ea:	f0 0a 06 4a 	mulu.d	r10,r8,r10
800026ee:	16 0c       	add	r12,r11
800026f0:	18 9b       	mov	r11,r12
800026f2:	ee f2 ff fc 	ld.w	r2,r7[-4]
800026f6:	30 03       	mov	r3,0
800026f8:	04 98       	mov	r8,r2
800026fa:	06 99       	mov	r9,r3
800026fc:	f0 1f 00 04 	mcall	8000270c <ast_get_per_time_ms+0x5c>
80002700:	14 98       	mov	r8,r10
80002702:	16 99       	mov	r9,r11
};
80002704:	10 9c       	mov	r12,r8
80002706:	2f ed       	sub	sp,-8
80002708:	e3 cd 80 8c 	ldm	sp++,r2-r3,r7,pc
8000270c:	80 00       	ld.sh	r0,r0[0x0]
8000270e:	70 dc       	ld.w	r12,r8[0x34]

80002710 <ast_per0_interrupt_handler>:

ISR(ast_per0_interrupt_handler, AST_IRQ_GROUP, AST_IRQ_LEVEL)
{
80002710:	eb cd 40 80 	pushm	r7,lr
80002714:	1a 97       	mov	r7,sp
	pid_control();
80002716:	f0 1f 00 06 	mcall	8000272c <ast_per0_interrupt_handler+0x1c>
	ast_clear_status_flag(AST_RTC, AVR32_AST_SCR_PER0_MASK);
8000271a:	e0 7b 00 00 	mov	r11,65536
8000271e:	fe 7c 18 00 	mov	r12,-59392
80002722:	f0 1f 00 04 	mcall	80002730 <ast_per0_interrupt_handler+0x20>
};
80002726:	e3 cd 40 80 	ldm	sp++,r7,lr
8000272a:	d6 03       	rete
8000272c:	80 00       	ld.sh	r0,r0[0x0]
8000272e:	44 14       	lddsp	r4,sp[0x104]
80002730:	80 00       	ld.sh	r0,r0[0x0]
80002732:	22 54       	sub	r4,37

80002734 <ast_per1_interrupt_handler>:

ISR(ast_per1_interrupt_handler, AST_IRQ_GROUP, AST_IRQ_LEVEL)
{
80002734:	eb cd 40 80 	pushm	r7,lr
80002738:	1a 97       	mov	r7,sp
	ast_clear_status_flag(AST_RTC, AVR32_AST_SCR_PER1_MASK);
8000273a:	e2 6b 00 00 	mov	r11,131072
8000273e:	fe 7c 18 00 	mov	r12,-59392
80002742:	f0 1f 00 05 	mcall	80002754 <ast_per1_interrupt_handler+0x20>
	ioport_toggle_pin_level(LED_R_SENS);
80002746:	30 fc       	mov	r12,15
80002748:	f0 1f 00 04 	mcall	80002758 <ast_per1_interrupt_handler+0x24>
};
8000274c:	e3 cd 40 80 	ldm	sp++,r7,lr
80002750:	d6 03       	rete
80002752:	00 00       	add	r0,r0
80002754:	80 00       	ld.sh	r0,r0[0x0]
80002756:	22 54       	sub	r4,37
80002758:	80 00       	ld.sh	r0,r0[0x0]
8000275a:	25 b0       	sub	r0,91

8000275c <ast_set_periodic_interrupt>:

void ast_set_periodic_interrupt(volatile avr32_ast_t *ast, uint8_t prescaler, uint8_t periodic_channel)
{
8000275c:	eb cd 40 80 	pushm	r7,lr
80002760:	1a 97       	mov	r7,sp
80002762:	20 5d       	sub	sp,20
80002764:	ef 4c ff f4 	st.w	r7[-12],r12
80002768:	16 99       	mov	r9,r11
8000276a:	14 98       	mov	r8,r10
8000276c:	ef 69 ff f0 	st.b	r7[-16],r9
80002770:	ef 68 ff ec 	st.b	r7[-20],r8
	if (periodic_channel == 0)
80002774:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80002778:	30 08       	mov	r8,0
8000277a:	f0 09 18 00 	cp.b	r9,r8
8000277e:	c1 a1       	brne	800027b2 <ast_set_periodic_interrupt+0x56>
		{
			avr32_ast_pir0_t pre;
			pre.insel = prescaler;
80002780:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80002784:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002788:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000278c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002790:	f1 d9 d0 05 	bfins	r8,r9,0x0,0x5
80002794:	ef 48 ff fc 	st.w	r7[-4],r8
			ast_set_periodic0_value(AST_RTC, pre);
80002798:	ee fb ff fc 	ld.w	r11,r7[-4]
8000279c:	fe 7c 18 00 	mov	r12,-59392
800027a0:	f0 1f 00 16 	mcall	800027f8 <ast_set_periodic_interrupt+0x9c>
			irq_register_handler(ast_per0_interrupt_handler, AST_IRQ_NR, AST_IRQ_LEVEL);
800027a4:	30 1a       	mov	r10,1
800027a6:	e0 6b 02 82 	mov	r11,642
800027aa:	49 5c       	lddpc	r12,800027fc <ast_set_periodic_interrupt+0xa0>
800027ac:	f0 1f 00 15 	mcall	80002800 <ast_set_periodic_interrupt+0xa4>
800027b0:	c1 98       	rjmp	800027e2 <ast_set_periodic_interrupt+0x86>
		}
	else
		{
			avr32_ast_pir1_t pre;
			pre.insel = prescaler;
800027b2:	ef 38 ff f0 	ld.ub	r8,r7[-16]
800027b6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800027ba:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
800027be:	ee f8 ff f8 	ld.w	r8,r7[-8]
800027c2:	f1 d9 d0 05 	bfins	r8,r9,0x0,0x5
800027c6:	ef 48 ff f8 	st.w	r7[-8],r8
			ast_set_periodic1_value(AST_RTC, pre);
800027ca:	ee fb ff f8 	ld.w	r11,r7[-8]
800027ce:	fe 7c 18 00 	mov	r12,-59392
800027d2:	f0 1f 00 0d 	mcall	80002804 <ast_set_periodic_interrupt+0xa8>
			irq_register_handler(ast_per1_interrupt_handler, AST_IRQ_NR, AST_IRQ_LEVEL);
800027d6:	30 1a       	mov	r10,1
800027d8:	e0 6b 02 82 	mov	r11,642
800027dc:	48 bc       	lddpc	r12,80002808 <ast_set_periodic_interrupt+0xac>
800027de:	f0 1f 00 09 	mcall	80002800 <ast_set_periodic_interrupt+0xa4>
		}
	ast_enable_periodic_interrupt(AST_RTC,periodic_channel);
800027e2:	ef 38 ff ec 	ld.ub	r8,r7[-20]
800027e6:	10 9b       	mov	r11,r8
800027e8:	fe 7c 18 00 	mov	r12,-59392
800027ec:	f0 1f 00 08 	mcall	8000280c <ast_set_periodic_interrupt+0xb0>
};
800027f0:	2f bd       	sub	sp,-20
800027f2:	e3 cd 80 80 	ldm	sp++,r7,pc
800027f6:	00 00       	add	r0,r0
800027f8:	80 00       	ld.sh	r0,r0[0x0]
800027fa:	21 d4       	sub	r4,29
800027fc:	80 00       	ld.sh	r0,r0[0x0]
800027fe:	27 10       	sub	r0,113
80002800:	80 00       	ld.sh	r0,r0[0x0]
80002802:	6c 94       	ld.w	r4,r6[0x24]
80002804:	80 00       	ld.sh	r0,r0[0x0]
80002806:	22 14       	sub	r4,33
80002808:	80 00       	ld.sh	r0,r0[0x0]
8000280a:	27 34       	sub	r4,115
8000280c:	80 00       	ld.sh	r0,r0[0x0]
8000280e:	22 dc       	sub	r12,45

80002810 <flashcdw_set_wait_state>:
	return (AVR32_FLASHCDW.fcr & AVR32_FLASHCDW_FCR_FWS_MASK) >> AVR32_FLASHCDW_FCR_FWS_OFFSET;
}


void flashcdw_set_wait_state(unsigned int wait_state)
{
80002810:	eb cd 40 80 	pushm	r7,lr
80002814:	1a 97       	mov	r7,sp
80002816:	20 2d       	sub	sp,8
80002818:	ef 4c ff f8 	st.w	r7[-8],r12
	u_avr32_flashcdw_fcr_t u_avr32_flashcdw_fcr = {AVR32_FLASHCDW.fcr};
8000281c:	fe 68 14 00 	mov	r8,-125952
80002820:	70 08       	ld.w	r8,r8[0x0]
80002822:	30 09       	mov	r9,0
80002824:	ef 49 ff fc 	st.w	r7[-4],r9
80002828:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashcdw_fcr.FCR.fws = wait_state;
8000282c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002830:	5c 58       	castu.b	r8
80002832:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002836:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000283a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000283e:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80002842:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_FLASHCDW.fcr = u_avr32_flashcdw_fcr.fcr;
80002846:	fe 68 14 00 	mov	r8,-125952
8000284a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000284e:	91 09       	st.w	r8[0x0],r9
}
80002850:	2f ed       	sub	sp,-8
80002852:	e3 cd 80 80 	ldm	sp++,r7,pc
80002856:	d7 03       	nop

80002858 <flashcdw_set_flash_waitstate_and_readmode>:


void flashcdw_set_flash_waitstate_and_readmode(unsigned long cpu_f_hz)
{
80002858:	eb cd 40 80 	pushm	r7,lr
8000285c:	1a 97       	mov	r7,sp
8000285e:	20 1d       	sub	sp,4
80002860:	ef 4c ff fc 	st.w	r7[-4],r12
	if (cpu_f_hz > AVR32_FLASHCDW_FWS_0_MAX_FREQ) { // > 15MHz
80002864:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002868:	e0 69 e1 c0 	mov	r9,57792
8000286c:	ea 19 00 e4 	orh	r9,0xe4
80002870:	12 38       	cp.w	r8,r9
80002872:	e0 88 00 1b 	brls	800028a8 <flashcdw_set_flash_waitstate_and_readmode+0x50>
		if (cpu_f_hz <= AVR32_FLASHCDW_FWS_1_MAX_FREQ) { // <= 30MHz
80002876:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000287a:	e0 69 c3 80 	mov	r9,50048
8000287e:	ea 19 01 c9 	orh	r9,0x1c9
80002882:	12 38       	cp.w	r8,r9
80002884:	e0 8b 00 0a 	brhi	80002898 <flashcdw_set_flash_waitstate_and_readmode+0x40>
			// Set a wait-state, disable the high-speed read mode.
			flashcdw_set_wait_state(1);
80002888:	30 1c       	mov	r12,1
8000288a:	f0 1f 00 0d 	mcall	800028bc <flashcdw_set_flash_waitstate_and_readmode+0x64>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
8000288e:	3f fb       	mov	r11,-1
80002890:	31 1c       	mov	r12,17
80002892:	f0 1f 00 0c 	mcall	800028c0 <flashcdw_set_flash_waitstate_and_readmode+0x68>
80002896:	c1 08       	rjmp	800028b6 <flashcdw_set_flash_waitstate_and_readmode+0x5e>
		} else {
			// Set a wait-state, enable the high-speed read mode.
			flashcdw_set_wait_state(1);
80002898:	30 1c       	mov	r12,1
8000289a:	f0 1f 00 09 	mcall	800028bc <flashcdw_set_flash_waitstate_and_readmode+0x64>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSEN, -1);
8000289e:	3f fb       	mov	r11,-1
800028a0:	31 0c       	mov	r12,16
800028a2:	f0 1f 00 08 	mcall	800028c0 <flashcdw_set_flash_waitstate_and_readmode+0x68>
800028a6:	c0 88       	rjmp	800028b6 <flashcdw_set_flash_waitstate_and_readmode+0x5e>
		}
	} else { // <= 15MHz
		// No wait-state, disable the high-speed read mode
		flashcdw_set_wait_state(0);
800028a8:	30 0c       	mov	r12,0
800028aa:	f0 1f 00 05 	mcall	800028bc <flashcdw_set_flash_waitstate_and_readmode+0x64>
		flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
800028ae:	3f fb       	mov	r11,-1
800028b0:	31 1c       	mov	r12,17
800028b2:	f0 1f 00 04 	mcall	800028c0 <flashcdw_set_flash_waitstate_and_readmode+0x68>
	}
}
800028b6:	2f fd       	sub	sp,-4
800028b8:	e3 cd 80 80 	ldm	sp++,r7,pc
800028bc:	80 00       	ld.sh	r0,r0[0x0]
800028be:	28 10       	sub	r0,-127
800028c0:	80 00       	ld.sh	r0,r0[0x0]
800028c2:	29 10       	sub	r0,-111

800028c4 <flashcdw_is_ready>:
 */
//! @{


bool flashcdw_is_ready(void)
{
800028c4:	eb cd 40 80 	pushm	r7,lr
800028c8:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_FRDY_MASK) != 0);
800028ca:	fe 68 14 00 	mov	r8,-125952
800028ce:	70 28       	ld.w	r8,r8[0x8]
800028d0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800028d4:	5c 58       	castu.b	r8
}
800028d6:	10 9c       	mov	r12,r8
800028d8:	e3 cd 80 80 	ldm	sp++,r7,pc

800028dc <flashcdw_default_wait_until_ready>:


void flashcdw_default_wait_until_ready(void)
{
800028dc:	eb cd 40 80 	pushm	r7,lr
800028e0:	1a 97       	mov	r7,sp
	while (!flashcdw_is_ready());
800028e2:	f0 1f 00 05 	mcall	800028f4 <flashcdw_default_wait_until_ready+0x18>
800028e6:	18 98       	mov	r8,r12
800028e8:	ec 18 00 01 	eorl	r8,0x1
800028ec:	5c 58       	castu.b	r8
800028ee:	cf a1       	brne	800028e2 <flashcdw_default_wait_until_ready+0x6>
}
800028f0:	e3 cd 80 80 	ldm	sp++,r7,pc
800028f4:	80 00       	ld.sh	r0,r0[0x0]
800028f6:	28 c4       	sub	r4,-116

800028f8 <flashcdw_get_error_status>:
 *          Flash Status Register (FSR). This function is therefore not part of
 *          the driver's API which instead presents \ref flashcdw_is_lock_error
 *          and \ref flashcdw_is_programming_error.
 */
static unsigned int flashcdw_get_error_status(void)
{
800028f8:	eb cd 40 80 	pushm	r7,lr
800028fc:	1a 97       	mov	r7,sp
	return AVR32_FLASHCDW.fsr & (AVR32_FLASHCDW_FSR_LOCKE_MASK |
800028fe:	fe 68 14 00 	mov	r8,-125952
80002902:	70 28       	ld.w	r8,r8[0x8]
80002904:	e2 18 00 0c 	andl	r8,0xc,COH
			AVR32_FLASHCDW_FSR_PROGE_MASK);
}
80002908:	10 9c       	mov	r12,r8
8000290a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000290e:	d7 03       	nop

80002910 <flashcdw_issue_command>:
	return (AVR32_FLASHCDW.fcmd & AVR32_FLASHCDW_FCMD_PAGEN_MASK) >> AVR32_FLASHCDW_FCMD_PAGEN_OFFSET;
}


void flashcdw_issue_command(unsigned int command, int page_number)
{
80002910:	eb cd 40 80 	pushm	r7,lr
80002914:	1a 97       	mov	r7,sp
80002916:	20 3d       	sub	sp,12
80002918:	ef 4c ff f8 	st.w	r7[-8],r12
8000291c:	ef 4b ff f4 	st.w	r7[-12],r11
	u_avr32_flashcdw_fcmd_t u_avr32_flashcdw_fcmd;

	flashcdw_wait_until_ready();
80002920:	49 b8       	lddpc	r8,8000298c <flashcdw_issue_command+0x7c>
80002922:	70 08       	ld.w	r8,r8[0x0]
80002924:	5d 18       	icall	r8
	u_avr32_flashcdw_fcmd.fcmd = AVR32_FLASHCDW.fcmd;
80002926:	fe 68 14 00 	mov	r8,-125952
8000292a:	70 18       	ld.w	r8,r8[0x4]
8000292c:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashcdw_fcmd.FCMD.cmd = command;
80002930:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002934:	5c 58       	castu.b	r8
80002936:	f1 d8 c0 06 	bfextu	r8,r8,0x0,0x6
8000293a:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000293e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002942:	f1 d9 d0 06 	bfins	r8,r9,0x0,0x6
80002946:	ef 48 ff fc 	st.w	r7[-4],r8
	if (page_number >= 0) {
8000294a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000294e:	58 08       	cp.w	r8,0
80002950:	c0 b5       	brlt	80002966 <flashcdw_issue_command+0x56>
		u_avr32_flashcdw_fcmd.FCMD.pagen = page_number;
80002952:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002956:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
8000295a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000295e:	f1 d9 d1 10 	bfins	r8,r9,0x8,0x10
80002962:	ef 48 ff fc 	st.w	r7[-4],r8
	}
	u_avr32_flashcdw_fcmd.FCMD.key = AVR32_FLASHCDW_FCMD_KEY_KEY;
80002966:	3a 58       	mov	r8,-91
80002968:	ef 68 ff fc 	st.b	r7[-4],r8
	AVR32_FLASHCDW.fcmd = u_avr32_flashcdw_fcmd.fcmd;
8000296c:	fe 68 14 00 	mov	r8,-125952
80002970:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002974:	91 19       	st.w	r8[0x4],r9
	flashcdw_error_status = flashcdw_get_error_status();
80002976:	f0 1f 00 07 	mcall	80002990 <flashcdw_issue_command+0x80>
8000297a:	18 99       	mov	r9,r12
8000297c:	48 68       	lddpc	r8,80002994 <flashcdw_issue_command+0x84>
8000297e:	91 09       	st.w	r8[0x0],r9
	flashcdw_wait_until_ready();
80002980:	48 38       	lddpc	r8,8000298c <flashcdw_issue_command+0x7c>
80002982:	70 08       	ld.w	r8,r8[0x0]
80002984:	5d 18       	icall	r8
}
80002986:	2f dd       	sub	sp,-12
80002988:	e3 cd 80 80 	ldm	sp++,r7,pc
8000298c:	00 00       	add	r0,r0
8000298e:	00 04       	add	r4,r0
80002990:	80 00       	ld.sh	r0,r0[0x0]
80002992:	28 f8       	sub	r8,-113
80002994:	00 00       	add	r0,r0
80002996:	05 10       	ld.sh	r0,r2++

80002998 <flashcdw_clear_page_buffer>:
 */
//! @{


void flashcdw_clear_page_buffer(void)
{
80002998:	eb cd 40 80 	pushm	r7,lr
8000299c:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_CPB, -1);
8000299e:	3f fb       	mov	r11,-1
800029a0:	30 3c       	mov	r12,3
800029a2:	f0 1f 00 03 	mcall	800029ac <flashcdw_clear_page_buffer+0x14>
}
800029a6:	e3 cd 80 80 	ldm	sp++,r7,pc
800029aa:	00 00       	add	r0,r0
800029ac:	80 00       	ld.sh	r0,r0[0x0]
800029ae:	29 10       	sub	r0,-111

800029b0 <flashcdw_is_page_erased>:


bool flashcdw_is_page_erased(void)
{
800029b0:	eb cd 40 80 	pushm	r7,lr
800029b4:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_QPRR_MASK) != 0);
800029b6:	fe 68 14 00 	mov	r8,-125952
800029ba:	70 28       	ld.w	r8,r8[0x8]
800029bc:	e2 18 00 20 	andl	r8,0x20,COH
800029c0:	5f 18       	srne	r8
800029c2:	5c 58       	castu.b	r8
}
800029c4:	10 9c       	mov	r12,r8
800029c6:	e3 cd 80 80 	ldm	sp++,r7,pc
800029ca:	d7 03       	nop

800029cc <flashcdw_quick_page_read>:


bool flashcdw_quick_page_read(int page_number)
{
800029cc:	eb cd 40 80 	pushm	r7,lr
800029d0:	1a 97       	mov	r7,sp
800029d2:	20 1d       	sub	sp,4
800029d4:	ef 4c ff fc 	st.w	r7[-4],r12
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPR, page_number);
800029d8:	ee fb ff fc 	ld.w	r11,r7[-4]
800029dc:	30 cc       	mov	r12,12
800029de:	f0 1f 00 05 	mcall	800029f0 <flashcdw_quick_page_read+0x24>
	return flashcdw_is_page_erased();
800029e2:	f0 1f 00 05 	mcall	800029f4 <flashcdw_quick_page_read+0x28>
800029e6:	18 98       	mov	r8,r12
}
800029e8:	10 9c       	mov	r12,r8
800029ea:	2f fd       	sub	sp,-4
800029ec:	e3 cd 80 80 	ldm	sp++,r7,pc
800029f0:	80 00       	ld.sh	r0,r0[0x0]
800029f2:	29 10       	sub	r0,-111
800029f4:	80 00       	ld.sh	r0,r0[0x0]
800029f6:	29 b0       	sub	r0,-101

800029f8 <flashcdw_erase_page>:


bool flashcdw_erase_page(int page_number, bool check)
{
800029f8:	eb cd 40 80 	pushm	r7,lr
800029fc:	1a 97       	mov	r7,sp
800029fe:	20 4d       	sub	sp,16
80002a00:	ef 4c ff f4 	st.w	r7[-12],r12
80002a04:	16 98       	mov	r8,r11
80002a06:	ef 68 ff f0 	st.b	r7[-16],r8
	bool page_erased = true;
80002a0a:	30 18       	mov	r8,1
80002a0c:	ef 68 ff fb 	st.b	r7[-5],r8

	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EP, page_number);
80002a10:	ee fb ff f4 	ld.w	r11,r7[-12]
80002a14:	30 2c       	mov	r12,2
80002a16:	f0 1f 00 10 	mcall	80002a54 <flashcdw_erase_page+0x5c>

	if (check) {
80002a1a:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80002a1e:	30 08       	mov	r8,0
80002a20:	f0 09 18 00 	cp.b	r9,r8
80002a24:	c1 20       	breq	80002a48 <flashcdw_erase_page+0x50>
		unsigned int error_status = flashcdw_error_status;
80002a26:	48 d8       	lddpc	r8,80002a58 <flashcdw_erase_page+0x60>
80002a28:	70 08       	ld.w	r8,r8[0x0]
80002a2a:	ef 48 ff fc 	st.w	r7[-4],r8
		page_erased = flashcdw_quick_page_read(-1);
80002a2e:	3f fc       	mov	r12,-1
80002a30:	f0 1f 00 0b 	mcall	80002a5c <flashcdw_erase_page+0x64>
80002a34:	18 98       	mov	r8,r12
80002a36:	ef 68 ff fb 	st.b	r7[-5],r8
		flashcdw_error_status |= error_status;
80002a3a:	48 88       	lddpc	r8,80002a58 <flashcdw_erase_page+0x60>
80002a3c:	70 09       	ld.w	r9,r8[0x0]
80002a3e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002a42:	10 49       	or	r9,r8
80002a44:	48 58       	lddpc	r8,80002a58 <flashcdw_erase_page+0x60>
80002a46:	91 09       	st.w	r8[0x0],r9
	}
	return page_erased;
80002a48:	ef 38 ff fb 	ld.ub	r8,r7[-5]
}
80002a4c:	10 9c       	mov	r12,r8
80002a4e:	2f cd       	sub	sp,-16
80002a50:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a54:	80 00       	ld.sh	r0,r0[0x0]
80002a56:	29 10       	sub	r0,-111
80002a58:	00 00       	add	r0,r0
80002a5a:	05 10       	ld.sh	r0,r2++
80002a5c:	80 00       	ld.sh	r0,r0[0x0]
80002a5e:	29 cc       	sub	r12,-100

80002a60 <flashcdw_write_page>:
	return all_pages_erased;
}


void flashcdw_write_page(int page_number)
{
80002a60:	eb cd 40 80 	pushm	r7,lr
80002a64:	1a 97       	mov	r7,sp
80002a66:	20 1d       	sub	sp,4
80002a68:	ef 4c ff fc 	st.w	r7[-4],r12
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WP, page_number);
80002a6c:	ee fb ff fc 	ld.w	r11,r7[-4]
80002a70:	30 1c       	mov	r12,1
80002a72:	f0 1f 00 03 	mcall	80002a7c <flashcdw_write_page+0x1c>
}
80002a76:	2f fd       	sub	sp,-4
80002a78:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a7c:	80 00       	ld.sh	r0,r0[0x0]
80002a7e:	29 10       	sub	r0,-111

80002a80 <flashcdw_quick_user_page_read>:


bool flashcdw_quick_user_page_read(void)
{
80002a80:	eb cd 40 80 	pushm	r7,lr
80002a84:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPRUP, -1);
80002a86:	3f fb       	mov	r11,-1
80002a88:	30 fc       	mov	r12,15
80002a8a:	f0 1f 00 05 	mcall	80002a9c <flashcdw_quick_user_page_read+0x1c>
	return flashcdw_is_page_erased();
80002a8e:	f0 1f 00 05 	mcall	80002aa0 <flashcdw_quick_user_page_read+0x20>
80002a92:	18 98       	mov	r8,r12
}
80002a94:	10 9c       	mov	r12,r8
80002a96:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a9a:	00 00       	add	r0,r0
80002a9c:	80 00       	ld.sh	r0,r0[0x0]
80002a9e:	29 10       	sub	r0,-111
80002aa0:	80 00       	ld.sh	r0,r0[0x0]
80002aa2:	29 b0       	sub	r0,-101

80002aa4 <flashcdw_erase_user_page>:


bool flashcdw_erase_user_page(bool check)
{
80002aa4:	eb cd 40 80 	pushm	r7,lr
80002aa8:	1a 97       	mov	r7,sp
80002aaa:	20 1d       	sub	sp,4
80002aac:	18 98       	mov	r8,r12
80002aae:	ef 68 ff fc 	st.b	r7[-4],r8
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EUP, -1);
80002ab2:	3f fb       	mov	r11,-1
80002ab4:	30 ec       	mov	r12,14
80002ab6:	f0 1f 00 09 	mcall	80002ad8 <flashcdw_erase_user_page+0x34>
	return (check) ? flashcdw_quick_user_page_read() : true;
80002aba:	ef 39 ff fc 	ld.ub	r9,r7[-4]
80002abe:	30 08       	mov	r8,0
80002ac0:	f0 09 18 00 	cp.b	r9,r8
80002ac4:	c0 50       	breq	80002ace <flashcdw_erase_user_page+0x2a>
80002ac6:	f0 1f 00 06 	mcall	80002adc <flashcdw_erase_user_page+0x38>
80002aca:	18 98       	mov	r8,r12
80002acc:	c0 28       	rjmp	80002ad0 <flashcdw_erase_user_page+0x2c>
80002ace:	30 18       	mov	r8,1
}
80002ad0:	10 9c       	mov	r12,r8
80002ad2:	2f fd       	sub	sp,-4
80002ad4:	e3 cd 80 80 	ldm	sp++,r7,pc
80002ad8:	80 00       	ld.sh	r0,r0[0x0]
80002ada:	29 10       	sub	r0,-111
80002adc:	80 00       	ld.sh	r0,r0[0x0]
80002ade:	2a 80       	sub	r0,-88

80002ae0 <flashcdw_write_user_page>:


void flashcdw_write_user_page(void)
{
80002ae0:	eb cd 40 80 	pushm	r7,lr
80002ae4:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WUP, -1);
80002ae6:	3f fb       	mov	r11,-1
80002ae8:	30 dc       	mov	r12,13
80002aea:	f0 1f 00 03 	mcall	80002af4 <flashcdw_write_user_page+0x14>
}
80002aee:	e3 cd 80 80 	ldm	sp++,r7,pc
80002af2:	00 00       	add	r0,r0
80002af4:	80 00       	ld.sh	r0,r0[0x0]
80002af6:	29 10       	sub	r0,-111

80002af8 <flashcdw_memcpy>:
	return dst;
}


volatile void *flashcdw_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
{
80002af8:	eb cd 40 80 	pushm	r7,lr
80002afc:	1a 97       	mov	r7,sp
80002afe:	20 bd       	sub	sp,44
80002b00:	ef 4c ff e0 	st.w	r7[-32],r12
80002b04:	ef 4b ff dc 	st.w	r7[-36],r11
80002b08:	ef 4a ff d8 	st.w	r7[-40],r10
80002b0c:	12 98       	mov	r8,r9
80002b0e:	ef 68 ff d4 	st.b	r7[-44],r8
	uint16_t page_pos;
	Union64 flash_dword;
	uint8_t i;
	bool b_user_page;
	unsigned int error_status = 0;
80002b12:	30 08       	mov	r8,0
80002b14:	ef 48 ff f0 	st.w	r7[-16],r8
	uint8_t* flash_add;
	uint8_t* dest_add=(uint8_t*)dst;
80002b18:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002b1c:	ef 48 ff f8 	st.w	r7[-8],r8
	const uint8_t* src_buf=(const uint8_t*)src;
80002b20:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002b24:	ef 48 ff fc 	st.w	r7[-4],r8
	Assert( (((uint8_t *)dst >= AVR32_FLASH)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASH + flashcdw_get_flash_size())))
			|| (((uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASHCDW_USER_PAGE + AVR32_FLASHCDW_USER_PAGE_SIZE))) );

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;
80002b28:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002b2c:	e0 69 ff ff 	mov	r9,65535
80002b30:	ea 19 80 7f 	orh	r9,0x807f
80002b34:	12 38       	cp.w	r8,r9
80002b36:	5f b8       	srhi	r8
80002b38:	ef 68 ff ef 	st.b	r7[-17],r8

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));
80002b3c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002b40:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002b44:	f1 d8 c0 08 	bfextu	r8,r8,0x0,0x8
80002b48:	f2 08 01 08 	sub	r8,r9,r8
80002b4c:	ef 48 ff f4 	st.w	r7[-12],r8

	while ( nbytes ) {
80002b50:	c9 18       	rjmp	80002c72 <flashcdw_memcpy+0x17a>
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
80002b52:	f0 1f 00 50 	mcall	80002c90 <flashcdw_memcpy+0x198>
		error_status |= flashcdw_error_status;
80002b56:	4d 08       	lddpc	r8,80002c94 <flashcdw_memcpy+0x19c>
80002b58:	70 08       	ld.w	r8,r8[0x0]
80002b5a:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002b5e:	f3 e8 10 08 	or	r8,r9,r8
80002b62:	ef 48 ff f0 	st.w	r7[-16],r8

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
80002b66:	30 08       	mov	r8,0
80002b68:	ef 58 ff ec 	st.h	r7[-20],r8
80002b6c:	c4 b8       	rjmp	80002c02 <flashcdw_memcpy+0x10a>
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;
80002b6e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002b72:	f0 e8 00 00 	ld.d	r8,r8[0]
80002b76:	ee e9 ff e4 	st.d	r7[-28],r8

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
80002b7a:	30 08       	mov	r8,0
80002b7c:	ef 68 ff ee 	st.b	r7[-18],r8
80002b80:	c2 d8       	rjmp	80002bda <flashcdw_memcpy+0xe2>
				if ( nbytes && (flash_add == dest_add)) {
80002b82:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002b86:	58 08       	cp.w	r8,0
80002b88:	c1 f0       	breq	80002bc6 <flashcdw_memcpy+0xce>
80002b8a:	ee f9 ff f4 	ld.w	r9,r7[-12]
80002b8e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002b92:	10 39       	cp.w	r9,r8
80002b94:	c1 91       	brne	80002bc6 <flashcdw_memcpy+0xce>
					// Update page with data source
					flash_dword.u8[i] = *src_buf++;
80002b96:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80002b9a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002b9e:	11 88       	ld.ub	r8,r8[0x0]
80002ba0:	ee 09 00 09 	add	r9,r7,r9
80002ba4:	f3 68 ff e4 	st.b	r9[-28],r8
80002ba8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002bac:	2f f8       	sub	r8,-1
80002bae:	ef 48 ff fc 	st.w	r7[-4],r8
					dest_add++;
80002bb2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002bb6:	2f f8       	sub	r8,-1
80002bb8:	ef 48 ff f8 	st.w	r7[-8],r8
					nbytes--;
80002bbc:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002bc0:	20 18       	sub	r8,1
80002bc2:	ef 48 ff d8 	st.w	r7[-40],r8
				}
				flash_add++;
80002bc6:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002bca:	2f f8       	sub	r8,-1
80002bcc:	ef 48 ff f4 	st.w	r7[-12],r8
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
80002bd0:	ef 38 ff ee 	ld.ub	r8,r7[-18]
80002bd4:	2f f8       	sub	r8,-1
80002bd6:	ef 68 ff ee 	st.b	r7[-18],r8
80002bda:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80002bde:	30 78       	mov	r8,7
80002be0:	f0 09 18 00 	cp.b	r9,r8
80002be4:	fe 98 ff cf 	brls	80002b82 <flashcdw_memcpy+0x8a>
				}
				flash_add++;
			}

			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
80002be8:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002bec:	20 88       	sub	r8,8
80002bee:	10 9a       	mov	r10,r8
80002bf0:	ee e8 ff e4 	ld.d	r8,r7[-28]
80002bf4:	f4 e9 00 00 	st.d	r10[0],r8
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
		error_status |= flashcdw_error_status;

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
80002bf8:	ef 08 ff ec 	ld.sh	r8,r7[-20]
80002bfc:	2f 88       	sub	r8,-8
80002bfe:	ef 58 ff ec 	st.h	r7[-20],r8
80002c02:	ef 09 ff ec 	ld.sh	r9,r7[-20]
80002c06:	e0 68 00 ff 	mov	r8,255
80002c0a:	f0 09 19 00 	cp.h	r9,r8
80002c0e:	fe 98 ff b0 	brls	80002b6e <flashcdw_memcpy+0x76>
			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
		}

		// Erase the current page if requested and write it from the page buffer.
		if (erase) {
80002c12:	ef 39 ff d4 	ld.ub	r9,r7[-44]
80002c16:	30 08       	mov	r8,0
80002c18:	f0 09 18 00 	cp.b	r9,r8
80002c1c:	c1 70       	breq	80002c4a <flashcdw_memcpy+0x152>
			(b_user_page)? flashcdw_erase_user_page(false) : flashcdw_erase_page(-1, false);
80002c1e:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80002c22:	30 08       	mov	r8,0
80002c24:	f0 09 18 00 	cp.b	r9,r8
80002c28:	c0 50       	breq	80002c32 <flashcdw_memcpy+0x13a>
80002c2a:	30 0c       	mov	r12,0
80002c2c:	f0 1f 00 1b 	mcall	80002c98 <flashcdw_memcpy+0x1a0>
80002c30:	c0 58       	rjmp	80002c3a <flashcdw_memcpy+0x142>
80002c32:	30 0b       	mov	r11,0
80002c34:	3f fc       	mov	r12,-1
80002c36:	f0 1f 00 1a 	mcall	80002c9c <flashcdw_memcpy+0x1a4>
			error_status |= flashcdw_error_status;
80002c3a:	49 78       	lddpc	r8,80002c94 <flashcdw_memcpy+0x19c>
80002c3c:	70 08       	ld.w	r8,r8[0x0]
80002c3e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002c42:	f3 e8 10 08 	or	r8,r9,r8
80002c46:	ef 48 ff f0 	st.w	r7[-16],r8
		}

		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
80002c4a:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80002c4e:	30 08       	mov	r8,0
80002c50:	f0 09 18 00 	cp.b	r9,r8
80002c54:	c0 40       	breq	80002c5c <flashcdw_memcpy+0x164>
80002c56:	f0 1f 00 13 	mcall	80002ca0 <flashcdw_memcpy+0x1a8>
80002c5a:	c0 48       	rjmp	80002c62 <flashcdw_memcpy+0x16a>
80002c5c:	3f fc       	mov	r12,-1
80002c5e:	f0 1f 00 12 	mcall	80002ca4 <flashcdw_memcpy+0x1ac>
		error_status |= flashcdw_error_status;
80002c62:	48 d8       	lddpc	r8,80002c94 <flashcdw_memcpy+0x19c>
80002c64:	70 08       	ld.w	r8,r8[0x0]
80002c66:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002c6a:	f3 e8 10 08 	or	r8,r9,r8
80002c6e:	ef 48 ff f0 	st.w	r7[-16],r8

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));

	while ( nbytes ) {
80002c72:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c76:	58 08       	cp.w	r8,0
80002c78:	fe 91 ff 6d 	brne	80002b52 <flashcdw_memcpy+0x5a>
		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
		error_status |= flashcdw_error_status;
	}
	// Update the FLASHC error status.
	flashcdw_error_status = error_status;
80002c7c:	48 68       	lddpc	r8,80002c94 <flashcdw_memcpy+0x19c>
80002c7e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002c82:	91 09       	st.w	r8[0x0],r9

	// Return the initial destination pointer as the standard memcpy function does.
	return dst;
80002c84:	ee f8 ff e0 	ld.w	r8,r7[-32]
}
80002c88:	10 9c       	mov	r12,r8
80002c8a:	2f 5d       	sub	sp,-44
80002c8c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002c90:	80 00       	ld.sh	r0,r0[0x0]
80002c92:	29 98       	sub	r8,-103
80002c94:	00 00       	add	r0,r0
80002c96:	05 10       	ld.sh	r0,r2++
80002c98:	80 00       	ld.sh	r0,r0[0x0]
80002c9a:	2a a4       	sub	r4,-86
80002c9c:	80 00       	ld.sh	r0,r0[0x0]
80002c9e:	29 f8       	sub	r8,-97
80002ca0:	80 00       	ld.sh	r0,r0[0x0]
80002ca2:	2a e0       	sub	r0,-82
80002ca4:	80 00       	ld.sh	r0,r0[0x0]
80002ca6:	2a 60       	sub	r0,-90

80002ca8 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002ca8:	eb cd 40 80 	pushm	r7,lr
80002cac:	1a 97       	mov	r7,sp
80002cae:	20 4d       	sub	sp,16
80002cb0:	ef 4c ff f4 	st.w	r7[-12],r12
80002cb4:	ef 4b ff f0 	st.w	r7[-16],r11
	uint32_t status = GPIO_SUCCESS;
80002cb8:	30 08       	mov	r8,0
80002cba:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t i;

	for (i = 0; i < size; i++) {
80002cbe:	30 08       	mov	r8,0
80002cc0:	ef 48 ff fc 	st.w	r7[-4],r8
80002cc4:	c1 c8       	rjmp	80002cfc <gpio_enable_module+0x54>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80002cc6:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002cca:	70 19       	ld.w	r9,r8[0x4]
80002ccc:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002cd0:	70 08       	ld.w	r8,r8[0x0]
80002cd2:	12 9b       	mov	r11,r9
80002cd4:	10 9c       	mov	r12,r8
80002cd6:	f0 1f 00 10 	mcall	80002d14 <gpio_enable_module+0x6c>
80002cda:	18 98       	mov	r8,r12
80002cdc:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002ce0:	f3 e8 10 08 	or	r8,r9,r8
80002ce4:	ef 48 ff f8 	st.w	r7[-8],r8
		gpiomap++;
80002ce8:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002cec:	2f 88       	sub	r8,-8
80002cee:	ef 48 ff f4 	st.w	r7[-12],r8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002cf2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002cf6:	2f f8       	sub	r8,-1
80002cf8:	ef 48 ff fc 	st.w	r7[-4],r8
80002cfc:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002d00:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002d04:	10 39       	cp.w	r9,r8
80002d06:	ce 03       	brcs	80002cc6 <gpio_enable_module+0x1e>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
80002d08:	ee f8 ff f8 	ld.w	r8,r7[-8]
}
80002d0c:	10 9c       	mov	r12,r8
80002d0e:	2f cd       	sub	sp,-16
80002d10:	e3 cd 80 80 	ldm	sp++,r7,pc
80002d14:	80 00       	ld.sh	r0,r0[0x0]
80002d16:	2d 18       	sub	r8,-47

80002d18 <gpio_enable_module_pin>:
 * \param function The pin function.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
80002d18:	eb cd 40 80 	pushm	r7,lr
80002d1c:	1a 97       	mov	r7,sp
80002d1e:	20 3d       	sub	sp,12
80002d20:	ef 4c ff f8 	st.w	r7[-8],r12
80002d24:	ef 4b ff f4 	st.w	r7[-12],r11
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002d28:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d2c:	a5 98       	lsr	r8,0x5
80002d2e:	a9 78       	lsl	r8,0x9
80002d30:	e0 28 d8 00 	sub	r8,55296
80002d34:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Enable the correct function. */
	switch (function) {
80002d38:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002d3c:	58 78       	cp.w	r8,7
80002d3e:	e0 8b 01 16 	brhi	80002f6a <gpio_enable_module_pin+0x252>
80002d42:	fe f9 02 4e 	ld.w	r9,pc[590]
80002d46:	f2 08 03 2f 	ld.w	pc,r9[r8<<0x2]
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002d4a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d4e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d52:	30 19       	mov	r9,1
80002d54:	f2 08 09 48 	lsl	r8,r9,r8
80002d58:	10 99       	mov	r9,r8
80002d5a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d5e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002d60:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d64:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d68:	30 19       	mov	r9,1
80002d6a:	f2 08 09 48 	lsl	r8,r9,r8
80002d6e:	10 99       	mov	r9,r8
80002d70:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d74:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002d76:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d7a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d7e:	30 19       	mov	r9,1
80002d80:	f2 08 09 48 	lsl	r8,r9,r8
80002d84:	10 99       	mov	r9,r8
80002d86:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d8a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002d8c:	cf 18       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002d8e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d92:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d96:	30 19       	mov	r9,1
80002d98:	f2 08 09 48 	lsl	r8,r9,r8
80002d9c:	10 99       	mov	r9,r8
80002d9e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002da2:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002da4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002da8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002dac:	30 19       	mov	r9,1
80002dae:	f2 08 09 48 	lsl	r8,r9,r8
80002db2:	10 99       	mov	r9,r8
80002db4:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002db8:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002dba:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dbe:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002dc2:	30 19       	mov	r9,1
80002dc4:	f2 08 09 48 	lsl	r8,r9,r8
80002dc8:	10 99       	mov	r9,r8
80002dca:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002dce:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002dd0:	cc f8       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002dd2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dd6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002dda:	30 19       	mov	r9,1
80002ddc:	f2 08 09 48 	lsl	r8,r9,r8
80002de0:	10 99       	mov	r9,r8
80002de2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002de6:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002de8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dec:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002df0:	30 19       	mov	r9,1
80002df2:	f2 08 09 48 	lsl	r8,r9,r8
80002df6:	10 99       	mov	r9,r8
80002df8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002dfc:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002dfe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e02:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e06:	30 19       	mov	r9,1
80002e08:	f2 08 09 48 	lsl	r8,r9,r8
80002e0c:	10 99       	mov	r9,r8
80002e0e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e12:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002e14:	ca d8       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002e16:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e1a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e1e:	30 19       	mov	r9,1
80002e20:	f2 08 09 48 	lsl	r8,r9,r8
80002e24:	10 99       	mov	r9,r8
80002e26:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e2a:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002e2c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e30:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e34:	30 19       	mov	r9,1
80002e36:	f2 08 09 48 	lsl	r8,r9,r8
80002e3a:	10 99       	mov	r9,r8
80002e3c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e40:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002e42:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e46:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e4a:	30 19       	mov	r9,1
80002e4c:	f2 08 09 48 	lsl	r8,r9,r8
80002e50:	10 99       	mov	r9,r8
80002e52:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e56:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002e58:	c8 b8       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002e5a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e5e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e62:	30 19       	mov	r9,1
80002e64:	f2 08 09 48 	lsl	r8,r9,r8
80002e68:	10 99       	mov	r9,r8
80002e6a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e6e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002e70:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e74:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e78:	30 19       	mov	r9,1
80002e7a:	f2 08 09 48 	lsl	r8,r9,r8
80002e7e:	10 99       	mov	r9,r8
80002e80:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e84:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002e86:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e8a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e8e:	30 19       	mov	r9,1
80002e90:	f2 08 09 48 	lsl	r8,r9,r8
80002e94:	10 99       	mov	r9,r8
80002e96:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e9a:	91 d9       	st.w	r8[0x34],r9
		break;
80002e9c:	c6 98       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002e9e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ea2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002ea6:	30 19       	mov	r9,1
80002ea8:	f2 08 09 48 	lsl	r8,r9,r8
80002eac:	10 99       	mov	r9,r8
80002eae:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002eb2:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002eb4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002eb8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002ebc:	30 19       	mov	r9,1
80002ebe:	f2 08 09 48 	lsl	r8,r9,r8
80002ec2:	10 99       	mov	r9,r8
80002ec4:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ec8:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002eca:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ece:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002ed2:	30 19       	mov	r9,1
80002ed4:	f2 08 09 48 	lsl	r8,r9,r8
80002ed8:	10 99       	mov	r9,r8
80002eda:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ede:	91 d9       	st.w	r8[0x34],r9
		break;
80002ee0:	c4 78       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002ee2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ee6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002eea:	30 19       	mov	r9,1
80002eec:	f2 08 09 48 	lsl	r8,r9,r8
80002ef0:	10 99       	mov	r9,r8
80002ef2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ef6:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002ef8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002efc:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f00:	30 19       	mov	r9,1
80002f02:	f2 08 09 48 	lsl	r8,r9,r8
80002f06:	10 99       	mov	r9,r8
80002f08:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f0c:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002f0e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f12:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f16:	30 19       	mov	r9,1
80002f18:	f2 08 09 48 	lsl	r8,r9,r8
80002f1c:	10 99       	mov	r9,r8
80002f1e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f22:	91 d9       	st.w	r8[0x34],r9
		break;
80002f24:	c2 58       	rjmp	80002f6e <gpio_enable_module_pin+0x256>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002f26:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f2a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f2e:	30 19       	mov	r9,1
80002f30:	f2 08 09 48 	lsl	r8,r9,r8
80002f34:	10 99       	mov	r9,r8
80002f36:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f3a:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002f3c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f40:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f44:	30 19       	mov	r9,1
80002f46:	f2 08 09 48 	lsl	r8,r9,r8
80002f4a:	10 99       	mov	r9,r8
80002f4c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f50:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002f52:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f56:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f5a:	30 19       	mov	r9,1
80002f5c:	f2 08 09 48 	lsl	r8,r9,r8
80002f60:	10 99       	mov	r9,r8
80002f62:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f66:	91 d9       	st.w	r8[0x34],r9
		break;
80002f68:	c0 38       	rjmp	80002f6e <gpio_enable_module_pin+0x256>
#endif

	default:
		return GPIO_INVALID_ARGUMENT;
80002f6a:	30 18       	mov	r8,1
80002f6c:	c0 d8       	rjmp	80002f86 <gpio_enable_module_pin+0x26e>
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002f6e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f72:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f76:	30 19       	mov	r9,1
80002f78:	f2 08 09 48 	lsl	r8,r9,r8
80002f7c:	10 99       	mov	r9,r8
80002f7e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f82:	91 29       	st.w	r8[0x8],r9

	return GPIO_SUCCESS;
80002f84:	30 08       	mov	r8,0
}
80002f86:	10 9c       	mov	r12,r8
80002f88:	2f dd       	sub	sp,-12
80002f8a:	e3 cd 80 80 	ldm	sp++,r7,pc
80002f8e:	00 00       	add	r0,r0
80002f90:	80 00       	ld.sh	r0,r0[0x0]
80002f92:	cc 00       	breq	80002f12 <gpio_enable_module_pin+0x1fa>

80002f94 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80002f94:	eb cd 40 80 	pushm	r7,lr
80002f98:	1a 97       	mov	r7,sp
80002f9a:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002f9c:	e1 b8 00 00 	mfsr	r8,0x0
80002fa0:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80002fa4:	d3 03       	ssrf	0x10

	return flags;
80002fa6:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80002faa:	10 9c       	mov	r12,r8
80002fac:	2f fd       	sub	sp,-4
80002fae:	e3 cd 80 80 	ldm	sp++,r7,pc

80002fb2 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80002fb2:	eb cd 40 80 	pushm	r7,lr
80002fb6:	1a 97       	mov	r7,sp
80002fb8:	20 1d       	sub	sp,4
80002fba:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80002fbe:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002fc2:	e6 18 00 01 	andh	r8,0x1,COH
80002fc6:	5f 08       	sreq	r8
80002fc8:	5c 58       	castu.b	r8
}
80002fca:	10 9c       	mov	r12,r8
80002fcc:	2f fd       	sub	sp,-4
80002fce:	e3 cd 80 80 	ldm	sp++,r7,pc
80002fd2:	d7 03       	nop

80002fd4 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80002fd4:	eb cd 40 80 	pushm	r7,lr
80002fd8:	1a 97       	mov	r7,sp
80002fda:	20 1d       	sub	sp,4
80002fdc:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002fe0:	ee fc ff fc 	ld.w	r12,r7[-4]
80002fe4:	f0 1f 00 05 	mcall	80002ff8 <cpu_irq_restore+0x24>
80002fe8:	18 98       	mov	r8,r12
80002fea:	58 08       	cp.w	r8,0
80002fec:	c0 20       	breq	80002ff0 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80002fee:	d5 03       	csrf	0x10
   }

	barrier();
}
80002ff0:	2f fd       	sub	sp,-4
80002ff2:	e3 cd 80 80 	ldm	sp++,r7,pc
80002ff6:	00 00       	add	r0,r0
80002ff8:	80 00       	ld.sh	r0,r0[0x0]
80002ffa:	2f b2       	sub	r2,-5

80002ffc <pdca_get_handler>:

#include "compiler.h"
#include "pdca.h"

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
80002ffc:	eb cd 40 80 	pushm	r7,lr
80003000:	1a 97       	mov	r7,sp
80003002:	20 2d       	sub	sp,8
80003004:	18 98       	mov	r8,r12
80003006:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
8000300a:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000300e:	a7 68       	lsl	r8,0x6
80003010:	e0 38 00 00 	sub	r8,65536
80003014:	ef 48 ff fc 	st.w	r7[-4],r8

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
80003018:	ef 39 ff f8 	ld.ub	r9,r7[-8]
8000301c:	30 68       	mov	r8,6
8000301e:	f0 09 18 00 	cp.b	r9,r8
80003022:	e0 88 00 04 	brls	8000302a <pdca_get_handler+0x2e>
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
80003026:	3f f8       	mov	r8,-1
80003028:	c0 38       	rjmp	8000302e <pdca_get_handler+0x32>
	}

	return pdca_channel;
8000302a:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
8000302e:	10 9c       	mov	r12,r8
80003030:	2f ed       	sub	sp,-8
80003032:	e3 cd 80 80 	ldm	sp++,r7,pc
80003036:	d7 03       	nop

80003038 <pdca_init_channel>:

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
80003038:	eb cd 40 80 	pushm	r7,lr
8000303c:	1a 97       	mov	r7,sp
8000303e:	20 4d       	sub	sp,16
80003040:	18 98       	mov	r8,r12
80003042:	ef 4b ff f0 	st.w	r7[-16],r11
80003046:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000304a:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000304e:	10 9c       	mov	r12,r8
80003050:	f0 1f 00 29 	mcall	800030f4 <pdca_init_channel+0xbc>
80003054:	18 98       	mov	r8,r12
			pdca_ch_number);
80003056:	ef 48 ff f8 	st.w	r7[-8],r8

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
8000305a:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000305e:	10 9c       	mov	r12,r8
80003060:	f0 1f 00 26 	mcall	800030f8 <pdca_init_channel+0xc0>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
80003064:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80003068:	10 9c       	mov	r12,r8
8000306a:	f0 1f 00 25 	mcall	800030fc <pdca_init_channel+0xc4>
	
	irqflags_t flags = cpu_irq_save();
8000306e:	f0 1f 00 25 	mcall	80003100 <pdca_init_channel+0xc8>
80003072:	18 98       	mov	r8,r12
80003074:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->mar = (uint32_t)opt->addr;
80003078:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000307c:	70 08       	ld.w	r8,r8[0x0]
8000307e:	10 99       	mov	r9,r8
80003080:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003084:	91 09       	st.w	r8[0x0],r9
	pdca_channel->tcr = opt->size;
80003086:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000308a:	70 19       	ld.w	r9,r8[0x4]
8000308c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003090:	91 29       	st.w	r8[0x8],r9
	pdca_channel->psr = opt->pid;
80003092:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003096:	70 49       	ld.w	r9,r8[0x10]
80003098:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000309c:	91 19       	st.w	r8[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
8000309e:	ee f8 ff f0 	ld.w	r8,r7[-16]
800030a2:	70 28       	ld.w	r8,r8[0x8]
800030a4:	10 99       	mov	r9,r8
800030a6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800030aa:	91 39       	st.w	r8[0xc],r9
	pdca_channel->tcrr = opt->r_size;
800030ac:	ee f8 ff f0 	ld.w	r8,r7[-16]
800030b0:	70 39       	ld.w	r9,r8[0xc]
800030b2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800030b6:	91 49       	st.w	r8[0x10],r9
	pdca_channel->mr =
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
800030b8:	ee f8 ff f0 	ld.w	r8,r7[-16]
800030bc:	f1 38 00 18 	ld.ub	r8,r8[24]
800030c0:	a3 68       	lsl	r8,0x2
800030c2:	10 99       	mov	r9,r8
800030c4:	ee f8 ff f0 	ld.w	r8,r7[-16]
800030c8:	70 58       	ld.w	r8,r8[0x14]
800030ca:	10 49       	or	r9,r8
	pdca_channel->mar = (uint32_t)opt->addr;
	pdca_channel->tcr = opt->size;
	pdca_channel->psr = opt->pid;
	pdca_channel->marr = (uint32_t)opt->r_addr;
	pdca_channel->tcrr = opt->r_size;
	pdca_channel->mr =
800030cc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800030d0:	91 69       	st.w	r8[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
800030d2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800030d6:	e0 69 01 00 	mov	r9,256
800030da:	91 59       	st.w	r8[0x14],r9
	pdca_channel->isr;
800030dc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800030e0:	70 b8       	ld.w	r8,r8[0x2c]
	
	cpu_irq_restore(flags);
800030e2:	ee fc ff fc 	ld.w	r12,r7[-4]
800030e6:	f0 1f 00 08 	mcall	80003104 <pdca_init_channel+0xcc>

	return PDCA_SUCCESS;
800030ea:	30 08       	mov	r8,0
}
800030ec:	10 9c       	mov	r12,r8
800030ee:	2f cd       	sub	sp,-16
800030f0:	e3 cd 80 80 	ldm	sp++,r7,pc
800030f4:	80 00       	ld.sh	r0,r0[0x0]
800030f6:	2f fc       	sub	r12,-1
800030f8:	80 00       	ld.sh	r0,r0[0x0]
800030fa:	31 68       	mov	r8,22
800030fc:	80 00       	ld.sh	r0,r0[0x0]
800030fe:	31 e8       	mov	r8,30
80003100:	80 00       	ld.sh	r0,r0[0x0]
80003102:	2f 94       	sub	r4,-7
80003104:	80 00       	ld.sh	r0,r0[0x0]
80003106:	2f d4       	sub	r4,-3

80003108 <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
80003108:	eb cd 40 80 	pushm	r7,lr
8000310c:	1a 97       	mov	r7,sp
8000310e:	20 2d       	sub	sp,8
80003110:	18 98       	mov	r8,r12
80003112:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003116:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000311a:	10 9c       	mov	r12,r8
8000311c:	f0 1f 00 06 	mcall	80003134 <pdca_disable+0x2c>
80003120:	18 98       	mov	r8,r12
			pdca_ch_number);
80003122:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
80003126:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000312a:	30 29       	mov	r9,2
8000312c:	91 59       	st.w	r8[0x14],r9
}
8000312e:	2f ed       	sub	sp,-8
80003130:	e3 cd 80 80 	ldm	sp++,r7,pc
80003134:	80 00       	ld.sh	r0,r0[0x0]
80003136:	2f fc       	sub	r12,-1

80003138 <pdca_enable>:

void pdca_enable(uint8_t pdca_ch_number)
{
80003138:	eb cd 40 80 	pushm	r7,lr
8000313c:	1a 97       	mov	r7,sp
8000313e:	20 2d       	sub	sp,8
80003140:	18 98       	mov	r8,r12
80003142:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003146:	ef 38 ff f8 	ld.ub	r8,r7[-8]
8000314a:	10 9c       	mov	r12,r8
8000314c:	f0 1f 00 06 	mcall	80003164 <pdca_enable+0x2c>
80003150:	18 98       	mov	r8,r12
			pdca_ch_number);
80003152:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Enable transfer */
	pdca_channel->cr = AVR32_PDCA_TEN_MASK;
80003156:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000315a:	30 19       	mov	r9,1
8000315c:	91 59       	st.w	r8[0x14],r9
}
8000315e:	2f ed       	sub	sp,-8
80003160:	e3 cd 80 80 	ldm	sp++,r7,pc
80003164:	80 00       	ld.sh	r0,r0[0x0]
80003166:	2f fc       	sub	r12,-1

80003168 <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80003168:	eb cd 40 80 	pushm	r7,lr
8000316c:	1a 97       	mov	r7,sp
8000316e:	20 3d       	sub	sp,12
80003170:	18 98       	mov	r8,r12
80003172:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003176:	ef 38 ff f4 	ld.ub	r8,r7[-12]
8000317a:	10 9c       	mov	r12,r8
8000317c:	f0 1f 00 0c 	mcall	800031ac <pdca_disable_interrupt_transfer_complete+0x44>
80003180:	18 98       	mov	r8,r12
			pdca_ch_number);
80003182:	ef 48 ff f8 	st.w	r7[-8],r8

	irqflags_t flags = cpu_irq_save();
80003186:	f0 1f 00 0b 	mcall	800031b0 <pdca_disable_interrupt_transfer_complete+0x48>
8000318a:	18 98       	mov	r8,r12
8000318c:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
80003190:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003194:	30 29       	mov	r9,2
80003196:	91 99       	st.w	r8[0x24],r9
	pdca_channel->isr;
80003198:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000319c:	70 b8       	ld.w	r8,r8[0x2c]

	cpu_irq_restore(flags);
8000319e:	ee fc ff fc 	ld.w	r12,r7[-4]
800031a2:	f0 1f 00 05 	mcall	800031b4 <pdca_disable_interrupt_transfer_complete+0x4c>
}
800031a6:	2f dd       	sub	sp,-12
800031a8:	e3 cd 80 80 	ldm	sp++,r7,pc
800031ac:	80 00       	ld.sh	r0,r0[0x0]
800031ae:	2f fc       	sub	r12,-1
800031b0:	80 00       	ld.sh	r0,r0[0x0]
800031b2:	2f 94       	sub	r4,-7
800031b4:	80 00       	ld.sh	r0,r0[0x0]
800031b6:	2f d4       	sub	r4,-3

800031b8 <pdca_enable_interrupt_transfer_complete>:

void pdca_enable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
800031b8:	eb cd 40 80 	pushm	r7,lr
800031bc:	1a 97       	mov	r7,sp
800031be:	20 2d       	sub	sp,8
800031c0:	18 98       	mov	r8,r12
800031c2:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800031c6:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800031ca:	10 9c       	mov	r12,r8
800031cc:	f0 1f 00 06 	mcall	800031e4 <pdca_enable_interrupt_transfer_complete+0x2c>
800031d0:	18 98       	mov	r8,r12
			pdca_ch_number);
800031d2:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
800031d6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800031da:	30 29       	mov	r9,2
800031dc:	91 89       	st.w	r8[0x20],r9
}
800031de:	2f ed       	sub	sp,-8
800031e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800031e4:	80 00       	ld.sh	r0,r0[0x0]
800031e6:	2f fc       	sub	r12,-1

800031e8 <pdca_disable_interrupt_reload_counter_zero>:

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
800031e8:	eb cd 40 80 	pushm	r7,lr
800031ec:	1a 97       	mov	r7,sp
800031ee:	20 3d       	sub	sp,12
800031f0:	18 98       	mov	r8,r12
800031f2:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800031f6:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800031fa:	10 9c       	mov	r12,r8
800031fc:	f0 1f 00 0c 	mcall	8000322c <pdca_disable_interrupt_reload_counter_zero+0x44>
80003200:	18 98       	mov	r8,r12
			pdca_ch_number);
80003202:	ef 48 ff f8 	st.w	r7[-8],r8

	irqflags_t flags = cpu_irq_save();
80003206:	f0 1f 00 0b 	mcall	80003230 <pdca_disable_interrupt_reload_counter_zero+0x48>
8000320a:	18 98       	mov	r8,r12
8000320c:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
80003210:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003214:	30 19       	mov	r9,1
80003216:	91 99       	st.w	r8[0x24],r9
	pdca_channel->isr;
80003218:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000321c:	70 b8       	ld.w	r8,r8[0x2c]

	cpu_irq_restore(flags);
8000321e:	ee fc ff fc 	ld.w	r12,r7[-4]
80003222:	f0 1f 00 05 	mcall	80003234 <pdca_disable_interrupt_reload_counter_zero+0x4c>
}
80003226:	2f dd       	sub	sp,-12
80003228:	e3 cd 80 80 	ldm	sp++,r7,pc
8000322c:	80 00       	ld.sh	r0,r0[0x0]
8000322e:	2f fc       	sub	r12,-1
80003230:	80 00       	ld.sh	r0,r0[0x0]
80003232:	2f 94       	sub	r4,-7
80003234:	80 00       	ld.sh	r0,r0[0x0]
80003236:	2f d4       	sub	r4,-3

80003238 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80003238:	eb cd 40 80 	pushm	r7,lr
8000323c:	1a 97       	mov	r7,sp
8000323e:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003240:	e1 b8 00 00 	mfsr	r8,0x0
80003244:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80003248:	d3 03       	ssrf	0x10

	return flags;
8000324a:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
8000324e:	10 9c       	mov	r12,r8
80003250:	2f fd       	sub	sp,-4
80003252:	e3 cd 80 80 	ldm	sp++,r7,pc

80003256 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80003256:	eb cd 40 80 	pushm	r7,lr
8000325a:	1a 97       	mov	r7,sp
8000325c:	20 1d       	sub	sp,4
8000325e:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80003262:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003266:	e6 18 00 01 	andh	r8,0x1,COH
8000326a:	5f 08       	sreq	r8
8000326c:	5c 58       	castu.b	r8
}
8000326e:	10 9c       	mov	r12,r8
80003270:	2f fd       	sub	sp,-4
80003272:	e3 cd 80 80 	ldm	sp++,r7,pc
80003276:	d7 03       	nop

80003278 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80003278:	eb cd 40 80 	pushm	r7,lr
8000327c:	1a 97       	mov	r7,sp
8000327e:	20 1d       	sub	sp,4
80003280:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003284:	ee fc ff fc 	ld.w	r12,r7[-4]
80003288:	f0 1f 00 05 	mcall	8000329c <cpu_irq_restore+0x24>
8000328c:	18 98       	mov	r8,r12
8000328e:	58 08       	cp.w	r8,0
80003290:	c0 20       	breq	80003294 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80003292:	d5 03       	csrf	0x10
   }

	barrier();
}
80003294:	2f fd       	sub	sp,-4
80003296:	e3 cd 80 80 	ldm	sp++,r7,pc
8000329a:	00 00       	add	r0,r0
8000329c:	80 00       	ld.sh	r0,r0[0x0]
8000329e:	32 56       	mov	r6,37

800032a0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
800032a0:	eb cd 40 80 	pushm	r7,lr
800032a4:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
800032a6:	e0 68 0e 00 	mov	r8,3584
800032aa:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
800032ae:	10 9c       	mov	r12,r8
800032b0:	e3 cd 80 80 	ldm	sp++,r7,pc

800032b4 <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
800032b4:	eb cd 40 80 	pushm	r7,lr
800032b8:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
800032ba:	f0 1f 00 04 	mcall	800032c8 <sysclk_get_pba_hz+0x14>
800032be:	18 98       	mov	r8,r12
800032c0:	a3 88       	lsr	r8,0x2
}
800032c2:	10 9c       	mov	r12,r8
800032c4:	e3 cd 80 80 	ldm	sp++,r7,pc
800032c8:	80 00       	ld.sh	r0,r0[0x0]
800032ca:	32 a0       	mov	r0,42

800032cc <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
800032cc:	eb cd 40 80 	pushm	r7,lr
800032d0:	1a 97       	mov	r7,sp
800032d2:	20 1d       	sub	sp,4
800032d4:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
800032d8:	ee fb ff fc 	ld.w	r11,r7[-4]
800032dc:	30 1c       	mov	r12,1
800032de:	f0 1f 00 03 	mcall	800032e8 <sysclk_enable_hsb_module+0x1c>
}
800032e2:	2f fd       	sub	sp,-4
800032e4:	e3 cd 80 80 	ldm	sp++,r7,pc
800032e8:	80 00       	ld.sh	r0,r0[0x0]
800032ea:	5e b0       	rethi	r0

800032ec <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
800032ec:	eb cd 40 80 	pushm	r7,lr
800032f0:	1a 97       	mov	r7,sp
800032f2:	20 1d       	sub	sp,4
800032f4:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
800032f8:	ee fb ff fc 	ld.w	r11,r7[-4]
800032fc:	30 2c       	mov	r12,2
800032fe:	f0 1f 00 03 	mcall	80003308 <sysclk_enable_pba_module+0x1c>
}
80003302:	2f fd       	sub	sp,-4
80003304:	e3 cd 80 80 	ldm	sp++,r7,pc
80003308:	80 00       	ld.sh	r0,r0[0x0]
8000330a:	5e b0       	rethi	r0

8000330c <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
8000330c:	eb cd 40 80 	pushm	r7,lr
80003310:	1a 97       	mov	r7,sp
80003312:	20 1d       	sub	sp,4
80003314:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80003318:	ee fb ff fc 	ld.w	r11,r7[-4]
8000331c:	30 3c       	mov	r12,3
8000331e:	f0 1f 00 03 	mcall	80003328 <sysclk_enable_pbb_module+0x1c>
}
80003322:	2f fd       	sub	sp,-4
80003324:	e3 cd 80 80 	ldm	sp++,r7,pc
80003328:	80 00       	ld.sh	r0,r0[0x0]
8000332a:	5e b0       	rethi	r0

8000332c <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
8000332c:	eb cd 40 80 	pushm	r7,lr
80003330:	1a 97       	mov	r7,sp
80003332:	20 1d       	sub	sp,4
80003334:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80003338:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000333c:	fe 58 38 00 	cp.w	r8,-51200
80003340:	e0 80 00 8a 	breq	80003454 <sysclk_enable_peripheral_clock+0x128>
80003344:	e0 8b 00 33 	brhi	800033aa <sysclk_enable_peripheral_clock+0x7e>
80003348:	fe 58 14 00 	cp.w	r8,-60416
8000334c:	c6 80       	breq	8000341c <sysclk_enable_peripheral_clock+0xf0>
8000334e:	e0 8b 00 18 	brhi	8000337e <sysclk_enable_peripheral_clock+0x52>
80003352:	fe 48 14 00 	cp.w	r8,-125952
80003356:	e0 80 00 be 	breq	800034d2 <sysclk_enable_peripheral_clock+0x1a6>
8000335a:	e0 8b 00 0b 	brhi	80003370 <sysclk_enable_peripheral_clock+0x44>
8000335e:	fe 48 00 00 	cp.w	r8,-131072
80003362:	e0 80 00 ad 	breq	800034bc <sysclk_enable_peripheral_clock+0x190>
80003366:	fe 48 10 00 	cp.w	r8,-126976
8000336a:	e0 80 00 b0 	breq	800034ca <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000336e:	cb 98       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003370:	fe 58 00 00 	cp.w	r8,-65536
80003374:	c4 90       	breq	80003406 <sysclk_enable_peripheral_clock+0xda>
80003376:	fe 58 10 00 	cp.w	r8,-61440
8000337a:	c4 d0       	breq	80003414 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000337c:	cb 28       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000337e:	fe 58 20 00 	cp.w	r8,-57344
80003382:	c5 90       	breq	80003434 <sysclk_enable_peripheral_clock+0x108>
80003384:	e0 8b 00 09 	brhi	80003396 <sysclk_enable_peripheral_clock+0x6a>
80003388:	fe 58 18 00 	cp.w	r8,-59392
8000338c:	c4 c0       	breq	80003424 <sysclk_enable_peripheral_clock+0xf8>
8000338e:	fe 58 1c 00 	cp.w	r8,-58368
80003392:	c4 d0       	breq	8000342c <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003394:	ca 68       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003396:	fe 58 30 00 	cp.w	r8,-53248
8000339a:	c5 50       	breq	80003444 <sysclk_enable_peripheral_clock+0x118>
8000339c:	fe 58 34 00 	cp.w	r8,-52224
800033a0:	c5 60       	breq	8000344c <sysclk_enable_peripheral_clock+0x120>
800033a2:	fe 58 28 00 	cp.w	r8,-55296
800033a6:	c4 b0       	breq	8000343c <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800033a8:	c9 c8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800033aa:	fe 58 50 00 	cp.w	r8,-45056
800033ae:	c6 b0       	breq	80003484 <sysclk_enable_peripheral_clock+0x158>
800033b0:	e0 8b 00 15 	brhi	800033da <sysclk_enable_peripheral_clock+0xae>
800033b4:	fe 58 44 00 	cp.w	r8,-48128
800033b8:	c5 a0       	breq	8000346c <sysclk_enable_peripheral_clock+0x140>
800033ba:	e0 8b 00 09 	brhi	800033cc <sysclk_enable_peripheral_clock+0xa0>
800033be:	fe 58 3c 00 	cp.w	r8,-50176
800033c2:	c4 d0       	breq	8000345c <sysclk_enable_peripheral_clock+0x130>
800033c4:	fe 58 40 00 	cp.w	r8,-49152
800033c8:	c4 e0       	breq	80003464 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800033ca:	c8 b8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800033cc:	fe 58 48 00 	cp.w	r8,-47104
800033d0:	c5 20       	breq	80003474 <sysclk_enable_peripheral_clock+0x148>
800033d2:	fe 58 4c 00 	cp.w	r8,-46080
800033d6:	c5 30       	breq	8000347c <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800033d8:	c8 48       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800033da:	fe 58 5c 00 	cp.w	r8,-41984
800033de:	c5 f0       	breq	8000349c <sysclk_enable_peripheral_clock+0x170>
800033e0:	e0 8b 00 09 	brhi	800033f2 <sysclk_enable_peripheral_clock+0xc6>
800033e4:	fe 58 54 00 	cp.w	r8,-44032
800033e8:	c5 20       	breq	8000348c <sysclk_enable_peripheral_clock+0x160>
800033ea:	fe 58 58 00 	cp.w	r8,-43008
800033ee:	c5 30       	breq	80003494 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800033f0:	c7 88       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800033f2:	fe 58 64 00 	cp.w	r8,-39936
800033f6:	c5 b0       	breq	800034ac <sysclk_enable_peripheral_clock+0x180>
800033f8:	fe 58 68 00 	cp.w	r8,-38912
800033fc:	c5 c0       	breq	800034b4 <sysclk_enable_peripheral_clock+0x188>
800033fe:	fe 58 60 00 	cp.w	r8,-40960
80003402:	c5 10       	breq	800034a4 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003404:	c6 e8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80003406:	30 4c       	mov	r12,4
80003408:	f0 1f 00 38 	mcall	800034e8 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
8000340c:	30 0c       	mov	r12,0
8000340e:	f0 1f 00 38 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003412:	c6 78       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80003414:	30 1c       	mov	r12,1
80003416:	f0 1f 00 36 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000341a:	c6 38       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
8000341c:	30 2c       	mov	r12,2
8000341e:	f0 1f 00 34 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003422:	c5 f8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80003424:	30 3c       	mov	r12,3
80003426:	f0 1f 00 32 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000342a:	c5 b8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
8000342c:	30 4c       	mov	r12,4
8000342e:	f0 1f 00 30 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003432:	c5 78       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80003434:	30 5c       	mov	r12,5
80003436:	f0 1f 00 2e 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000343a:	c5 38       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
8000343c:	30 6c       	mov	r12,6
8000343e:	f0 1f 00 2c 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003442:	c4 f8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80003444:	30 7c       	mov	r12,7
80003446:	f0 1f 00 2a 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000344a:	c4 b8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
8000344c:	30 8c       	mov	r12,8
8000344e:	f0 1f 00 28 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003452:	c4 78       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80003454:	30 9c       	mov	r12,9
80003456:	f0 1f 00 26 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000345a:	c4 38       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
8000345c:	30 ac       	mov	r12,10
8000345e:	f0 1f 00 24 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003462:	c3 f8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80003464:	30 bc       	mov	r12,11
80003466:	f0 1f 00 22 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000346a:	c3 b8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
8000346c:	30 cc       	mov	r12,12
8000346e:	f0 1f 00 20 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003472:	c3 78       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80003474:	30 dc       	mov	r12,13
80003476:	f0 1f 00 1e 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000347a:	c3 38       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
8000347c:	30 ec       	mov	r12,14
8000347e:	f0 1f 00 1c 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003482:	c2 f8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80003484:	30 fc       	mov	r12,15
80003486:	f0 1f 00 1a 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000348a:	c2 b8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
8000348c:	31 0c       	mov	r12,16
8000348e:	f0 1f 00 18 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003492:	c2 78       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80003494:	31 1c       	mov	r12,17
80003496:	f0 1f 00 16 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000349a:	c2 38       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
8000349c:	31 2c       	mov	r12,18
8000349e:	f0 1f 00 14 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
800034a2:	c1 f8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
800034a4:	31 3c       	mov	r12,19
800034a6:	f0 1f 00 12 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
800034aa:	c1 b8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
800034ac:	31 4c       	mov	r12,20
800034ae:	f0 1f 00 10 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
800034b2:	c1 78       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
800034b4:	31 5c       	mov	r12,21
800034b6:	f0 1f 00 0e 	mcall	800034ec <sysclk_enable_peripheral_clock+0x1c0>
		break;
800034ba:	c1 38       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
800034bc:	30 3c       	mov	r12,3
800034be:	f0 1f 00 0b 	mcall	800034e8 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
800034c2:	30 0c       	mov	r12,0
800034c4:	f0 1f 00 0b 	mcall	800034f0 <sysclk_enable_peripheral_clock+0x1c4>
		break;
800034c8:	c0 c8       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
800034ca:	30 1c       	mov	r12,1
800034cc:	f0 1f 00 09 	mcall	800034f0 <sysclk_enable_peripheral_clock+0x1c4>
		break;
800034d0:	c0 88       	rjmp	800034e0 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
800034d2:	30 0c       	mov	r12,0
800034d4:	f0 1f 00 05 	mcall	800034e8 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
800034d8:	30 2c       	mov	r12,2
800034da:	f0 1f 00 06 	mcall	800034f0 <sysclk_enable_peripheral_clock+0x1c4>
		break;
800034de:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
800034e0:	2f fd       	sub	sp,-4
800034e2:	e3 cd 80 80 	ldm	sp++,r7,pc
800034e6:	00 00       	add	r0,r0
800034e8:	80 00       	ld.sh	r0,r0[0x0]
800034ea:	32 cc       	mov	r12,44
800034ec:	80 00       	ld.sh	r0,r0[0x0]
800034ee:	32 ec       	mov	r12,46
800034f0:	80 00       	ld.sh	r0,r0[0x0]
800034f2:	33 0c       	mov	r12,48

800034f4 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
800034f4:	eb cd 40 80 	pushm	r7,lr
800034f8:	1a 97       	mov	r7,sp
800034fa:	20 cd       	sub	sp,48
800034fc:	ef 4c ff d4 	st.w	r7[-44],r12
80003500:	ef 4b ff d0 	st.w	r7[-48],r11
80003504:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003508:	ef 48 ff dc 	st.w	r7[-36],r8
8000350c:	ee f8 ff d0 	ld.w	r8,r7[-48]
80003510:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80003514:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003518:	58 18       	cp.w	r8,1
8000351a:	c2 11       	brne	8000355c <ioport_set_pin_dir+0x68>
8000351c:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003520:	ef 48 ff e0 	st.w	r7[-32],r8
80003524:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003528:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000352c:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003530:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003532:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003536:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000353a:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000353c:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003540:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003544:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003548:	ee f9 ff ec 	ld.w	r9,r7[-20]
8000354c:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003550:	30 1a       	mov	r10,1
80003552:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003556:	f1 49 00 44 	st.w	r8[68],r9
8000355a:	c2 48       	rjmp	800035a2 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
8000355c:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003560:	58 08       	cp.w	r8,0
80003562:	c2 01       	brne	800035a2 <ioport_set_pin_dir+0xae>
80003564:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003568:	ef 48 ff f0 	st.w	r7[-16],r8
8000356c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003570:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003574:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003578:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000357a:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000357e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003582:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003584:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003588:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000358c:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003590:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003594:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003598:	30 1a       	mov	r10,1
8000359a:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
8000359e:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
800035a2:	2f 4d       	sub	sp,-48
800035a4:	e3 cd 80 80 	ldm	sp++,r7,pc

800035a8 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
800035a8:	eb cd 40 80 	pushm	r7,lr
800035ac:	1a 97       	mov	r7,sp
800035ae:	20 cd       	sub	sp,48
800035b0:	ef 4c ff d4 	st.w	r7[-44],r12
800035b4:	16 98       	mov	r8,r11
800035b6:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
800035ba:	ef 38 ff d0 	ld.ub	r8,r7[-48]
800035be:	ee f9 ff d4 	ld.w	r9,r7[-44]
800035c2:	ef 49 ff dc 	st.w	r7[-36],r9
800035c6:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
800035ca:	ef 39 ff db 	ld.ub	r9,r7[-37]
800035ce:	30 08       	mov	r8,0
800035d0:	f0 09 18 00 	cp.b	r9,r8
800035d4:	c2 10       	breq	80003616 <ioport_set_pin_level+0x6e>
800035d6:	ee f8 ff dc 	ld.w	r8,r7[-36]
800035da:	ef 48 ff e0 	st.w	r7[-32],r8
800035de:	ee f8 ff e0 	ld.w	r8,r7[-32]
800035e2:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800035e6:	ee f8 ff e4 	ld.w	r8,r7[-28]
800035ea:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800035ec:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800035f0:	ee f8 ff e8 	ld.w	r8,r7[-24]
800035f4:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800035f6:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
800035fa:	ee f9 ff dc 	ld.w	r9,r7[-36]
800035fe:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003602:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003606:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000360a:	30 1a       	mov	r10,1
8000360c:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80003610:	f1 49 00 54 	st.w	r8[84],r9
80003614:	c2 08       	rjmp	80003654 <ioport_set_pin_level+0xac>
80003616:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000361a:	ef 48 ff f0 	st.w	r7[-16],r8
8000361e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003622:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003626:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000362a:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000362c:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003630:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003634:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003636:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
8000363a:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000363e:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003642:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003646:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000364a:	30 1a       	mov	r10,1
8000364c:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80003650:	f1 49 00 58 	st.w	r8[88],r9
}
80003654:	2f 4d       	sub	sp,-48
80003656:	e3 cd 80 80 	ldm	sp++,r7,pc

8000365a <spi_get>:
 * \param spi Base address of the SPI instance.
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
8000365a:	eb cd 40 80 	pushm	r7,lr
8000365e:	1a 97       	mov	r7,sp
80003660:	20 1d       	sub	sp,4
80003662:	ef 4c ff fc 	st.w	r7[-4],r12
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
80003666:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000366a:	70 28       	ld.w	r8,r8[0x8]
8000366c:	5c 88       	casts.h	r8
}
8000366e:	10 9c       	mov	r12,r8
80003670:	2f fd       	sub	sp,-4
80003672:	e3 cd 80 80 	ldm	sp++,r7,pc
80003676:	d7 03       	nop

80003678 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
80003678:	eb cd 40 80 	pushm	r7,lr
8000367c:	1a 97       	mov	r7,sp
8000367e:	20 2d       	sub	sp,8
80003680:	ef 4c ff f8 	st.w	r7[-8],r12
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
80003684:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003688:	48 f9       	lddpc	r9,800036c4 <sleepmgr_lock_mode+0x4c>
8000368a:	f2 08 07 09 	ld.ub	r9,r9[r8]
8000368e:	3f f8       	mov	r8,-1
80003690:	f0 09 18 00 	cp.b	r9,r8
80003694:	c0 21       	brne	80003698 <sleepmgr_lock_mode+0x20>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
80003696:	c0 08       	rjmp	80003696 <sleepmgr_lock_mode+0x1e>
	}

	// Enter a critical section
	flags = cpu_irq_save();
80003698:	f0 1f 00 0c 	mcall	800036c8 <sleepmgr_lock_mode+0x50>
8000369c:	18 98       	mov	r8,r12
8000369e:	ef 48 ff fc 	st.w	r7[-4],r8

	++sleepmgr_locks[mode];
800036a2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800036a6:	48 89       	lddpc	r9,800036c4 <sleepmgr_lock_mode+0x4c>
800036a8:	f2 08 07 09 	ld.ub	r9,r9[r8]
800036ac:	2f f9       	sub	r9,-1
800036ae:	5c 59       	castu.b	r9
800036b0:	48 5a       	lddpc	r10,800036c4 <sleepmgr_lock_mode+0x4c>
800036b2:	f4 08 0b 09 	st.b	r10[r8],r9

	// Leave the critical section
	cpu_irq_restore(flags);
800036b6:	ee fc ff fc 	ld.w	r12,r7[-4]
800036ba:	f0 1f 00 05 	mcall	800036cc <sleepmgr_lock_mode+0x54>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
800036be:	2f ed       	sub	sp,-8
800036c0:	e3 cd 80 80 	ldm	sp++,r7,pc
800036c4:	00 00       	add	r0,r0
800036c6:	07 68       	ld.uh	r8,--r3
800036c8:	80 00       	ld.sh	r0,r0[0x0]
800036ca:	32 38       	mov	r8,35
800036cc:	80 00       	ld.sh	r0,r0[0x0]
800036ce:	32 78       	mov	r8,39

800036d0 <com_spi_interrupt_handler>:


motor_values_t speed_1;

ISR(com_spi_interrupt_handler, AVR32_SPI_IRQ_GROUP, SPI_ARDU_IRQ_LEVEL)
{
800036d0:	eb cd 40 80 	pushm	r7,lr
800036d4:	1a 97       	mov	r7,sp
800036d6:	20 9d       	sub	sp,36
	irqflags_t flags = cpu_irq_save();
800036d8:	f0 1f 00 43 	mcall	800037e4 <com_spi_interrupt_handler+0x114>
800036dc:	18 98       	mov	r8,r12
800036de:	ef 48 ff f8 	st.w	r7[-8],r8
	
	pdca_disable(PDCA_CHANNEL_SPI_RX);
800036e2:	30 0c       	mov	r12,0
800036e4:	f0 1f 00 41 	mcall	800037e8 <com_spi_interrupt_handler+0x118>
	pdca_disable(PDCA_CHANNEL_SPI_TX);
800036e8:	30 1c       	mov	r12,1
800036ea:	f0 1f 00 40 	mcall	800037e8 <com_spi_interrupt_handler+0x118>
	volatile pdca_channel_options_t pdca_opt;
	pdca_opt.transfer_size	= PDCA_TRANSFER_SIZE_BYTE;
800036ee:	30 08       	mov	r8,0
800036f0:	ef 48 ff f0 	st.w	r7[-16],r8
	pdca_opt.etrig			= false;
800036f4:	30 08       	mov	r8,0
800036f6:	ef 68 ff f4 	st.b	r7[-12],r8
	pdca_opt.r_addr			= NULL;
800036fa:	30 08       	mov	r8,0
800036fc:	ef 48 ff e4 	st.w	r7[-28],r8
	pdca_opt.r_size			= 0;
80003700:	30 08       	mov	r8,0
80003702:	ef 48 ff e8 	st.w	r7[-24],r8
	
	uint8_t cmd = spi_get(SPI_ARDU);
80003706:	fe 7c 3c 00 	mov	r12,-50176
8000370a:	f0 1f 00 39 	mcall	800037ec <com_spi_interrupt_handler+0x11c>
8000370e:	18 98       	mov	r8,r12
80003710:	5c 88       	casts.h	r8
80003712:	ef 68 ff ff 	st.b	r7[-1],r8
		//usart_write_line(USART,"CMD: ");
		//usart_putchar(USART,cmd);
		//usart_putchar(USART,'\n');
	//#endif
	
	switch (cmd)
80003716:	ef 38 ff ff 	ld.ub	r8,r7[-1]
8000371a:	58 18       	cp.w	r8,1
8000371c:	c0 50       	breq	80003726 <com_spi_interrupt_handler+0x56>
8000371e:	e0 48 00 99 	cp.w	r8,153
80003722:	c2 e0       	breq	8000377e <com_spi_interrupt_handler+0xae>
80003724:	c5 88       	rjmp	800037d4 <com_spi_interrupt_handler+0x104>
	{
		case SPI_CMD_EULER_COORD:
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
80003726:	30 38       	mov	r8,3
80003728:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&app_euler;
8000372c:	4b 18       	lddpc	r8,800037f0 <com_spi_interrupt_handler+0x120>
8000372e:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_NUM_BYTES;
80003732:	30 68       	mov	r8,6
80003734:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
80003738:	ee c8 00 24 	sub	r8,r7,36
8000373c:	10 9b       	mov	r11,r8
8000373e:	30 0c       	mov	r12,0
80003740:	f0 1f 00 2d 	mcall	800037f4 <com_spi_interrupt_handler+0x124>
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
80003744:	30 f8       	mov	r8,15
80003746:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&sensor_euler;
8000374a:	4a c8       	lddpc	r8,800037f8 <com_spi_interrupt_handler+0x128>
8000374c:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_NUM_BYTES;
80003750:	30 68       	mov	r8,6
80003752:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
80003756:	ee c8 00 24 	sub	r8,r7,36
8000375a:	10 9b       	mov	r11,r8
8000375c:	30 1c       	mov	r12,1
8000375e:	f0 1f 00 26 	mcall	800037f4 <com_spi_interrupt_handler+0x124>
			
			MACRO_DIS_SPI_RX_INTR;
80003762:	fe 78 3c 00 	mov	r8,-50176
80003766:	30 19       	mov	r9,1
80003768:	91 69       	st.w	r8[0x18],r9
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
8000376a:	30 0c       	mov	r12,0
8000376c:	f0 1f 00 24 	mcall	800037fc <com_spi_interrupt_handler+0x12c>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
80003770:	30 0c       	mov	r12,0
80003772:	f0 1f 00 24 	mcall	80003800 <com_spi_interrupt_handler+0x130>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
80003776:	30 1c       	mov	r12,1
80003778:	f0 1f 00 22 	mcall	80003800 <com_spi_interrupt_handler+0x130>
			break;
8000377c:	c2 c8       	rjmp	800037d4 <com_spi_interrupt_handler+0x104>
		case SPI_CMD_MOTOR_DEBUG:
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
8000377e:	30 38       	mov	r8,3
80003780:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&speed_1;
80003784:	4a 08       	lddpc	r8,80003804 <com_spi_interrupt_handler+0x134>
80003786:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_MOTOR_DEBUG_NUM_BYTES;
8000378a:	30 88       	mov	r8,8
8000378c:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
80003790:	ee c8 00 24 	sub	r8,r7,36
80003794:	10 9b       	mov	r11,r8
80003796:	30 0c       	mov	r12,0
80003798:	f0 1f 00 17 	mcall	800037f4 <com_spi_interrupt_handler+0x124>
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
8000379c:	30 f8       	mov	r8,15
8000379e:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&esc_timer_compare_values;
800037a2:	49 a8       	lddpc	r8,80003808 <com_spi_interrupt_handler+0x138>
800037a4:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_MOTOR_DEBUG_NUM_BYTES;
800037a8:	30 88       	mov	r8,8
800037aa:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
800037ae:	ee c8 00 24 	sub	r8,r7,36
800037b2:	10 9b       	mov	r11,r8
800037b4:	30 1c       	mov	r12,1
800037b6:	f0 1f 00 10 	mcall	800037f4 <com_spi_interrupt_handler+0x124>
			
			MACRO_DIS_SPI_RX_INTR;
800037ba:	fe 78 3c 00 	mov	r8,-50176
800037be:	30 19       	mov	r9,1
800037c0:	91 69       	st.w	r8[0x18],r9
			
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
800037c2:	30 0c       	mov	r12,0
800037c4:	f0 1f 00 0e 	mcall	800037fc <com_spi_interrupt_handler+0x12c>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
800037c8:	30 0c       	mov	r12,0
800037ca:	f0 1f 00 0e 	mcall	80003800 <com_spi_interrupt_handler+0x130>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
800037ce:	30 1c       	mov	r12,1
800037d0:	f0 1f 00 0c 	mcall	80003800 <com_spi_interrupt_handler+0x130>
			break;
		default:
			break;
	}
	
	cpu_irq_restore(flags);
800037d4:	ee fc ff f8 	ld.w	r12,r7[-8]
800037d8:	f0 1f 00 0d 	mcall	8000380c <com_spi_interrupt_handler+0x13c>
};
800037dc:	2f 7d       	sub	sp,-36
800037de:	e3 cd 40 80 	ldm	sp++,r7,lr
800037e2:	d6 03       	rete
800037e4:	80 00       	ld.sh	r0,r0[0x0]
800037e6:	32 38       	mov	r8,35
800037e8:	80 00       	ld.sh	r0,r0[0x0]
800037ea:	31 08       	mov	r8,16
800037ec:	80 00       	ld.sh	r0,r0[0x0]
800037ee:	36 5a       	mov	r10,101
800037f0:	00 00       	add	r0,r0
800037f2:	06 a0       	st.w	r3++,r0
800037f4:	80 00       	ld.sh	r0,r0[0x0]
800037f6:	30 38       	mov	r8,3
800037f8:	00 00       	add	r0,r0
800037fa:	06 a6       	st.w	r3++,r6
800037fc:	80 00       	ld.sh	r0,r0[0x0]
800037fe:	31 b8       	mov	r8,27
80003800:	80 00       	ld.sh	r0,r0[0x0]
80003802:	31 38       	mov	r8,19
80003804:	00 00       	add	r0,r0
80003806:	06 90       	mov	r0,r3
80003808:	00 00       	add	r0,r0
8000380a:	06 88       	andn	r8,r3
8000380c:	80 00       	ld.sh	r0,r0[0x0]
8000380e:	32 78       	mov	r8,39

80003810 <com_pdca_interrupt_handler>:

ISR(com_pdca_interrupt_handler, AVR32_PDCA_IRQ_GROUP, PDCA_IRQ_LEVEL)
{
80003810:	eb cd 40 80 	pushm	r7,lr
80003814:	1a 97       	mov	r7,sp
	//#ifdef USART_DEBUG
		//usart_write_line(USART,"CMD END\n");
	//#endif
	pdca_disable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
80003816:	30 0c       	mov	r12,0
80003818:	f0 1f 00 08 	mcall	80003838 <com_pdca_interrupt_handler+0x28>
	pdca_disable(PDCA_CHANNEL_SPI_RX);
8000381c:	30 0c       	mov	r12,0
8000381e:	f0 1f 00 08 	mcall	8000383c <com_pdca_interrupt_handler+0x2c>
	pdca_disable(PDCA_CHANNEL_SPI_TX);
80003822:	30 1c       	mov	r12,1
80003824:	f0 1f 00 06 	mcall	8000383c <com_pdca_interrupt_handler+0x2c>
	//spi_get(SPI_ARDU);
	MACRO_EN_SPI_RX_INTR;
80003828:	fe 78 3c 00 	mov	r8,-50176
8000382c:	30 19       	mov	r9,1
8000382e:	91 59       	st.w	r8[0x14],r9
};
80003830:	e3 cd 40 80 	ldm	sp++,r7,lr
80003834:	d6 03       	rete
80003836:	00 00       	add	r0,r0
80003838:	80 00       	ld.sh	r0,r0[0x0]
8000383a:	31 68       	mov	r8,22
8000383c:	80 00       	ld.sh	r0,r0[0x0]
8000383e:	31 08       	mov	r8,16

80003840 <com_spi_init>:

spi_status_t com_spi_init(void)
{
80003840:	eb cd 40 80 	pushm	r7,lr
80003844:	1a 97       	mov	r7,sp
80003846:	20 1d       	sub	sp,4
	ioport_set_pin_dir(MISO_REG,IOPORT_DIR_OUTPUT);
80003848:	30 1b       	mov	r11,1
8000384a:	30 0c       	mov	r12,0
8000384c:	f0 1f 00 26 	mcall	800038e4 <com_spi_init+0xa4>
	ioport_set_pin_dir(MOSI_REG,IOPORT_DIR_INPUT);
80003850:	30 0b       	mov	r11,0
80003852:	30 1c       	mov	r12,1
80003854:	f0 1f 00 24 	mcall	800038e4 <com_spi_init+0xa4>
	ioport_set_pin_dir(SCK_REG, IOPORT_DIR_INPUT);
80003858:	30 0b       	mov	r11,0
8000385a:	30 2c       	mov	r12,2
8000385c:	f0 1f 00 22 	mcall	800038e4 <com_spi_init+0xa4>
	ioport_set_pin_level(MISO_REG,IOPORT_PIN_LEVEL_LOW);
80003860:	30 0b       	mov	r11,0
80003862:	30 0c       	mov	r12,0
80003864:	f0 1f 00 21 	mcall	800038e8 <com_spi_init+0xa8>
	
	static const gpio_map_t SPI_GPIO_MAP =	{{MISO_REG, 0},{MOSI_REG, 0},{SCK_REG,0}};	 //TODO: DEFINE FUNCTION_A 0
	gpio_enable_module(SPI_GPIO_MAP,3);
80003868:	30 3b       	mov	r11,3
8000386a:	4a 1c       	lddpc	r12,800038ec <com_spi_init+0xac>
8000386c:	f0 1f 00 21 	mcall	800038f0 <com_spi_init+0xb0>
	
	sysclk_enable_peripheral_clock(SPI_ARDU);
80003870:	fe 7c 3c 00 	mov	r12,-50176
80003874:	f0 1f 00 20 	mcall	800038f4 <com_spi_init+0xb4>
	
	spi_initSlave(SPI_ARDU,8,SPI_MODE_0);
80003878:	30 0a       	mov	r10,0
8000387a:	30 8b       	mov	r11,8
8000387c:	fe 7c 3c 00 	mov	r12,-50176
80003880:	f0 1f 00 1e 	mcall	800038f8 <com_spi_init+0xb8>
	
	
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80003884:	e1 b8 00 00 	mfsr	r8,0x0
80003888:	10 9c       	mov	r12,r8
8000388a:	f0 1f 00 1d 	mcall	800038fc <com_spi_init+0xbc>
8000388e:	18 98       	mov	r8,r12
80003890:	ef 68 ff ff 	st.b	r7[-1],r8
	if (global_interrupt_enabled) cpu_irq_disable();
80003894:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80003898:	30 08       	mov	r8,0
8000389a:	f0 09 18 00 	cp.b	r9,r8
8000389e:	c0 20       	breq	800038a2 <com_spi_init+0x62>
800038a0:	d3 03       	ssrf	0x10
	
	irq_register_handler(com_spi_interrupt_handler, AVR32_SPI_IRQ, SPI_ARDU_IRQ_LEVEL);
800038a2:	30 3a       	mov	r10,3
800038a4:	e0 6b 01 20 	mov	r11,288
800038a8:	49 6c       	lddpc	r12,80003900 <com_spi_init+0xc0>
800038aa:	f0 1f 00 17 	mcall	80003904 <com_spi_init+0xc4>
	
	sysclk_enable_peripheral_clock(&AVR32_PDCA);
800038ae:	fe 7c 00 00 	mov	r12,-65536
800038b2:	f0 1f 00 11 	mcall	800038f4 <com_spi_init+0xb4>
	irq_register_handler(com_pdca_interrupt_handler, PDCA_IRQ_NR, PDCA_IRQ_LEVEL);
800038b6:	30 3a       	mov	r10,3
800038b8:	36 0b       	mov	r11,96
800038ba:	49 4c       	lddpc	r12,80003908 <com_spi_init+0xc8>
800038bc:	f0 1f 00 12 	mcall	80003904 <com_spi_init+0xc4>
	
	MACRO_EN_SPI_RX_INTR;
800038c0:	fe 78 3c 00 	mov	r8,-50176
800038c4:	30 19       	mov	r9,1
800038c6:	91 59       	st.w	r8[0x14],r9
	
	
	spi_enable(SPI_ARDU);
800038c8:	fe 7c 3c 00 	mov	r12,-50176
800038cc:	f0 1f 00 10 	mcall	8000390c <com_spi_init+0xcc>
	cpu_irq_enable();
800038d0:	d5 03       	csrf	0x10
	
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleepmgr_lock_mode(SLEEPMGR_IDLE);	//PDCA needs HSBClock
800038d2:	30 1c       	mov	r12,1
800038d4:	f0 1f 00 0f 	mcall	80003910 <com_spi_init+0xd0>
#endif
	
	return SPI_OK;
800038d8:	30 08       	mov	r8,0
}
800038da:	10 9c       	mov	r12,r8
800038dc:	2f fd       	sub	sp,-4
800038de:	e3 cd 80 80 	ldm	sp++,r7,pc
800038e2:	00 00       	add	r0,r0
800038e4:	80 00       	ld.sh	r0,r0[0x0]
800038e6:	34 f4       	mov	r4,79
800038e8:	80 00       	ld.sh	r0,r0[0x0]
800038ea:	35 a8       	mov	r8,90
800038ec:	80 00       	ld.sh	r0,r0[0x0]
800038ee:	cc 30       	breq	80003874 <com_spi_init+0x34>
800038f0:	80 00       	ld.sh	r0,r0[0x0]
800038f2:	2c a8       	sub	r8,-54
800038f4:	80 00       	ld.sh	r0,r0[0x0]
800038f6:	33 2c       	mov	r12,50
800038f8:	80 00       	ld.sh	r0,r0[0x0]
800038fa:	60 8c       	ld.w	r12,r0[0x20]
800038fc:	80 00       	ld.sh	r0,r0[0x0]
800038fe:	32 56       	mov	r6,37
80003900:	80 00       	ld.sh	r0,r0[0x0]
80003902:	36 d0       	mov	r0,109
80003904:	80 00       	ld.sh	r0,r0[0x0]
80003906:	6c 94       	ld.w	r4,r6[0x24]
80003908:	80 00       	ld.sh	r0,r0[0x0]
8000390a:	38 10       	mov	r0,-127
8000390c:	80 00       	ld.sh	r0,r0[0x0]
8000390e:	61 16       	ld.w	r6,r0[0x44]
80003910:	80 00       	ld.sh	r0,r0[0x0]
80003912:	36 78       	mov	r8,103

80003914 <usart_init>:

void usart_init(void)
{
80003914:	eb cd 40 80 	pushm	r7,lr
80003918:	1a 97       	mov	r7,sp
8000391a:	20 3d       	sub	sp,12
	
	ioport_set_pin_dir(USART_TX,IOPORT_DIR_OUTPUT);
8000391c:	30 1b       	mov	r11,1
8000391e:	31 3c       	mov	r12,19
80003920:	f0 1f 00 17 	mcall	8000397c <usart_init+0x68>
	ioport_set_pin_dir(USART_RX,IOPORT_DIR_INPUT);
80003924:	30 0b       	mov	r11,0
80003926:	31 2c       	mov	r12,18
80003928:	f0 1f 00 15 	mcall	8000397c <usart_init+0x68>
	
	static const gpio_map_t USART_GPIO_MAP =	{{USART_RX, USART_RX_PER_FUNC},{USART_TX, USART_TX_PER_FUNC}};
	gpio_enable_module(USART_GPIO_MAP,2);
8000392c:	30 2b       	mov	r11,2
8000392e:	49 5c       	lddpc	r12,80003980 <usart_init+0x6c>
80003930:	f0 1f 00 15 	mcall	80003984 <usart_init+0x70>
		
	sysclk_enable_peripheral_clock(USART);
80003934:	fe 7c 30 00 	mov	r12,-53248
80003938:	f0 1f 00 14 	mcall	80003988 <usart_init+0x74>
	
	usart_options_t opt;
	opt.baudrate = USART_BAUD;
8000393c:	e0 68 96 00 	mov	r8,38400
80003940:	ef 48 ff f4 	st.w	r7[-12],r8
	opt.charlength = USART_CHARLENGTH;
80003944:	30 88       	mov	r8,8
80003946:	ef 68 ff f8 	st.b	r7[-8],r8
	opt.channelmode = USART_CHMODE;
8000394a:	30 08       	mov	r8,0
8000394c:	ef 68 ff fc 	st.b	r7[-4],r8
	opt.paritytype = USART_PARITY;
80003950:	30 48       	mov	r8,4
80003952:	ef 68 ff f9 	st.b	r7[-7],r8
	opt.stopbits = USART_STOP;	
80003956:	30 08       	mov	r8,0
80003958:	ef 58 ff fa 	st.h	r7[-6],r8
	usart_init_rs232(USART, &opt, sysclk_get_pba_hz());
8000395c:	f0 1f 00 0c 	mcall	8000398c <usart_init+0x78>
80003960:	18 98       	mov	r8,r12
80003962:	10 99       	mov	r9,r8
80003964:	ee c8 00 0c 	sub	r8,r7,12
80003968:	12 9a       	mov	r10,r9
8000396a:	10 9b       	mov	r11,r8
8000396c:	fe 7c 30 00 	mov	r12,-53248
80003970:	f0 1f 00 08 	mcall	80003990 <usart_init+0x7c>
}
80003974:	2f dd       	sub	sp,-12
80003976:	e3 cd 80 80 	ldm	sp++,r7,pc
8000397a:	00 00       	add	r0,r0
8000397c:	80 00       	ld.sh	r0,r0[0x0]
8000397e:	34 f4       	mov	r4,79
80003980:	80 00       	ld.sh	r0,r0[0x0]
80003982:	cc 20       	breq	80003906 <com_spi_init+0xc6>
80003984:	80 00       	ld.sh	r0,r0[0x0]
80003986:	2c a8       	sub	r8,-54
80003988:	80 00       	ld.sh	r0,r0[0x0]
8000398a:	33 2c       	mov	r12,50
8000398c:	80 00       	ld.sh	r0,r0[0x0]
8000398e:	32 b4       	mov	r4,43
80003990:	80 00       	ld.sh	r0,r0[0x0]
80003992:	69 28       	ld.w	r8,r4[0x48]

80003994 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80003994:	eb cd 40 80 	pushm	r7,lr
80003998:	1a 97       	mov	r7,sp
8000399a:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000399c:	e1 b8 00 00 	mfsr	r8,0x0
800039a0:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
800039a4:	d3 03       	ssrf	0x10

	return flags;
800039a6:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
800039aa:	10 9c       	mov	r12,r8
800039ac:	2f fd       	sub	sp,-4
800039ae:	e3 cd 80 80 	ldm	sp++,r7,pc

800039b2 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
800039b2:	eb cd 40 80 	pushm	r7,lr
800039b6:	1a 97       	mov	r7,sp
800039b8:	20 1d       	sub	sp,4
800039ba:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
800039be:	ee f8 ff fc 	ld.w	r8,r7[-4]
800039c2:	e6 18 00 01 	andh	r8,0x1,COH
800039c6:	5f 08       	sreq	r8
800039c8:	5c 58       	castu.b	r8
}
800039ca:	10 9c       	mov	r12,r8
800039cc:	2f fd       	sub	sp,-4
800039ce:	e3 cd 80 80 	ldm	sp++,r7,pc
800039d2:	d7 03       	nop

800039d4 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
800039d4:	eb cd 40 80 	pushm	r7,lr
800039d8:	1a 97       	mov	r7,sp
800039da:	20 1d       	sub	sp,4
800039dc:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800039e0:	ee fc ff fc 	ld.w	r12,r7[-4]
800039e4:	f0 1f 00 05 	mcall	800039f8 <cpu_irq_restore+0x24>
800039e8:	18 98       	mov	r8,r12
800039ea:	58 08       	cp.w	r8,0
800039ec:	c0 20       	breq	800039f0 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
800039ee:	d5 03       	csrf	0x10
   }

	barrier();
}
800039f0:	2f fd       	sub	sp,-4
800039f2:	e3 cd 80 80 	ldm	sp++,r7,pc
800039f6:	00 00       	add	r0,r0
800039f8:	80 00       	ld.sh	r0,r0[0x0]
800039fa:	39 b2       	mov	r2,-101

800039fc <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
800039fc:	eb cd 40 80 	pushm	r7,lr
80003a00:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80003a02:	e0 68 0e 00 	mov	r8,3584
80003a06:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80003a0a:	10 9c       	mov	r12,r8
80003a0c:	e3 cd 80 80 	ldm	sp++,r7,pc

80003a10 <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
80003a10:	eb cd 40 80 	pushm	r7,lr
80003a14:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
80003a16:	f0 1f 00 04 	mcall	80003a24 <sysclk_get_pba_hz+0x14>
80003a1a:	18 98       	mov	r8,r12
80003a1c:	a3 88       	lsr	r8,0x2
}
80003a1e:	10 9c       	mov	r12,r8
80003a20:	e3 cd 80 80 	ldm	sp++,r7,pc
80003a24:	80 00       	ld.sh	r0,r0[0x0]
80003a26:	39 fc       	mov	r12,-97

80003a28 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80003a28:	eb cd 40 80 	pushm	r7,lr
80003a2c:	1a 97       	mov	r7,sp
80003a2e:	20 1d       	sub	sp,4
80003a30:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80003a34:	ee fb ff fc 	ld.w	r11,r7[-4]
80003a38:	30 1c       	mov	r12,1
80003a3a:	f0 1f 00 03 	mcall	80003a44 <sysclk_enable_hsb_module+0x1c>
}
80003a3e:	2f fd       	sub	sp,-4
80003a40:	e3 cd 80 80 	ldm	sp++,r7,pc
80003a44:	80 00       	ld.sh	r0,r0[0x0]
80003a46:	5e b0       	rethi	r0

80003a48 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80003a48:	eb cd 40 80 	pushm	r7,lr
80003a4c:	1a 97       	mov	r7,sp
80003a4e:	20 1d       	sub	sp,4
80003a50:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003a54:	ee fb ff fc 	ld.w	r11,r7[-4]
80003a58:	30 2c       	mov	r12,2
80003a5a:	f0 1f 00 03 	mcall	80003a64 <sysclk_enable_pba_module+0x1c>
}
80003a5e:	2f fd       	sub	sp,-4
80003a60:	e3 cd 80 80 	ldm	sp++,r7,pc
80003a64:	80 00       	ld.sh	r0,r0[0x0]
80003a66:	5e b0       	rethi	r0

80003a68 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80003a68:	eb cd 40 80 	pushm	r7,lr
80003a6c:	1a 97       	mov	r7,sp
80003a6e:	20 1d       	sub	sp,4
80003a70:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80003a74:	ee fb ff fc 	ld.w	r11,r7[-4]
80003a78:	30 3c       	mov	r12,3
80003a7a:	f0 1f 00 03 	mcall	80003a84 <sysclk_enable_pbb_module+0x1c>
}
80003a7e:	2f fd       	sub	sp,-4
80003a80:	e3 cd 80 80 	ldm	sp++,r7,pc
80003a84:	80 00       	ld.sh	r0,r0[0x0]
80003a86:	5e b0       	rethi	r0

80003a88 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80003a88:	eb cd 40 80 	pushm	r7,lr
80003a8c:	1a 97       	mov	r7,sp
80003a8e:	20 1d       	sub	sp,4
80003a90:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80003a94:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003a98:	fe 58 38 00 	cp.w	r8,-51200
80003a9c:	e0 80 00 8a 	breq	80003bb0 <sysclk_enable_peripheral_clock+0x128>
80003aa0:	e0 8b 00 33 	brhi	80003b06 <sysclk_enable_peripheral_clock+0x7e>
80003aa4:	fe 58 14 00 	cp.w	r8,-60416
80003aa8:	c6 80       	breq	80003b78 <sysclk_enable_peripheral_clock+0xf0>
80003aaa:	e0 8b 00 18 	brhi	80003ada <sysclk_enable_peripheral_clock+0x52>
80003aae:	fe 48 14 00 	cp.w	r8,-125952
80003ab2:	e0 80 00 be 	breq	80003c2e <sysclk_enable_peripheral_clock+0x1a6>
80003ab6:	e0 8b 00 0b 	brhi	80003acc <sysclk_enable_peripheral_clock+0x44>
80003aba:	fe 48 00 00 	cp.w	r8,-131072
80003abe:	e0 80 00 ad 	breq	80003c18 <sysclk_enable_peripheral_clock+0x190>
80003ac2:	fe 48 10 00 	cp.w	r8,-126976
80003ac6:	e0 80 00 b0 	breq	80003c26 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003aca:	cb 98       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003acc:	fe 58 00 00 	cp.w	r8,-65536
80003ad0:	c4 90       	breq	80003b62 <sysclk_enable_peripheral_clock+0xda>
80003ad2:	fe 58 10 00 	cp.w	r8,-61440
80003ad6:	c4 d0       	breq	80003b70 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003ad8:	cb 28       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003ada:	fe 58 20 00 	cp.w	r8,-57344
80003ade:	c5 90       	breq	80003b90 <sysclk_enable_peripheral_clock+0x108>
80003ae0:	e0 8b 00 09 	brhi	80003af2 <sysclk_enable_peripheral_clock+0x6a>
80003ae4:	fe 58 18 00 	cp.w	r8,-59392
80003ae8:	c4 c0       	breq	80003b80 <sysclk_enable_peripheral_clock+0xf8>
80003aea:	fe 58 1c 00 	cp.w	r8,-58368
80003aee:	c4 d0       	breq	80003b88 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003af0:	ca 68       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003af2:	fe 58 30 00 	cp.w	r8,-53248
80003af6:	c5 50       	breq	80003ba0 <sysclk_enable_peripheral_clock+0x118>
80003af8:	fe 58 34 00 	cp.w	r8,-52224
80003afc:	c5 60       	breq	80003ba8 <sysclk_enable_peripheral_clock+0x120>
80003afe:	fe 58 28 00 	cp.w	r8,-55296
80003b02:	c4 b0       	breq	80003b98 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b04:	c9 c8       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003b06:	fe 58 50 00 	cp.w	r8,-45056
80003b0a:	c6 b0       	breq	80003be0 <sysclk_enable_peripheral_clock+0x158>
80003b0c:	e0 8b 00 15 	brhi	80003b36 <sysclk_enable_peripheral_clock+0xae>
80003b10:	fe 58 44 00 	cp.w	r8,-48128
80003b14:	c5 a0       	breq	80003bc8 <sysclk_enable_peripheral_clock+0x140>
80003b16:	e0 8b 00 09 	brhi	80003b28 <sysclk_enable_peripheral_clock+0xa0>
80003b1a:	fe 58 3c 00 	cp.w	r8,-50176
80003b1e:	c4 d0       	breq	80003bb8 <sysclk_enable_peripheral_clock+0x130>
80003b20:	fe 58 40 00 	cp.w	r8,-49152
80003b24:	c4 e0       	breq	80003bc0 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b26:	c8 b8       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003b28:	fe 58 48 00 	cp.w	r8,-47104
80003b2c:	c5 20       	breq	80003bd0 <sysclk_enable_peripheral_clock+0x148>
80003b2e:	fe 58 4c 00 	cp.w	r8,-46080
80003b32:	c5 30       	breq	80003bd8 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b34:	c8 48       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003b36:	fe 58 5c 00 	cp.w	r8,-41984
80003b3a:	c5 f0       	breq	80003bf8 <sysclk_enable_peripheral_clock+0x170>
80003b3c:	e0 8b 00 09 	brhi	80003b4e <sysclk_enable_peripheral_clock+0xc6>
80003b40:	fe 58 54 00 	cp.w	r8,-44032
80003b44:	c5 20       	breq	80003be8 <sysclk_enable_peripheral_clock+0x160>
80003b46:	fe 58 58 00 	cp.w	r8,-43008
80003b4a:	c5 30       	breq	80003bf0 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b4c:	c7 88       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003b4e:	fe 58 64 00 	cp.w	r8,-39936
80003b52:	c5 b0       	breq	80003c08 <sysclk_enable_peripheral_clock+0x180>
80003b54:	fe 58 68 00 	cp.w	r8,-38912
80003b58:	c5 c0       	breq	80003c10 <sysclk_enable_peripheral_clock+0x188>
80003b5a:	fe 58 60 00 	cp.w	r8,-40960
80003b5e:	c5 10       	breq	80003c00 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b60:	c6 e8       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80003b62:	30 4c       	mov	r12,4
80003b64:	f0 1f 00 38 	mcall	80003c44 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80003b68:	30 0c       	mov	r12,0
80003b6a:	f0 1f 00 38 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b6e:	c6 78       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80003b70:	30 1c       	mov	r12,1
80003b72:	f0 1f 00 36 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b76:	c6 38       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80003b78:	30 2c       	mov	r12,2
80003b7a:	f0 1f 00 34 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b7e:	c5 f8       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80003b80:	30 3c       	mov	r12,3
80003b82:	f0 1f 00 32 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b86:	c5 b8       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80003b88:	30 4c       	mov	r12,4
80003b8a:	f0 1f 00 30 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b8e:	c5 78       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80003b90:	30 5c       	mov	r12,5
80003b92:	f0 1f 00 2e 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b96:	c5 38       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80003b98:	30 6c       	mov	r12,6
80003b9a:	f0 1f 00 2c 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b9e:	c4 f8       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80003ba0:	30 7c       	mov	r12,7
80003ba2:	f0 1f 00 2a 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003ba6:	c4 b8       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80003ba8:	30 8c       	mov	r12,8
80003baa:	f0 1f 00 28 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003bae:	c4 78       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80003bb0:	30 9c       	mov	r12,9
80003bb2:	f0 1f 00 26 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003bb6:	c4 38       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80003bb8:	30 ac       	mov	r12,10
80003bba:	f0 1f 00 24 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003bbe:	c3 f8       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80003bc0:	30 bc       	mov	r12,11
80003bc2:	f0 1f 00 22 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003bc6:	c3 b8       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80003bc8:	30 cc       	mov	r12,12
80003bca:	f0 1f 00 20 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003bce:	c3 78       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80003bd0:	30 dc       	mov	r12,13
80003bd2:	f0 1f 00 1e 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003bd6:	c3 38       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80003bd8:	30 ec       	mov	r12,14
80003bda:	f0 1f 00 1c 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003bde:	c2 f8       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80003be0:	30 fc       	mov	r12,15
80003be2:	f0 1f 00 1a 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003be6:	c2 b8       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80003be8:	31 0c       	mov	r12,16
80003bea:	f0 1f 00 18 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003bee:	c2 78       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80003bf0:	31 1c       	mov	r12,17
80003bf2:	f0 1f 00 16 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003bf6:	c2 38       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80003bf8:	31 2c       	mov	r12,18
80003bfa:	f0 1f 00 14 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003bfe:	c1 f8       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80003c00:	31 3c       	mov	r12,19
80003c02:	f0 1f 00 12 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c06:	c1 b8       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80003c08:	31 4c       	mov	r12,20
80003c0a:	f0 1f 00 10 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c0e:	c1 78       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80003c10:	31 5c       	mov	r12,21
80003c12:	f0 1f 00 0e 	mcall	80003c48 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c16:	c1 38       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80003c18:	30 3c       	mov	r12,3
80003c1a:	f0 1f 00 0b 	mcall	80003c44 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
80003c1e:	30 0c       	mov	r12,0
80003c20:	f0 1f 00 0b 	mcall	80003c4c <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003c24:	c0 c8       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80003c26:	30 1c       	mov	r12,1
80003c28:	f0 1f 00 09 	mcall	80003c4c <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003c2c:	c0 88       	rjmp	80003c3c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
80003c2e:	30 0c       	mov	r12,0
80003c30:	f0 1f 00 05 	mcall	80003c44 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80003c34:	30 2c       	mov	r12,2
80003c36:	f0 1f 00 06 	mcall	80003c4c <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003c3a:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80003c3c:	2f fd       	sub	sp,-4
80003c3e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003c42:	00 00       	add	r0,r0
80003c44:	80 00       	ld.sh	r0,r0[0x0]
80003c46:	3a 28       	mov	r8,-94
80003c48:	80 00       	ld.sh	r0,r0[0x0]
80003c4a:	3a 48       	mov	r8,-92
80003c4c:	80 00       	ld.sh	r0,r0[0x0]
80003c4e:	3a 68       	mov	r8,-90

80003c50 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80003c50:	eb cd 40 80 	pushm	r7,lr
80003c54:	1a 97       	mov	r7,sp
80003c56:	20 cd       	sub	sp,48
80003c58:	ef 4c ff d4 	st.w	r7[-44],r12
80003c5c:	ef 4b ff d0 	st.w	r7[-48],r11
80003c60:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003c64:	ef 48 ff dc 	st.w	r7[-36],r8
80003c68:	ee f8 ff d0 	ld.w	r8,r7[-48]
80003c6c:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80003c70:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003c74:	58 18       	cp.w	r8,1
80003c76:	c2 11       	brne	80003cb8 <ioport_set_pin_dir+0x68>
80003c78:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003c7c:	ef 48 ff e0 	st.w	r7[-32],r8
80003c80:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003c84:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003c88:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003c8c:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003c8e:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003c92:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003c96:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003c98:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003c9c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003ca0:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003ca4:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003ca8:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003cac:	30 1a       	mov	r10,1
80003cae:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003cb2:	f1 49 00 44 	st.w	r8[68],r9
80003cb6:	c2 48       	rjmp	80003cfe <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80003cb8:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003cbc:	58 08       	cp.w	r8,0
80003cbe:	c2 01       	brne	80003cfe <ioport_set_pin_dir+0xae>
80003cc0:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003cc4:	ef 48 ff f0 	st.w	r7[-16],r8
80003cc8:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003ccc:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003cd0:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003cd4:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003cd6:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003cda:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003cde:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003ce0:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003ce4:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003ce8:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003cec:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003cf0:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003cf4:	30 1a       	mov	r10,1
80003cf6:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003cfa:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80003cfe:	2f 4d       	sub	sp,-48
80003d00:	e3 cd 80 80 	ldm	sp++,r7,pc

80003d04 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
80003d04:	eb cd 40 80 	pushm	r7,lr
80003d08:	1a 97       	mov	r7,sp
80003d0a:	20 2d       	sub	sp,8
80003d0c:	ef 4c ff f8 	st.w	r7[-8],r12
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
80003d10:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d14:	48 f9       	lddpc	r9,80003d50 <sleepmgr_lock_mode+0x4c>
80003d16:	f2 08 07 09 	ld.ub	r9,r9[r8]
80003d1a:	3f f8       	mov	r8,-1
80003d1c:	f0 09 18 00 	cp.b	r9,r8
80003d20:	c0 21       	brne	80003d24 <sleepmgr_lock_mode+0x20>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
80003d22:	c0 08       	rjmp	80003d22 <sleepmgr_lock_mode+0x1e>
	}

	// Enter a critical section
	flags = cpu_irq_save();
80003d24:	f0 1f 00 0c 	mcall	80003d54 <sleepmgr_lock_mode+0x50>
80003d28:	18 98       	mov	r8,r12
80003d2a:	ef 48 ff fc 	st.w	r7[-4],r8

	++sleepmgr_locks[mode];
80003d2e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d32:	48 89       	lddpc	r9,80003d50 <sleepmgr_lock_mode+0x4c>
80003d34:	f2 08 07 09 	ld.ub	r9,r9[r8]
80003d38:	2f f9       	sub	r9,-1
80003d3a:	5c 59       	castu.b	r9
80003d3c:	48 5a       	lddpc	r10,80003d50 <sleepmgr_lock_mode+0x4c>
80003d3e:	f4 08 0b 09 	st.b	r10[r8],r9

	// Leave the critical section
	cpu_irq_restore(flags);
80003d42:	ee fc ff fc 	ld.w	r12,r7[-4]
80003d46:	f0 1f 00 05 	mcall	80003d58 <sleepmgr_lock_mode+0x54>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
80003d4a:	2f ed       	sub	sp,-8
80003d4c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003d50:	00 00       	add	r0,r0
80003d52:	07 68       	ld.uh	r8,--r3
80003d54:	80 00       	ld.sh	r0,r0[0x0]
80003d56:	39 94       	mov	r4,-103
80003d58:	80 00       	ld.sh	r0,r0[0x0]
80003d5a:	39 d4       	mov	r4,-99

80003d5c <motor_init>:



// initializes the motor-functions, setting timer-preferences, etc. ...
void motor_init(void) //TODO: static?
{
80003d5c:	eb cd 40 80 	pushm	r7,lr
80003d60:	1a 97       	mov	r7,sp
80003d62:	20 4d       	sub	sp,16
	//set-up the pins of all ESC
	ioport_set_pin_dir(ESC_BL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003d64:	30 1b       	mov	r11,1
80003d66:	31 bc       	mov	r12,27
80003d68:	f0 1f 00 c1 	mcall	8000406c <motor_init+0x310>
	ioport_set_pin_dir(ESC_BR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003d6c:	30 1b       	mov	r11,1
80003d6e:	31 ac       	mov	r12,26
80003d70:	f0 1f 00 bf 	mcall	8000406c <motor_init+0x310>
	ioport_set_pin_dir(ESC_FL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003d74:	30 1b       	mov	r11,1
80003d76:	31 6c       	mov	r12,22
80003d78:	f0 1f 00 bd 	mcall	8000406c <motor_init+0x310>
	ioport_set_pin_dir(ESC_FR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003d7c:	30 1b       	mov	r11,1
80003d7e:	31 5c       	mov	r12,21
80003d80:	f0 1f 00 bb 	mcall	8000406c <motor_init+0x310>
	
	
	//enable clock for timer
	sysclk_enable_peripheral_clock(TIMER_ESC);
80003d84:	fe 7c 50 00 	mov	r12,-45056
80003d88:	f0 1f 00 ba 	mcall	80004070 <motor_init+0x314>
		{ESC_FL__SIGNAL_PIN, ESC_FL__SIGNAL_PER_FUNC},
		{ESC_FR__SIGNAL_PIN, ESC_FR__SIGNAL_PER_FUNC},
		{ESC_BL__SIGNAL_PIN, ESC_BL__SIGNAL_PER_FUNC},
		{ESC_BR__SIGNAL_PIN, ESC_BR__SIGNAL_PER_FUNC}
												};
	gpio_enable_module(TIMER_GPIO_MAP,4);
80003d8c:	30 4b       	mov	r11,4
80003d8e:	fe fc 02 e6 	ld.w	r12,pc[742]
80003d92:	f0 1f 00 ba 	mcall	80004078 <motor_init+0x31c>

	
	//timer-channel ESC__TIMER_USED_CHANNEL1 (x = channel = [0/1/2])
	tc_waveform_opt_t wf_opt;
	wf_opt.acpa = TC_EVT_EFFECT_CLEAR; //clear TIOAx on RA-Compare [Duty-Cycle]
80003d96:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d9a:	30 29       	mov	r9,2
80003d9c:	f1 d9 d2 02 	bfins	r8,r9,0x10,0x2
80003da0:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.acpc = TC_EVT_EFFECT_SET; //set TIOAx on RC-Compare [Frequency]
80003da4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003da8:	30 19       	mov	r9,1
80003daa:	f1 d9 d2 42 	bfins	r8,r9,0x12,0x2
80003dae:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aeevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOAx
80003db2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003db6:	30 09       	mov	r9,0
80003db8:	f1 d9 d2 82 	bfins	r8,r9,0x14,0x2
80003dbc:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOAx
80003dc0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003dc4:	30 09       	mov	r9,0
80003dc6:	f1 d9 d2 c2 	bfins	r8,r9,0x16,0x2
80003dca:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.bcpb = TC_EVT_EFFECT_CLEAR; //set TIOBx on RB-Compare [Duty-Cycle]
80003dce:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003dd2:	30 29       	mov	r9,2
80003dd4:	f1 d9 d3 02 	bfins	r8,r9,0x18,0x2
80003dd8:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bcpc = TC_EVT_EFFECT_SET; //clear TIOBx on RC-Compare [Frequency]
80003ddc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003de0:	30 19       	mov	r9,1
80003de2:	f1 d9 d3 42 	bfins	r8,r9,0x1a,0x2
80003de6:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.beevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOBx
80003dea:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003dee:	30 09       	mov	r9,0
80003df0:	f1 d9 d3 82 	bfins	r8,r9,0x1c,0x2
80003df4:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOBx
80003df8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003dfc:	30 09       	mov	r9,0
80003dfe:	f1 d9 d3 c2 	bfins	r8,r9,0x1e,0x2
80003e02:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.burst = TC_BURST_NOT_GATED; //no burst
80003e06:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e0a:	30 09       	mov	r9,0
80003e0c:	f1 d9 d0 82 	bfins	r8,r9,0x4,0x2
80003e10:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.channel = ESC_TIMER_USED_CHANNEL1; //timer-channel
80003e14:	30 08       	mov	r8,0
80003e16:	ef 48 ff f4 	st.w	r7[-12],r8
	wf_opt.clki = TC_CLOCK_RISING_EDGE; //count on rising-edge
80003e1a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e1e:	30 09       	mov	r9,0
80003e20:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80003e24:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcdis = false; //counter clock disable on RC-Compare: false
80003e28:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e2c:	30 09       	mov	r9,0
80003e2e:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
80003e32:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcstop = false; //counter clock stop on RC-Compare: false
80003e36:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e3a:	30 09       	mov	r9,0
80003e3c:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80003e40:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevt = TC_EXT_EVENT_SEL_XC0_OUTPUT; //TIOBx not as Input
80003e44:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e48:	30 19       	mov	r9,1
80003e4a:	f1 d9 d1 42 	bfins	r8,r9,0xa,0x2
80003e4e:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevtedg = TC_SEL_NO_EDGE; //external event edge selection
80003e52:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e56:	30 09       	mov	r9,0
80003e58:	f1 d9 d1 02 	bfins	r8,r9,0x8,0x2
80003e5c:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.enetrg = false; //event-trigger enable: false
80003e60:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e64:	30 09       	mov	r9,0
80003e66:	f1 d9 d1 81 	bfins	r8,r9,0xc,0x1
80003e6a:	ef 48 ff f8 	st.w	r7[-8],r8
	//TIMER_CLOCK1 32 KHz oscillator clock (CLK_32K)
	//TIMER_CLOCK2 PBA Clock / 2
	//TIMER_CLOCK3 PBA Clock / 8
	//TIMER_CLOCK4 PBA Clock / 32
	//TIMER_CLOCK5 PBA Clock / 128
	wf_opt.tcclks = TC_CLOCK_SOURCE_TC3; // --> prescaler = 8
80003e6e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e72:	30 29       	mov	r9,2
80003e74:	f1 d9 d0 03 	bfins	r8,r9,0x0,0x3
80003e78:	ef 48 ff f8 	st.w	r7[-8],r8
	
	
	//timer-values are calculated on base of (variable) pba-clock (pba_c)
	esc_timer_values.period =  sysclk_get_pba_hz()/2000; //ticks for one (periode=4ms): pba_c/2000 = pba_c/(8/4*1000) = pba_c/(prescaler/periode)
80003e7c:	f0 1f 00 80 	mcall	8000407c <motor_init+0x320>
80003e80:	18 99       	mov	r9,r12
80003e82:	e0 68 4d d3 	mov	r8,19923
80003e86:	ea 18 10 62 	orh	r8,0x1062
80003e8a:	f2 08 06 48 	mulu.d	r8,r9,r8
80003e8e:	f2 08 16 07 	lsr	r8,r9,0x7
80003e92:	10 99       	mov	r9,r8
80003e94:	4f b8       	lddpc	r8,80004080 <motor_init+0x324>
80003e96:	91 09       	st.w	r8[0x0],r9
	esc_timer_values.max = esc_timer_values.period/2; //ticks for fastest-signal (2ms)
80003e98:	4f a8       	lddpc	r8,80004080 <motor_init+0x324>
80003e9a:	70 08       	ld.w	r8,r8[0x0]
80003e9c:	f0 09 16 1f 	lsr	r9,r8,0x1f
80003ea0:	f2 08 00 08 	add	r8,r9,r8
80003ea4:	a1 58       	asr	r8,0x1
80003ea6:	10 99       	mov	r9,r8
80003ea8:	4f 68       	lddpc	r8,80004080 <motor_init+0x324>
80003eaa:	91 29       	st.w	r8[0x8],r9
	esc_timer_values.min = esc_timer_values.period/4; //ticks for slowest-signal (1ms)
80003eac:	4f 58       	lddpc	r8,80004080 <motor_init+0x324>
80003eae:	70 08       	ld.w	r8,r8[0x0]
80003eb0:	f0 c9 ff fd 	sub	r9,r8,-3
80003eb4:	58 08       	cp.w	r8,0
80003eb6:	f2 08 17 50 	movlt	r8,r9
80003eba:	a3 48       	asr	r8,0x2
80003ebc:	10 99       	mov	r9,r8
80003ebe:	4f 18       	lddpc	r8,80004080 <motor_init+0x324>
80003ec0:	91 19       	st.w	r8[0x4],r9
	esc_timer_values.max_motorspeed = esc_timer_values.max - esc_timer_values.min; //[0; max_motorspeed] = interval for controller
80003ec2:	4f 08       	lddpc	r8,80004080 <motor_init+0x324>
80003ec4:	70 29       	ld.w	r9,r8[0x8]
80003ec6:	4e f8       	lddpc	r8,80004080 <motor_init+0x324>
80003ec8:	70 18       	ld.w	r8,r8[0x4]
80003eca:	10 19       	sub	r9,r8
80003ecc:	4e d8       	lddpc	r8,80004080 <motor_init+0x324>
80003ece:	91 39       	st.w	r8[0xc],r9
	
	
	
	
	
	wf_opt.wavsel = TC_WAVEFORM_SEL_UP_MODE_RC_TRIGGER;
80003ed0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003ed4:	30 29       	mov	r9,2
80003ed6:	f1 d9 d1 a2 	bfins	r8,r9,0xd,0x2
80003eda:	ef 48 ff f8 	st.w	r7[-8],r8
	tc_init_waveform(TIMER_ESC, &wf_opt); //init waveform, timer-channel=ESC__TIMER_USED_CHANNEL1
80003ede:	ee c8 00 0c 	sub	r8,r7,12
80003ee2:	10 9b       	mov	r11,r8
80003ee4:	fe 7c 50 00 	mov	r12,-45056
80003ee8:	f0 1f 00 67 	mcall	80004084 <motor_init+0x328>
	
	
	//edit for channel 1
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
80003eec:	30 18       	mov	r8,1
80003eee:	ef 48 ff f4 	st.w	r7[-12],r8
	tc_init_waveform(TIMER_ESC, &wf_opt);
80003ef2:	ee c8 00 0c 	sub	r8,r7,12
80003ef6:	10 9b       	mov	r11,r8
80003ef8:	fe 7c 50 00 	mov	r12,-45056
80003efc:	f0 1f 00 62 	mcall	80004084 <motor_init+0x328>
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
80003f00:	30 08       	mov	r8,0
80003f02:	ef 48 ff fc 	st.w	r7[-4],r8
80003f06:	c0 e8       	rjmp	80003f22 <motor_init+0x1c6>
	{
		esc_timer_compare_values[i] = esc_timer_values.min;
80003f08:	ee fa ff fc 	ld.w	r10,r7[-4]
80003f0c:	4d d8       	lddpc	r8,80004080 <motor_init+0x324>
80003f0e:	70 18       	ld.w	r8,r8[0x4]
80003f10:	5c 88       	casts.h	r8
80003f12:	4d e9       	lddpc	r9,80004088 <motor_init+0x32c>
80003f14:	f2 0a 0a 18 	st.h	r9[r10<<0x1],r8
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
	tc_init_waveform(TIMER_ESC, &wf_opt);
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
80003f18:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003f1c:	2f f8       	sub	r8,-1
80003f1e:	ef 48 ff fc 	st.w	r7[-4],r8
80003f22:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003f26:	58 38       	cp.w	r8,3
80003f28:	fe 98 ff f0 	brls	80003f08 <motor_init+0x1ac>
		esc_timer_compare_values[i] = esc_timer_values.min;
	}
	
	
	//set pwm-frequency
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.period);
80003f2c:	4d 58       	lddpc	r8,80004080 <motor_init+0x324>
80003f2e:	70 08       	ld.w	r8,r8[0x0]
80003f30:	5c 88       	casts.h	r8
80003f32:	5c 78       	castu.h	r8
80003f34:	10 9a       	mov	r10,r8
80003f36:	30 0b       	mov	r11,0
80003f38:	fe 7c 50 00 	mov	r12,-45056
80003f3c:	f0 1f 00 54 	mcall	8000408c <motor_init+0x330>
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.period);
80003f40:	4d 08       	lddpc	r8,80004080 <motor_init+0x324>
80003f42:	70 08       	ld.w	r8,r8[0x0]
80003f44:	5c 88       	casts.h	r8
80003f46:	5c 78       	castu.h	r8
80003f48:	10 9a       	mov	r10,r8
80003f4a:	30 1b       	mov	r11,1
80003f4c:	fe 7c 50 00 	mov	r12,-45056
80003f50:	f0 1f 00 4f 	mcall	8000408c <motor_init+0x330>
	
	//pre-fill
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min);
80003f54:	4c b8       	lddpc	r8,80004080 <motor_init+0x324>
80003f56:	70 18       	ld.w	r8,r8[0x4]
80003f58:	5c 88       	casts.h	r8
80003f5a:	5c 78       	castu.h	r8
80003f5c:	10 9a       	mov	r10,r8
80003f5e:	30 0b       	mov	r11,0
80003f60:	fe 7c 50 00 	mov	r12,-45056
80003f64:	f0 1f 00 4b 	mcall	80004090 <motor_init+0x334>
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
80003f68:	4c 68       	lddpc	r8,80004080 <motor_init+0x324>
80003f6a:	70 18       	ld.w	r8,r8[0x4]
80003f6c:	5c 88       	casts.h	r8
80003f6e:	5c 78       	castu.h	r8
80003f70:	10 9a       	mov	r10,r8
80003f72:	30 1b       	mov	r11,1
80003f74:	fe 7c 50 00 	mov	r12,-45056
80003f78:	f0 1f 00 46 	mcall	80004090 <motor_init+0x334>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min);
80003f7c:	4c 18       	lddpc	r8,80004080 <motor_init+0x324>
80003f7e:	70 18       	ld.w	r8,r8[0x4]
80003f80:	5c 88       	casts.h	r8
80003f82:	5c 78       	castu.h	r8
80003f84:	10 9a       	mov	r10,r8
80003f86:	30 0b       	mov	r11,0
80003f88:	fe 7c 50 00 	mov	r12,-45056
80003f8c:	f0 1f 00 42 	mcall	80004094 <motor_init+0x338>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
80003f90:	4b c8       	lddpc	r8,80004080 <motor_init+0x324>
80003f92:	70 18       	ld.w	r8,r8[0x4]
80003f94:	5c 88       	casts.h	r8
80003f96:	5c 78       	castu.h	r8
80003f98:	10 9a       	mov	r10,r8
80003f9a:	30 1b       	mov	r11,1
80003f9c:	fe 7c 50 00 	mov	r12,-45056
80003fa0:	f0 1f 00 3d 	mcall	80004094 <motor_init+0x338>

	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL1); //starting timer-channel
80003fa4:	30 0b       	mov	r11,0
80003fa6:	fe 7c 50 00 	mov	r12,-45056
80003faa:	f0 1f 00 3c 	mcall	80004098 <motor_init+0x33c>
	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
80003fae:	30 1b       	mov	r11,1
80003fb0:	fe 7c 50 00 	mov	r12,-45056
80003fb4:	f0 1f 00 39 	mcall	80004098 <motor_init+0x33c>
	
	
	
	
	tc_interrupt_t ir_conf;
	ir_conf.covfs = 0; // counter-overflow-interrupt
80003fb8:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003fbc:	30 09       	mov	r9,0
80003fbe:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
80003fc2:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpas = 0; // RA-compare-interrupt
80003fc6:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003fca:	30 09       	mov	r9,0
80003fcc:	f1 d9 d0 41 	bfins	r8,r9,0x2,0x1
80003fd0:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpbs = 0; // RB-compare-interrupt
80003fd4:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003fd8:	30 09       	mov	r9,0
80003fda:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80003fde:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpcs = 1; // RC-compare-interrupt
80003fe2:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003fe6:	30 19       	mov	r9,1
80003fe8:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
80003fec:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.etrgs = 0; // external-trigger-interrupt
80003ff0:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003ff4:	30 09       	mov	r9,0
80003ff6:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
80003ffa:	ef 48 ff f0 	st.w	r7[-16],r8
	//ir_conf.int // function?
	ir_conf.ldras = 0; // RA-load-interrupt
80003ffe:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004002:	30 09       	mov	r9,0
80004004:	f1 d9 d0 a1 	bfins	r8,r9,0x5,0x1
80004008:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.ldrbs = 0; // RB-load-interrupt
8000400c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004010:	30 09       	mov	r9,0
80004012:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80004016:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.lovrs = 0; // load-overrun-interrupt
8000401a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000401e:	30 09       	mov	r9,0
80004020:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
80004024:	ef 48 ff f0 	st.w	r7[-16],r8
	
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, &ir_conf);
80004028:	ee c8 00 10 	sub	r8,r7,16
8000402c:	10 9a       	mov	r10,r8
8000402e:	30 0b       	mov	r11,0
80004030:	fe 7c 50 00 	mov	r12,-45056
80004034:	f0 1f 00 1a 	mcall	8000409c <motor_init+0x340>
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, &ir_conf);
80004038:	ee c8 00 10 	sub	r8,r7,16
8000403c:	10 9a       	mov	r10,r8
8000403e:	30 1b       	mov	r11,1
80004040:	fe 7c 50 00 	mov	r12,-45056
80004044:	f0 1f 00 16 	mcall	8000409c <motor_init+0x340>
	
	//Disable_global_interrupt(); //was done previously --> in board_init() (init.c)
	//INTC_init_interrupts(); //initializing hardware-interrupt-controller
	
	//Register the RTC interrupt handler to the interrupt controller
	INTC_register_interrupt(&t_c1_rc_isr, AVR32_TC_IRQ0, AVR32_INTC_INT0);
80004048:	30 0a       	mov	r10,0
8000404a:	e0 6b 01 c0 	mov	r11,448
8000404e:	49 5c       	lddpc	r12,800040a0 <motor_init+0x344>
80004050:	f0 1f 00 15 	mcall	800040a4 <motor_init+0x348>
	INTC_register_interrupt(&t_c2_rc_isr, AVR32_TC_IRQ1, AVR32_INTC_INT0);
80004054:	30 0a       	mov	r10,0
80004056:	e0 6b 01 c1 	mov	r11,449
8000405a:	49 4c       	lddpc	r12,800040a8 <motor_init+0x34c>
8000405c:	f0 1f 00 12 	mcall	800040a4 <motor_init+0x348>
	
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleepmgr_lock_mode(SLEEPMGR_STDBY);
80004060:	30 3c       	mov	r12,3
80004062:	f0 1f 00 13 	mcall	800040ac <motor_init+0x350>
#endif
};
80004066:	2f cd       	sub	sp,-16
80004068:	e3 cd 80 80 	ldm	sp++,r7,pc
8000406c:	80 00       	ld.sh	r0,r0[0x0]
8000406e:	3c 50       	mov	r0,-59
80004070:	80 00       	ld.sh	r0,r0[0x0]
80004072:	3a 88       	mov	r8,-88
80004074:	80 00       	ld.sh	r0,r0[0x0]
80004076:	cc 48       	rjmp	800041fe <ioport_set_pin_level+0xa2>
80004078:	80 00       	ld.sh	r0,r0[0x0]
8000407a:	2c a8       	sub	r8,-54
8000407c:	80 00       	ld.sh	r0,r0[0x0]
8000407e:	3a 10       	mov	r0,-95
80004080:	00 00       	add	r0,r0
80004082:	06 78       	tst	r8,r3
80004084:	80 00       	ld.sh	r0,r0[0x0]
80004086:	59 b8       	cp.w	r8,27
80004088:	00 00       	add	r0,r0
8000408a:	06 88       	andn	r8,r3
8000408c:	80 00       	ld.sh	r0,r0[0x0]
8000408e:	5c 70       	castu.h	r0
80004090:	80 00       	ld.sh	r0,r0[0x0]
80004092:	5b 80       	cp.w	r0,-8
80004094:	80 00       	ld.sh	r0,r0[0x0]
80004096:	5b f8       	cp.w	r8,-1
80004098:	80 00       	ld.sh	r0,r0[0x0]
8000409a:	5b 0c       	cp.w	r12,-16
8000409c:	80 00       	ld.sh	r0,r0[0x0]
8000409e:	57 d0       	stdsp	sp[0x1f4],r0
800040a0:	80 00       	ld.sh	r0,r0[0x0]
800040a2:	40 b0       	lddsp	r0,sp[0x2c]
800040a4:	80 00       	ld.sh	r0,r0[0x0]
800040a6:	6c 94       	ld.w	r4,r6[0x24]
800040a8:	80 00       	ld.sh	r0,r0[0x0]
800040aa:	41 00       	lddsp	r0,sp[0x40]
800040ac:	80 00       	ld.sh	r0,r0[0x0]
800040ae:	3d 04       	mov	r4,-48

800040b0 <t_c1_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c1_rc_isr(void)
{
800040b0:	eb cd 40 80 	pushm	r7,lr
800040b4:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_A]);
800040b6:	48 f8       	lddpc	r8,800040f0 <t_c1_rc_isr+0x40>
800040b8:	90 38       	ld.sh	r8,r8[0x6]
800040ba:	5c 88       	casts.h	r8
800040bc:	5c 78       	castu.h	r8
800040be:	10 9a       	mov	r10,r8
800040c0:	30 0b       	mov	r11,0
800040c2:	fe 7c 50 00 	mov	r12,-45056
800040c6:	f0 1f 00 0c 	mcall	800040f4 <t_c1_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_B]);
800040ca:	48 a8       	lddpc	r8,800040f0 <t_c1_rc_isr+0x40>
800040cc:	90 28       	ld.sh	r8,r8[0x4]
800040ce:	5c 88       	casts.h	r8
800040d0:	5c 78       	castu.h	r8
800040d2:	10 9a       	mov	r10,r8
800040d4:	30 0b       	mov	r11,0
800040d6:	fe 7c 50 00 	mov	r12,-45056
800040da:	f0 1f 00 08 	mcall	800040f8 <t_c1_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL1);
800040de:	30 0b       	mov	r11,0
800040e0:	fe 7c 50 00 	mov	r12,-45056
800040e4:	f0 1f 00 06 	mcall	800040fc <t_c1_rc_isr+0x4c>
}
800040e8:	e3 cd 40 80 	ldm	sp++,r7,lr
800040ec:	d6 03       	rete
800040ee:	00 00       	add	r0,r0
800040f0:	00 00       	add	r0,r0
800040f2:	06 88       	andn	r8,r3
800040f4:	80 00       	ld.sh	r0,r0[0x0]
800040f6:	5b 80       	cp.w	r0,-8
800040f8:	80 00       	ld.sh	r0,r0[0x0]
800040fa:	5b f8       	cp.w	r8,-1
800040fc:	80 00       	ld.sh	r0,r0[0x0]
800040fe:	5b 46       	cp.w	r6,-12

80004100 <t_c2_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c2_rc_isr(void)
{
80004100:	eb cd 40 80 	pushm	r7,lr
80004104:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_A]);
80004106:	48 f8       	lddpc	r8,80004140 <t_c2_rc_isr+0x40>
80004108:	90 18       	ld.sh	r8,r8[0x2]
8000410a:	5c 88       	casts.h	r8
8000410c:	5c 78       	castu.h	r8
8000410e:	10 9a       	mov	r10,r8
80004110:	30 1b       	mov	r11,1
80004112:	fe 7c 50 00 	mov	r12,-45056
80004116:	f0 1f 00 0c 	mcall	80004144 <t_c2_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_B]);
8000411a:	48 a8       	lddpc	r8,80004140 <t_c2_rc_isr+0x40>
8000411c:	90 08       	ld.sh	r8,r8[0x0]
8000411e:	5c 88       	casts.h	r8
80004120:	5c 78       	castu.h	r8
80004122:	10 9a       	mov	r10,r8
80004124:	30 1b       	mov	r11,1
80004126:	fe 7c 50 00 	mov	r12,-45056
8000412a:	f0 1f 00 08 	mcall	80004148 <t_c2_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
8000412e:	30 1b       	mov	r11,1
80004130:	fe 7c 50 00 	mov	r12,-45056
80004134:	f0 1f 00 06 	mcall	8000414c <t_c2_rc_isr+0x4c>
}
80004138:	e3 cd 40 80 	ldm	sp++,r7,lr
8000413c:	d6 03       	rete
8000413e:	00 00       	add	r0,r0
80004140:	00 00       	add	r0,r0
80004142:	06 88       	andn	r8,r3
80004144:	80 00       	ld.sh	r0,r0[0x0]
80004146:	5b 80       	cp.w	r0,-8
80004148:	80 00       	ld.sh	r0,r0[0x0]
8000414a:	5b f8       	cp.w	r8,-1
8000414c:	80 00       	ld.sh	r0,r0[0x0]
8000414e:	5b 46       	cp.w	r6,-12
80004150:	25 69       	sub	r9,86
80004152:	09 25       	ld.uh	r5,r4++
80004154:	69 09       	ld.w	r9,r4[0x40]
80004156:	25 69       	sub	r9,86
80004158:	0a 00       	add	r0,r5
	...

8000415c <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
8000415c:	eb cd 40 80 	pushm	r7,lr
80004160:	1a 97       	mov	r7,sp
80004162:	20 cd       	sub	sp,48
80004164:	ef 4c ff d4 	st.w	r7[-44],r12
80004168:	16 98       	mov	r8,r11
8000416a:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
8000416e:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80004172:	ee f9 ff d4 	ld.w	r9,r7[-44]
80004176:	ef 49 ff dc 	st.w	r7[-36],r9
8000417a:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
8000417e:	ef 39 ff db 	ld.ub	r9,r7[-37]
80004182:	30 08       	mov	r8,0
80004184:	f0 09 18 00 	cp.b	r9,r8
80004188:	c2 10       	breq	800041ca <ioport_set_pin_level+0x6e>
8000418a:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000418e:	ef 48 ff e0 	st.w	r7[-32],r8
80004192:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004196:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000419a:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000419e:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800041a0:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800041a4:	ee f8 ff e8 	ld.w	r8,r7[-24]
800041a8:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800041aa:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
800041ae:	ee f9 ff dc 	ld.w	r9,r7[-36]
800041b2:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800041b6:	ee f9 ff ec 	ld.w	r9,r7[-20]
800041ba:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800041be:	30 1a       	mov	r10,1
800041c0:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
800041c4:	f1 49 00 54 	st.w	r8[84],r9
800041c8:	c2 08       	rjmp	80004208 <ioport_set_pin_level+0xac>
800041ca:	ee f8 ff dc 	ld.w	r8,r7[-36]
800041ce:	ef 48 ff f0 	st.w	r7[-16],r8
800041d2:	ee f8 ff f0 	ld.w	r8,r7[-16]
800041d6:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800041da:	ee f8 ff f4 	ld.w	r8,r7[-12]
800041de:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800041e0:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800041e4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800041e8:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800041ea:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
800041ee:	ee f9 ff dc 	ld.w	r9,r7[-36]
800041f2:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800041f6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800041fa:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800041fe:	30 1a       	mov	r10,1
80004200:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80004204:	f1 49 00 58 	st.w	r8[88],r9
}
80004208:	2f 4d       	sub	sp,-48
8000420a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000420e <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
8000420e:	eb cd 40 80 	pushm	r7,lr
80004212:	1a 97       	mov	r7,sp
80004214:	20 6d       	sub	sp,24
80004216:	ef 4c ff e8 	st.w	r7[-24],r12
8000421a:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000421e:	ef 48 ff ec 	st.w	r7[-20],r8
80004222:	ee f8 ff ec 	ld.w	r8,r7[-20]
80004226:	ef 48 ff f0 	st.w	r7[-16],r8
8000422a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000422e:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004232:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004236:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004238:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000423c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004240:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004242:	e0 28 d8 00 	sub	r8,55296
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
80004246:	ee f9 ff ec 	ld.w	r9,r7[-20]
8000424a:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000424e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004252:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004256:	30 1a       	mov	r10,1
80004258:	f4 09 09 49 	lsl	r9,r10,r9
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
8000425c:	f1 49 00 5c 	st.w	r8[92],r9
	arch_ioport_toggle_pin_level(pin);
}
80004260:	2f ad       	sub	sp,-24
80004262:	e3 cd 80 80 	ldm	sp++,r7,pc
80004266:	d7 03       	nop

80004268 <pid_init>:
#endif	

int_fast32_t volatile act_time = 0;

void pid_init(void)
{
80004268:	eb cd 40 80 	pushm	r7,lr
8000426c:	1a 97       	mov	r7,sp
		test_set.p = 1;
		test_set.i = 1000;
		test_set.d = 10;
		ioport_set_pin_mode(GPIO_PB18,IOPORT_MODE_PULLUP);
	#endif
	act_time = (int_fast32_t) ast_get_per_time_ms(AST_PIR_PID_PRESCALSER);
8000426e:	30 dc       	mov	r12,13
80004270:	f0 1f 00 07 	mcall	8000428c <pid_init+0x24>
80004274:	18 98       	mov	r8,r12
80004276:	10 99       	mov	r9,r8
80004278:	48 68       	lddpc	r8,80004290 <pid_init+0x28>
8000427a:	91 09       	st.w	r8[0x0],r9
	ast_set_periodic_interrupt(AST_RTC,AST_PIR_PID_PRESCALSER,AST_PIR_PID);
8000427c:	30 0a       	mov	r10,0
8000427e:	30 db       	mov	r11,13
80004280:	fe 7c 18 00 	mov	r12,-59392
80004284:	f0 1f 00 04 	mcall	80004294 <pid_init+0x2c>
}
80004288:	e3 cd 80 80 	ldm	sp++,r7,pc
8000428c:	80 00       	ld.sh	r0,r0[0x0]
8000428e:	26 b0       	sub	r0,107
80004290:	00 00       	add	r0,r0
80004292:	05 14       	ld.sh	r4,r2++
80004294:	80 00       	ld.sh	r0,r0[0x0]
80004296:	27 5c       	sub	r12,117

80004298 <calculate_actuating_variable>:

//w is set value, x is the actual meassured value	
//w ist Sollwert, x ist Istwert
int_fast32_t calculate_actuating_variable(pid_settings_t _set, int_fast32_t w, int_fast32_t x, pid_tmp *_tmp)
{
80004298:	eb cd 40 80 	pushm	r7,lr
8000429c:	1a 97       	mov	r7,sp
8000429e:	20 6d       	sub	sp,24
800042a0:	ee c8 ff f8 	sub	r8,r7,-8
800042a4:	ef 4c ff f0 	st.w	r7[-16],r12
800042a8:	ef 4b ff ec 	st.w	r7[-20],r11
800042ac:	ef 4a ff e8 	st.w	r7[-24],r10
	
	int_fast32_t e,y;
	
	e = w - x;			//Calculating the control deviation
800042b0:	ee fa ff f0 	ld.w	r10,r7[-16]
800042b4:	ee f9 ff ec 	ld.w	r9,r7[-20]
800042b8:	f4 09 01 09 	sub	r9,r10,r9
800042bc:	ef 49 ff f4 	st.w	r7[-12],r9
	
	if(abs(e) > 180*16)
800042c0:	ee f9 ff f4 	ld.w	r9,r7[-12]
800042c4:	ef 49 ff fc 	st.w	r7[-4],r9
800042c8:	ee f9 ff fc 	ld.w	r9,r7[-4]
800042cc:	5c 49       	abs	r9
800042ce:	ef 49 ff fc 	st.w	r7[-4],r9
800042d2:	ee f9 ff fc 	ld.w	r9,r7[-4]
800042d6:	e0 49 0b 40 	cp.w	r9,2880
800042da:	e0 8a 00 14 	brle	80004302 <calculate_actuating_variable+0x6a>
	{
		e += (w>x)?(-360*16):(360*16);
800042de:	ee fa ff f0 	ld.w	r10,r7[-16]
800042e2:	ee f9 ff ec 	ld.w	r9,r7[-20]
800042e6:	12 3a       	cp.w	r10,r9
800042e8:	e0 8a 00 05 	brle	800042f2 <calculate_actuating_variable+0x5a>
800042ec:	fe 79 e9 80 	mov	r9,-5760
800042f0:	c0 38       	rjmp	800042f6 <calculate_actuating_variable+0x5e>
800042f2:	e0 69 16 80 	mov	r9,5760
800042f6:	ee fa ff f4 	ld.w	r10,r7[-12]
800042fa:	f4 09 00 09 	add	r9,r10,r9
800042fe:	ef 49 ff f4 	st.w	r7[-12],r9
	}

	//e = e << PID_SHIFT_AMOUNT;
	
	if(_tmp->wind_up == WIND_UP_OFF) _tmp->e_int += e;
80004302:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004306:	72 29       	ld.w	r9,r9[0x8]
80004308:	58 09       	cp.w	r9,0
8000430a:	c0 b1       	brne	80004320 <calculate_actuating_variable+0x88>
8000430c:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004310:	72 1a       	ld.w	r10,r9[0x4]
80004312:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004316:	12 0a       	add	r10,r9
80004318:	ee f9 ff e8 	ld.w	r9,r7[-24]
8000431c:	93 1a       	st.w	r9[0x4],r10
8000431e:	c2 78       	rjmp	8000436c <calculate_actuating_variable+0xd4>
	else if(_tmp->wind_up == WIND_UP_NEG && e > 0) _tmp->e_int += e;
80004320:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004324:	72 29       	ld.w	r9,r9[0x8]
80004326:	58 29       	cp.w	r9,2
80004328:	c1 01       	brne	80004348 <calculate_actuating_variable+0xb0>
8000432a:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000432e:	58 09       	cp.w	r9,0
80004330:	e0 8a 00 0c 	brle	80004348 <calculate_actuating_variable+0xb0>
80004334:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004338:	72 1a       	ld.w	r10,r9[0x4]
8000433a:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000433e:	12 0a       	add	r10,r9
80004340:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004344:	93 1a       	st.w	r9[0x4],r10
80004346:	c1 38       	rjmp	8000436c <calculate_actuating_variable+0xd4>
	else if(_tmp->wind_up == WIND_UP_POS && e < 0) _tmp->e_int += e;
80004348:	ee f9 ff e8 	ld.w	r9,r7[-24]
8000434c:	72 29       	ld.w	r9,r9[0x8]
8000434e:	58 19       	cp.w	r9,1
80004350:	c0 e1       	brne	8000436c <calculate_actuating_variable+0xd4>
80004352:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004356:	58 09       	cp.w	r9,0
80004358:	c0 a4       	brge	8000436c <calculate_actuating_variable+0xd4>
8000435a:	ee f9 ff e8 	ld.w	r9,r7[-24]
8000435e:	72 1a       	ld.w	r10,r9[0x4]
80004360:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004364:	12 0a       	add	r10,r9
80004366:	ee f9 ff e8 	ld.w	r9,r7[-24]
8000436a:	93 1a       	st.w	r9[0x4],r10
	
		
	//Calculating the actuation variable out of the controlled system include a proportional, integration and a differentation part
	// y = KP * e + KI * INT(e,dt) + KD (de/dt)
	y = _set.p * e;
8000436c:	70 0a       	ld.w	r10,r8[0x0]
8000436e:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004372:	f4 09 02 49 	mul	r9,r10,r9
80004376:	ef 49 ff f8 	st.w	r7[-8],r9
	if (_set.i != 0) y += (_tmp->e_int * act_time) / _set.i;
8000437a:	70 19       	ld.w	r9,r8[0x4]
8000437c:	58 09       	cp.w	r9,0
8000437e:	c1 30       	breq	800043a4 <calculate_actuating_variable+0x10c>
80004380:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004384:	72 1a       	ld.w	r10,r9[0x4]
80004386:	4a 29       	lddpc	r9,8000440c <calculate_actuating_variable+0x174>
80004388:	72 09       	ld.w	r9,r9[0x0]
8000438a:	f4 09 02 49 	mul	r9,r10,r9
8000438e:	70 1a       	ld.w	r10,r8[0x4]
80004390:	f2 0a 0d 0a 	divu	r10,r9,r10
80004394:	14 99       	mov	r9,r10
80004396:	12 9a       	mov	r10,r9
80004398:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000439c:	f4 09 00 09 	add	r9,r10,r9
800043a0:	ef 49 ff f8 	st.w	r7[-8],r9
	y += _set.d *(e - _tmp->e_old)/act_time;
800043a4:	70 29       	ld.w	r9,r8[0x8]
800043a6:	ee f8 ff e8 	ld.w	r8,r7[-24]
800043aa:	70 08       	ld.w	r8,r8[0x0]
800043ac:	ee fa ff f4 	ld.w	r10,r7[-12]
800043b0:	f4 08 01 08 	sub	r8,r10,r8
800043b4:	f2 08 02 48 	mul	r8,r9,r8
800043b8:	49 59       	lddpc	r9,8000440c <calculate_actuating_variable+0x174>
800043ba:	72 09       	ld.w	r9,r9[0x0]
800043bc:	f0 09 0d 08 	divu	r8,r8,r9
800043c0:	10 99       	mov	r9,r8
800043c2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800043c6:	f2 08 00 08 	add	r8,r9,r8
800043ca:	ef 48 ff f8 	st.w	r7[-8],r8
	
	_tmp->wind_up = (y >= esc_timer_values.max_motorspeed)?WIND_UP_POS:(y <= 0)?WIND_UP_NEG:WIND_UP_OFF;
800043ce:	49 18       	lddpc	r8,80004410 <calculate_actuating_variable+0x178>
800043d0:	70 39       	ld.w	r9,r8[0xc]
800043d2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800043d6:	10 39       	cp.w	r9,r8
800043d8:	e0 8a 00 0b 	brle	800043ee <calculate_actuating_variable+0x156>
800043dc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800043e0:	58 08       	cp.w	r8,0
800043e2:	e0 89 00 04 	brgt	800043ea <calculate_actuating_variable+0x152>
800043e6:	30 28       	mov	r8,2
800043e8:	c0 28       	rjmp	800043ec <calculate_actuating_variable+0x154>
800043ea:	30 08       	mov	r8,0
800043ec:	c0 28       	rjmp	800043f0 <calculate_actuating_variable+0x158>
800043ee:	30 18       	mov	r8,1
800043f0:	ee f9 ff e8 	ld.w	r9,r7[-24]
800043f4:	93 28       	st.w	r9[0x8],r8
	
	//Speichern des Wertes fr die nchste Regelung
	//Save the Control Deviation for the next controlling cycle
	_tmp->e_old = e;
800043f6:	ee f8 ff e8 	ld.w	r8,r7[-24]
800043fa:	ee f9 ff f4 	ld.w	r9,r7[-12]
800043fe:	91 09       	st.w	r8[0x0],r9

	return y; // >> PID_SHIFT_AMOUNT;
80004400:	ee f8 ff f8 	ld.w	r8,r7[-8]
}
80004404:	10 9c       	mov	r12,r8
80004406:	2f ad       	sub	sp,-24
80004408:	e3 cd 80 80 	ldm	sp++,r7,pc
8000440c:	00 00       	add	r0,r0
8000440e:	05 14       	ld.sh	r4,r2++
80004410:	00 00       	add	r0,r0
80004412:	06 78       	tst	r8,r3

80004414 <pid_control>:
	
void pid_control()
{
80004414:	eb cd 40 c0 	pushm	r6-r7,lr
80004418:	1a 97       	mov	r7,sp
8000441a:	20 cd       	sub	sp,48
	ioport_toggle_pin_level(LED_B_SENS);
8000441c:	30 ec       	mov	r12,14
8000441e:	f0 1f 00 8a 	mcall	80004644 <pid_control+0x230>
	ioport_set_pin_level(GPIO_PA25, HIGH);
80004422:	30 1b       	mov	r11,1
80004424:	31 9c       	mov	r12,25
80004426:	f0 1f 00 89 	mcall	80004648 <pid_control+0x234>
		speed.position[MOTOR_POS_FL] = test_tmp.wind_up;
		speed.position[MOTOR_POS_FR] = test_w;
		speed.position[MOTOR_POS_BL] = a;
		speed.position[MOTOR_POS_BR] = test_tmp.e_int;
	#else
		sensor_euler =  sensor_read_euler();
8000442a:	fe f6 02 22 	ld.w	r6,pc[546]
8000442e:	ee c8 00 30 	sub	r8,r7,48
80004432:	10 9c       	mov	r12,r8
80004434:	f0 1f 00 87 	mcall	80004650 <pid_control+0x23c>
80004438:	0c 98       	mov	r8,r6
8000443a:	ee c9 00 30 	sub	r9,r7,48
8000443e:	30 6a       	mov	r10,6
80004440:	12 9b       	mov	r11,r9
80004442:	10 9c       	mov	r12,r8
80004444:	f0 1f 00 84 	mcall	80004654 <pid_control+0x240>
		struct bno055_euler_t volatile y = {0,0,0};
80004448:	30 08       	mov	r8,0
8000444a:	ef 58 ff ea 	st.h	r7[-22],r8
8000444e:	30 08       	mov	r8,0
80004450:	ef 58 ff ec 	st.h	r7[-20],r8
80004454:	30 08       	mov	r8,0
80004456:	ef 58 ff ee 	st.h	r7[-18],r8
		
		//throttle constant for the controller
		uint_fast32_t volatile _thr = 0;
8000445a:	30 08       	mov	r8,0
8000445c:	ef 48 ff e4 	st.w	r7[-28],r8
		static volatile pid_tmp r_tmp = {0,0,false};
	//	static pid_tmp thr_tmp = {0,0};
	
	
		//calculate all actuating variables 
		y.p = calculate_actuating_variable(set.pid_pitch, (app_euler.p<0)?app_euler.p+360*16:app_euler.p, (sensor_euler.p<0)?sensor_euler.p+360*16:sensor_euler.p, &p_tmp);
80004460:	4f b8       	lddpc	r8,8000464c <pid_control+0x238>
80004462:	90 28       	ld.sh	r8,r8[0x4]
80004464:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80004468:	30 08       	mov	r8,0
8000446a:	f0 09 19 00 	cp.h	r9,r8
8000446e:	c0 74       	brge	8000447c <pid_control+0x68>
80004470:	4f 78       	lddpc	r8,8000464c <pid_control+0x238>
80004472:	90 28       	ld.sh	r8,r8[0x4]
80004474:	5c 88       	casts.h	r8
80004476:	f0 cb e9 80 	sub	r11,r8,-5760
8000447a:	c0 58       	rjmp	80004484 <pid_control+0x70>
8000447c:	4f 48       	lddpc	r8,8000464c <pid_control+0x238>
8000447e:	90 28       	ld.sh	r8,r8[0x4]
80004480:	5c 88       	casts.h	r8
80004482:	10 9b       	mov	r11,r8
80004484:	4f 58       	lddpc	r8,80004658 <pid_control+0x244>
80004486:	90 28       	ld.sh	r8,r8[0x4]
80004488:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
8000448c:	30 08       	mov	r8,0
8000448e:	f0 09 19 00 	cp.h	r9,r8
80004492:	c0 74       	brge	800044a0 <pid_control+0x8c>
80004494:	4f 18       	lddpc	r8,80004658 <pid_control+0x244>
80004496:	90 28       	ld.sh	r8,r8[0x4]
80004498:	5c 88       	casts.h	r8
8000449a:	f0 cc e9 80 	sub	r12,r8,-5760
8000449e:	c0 58       	rjmp	800044a8 <pid_control+0x94>
800044a0:	4e e8       	lddpc	r8,80004658 <pid_control+0x244>
800044a2:	90 28       	ld.sh	r8,r8[0x4]
800044a4:	5c 88       	casts.h	r8
800044a6:	10 9c       	mov	r12,r8
800044a8:	4e d8       	lddpc	r8,8000465c <pid_control+0x248>
800044aa:	20 3d       	sub	sp,12
800044ac:	1a 99       	mov	r9,sp
800044ae:	12 9a       	mov	r10,r9
800044b0:	f0 ce ff f0 	sub	lr,r8,-16
800044b4:	fc e8 00 00 	ld.d	r8,lr[0]
800044b8:	f4 e9 00 00 	st.d	r10[0],r8
800044bc:	7c 28       	ld.w	r8,lr[0x8]
800044be:	95 28       	st.w	r10[0x8],r8
800044c0:	4e 8a       	lddpc	r10,80004660 <pid_control+0x24c>
800044c2:	f0 1f 00 69 	mcall	80004664 <pid_control+0x250>
800044c6:	2f dd       	sub	sp,-12
800044c8:	18 98       	mov	r8,r12
800044ca:	5c 88       	casts.h	r8
800044cc:	ef 58 ff ee 	st.h	r7[-18],r8
		y.r = calculate_actuating_variable(set.pid_roll, app_euler.r, sensor_euler.r, &r_tmp);
800044d0:	4d f8       	lddpc	r8,8000464c <pid_control+0x238>
800044d2:	90 18       	ld.sh	r8,r8[0x2]
800044d4:	5c 88       	casts.h	r8
800044d6:	10 9e       	mov	lr,r8
800044d8:	4e 08       	lddpc	r8,80004658 <pid_control+0x244>
800044da:	90 18       	ld.sh	r8,r8[0x2]
800044dc:	5c 88       	casts.h	r8
800044de:	10 9c       	mov	r12,r8
800044e0:	4d f8       	lddpc	r8,8000465c <pid_control+0x248>
800044e2:	20 3d       	sub	sp,12
800044e4:	1a 99       	mov	r9,sp
800044e6:	12 9a       	mov	r10,r9
800044e8:	f0 cb ff e4 	sub	r11,r8,-28
800044ec:	f6 e8 00 00 	ld.d	r8,r11[0]
800044f0:	f4 e9 00 00 	st.d	r10[0],r8
800044f4:	76 28       	ld.w	r8,r11[0x8]
800044f6:	95 28       	st.w	r10[0x8],r8
800044f8:	4d ca       	lddpc	r10,80004668 <pid_control+0x254>
800044fa:	1c 9b       	mov	r11,lr
800044fc:	f0 1f 00 5a 	mcall	80004664 <pid_control+0x250>
80004500:	2f dd       	sub	sp,-12
80004502:	18 98       	mov	r8,r12
80004504:	5c 88       	casts.h	r8
80004506:	ef 58 ff ec 	st.h	r7[-20],r8
		y.h = calculate_actuating_variable(set.pid_yaw, app_euler.h, sensor_euler.h, &h_tmp);
8000450a:	4d 18       	lddpc	r8,8000464c <pid_control+0x238>
8000450c:	90 08       	ld.sh	r8,r8[0x0]
8000450e:	5c 88       	casts.h	r8
80004510:	10 9e       	mov	lr,r8
80004512:	4d 28       	lddpc	r8,80004658 <pid_control+0x244>
80004514:	90 08       	ld.sh	r8,r8[0x0]
80004516:	5c 88       	casts.h	r8
80004518:	10 9c       	mov	r12,r8
8000451a:	4d 18       	lddpc	r8,8000465c <pid_control+0x248>
8000451c:	20 3d       	sub	sp,12
8000451e:	1a 99       	mov	r9,sp
80004520:	12 9a       	mov	r10,r9
80004522:	f0 cb ff fc 	sub	r11,r8,-4
80004526:	f6 e8 00 00 	ld.d	r8,r11[0]
8000452a:	f4 e9 00 00 	st.d	r10[0],r8
8000452e:	76 28       	ld.w	r8,r11[0x8]
80004530:	95 28       	st.w	r10[0x8],r8
80004532:	4c fa       	lddpc	r10,8000466c <pid_control+0x258>
80004534:	1c 9b       	mov	r11,lr
80004536:	f0 1f 00 4c 	mcall	80004664 <pid_control+0x250>
8000453a:	2f dd       	sub	sp,-12
8000453c:	18 98       	mov	r8,r12
8000453e:	5c 88       	casts.h	r8
80004540:	ef 58 ff ea 	st.h	r7[-22],r8
		//int_fast32_t throttle = calculate_actuating_variable(set.pid_throttle, throotle, _thr, &thr_tmp);
	
		#ifdef USART_DEBUG
			char str[10];
			sprintf(&str,"%i\t%i\t%i\n", p_tmp.e_old, r_tmp.e_old, h_tmp.e_old);
80004544:	4c a8       	lddpc	r8,8000466c <pid_control+0x258>
80004546:	70 0b       	ld.w	r11,r8[0x0]
80004548:	4c 88       	lddpc	r8,80004668 <pid_control+0x254>
8000454a:	70 0a       	ld.w	r10,r8[0x0]
8000454c:	4c 58       	lddpc	r8,80004660 <pid_control+0x24c>
8000454e:	70 09       	ld.w	r9,r8[0x0]
80004550:	ee c8 00 28 	sub	r8,r7,40
80004554:	1a db       	st.w	--sp,r11
80004556:	1a da       	st.w	--sp,r10
80004558:	1a d9       	st.w	--sp,r9
8000455a:	4c 6b       	lddpc	r11,80004670 <pid_control+0x25c>
8000455c:	10 9c       	mov	r12,r8
8000455e:	f0 1f 00 46 	mcall	80004674 <pid_control+0x260>
80004562:	2f dd       	sub	sp,-12
			usart_write_line(USART,str);
80004564:	ee c8 00 28 	sub	r8,r7,40
80004568:	10 9b       	mov	r11,r8
8000456a:	fe 7c 30 00 	mov	r12,-53248
8000456e:	f0 1f 00 43 	mcall	80004678 <pid_control+0x264>
		#endif
	
		//Add all actuating variables to the motor speeds
		int_fast32_t _esc0 =	 y.r	+	 y.h	+	-y.p	+	throotle;
80004572:	ef 08 ff ec 	ld.sh	r8,r7[-20]
80004576:	5c 88       	casts.h	r8
80004578:	10 99       	mov	r9,r8
8000457a:	ef 08 ff ea 	ld.sh	r8,r7[-22]
8000457e:	5c 88       	casts.h	r8
80004580:	10 09       	add	r9,r8
80004582:	ef 08 ff ee 	ld.sh	r8,r7[-18]
80004586:	5c 88       	casts.h	r8
80004588:	f2 08 01 08 	sub	r8,r9,r8
8000458c:	10 99       	mov	r9,r8
8000458e:	4b c8       	lddpc	r8,8000467c <pid_control+0x268>
80004590:	70 08       	ld.w	r8,r8[0x0]
80004592:	f2 08 00 08 	add	r8,r9,r8
80004596:	ef 48 ff f0 	st.w	r7[-16],r8
		int_fast32_t _esc1 =	-y.r	+	-y.h	+	-y.p	+	throotle;
8000459a:	ef 08 ff ec 	ld.sh	r8,r7[-20]
8000459e:	5c 88       	casts.h	r8
800045a0:	f0 09 11 00 	rsub	r9,r8,0
800045a4:	ef 08 ff ea 	ld.sh	r8,r7[-22]
800045a8:	5c 88       	casts.h	r8
800045aa:	10 19       	sub	r9,r8
800045ac:	ef 08 ff ee 	ld.sh	r8,r7[-18]
800045b0:	5c 88       	casts.h	r8
800045b2:	f2 08 01 08 	sub	r8,r9,r8
800045b6:	10 99       	mov	r9,r8
800045b8:	4b 18       	lddpc	r8,8000467c <pid_control+0x268>
800045ba:	70 08       	ld.w	r8,r8[0x0]
800045bc:	f2 08 00 08 	add	r8,r9,r8
800045c0:	ef 48 ff f4 	st.w	r7[-12],r8
		int_fast32_t _esc2 =	 y.r	+	-y.h	+	 y.p	+	throotle;
800045c4:	ef 08 ff ec 	ld.sh	r8,r7[-20]
800045c8:	5c 88       	casts.h	r8
800045ca:	10 99       	mov	r9,r8
800045cc:	ef 08 ff ea 	ld.sh	r8,r7[-22]
800045d0:	5c 88       	casts.h	r8
800045d2:	10 19       	sub	r9,r8
800045d4:	ef 08 ff ee 	ld.sh	r8,r7[-18]
800045d8:	5c 88       	casts.h	r8
800045da:	f2 08 00 08 	add	r8,r9,r8
800045de:	10 99       	mov	r9,r8
800045e0:	4a 78       	lddpc	r8,8000467c <pid_control+0x268>
800045e2:	70 08       	ld.w	r8,r8[0x0]
800045e4:	f2 08 00 08 	add	r8,r9,r8
800045e8:	ef 48 ff f8 	st.w	r7[-8],r8
		int_fast32_t _esc3 =	-y.r	+	 y.h	+	 y.p	+	throotle;
800045ec:	ef 08 ff ea 	ld.sh	r8,r7[-22]
800045f0:	5c 88       	casts.h	r8
800045f2:	10 99       	mov	r9,r8
800045f4:	ef 08 ff ec 	ld.sh	r8,r7[-20]
800045f8:	5c 88       	casts.h	r8
800045fa:	10 19       	sub	r9,r8
800045fc:	ef 08 ff ee 	ld.sh	r8,r7[-18]
80004600:	5c 88       	casts.h	r8
80004602:	f2 08 00 08 	add	r8,r9,r8
80004606:	10 99       	mov	r9,r8
80004608:	49 d8       	lddpc	r8,8000467c <pid_control+0x268>
8000460a:	70 08       	ld.w	r8,r8[0x0]
8000460c:	f2 08 00 08 	add	r8,r9,r8
80004610:	ef 48 ff fc 	st.w	r7[-4],r8
	
		//TODO: check
	
		speed.position[MOTOR_POS_FL] = _esc0;
80004614:	49 b8       	lddpc	r8,80004680 <pid_control+0x26c>
80004616:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000461a:	91 09       	st.w	r8[0x0],r9
		speed.position[MOTOR_POS_FR] = _esc1;
8000461c:	49 98       	lddpc	r8,80004680 <pid_control+0x26c>
8000461e:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004622:	91 19       	st.w	r8[0x4],r9
		speed.position[MOTOR_POS_BL] = _esc2;
80004624:	49 78       	lddpc	r8,80004680 <pid_control+0x26c>
80004626:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000462a:	91 29       	st.w	r8[0x8],r9
		speed.position[MOTOR_POS_BR] = _esc3;
8000462c:	49 58       	lddpc	r8,80004680 <pid_control+0x26c>
8000462e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004632:	91 39       	st.w	r8[0xc],r9
		
	#endif
	//set_motor_speeds(speed);
	ioport_set_pin_level(GPIO_PA25, LOW);
80004634:	30 0b       	mov	r11,0
80004636:	31 9c       	mov	r12,25
80004638:	f0 1f 00 04 	mcall	80004648 <pid_control+0x234>
}
8000463c:	2f 4d       	sub	sp,-48
8000463e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004642:	00 00       	add	r0,r0
80004644:	80 00       	ld.sh	r0,r0[0x0]
80004646:	42 0e       	lddsp	lr,sp[0x80]
80004648:	80 00       	ld.sh	r0,r0[0x0]
8000464a:	41 5c       	lddsp	r12,sp[0x54]
8000464c:	00 00       	add	r0,r0
8000464e:	06 a6       	st.w	r3++,r6
80004650:	80 00       	ld.sh	r0,r0[0x0]
80004652:	53 1c       	stdsp	sp[0xc4],r12
80004654:	80 00       	ld.sh	r0,r0[0x0]
80004656:	73 40       	ld.w	r0,r9[0x50]
80004658:	00 00       	add	r0,r0
8000465a:	06 a0       	st.w	r3++,r0
8000465c:	00 00       	add	r0,r0
8000465e:	07 1c       	ld.sh	r12,r3++
80004660:	00 00       	add	r0,r0
80004662:	05 18       	ld.sh	r8,r2++
80004664:	80 00       	ld.sh	r0,r0[0x0]
80004666:	42 98       	lddsp	r8,sp[0xa4]
80004668:	00 00       	add	r0,r0
8000466a:	05 24       	ld.uh	r4,r2++
8000466c:	00 00       	add	r0,r0
8000466e:	05 30       	ld.ub	r0,r2++
80004670:	80 00       	ld.sh	r0,r0[0x0]
80004672:	41 50       	lddsp	r0,sp[0x54]
80004674:	80 00       	ld.sh	r0,r0[0x0]
80004676:	74 88       	ld.w	r8,r10[0x20]
80004678:	80 00       	ld.sh	r0,r0[0x0]
8000467a:	6b 30       	ld.w	r0,r5[0x4c]
8000467c:	00 00       	add	r0,r0
8000467e:	06 64       	and	r4,r3
80004680:	00 00       	add	r0,r0
80004682:	06 68       	and	r8,r3

80004684 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
80004684:	eb cd 40 80 	pushm	r7,lr
80004688:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
8000468a:	e0 68 0e 00 	mov	r8,3584
8000468e:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80004692:	10 9c       	mov	r12,r8
80004694:	e3 cd 80 80 	ldm	sp++,r7,pc

80004698 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
80004698:	eb cd 40 80 	pushm	r7,lr
8000469c:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
8000469e:	f0 1f 00 04 	mcall	800046ac <sysclk_get_cpu_hz+0x14>
800046a2:	18 98       	mov	r8,r12
800046a4:	a3 88       	lsr	r8,0x2
}
800046a6:	10 9c       	mov	r12,r8
800046a8:	e3 cd 80 80 	ldm	sp++,r7,pc
800046ac:	80 00       	ld.sh	r0,r0[0x0]
800046ae:	46 84       	lddsp	r4,sp[0x1a0]

800046b0 <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
800046b0:	eb cd 40 80 	pushm	r7,lr
800046b4:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
800046b6:	f0 1f 00 04 	mcall	800046c4 <sysclk_get_pba_hz+0x14>
800046ba:	18 98       	mov	r8,r12
800046bc:	a3 88       	lsr	r8,0x2
}
800046be:	10 9c       	mov	r12,r8
800046c0:	e3 cd 80 80 	ldm	sp++,r7,pc
800046c4:	80 00       	ld.sh	r0,r0[0x0]
800046c6:	46 84       	lddsp	r4,sp[0x1a0]

800046c8 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
800046c8:	eb cd 40 80 	pushm	r7,lr
800046cc:	1a 97       	mov	r7,sp
800046ce:	20 1d       	sub	sp,4
800046d0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
800046d4:	ee fb ff fc 	ld.w	r11,r7[-4]
800046d8:	30 1c       	mov	r12,1
800046da:	f0 1f 00 03 	mcall	800046e4 <sysclk_enable_hsb_module+0x1c>
}
800046de:	2f fd       	sub	sp,-4
800046e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800046e4:	80 00       	ld.sh	r0,r0[0x0]
800046e6:	5e b0       	rethi	r0

800046e8 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
800046e8:	eb cd 40 80 	pushm	r7,lr
800046ec:	1a 97       	mov	r7,sp
800046ee:	20 1d       	sub	sp,4
800046f0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
800046f4:	ee fb ff fc 	ld.w	r11,r7[-4]
800046f8:	30 2c       	mov	r12,2
800046fa:	f0 1f 00 03 	mcall	80004704 <sysclk_enable_pba_module+0x1c>
}
800046fe:	2f fd       	sub	sp,-4
80004700:	e3 cd 80 80 	ldm	sp++,r7,pc
80004704:	80 00       	ld.sh	r0,r0[0x0]
80004706:	5e b0       	rethi	r0

80004708 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80004708:	eb cd 40 80 	pushm	r7,lr
8000470c:	1a 97       	mov	r7,sp
8000470e:	20 1d       	sub	sp,4
80004710:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80004714:	ee fb ff fc 	ld.w	r11,r7[-4]
80004718:	30 3c       	mov	r12,3
8000471a:	f0 1f 00 03 	mcall	80004724 <sysclk_enable_pbb_module+0x1c>
}
8000471e:	2f fd       	sub	sp,-4
80004720:	e3 cd 80 80 	ldm	sp++,r7,pc
80004724:	80 00       	ld.sh	r0,r0[0x0]
80004726:	5e b0       	rethi	r0

80004728 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80004728:	eb cd 40 80 	pushm	r7,lr
8000472c:	1a 97       	mov	r7,sp
8000472e:	20 1d       	sub	sp,4
80004730:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80004734:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004738:	fe 58 38 00 	cp.w	r8,-51200
8000473c:	e0 80 00 8a 	breq	80004850 <sysclk_enable_peripheral_clock+0x128>
80004740:	e0 8b 00 33 	brhi	800047a6 <sysclk_enable_peripheral_clock+0x7e>
80004744:	fe 58 14 00 	cp.w	r8,-60416
80004748:	c6 80       	breq	80004818 <sysclk_enable_peripheral_clock+0xf0>
8000474a:	e0 8b 00 18 	brhi	8000477a <sysclk_enable_peripheral_clock+0x52>
8000474e:	fe 48 14 00 	cp.w	r8,-125952
80004752:	e0 80 00 be 	breq	800048ce <sysclk_enable_peripheral_clock+0x1a6>
80004756:	e0 8b 00 0b 	brhi	8000476c <sysclk_enable_peripheral_clock+0x44>
8000475a:	fe 48 00 00 	cp.w	r8,-131072
8000475e:	e0 80 00 ad 	breq	800048b8 <sysclk_enable_peripheral_clock+0x190>
80004762:	fe 48 10 00 	cp.w	r8,-126976
80004766:	e0 80 00 b0 	breq	800048c6 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000476a:	cb 98       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000476c:	fe 58 00 00 	cp.w	r8,-65536
80004770:	c4 90       	breq	80004802 <sysclk_enable_peripheral_clock+0xda>
80004772:	fe 58 10 00 	cp.w	r8,-61440
80004776:	c4 d0       	breq	80004810 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004778:	cb 28       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000477a:	fe 58 20 00 	cp.w	r8,-57344
8000477e:	c5 90       	breq	80004830 <sysclk_enable_peripheral_clock+0x108>
80004780:	e0 8b 00 09 	brhi	80004792 <sysclk_enable_peripheral_clock+0x6a>
80004784:	fe 58 18 00 	cp.w	r8,-59392
80004788:	c4 c0       	breq	80004820 <sysclk_enable_peripheral_clock+0xf8>
8000478a:	fe 58 1c 00 	cp.w	r8,-58368
8000478e:	c4 d0       	breq	80004828 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004790:	ca 68       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004792:	fe 58 30 00 	cp.w	r8,-53248
80004796:	c5 50       	breq	80004840 <sysclk_enable_peripheral_clock+0x118>
80004798:	fe 58 34 00 	cp.w	r8,-52224
8000479c:	c5 60       	breq	80004848 <sysclk_enable_peripheral_clock+0x120>
8000479e:	fe 58 28 00 	cp.w	r8,-55296
800047a2:	c4 b0       	breq	80004838 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800047a4:	c9 c8       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800047a6:	fe 58 50 00 	cp.w	r8,-45056
800047aa:	c6 b0       	breq	80004880 <sysclk_enable_peripheral_clock+0x158>
800047ac:	e0 8b 00 15 	brhi	800047d6 <sysclk_enable_peripheral_clock+0xae>
800047b0:	fe 58 44 00 	cp.w	r8,-48128
800047b4:	c5 a0       	breq	80004868 <sysclk_enable_peripheral_clock+0x140>
800047b6:	e0 8b 00 09 	brhi	800047c8 <sysclk_enable_peripheral_clock+0xa0>
800047ba:	fe 58 3c 00 	cp.w	r8,-50176
800047be:	c4 d0       	breq	80004858 <sysclk_enable_peripheral_clock+0x130>
800047c0:	fe 58 40 00 	cp.w	r8,-49152
800047c4:	c4 e0       	breq	80004860 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800047c6:	c8 b8       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800047c8:	fe 58 48 00 	cp.w	r8,-47104
800047cc:	c5 20       	breq	80004870 <sysclk_enable_peripheral_clock+0x148>
800047ce:	fe 58 4c 00 	cp.w	r8,-46080
800047d2:	c5 30       	breq	80004878 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800047d4:	c8 48       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800047d6:	fe 58 5c 00 	cp.w	r8,-41984
800047da:	c5 f0       	breq	80004898 <sysclk_enable_peripheral_clock+0x170>
800047dc:	e0 8b 00 09 	brhi	800047ee <sysclk_enable_peripheral_clock+0xc6>
800047e0:	fe 58 54 00 	cp.w	r8,-44032
800047e4:	c5 20       	breq	80004888 <sysclk_enable_peripheral_clock+0x160>
800047e6:	fe 58 58 00 	cp.w	r8,-43008
800047ea:	c5 30       	breq	80004890 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800047ec:	c7 88       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800047ee:	fe 58 64 00 	cp.w	r8,-39936
800047f2:	c5 b0       	breq	800048a8 <sysclk_enable_peripheral_clock+0x180>
800047f4:	fe 58 68 00 	cp.w	r8,-38912
800047f8:	c5 c0       	breq	800048b0 <sysclk_enable_peripheral_clock+0x188>
800047fa:	fe 58 60 00 	cp.w	r8,-40960
800047fe:	c5 10       	breq	800048a0 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004800:	c6 e8       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80004802:	30 4c       	mov	r12,4
80004804:	f0 1f 00 38 	mcall	800048e4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80004808:	30 0c       	mov	r12,0
8000480a:	f0 1f 00 38 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000480e:	c6 78       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80004810:	30 1c       	mov	r12,1
80004812:	f0 1f 00 36 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004816:	c6 38       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80004818:	30 2c       	mov	r12,2
8000481a:	f0 1f 00 34 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000481e:	c5 f8       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80004820:	30 3c       	mov	r12,3
80004822:	f0 1f 00 32 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004826:	c5 b8       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80004828:	30 4c       	mov	r12,4
8000482a:	f0 1f 00 30 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000482e:	c5 78       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80004830:	30 5c       	mov	r12,5
80004832:	f0 1f 00 2e 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004836:	c5 38       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80004838:	30 6c       	mov	r12,6
8000483a:	f0 1f 00 2c 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000483e:	c4 f8       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80004840:	30 7c       	mov	r12,7
80004842:	f0 1f 00 2a 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004846:	c4 b8       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80004848:	30 8c       	mov	r12,8
8000484a:	f0 1f 00 28 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000484e:	c4 78       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80004850:	30 9c       	mov	r12,9
80004852:	f0 1f 00 26 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004856:	c4 38       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80004858:	30 ac       	mov	r12,10
8000485a:	f0 1f 00 24 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000485e:	c3 f8       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80004860:	30 bc       	mov	r12,11
80004862:	f0 1f 00 22 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004866:	c3 b8       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80004868:	30 cc       	mov	r12,12
8000486a:	f0 1f 00 20 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000486e:	c3 78       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80004870:	30 dc       	mov	r12,13
80004872:	f0 1f 00 1e 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004876:	c3 38       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80004878:	30 ec       	mov	r12,14
8000487a:	f0 1f 00 1c 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000487e:	c2 f8       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80004880:	30 fc       	mov	r12,15
80004882:	f0 1f 00 1a 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004886:	c2 b8       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80004888:	31 0c       	mov	r12,16
8000488a:	f0 1f 00 18 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000488e:	c2 78       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80004890:	31 1c       	mov	r12,17
80004892:	f0 1f 00 16 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004896:	c2 38       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80004898:	31 2c       	mov	r12,18
8000489a:	f0 1f 00 14 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000489e:	c1 f8       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
800048a0:	31 3c       	mov	r12,19
800048a2:	f0 1f 00 12 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800048a6:	c1 b8       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
800048a8:	31 4c       	mov	r12,20
800048aa:	f0 1f 00 10 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800048ae:	c1 78       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
800048b0:	31 5c       	mov	r12,21
800048b2:	f0 1f 00 0e 	mcall	800048e8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800048b6:	c1 38       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
800048b8:	30 3c       	mov	r12,3
800048ba:	f0 1f 00 0b 	mcall	800048e4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
800048be:	30 0c       	mov	r12,0
800048c0:	f0 1f 00 0b 	mcall	800048ec <sysclk_enable_peripheral_clock+0x1c4>
		break;
800048c4:	c0 c8       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
800048c6:	30 1c       	mov	r12,1
800048c8:	f0 1f 00 09 	mcall	800048ec <sysclk_enable_peripheral_clock+0x1c4>
		break;
800048cc:	c0 88       	rjmp	800048dc <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
800048ce:	30 0c       	mov	r12,0
800048d0:	f0 1f 00 05 	mcall	800048e4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
800048d4:	30 2c       	mov	r12,2
800048d6:	f0 1f 00 06 	mcall	800048ec <sysclk_enable_peripheral_clock+0x1c4>
		break;
800048da:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
800048dc:	2f fd       	sub	sp,-4
800048de:	e3 cd 80 80 	ldm	sp++,r7,pc
800048e2:	00 00       	add	r0,r0
800048e4:	80 00       	ld.sh	r0,r0[0x0]
800048e6:	46 c8       	lddsp	r8,sp[0x1b0]
800048e8:	80 00       	ld.sh	r0,r0[0x0]
800048ea:	46 e8       	lddsp	r8,sp[0x1b8]
800048ec:	80 00       	ld.sh	r0,r0[0x0]
800048ee:	47 08       	lddsp	r8,sp[0x1c0]

800048f0 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
800048f0:	eb cd 40 80 	pushm	r7,lr
800048f4:	1a 97       	mov	r7,sp
800048f6:	20 cd       	sub	sp,48
800048f8:	ef 4c ff d4 	st.w	r7[-44],r12
800048fc:	ef 4b ff d0 	st.w	r7[-48],r11
80004900:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004904:	ef 48 ff dc 	st.w	r7[-36],r8
80004908:	ee f8 ff d0 	ld.w	r8,r7[-48]
8000490c:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80004910:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004914:	58 18       	cp.w	r8,1
80004916:	c2 11       	brne	80004958 <ioport_set_pin_dir+0x68>
80004918:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000491c:	ef 48 ff e0 	st.w	r7[-32],r8
80004920:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004924:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004928:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000492c:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000492e:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004932:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004936:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004938:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
8000493c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004940:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004944:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004948:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000494c:	30 1a       	mov	r10,1
8000494e:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80004952:	f1 49 00 44 	st.w	r8[68],r9
80004956:	c2 48       	rjmp	8000499e <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80004958:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000495c:	58 08       	cp.w	r8,0
8000495e:	c2 01       	brne	8000499e <ioport_set_pin_dir+0xae>
80004960:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004964:	ef 48 ff f0 	st.w	r7[-16],r8
80004968:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000496c:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004970:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004974:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004976:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000497a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000497e:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004980:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80004984:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004988:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000498c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004990:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004994:	30 1a       	mov	r10,1
80004996:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
8000499a:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
8000499e:	2f 4d       	sub	sp,-48
800049a0:	e3 cd 80 80 	ldm	sp++,r7,pc

800049a4 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
800049a4:	eb cd 40 80 	pushm	r7,lr
800049a8:	1a 97       	mov	r7,sp
800049aa:	20 cd       	sub	sp,48
800049ac:	ef 4c ff d4 	st.w	r7[-44],r12
800049b0:	16 98       	mov	r8,r11
800049b2:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
800049b6:	ef 38 ff d0 	ld.ub	r8,r7[-48]
800049ba:	ee f9 ff d4 	ld.w	r9,r7[-44]
800049be:	ef 49 ff dc 	st.w	r7[-36],r9
800049c2:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
800049c6:	ef 39 ff db 	ld.ub	r9,r7[-37]
800049ca:	30 08       	mov	r8,0
800049cc:	f0 09 18 00 	cp.b	r9,r8
800049d0:	c2 10       	breq	80004a12 <ioport_set_pin_level+0x6e>
800049d2:	ee f8 ff dc 	ld.w	r8,r7[-36]
800049d6:	ef 48 ff e0 	st.w	r7[-32],r8
800049da:	ee f8 ff e0 	ld.w	r8,r7[-32]
800049de:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800049e2:	ee f8 ff e4 	ld.w	r8,r7[-28]
800049e6:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800049e8:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800049ec:	ee f8 ff e8 	ld.w	r8,r7[-24]
800049f0:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800049f2:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
800049f6:	ee f9 ff dc 	ld.w	r9,r7[-36]
800049fa:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800049fe:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004a02:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004a06:	30 1a       	mov	r10,1
80004a08:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80004a0c:	f1 49 00 54 	st.w	r8[84],r9
80004a10:	c2 08       	rjmp	80004a50 <ioport_set_pin_level+0xac>
80004a12:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004a16:	ef 48 ff f0 	st.w	r7[-16],r8
80004a1a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004a1e:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004a22:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004a26:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004a28:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004a2c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004a30:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004a32:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80004a36:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004a3a:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004a3e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004a42:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004a46:	30 1a       	mov	r10,1
80004a48:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80004a4c:	f1 49 00 58 	st.w	r8[88],r9
}
80004a50:	2f 4d       	sub	sp,-48
80004a52:	e3 cd 80 80 	ldm	sp++,r7,pc
80004a56:	d7 03       	nop

80004a58 <sensor_init>:
#include "settings_t.h"

volatile bno055_reg_page0_t sensor_reg_page0;
volatile bno055_reg_page1_t sensor_reg_page1;

void sensor_init(void){
80004a58:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80004a5c:	1a 97       	mov	r7,sp
80004a5e:	fa cd 00 b8 	sub	sp,sp,184
	//ioport_set_pin_dir(BOOT_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(ADDR0_SENS, IOPORT_DIR_OUTPUT);
80004a62:	30 1b       	mov	r11,1
80004a64:	31 0c       	mov	r12,16
80004a66:	f0 1f 01 41 	mcall	80004f68 <sensor_init+0x510>
	ioport_set_pin_dir(RST_SENS, IOPORT_DIR_OUTPUT);
80004a6a:	30 1b       	mov	r11,1
80004a6c:	30 8c       	mov	r12,8
80004a6e:	f0 1f 01 3f 	mcall	80004f68 <sensor_init+0x510>
	ioport_set_pin_dir(INT_SENS, IOPORT_DIR_INPUT);
80004a72:	30 0b       	mov	r11,0
80004a74:	30 dc       	mov	r12,13
80004a76:	f0 1f 01 3d 	mcall	80004f68 <sensor_init+0x510>
	
	sensor_led_init();
80004a7a:	f0 1f 01 3d 	mcall	80004f6c <sensor_init+0x514>
	
	//TODO: CHECK BOOT_SENS PIN LEVEL (NOT HIGH??)
	
	//ioport_set_pin_level(BOOT_SENS, HIGH);
	ioport_set_pin_level(ADDR0_SENS, ADDR0_SENS_LEVEL);
80004a7e:	30 0b       	mov	r11,0
80004a80:	31 0c       	mov	r12,16
80004a82:	f0 1f 01 3c 	mcall	80004f70 <sensor_init+0x518>
	ioport_set_pin_level(RST_SENS, LOW);
80004a86:	30 0b       	mov	r11,0
80004a88:	30 8c       	mov	r12,8
80004a8a:	f0 1f 01 3a 	mcall	80004f70 <sensor_init+0x518>
	
	sysclk_enable_peripheral_clock(TWI_SENS);
80004a8e:	fe 7c 40 00 	mov	r12,-49152
80004a92:	f0 1f 01 39 	mcall	80004f74 <sensor_init+0x51c>
	
	static const gpio_map_t TWI_GPIO_MAP =	{{SDA_SENS, SDA_SENS_PER_FUNC},{SCL_SENS, SCL_SENS_PER_FUNC}};
	gpio_enable_module(TWI_GPIO_MAP,2);
80004a96:	30 2b       	mov	r11,2
80004a98:	fe fc 04 e0 	ld.w	r12,pc[1248]
80004a9c:	f0 1f 01 38 	mcall	80004f7c <sensor_init+0x524>
	
	twim_options_t _twi_opt;
	_twi_opt.chip = BNO055_TWI_ADDR_SENSOR;
80004aa0:	32 88       	mov	r8,40
80004aa2:	ef 48 ff 98 	st.w	r7[-104],r8
	_twi_opt.pba_hz = sysclk_get_pba_hz();
80004aa6:	f0 1f 01 37 	mcall	80004f80 <sensor_init+0x528>
80004aaa:	18 98       	mov	r8,r12
80004aac:	ef 48 ff 90 	st.w	r7[-112],r8
	_twi_opt.smbus = false;
80004ab0:	30 08       	mov	r8,0
80004ab2:	ef 68 ff 9c 	st.b	r7[-100],r8
	_twi_opt.speed = TWI_SENS_SPEED;
80004ab6:	e6 68 1a 80 	mov	r8,400000
80004aba:	ef 48 ff 94 	st.w	r7[-108],r8
	
	cpu_delay_ms(5,sysclk_get_cpu_hz());
80004abe:	f0 1f 01 32 	mcall	80004f84 <sensor_init+0x52c>
80004ac2:	18 98       	mov	r8,r12
80004ac4:	30 59       	mov	r9,5
80004ac6:	ef 49 ff a4 	st.w	r7[-92],r9
80004aca:	ef 48 ff a0 	st.w	r7[-96],r8
80004ace:	ee f8 ff a4 	ld.w	r8,r7[-92]
80004ad2:	ef 48 ff ac 	st.w	r7[-84],r8
80004ad6:	ee f8 ff a0 	ld.w	r8,r7[-96]
80004ada:	ef 48 ff a8 	st.w	r7[-88],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80004ade:	ee fc ff ac 	ld.w	r12,r7[-84]
80004ae2:	ef 4c ff 54 	st.w	r7[-172],r12
80004ae6:	30 0b       	mov	r11,0
80004ae8:	ef 4b ff 50 	st.w	r7[-176],r11
80004aec:	ee f9 ff a8 	ld.w	r9,r7[-88]
80004af0:	ef 49 ff 4c 	st.w	r7[-180],r9
80004af4:	30 08       	mov	r8,0
80004af6:	ef 48 ff 48 	st.w	r7[-184],r8
80004afa:	ee fa ff 50 	ld.w	r10,r7[-176]
80004afe:	ee fc ff 4c 	ld.w	r12,r7[-180]
80004b02:	b9 3a       	mul	r10,r12
80004b04:	ee f8 ff 48 	ld.w	r8,r7[-184]
80004b08:	ee fb ff 54 	ld.w	r11,r7[-172]
80004b0c:	b7 38       	mul	r8,r11
80004b0e:	10 0a       	add	r10,r8
80004b10:	ee fc ff 54 	ld.w	r12,r7[-172]
80004b14:	ee fb ff 4c 	ld.w	r11,r7[-180]
80004b18:	f8 0b 06 48 	mulu.d	r8,r12,r11
80004b1c:	12 0a       	add	r10,r9
80004b1e:	14 99       	mov	r9,r10
80004b20:	e0 6a 03 e7 	mov	r10,999
80004b24:	30 0b       	mov	r11,0
80004b26:	f0 0a 00 0a 	add	r10,r8,r10
80004b2a:	f2 0b 00 4b 	adc	r11,r9,r11
80004b2e:	e0 68 03 e8 	mov	r8,1000
80004b32:	30 09       	mov	r9,0
80004b34:	f0 1f 01 15 	mcall	80004f88 <sensor_init+0x530>
80004b38:	14 98       	mov	r8,r10
80004b3a:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80004b3c:	ef 48 ff b4 	st.w	r7[-76],r8
80004b40:	ee c8 00 98 	sub	r8,r7,152
80004b44:	ef 48 ff b0 	st.w	r7[-80],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004b48:	e1 b8 00 42 	mfsr	r8,0x108
80004b4c:	10 99       	mov	r9,r8
80004b4e:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004b52:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004b54:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004b58:	70 09       	ld.w	r9,r8[0x0]
80004b5a:	ee f8 ff b4 	ld.w	r8,r7[-76]
80004b5e:	10 09       	add	r9,r8
80004b60:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004b64:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80004b66:	ee f9 ff b0 	ld.w	r9,r7[-80]
80004b6a:	30 08       	mov	r8,0
80004b6c:	f3 68 00 08 	st.b	r9[8],r8
80004b70:	ee c8 00 98 	sub	r8,r7,152
80004b74:	ef 48 ff b8 	st.w	r7[-72],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004b78:	e1 b8 00 42 	mfsr	r8,0x108
80004b7c:	ef 48 ff bc 	st.w	r7[-68],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80004b80:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004b84:	f1 39 00 08 	ld.ub	r9,r8[8]
80004b88:	30 28       	mov	r8,2
80004b8a:	f0 09 18 00 	cp.b	r9,r8
80004b8e:	c0 31       	brne	80004b94 <sensor_init+0x13c>
    return false;
80004b90:	30 08       	mov	r8,0
80004b92:	c4 38       	rjmp	80004c18 <sensor_init+0x1c0>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80004b94:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004b98:	f1 39 00 08 	ld.ub	r9,r8[8]
80004b9c:	30 18       	mov	r8,1
80004b9e:	f0 09 18 00 	cp.b	r9,r8
80004ba2:	c0 31       	brne	80004ba8 <sensor_init+0x150>
    return true;
80004ba4:	30 18       	mov	r8,1
80004ba6:	c3 98       	rjmp	80004c18 <sensor_init+0x1c0>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004ba8:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004bac:	70 09       	ld.w	r9,r8[0x0]
80004bae:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004bb2:	70 18       	ld.w	r8,r8[0x4]
80004bb4:	10 39       	cp.w	r9,r8
80004bb6:	e0 88 00 1a 	brls	80004bea <sensor_init+0x192>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004bba:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004bbe:	70 08       	ld.w	r8,r8[0x0]
80004bc0:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004bc4:	10 39       	cp.w	r9,r8
80004bc6:	c1 02       	brcc	80004be6 <sensor_init+0x18e>
80004bc8:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004bcc:	70 18       	ld.w	r8,r8[0x4]
80004bce:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004bd2:	10 39       	cp.w	r9,r8
80004bd4:	e0 88 00 09 	brls	80004be6 <sensor_init+0x18e>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004bd8:	ee f9 ff b8 	ld.w	r9,r7[-72]
80004bdc:	30 18       	mov	r8,1
80004bde:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004be2:	30 18       	mov	r8,1
80004be4:	c1 a8       	rjmp	80004c18 <sensor_init+0x1c0>
    }
    return false;
80004be6:	30 08       	mov	r8,0
80004be8:	c1 88       	rjmp	80004c18 <sensor_init+0x1c0>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004bea:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004bee:	70 08       	ld.w	r8,r8[0x0]
80004bf0:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004bf4:	10 39       	cp.w	r9,r8
80004bf6:	c0 93       	brcs	80004c08 <sensor_init+0x1b0>
80004bf8:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004bfc:	70 18       	ld.w	r8,r8[0x4]
80004bfe:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004c02:	10 39       	cp.w	r9,r8
80004c04:	e0 88 00 09 	brls	80004c16 <sensor_init+0x1be>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004c08:	ee f9 ff b8 	ld.w	r9,r7[-72]
80004c0c:	30 18       	mov	r8,1
80004c0e:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004c12:	30 18       	mov	r8,1
80004c14:	c0 28       	rjmp	80004c18 <sensor_init+0x1c0>
    }
    return false;
80004c16:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80004c18:	58 08       	cp.w	r8,0
80004c1a:	ca b0       	breq	80004b70 <sensor_init+0x118>
	
	ioport_set_pin_level(RST_SENS, HIGH);
80004c1c:	30 1b       	mov	r11,1
80004c1e:	30 8c       	mov	r12,8
80004c20:	f0 1f 00 d4 	mcall	80004f70 <sensor_init+0x518>
	cpu_delay_ms(BNO055_STARTUP_TIME_MS,sysclk_get_cpu_hz());							//SENSOR STARTUP TIME
80004c24:	f0 1f 00 d8 	mcall	80004f84 <sensor_init+0x52c>
80004c28:	18 98       	mov	r8,r12
80004c2a:	e0 69 02 bc 	mov	r9,700
80004c2e:	ef 49 ff c4 	st.w	r7[-60],r9
80004c32:	ef 48 ff c0 	st.w	r7[-64],r8
80004c36:	ee f8 ff c4 	ld.w	r8,r7[-60]
80004c3a:	ef 48 ff cc 	st.w	r7[-52],r8
80004c3e:	ee f8 ff c0 	ld.w	r8,r7[-64]
80004c42:	ef 48 ff c8 	st.w	r7[-56],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80004c46:	ee f9 ff cc 	ld.w	r9,r7[-52]
80004c4a:	ef 49 ff 64 	st.w	r7[-156],r9
80004c4e:	30 08       	mov	r8,0
80004c50:	ef 48 ff 60 	st.w	r7[-160],r8
80004c54:	ee fc ff c8 	ld.w	r12,r7[-56]
80004c58:	ef 4c ff 5c 	st.w	r7[-164],r12
80004c5c:	30 0b       	mov	r11,0
80004c5e:	ef 4b ff 58 	st.w	r7[-168],r11
80004c62:	ee fa ff 60 	ld.w	r10,r7[-160]
80004c66:	ee f9 ff 5c 	ld.w	r9,r7[-164]
80004c6a:	b3 3a       	mul	r10,r9
80004c6c:	ee f8 ff 58 	ld.w	r8,r7[-168]
80004c70:	ee fc ff 64 	ld.w	r12,r7[-156]
80004c74:	b9 38       	mul	r8,r12
80004c76:	10 0a       	add	r10,r8
80004c78:	ee fb ff 64 	ld.w	r11,r7[-156]
80004c7c:	ee fc ff 5c 	ld.w	r12,r7[-164]
80004c80:	f6 0c 06 48 	mulu.d	r8,r11,r12
80004c84:	12 0a       	add	r10,r9
80004c86:	14 99       	mov	r9,r10
80004c88:	e0 6a 03 e7 	mov	r10,999
80004c8c:	30 0b       	mov	r11,0
80004c8e:	f0 0a 00 0a 	add	r10,r8,r10
80004c92:	f2 0b 00 4b 	adc	r11,r9,r11
80004c96:	e0 68 03 e8 	mov	r8,1000
80004c9a:	30 09       	mov	r9,0
80004c9c:	f0 1f 00 bb 	mcall	80004f88 <sensor_init+0x530>
80004ca0:	14 98       	mov	r8,r10
80004ca2:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80004ca4:	ef 48 ff d4 	st.w	r7[-44],r8
80004ca8:	ee c8 00 8c 	sub	r8,r7,140
80004cac:	ef 48 ff d0 	st.w	r7[-48],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004cb0:	e1 b8 00 42 	mfsr	r8,0x108
80004cb4:	10 99       	mov	r9,r8
80004cb6:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004cba:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004cbc:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004cc0:	70 09       	ld.w	r9,r8[0x0]
80004cc2:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004cc6:	10 09       	add	r9,r8
80004cc8:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004ccc:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80004cce:	ee f9 ff d0 	ld.w	r9,r7[-48]
80004cd2:	30 08       	mov	r8,0
80004cd4:	f3 68 00 08 	st.b	r9[8],r8
80004cd8:	ee c8 00 8c 	sub	r8,r7,140
80004cdc:	ef 48 ff d8 	st.w	r7[-40],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004ce0:	e1 b8 00 42 	mfsr	r8,0x108
80004ce4:	ef 48 ff dc 	st.w	r7[-36],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80004ce8:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004cec:	f1 39 00 08 	ld.ub	r9,r8[8]
80004cf0:	30 28       	mov	r8,2
80004cf2:	f0 09 18 00 	cp.b	r9,r8
80004cf6:	c0 31       	brne	80004cfc <sensor_init+0x2a4>
    return false;
80004cf8:	30 08       	mov	r8,0
80004cfa:	c4 38       	rjmp	80004d80 <sensor_init+0x328>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80004cfc:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004d00:	f1 39 00 08 	ld.ub	r9,r8[8]
80004d04:	30 18       	mov	r8,1
80004d06:	f0 09 18 00 	cp.b	r9,r8
80004d0a:	c0 31       	brne	80004d10 <sensor_init+0x2b8>
    return true;
80004d0c:	30 18       	mov	r8,1
80004d0e:	c3 98       	rjmp	80004d80 <sensor_init+0x328>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004d10:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004d14:	70 09       	ld.w	r9,r8[0x0]
80004d16:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004d1a:	70 18       	ld.w	r8,r8[0x4]
80004d1c:	10 39       	cp.w	r9,r8
80004d1e:	e0 88 00 1a 	brls	80004d52 <sensor_init+0x2fa>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004d22:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004d26:	70 08       	ld.w	r8,r8[0x0]
80004d28:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004d2c:	10 39       	cp.w	r9,r8
80004d2e:	c1 02       	brcc	80004d4e <sensor_init+0x2f6>
80004d30:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004d34:	70 18       	ld.w	r8,r8[0x4]
80004d36:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004d3a:	10 39       	cp.w	r9,r8
80004d3c:	e0 88 00 09 	brls	80004d4e <sensor_init+0x2f6>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004d40:	ee f9 ff d8 	ld.w	r9,r7[-40]
80004d44:	30 18       	mov	r8,1
80004d46:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004d4a:	30 18       	mov	r8,1
80004d4c:	c1 a8       	rjmp	80004d80 <sensor_init+0x328>
    }
    return false;
80004d4e:	30 08       	mov	r8,0
80004d50:	c1 88       	rjmp	80004d80 <sensor_init+0x328>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004d52:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004d56:	70 08       	ld.w	r8,r8[0x0]
80004d58:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004d5c:	10 39       	cp.w	r9,r8
80004d5e:	c0 93       	brcs	80004d70 <sensor_init+0x318>
80004d60:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004d64:	70 18       	ld.w	r8,r8[0x4]
80004d66:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004d6a:	10 39       	cp.w	r9,r8
80004d6c:	e0 88 00 09 	brls	80004d7e <sensor_init+0x326>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004d70:	ee f9 ff d8 	ld.w	r9,r7[-40]
80004d74:	30 18       	mov	r8,1
80004d76:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004d7a:	30 18       	mov	r8,1
80004d7c:	c0 28       	rjmp	80004d80 <sensor_init+0x328>
    }
    return false;
80004d7e:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80004d80:	58 08       	cp.w	r8,0
80004d82:	ca b0       	breq	80004cd8 <sensor_init+0x280>
	twim_master_init(TWI_SENS, &_twi_opt);
80004d84:	ee c8 00 70 	sub	r8,r7,112
80004d88:	10 9b       	mov	r11,r8
80004d8a:	fe 7c 40 00 	mov	r12,-49152
80004d8e:	f0 1f 00 80 	mcall	80004f8c <sensor_init+0x534>
	
	//Konfigurieren des Sensores
	
	uint8_t val;
	
	sensor_reg_page0.page_id = BNO055_PAGE_ZERO;
80004d92:	fe f9 01 fe 	ld.w	r9,pc[510]
80004d96:	30 08       	mov	r8,0
80004d98:	b2 f8       	st.b	r9[0x7],r8
		
	sensor_read_page0();
80004d9a:	f0 1f 00 7f 	mcall	80004f94 <sensor_init+0x53c>
	
	//Set normal power mode
	val = BNO055_POWER_MODE_NORMAL_MODE;
80004d9e:	30 08       	mov	r8,0
80004da0:	ef 68 ff 8f 	st.b	r7[-113],r8
	sensor_write_data(BNO055_POWER_MODE_REG, &val, 1);
80004da4:	ee c8 00 71 	sub	r8,r7,113
80004da8:	30 1a       	mov	r10,1
80004daa:	10 9b       	mov	r11,r8
80004dac:	33 ec       	mov	r12,62
80004dae:	f0 1f 00 7b 	mcall	80004f98 <sensor_init+0x540>
	
	val = BNO055_CLK_SRC_EXTERNAL << BNO055_CLK_SRC_POS;
80004db2:	38 08       	mov	r8,-128
80004db4:	ef 68 ff 8f 	st.b	r7[-113],r8
 	sensor_write_data(BNO055_CLK_SRC_REG, &val,1);
80004db8:	ee c8 00 71 	sub	r8,r7,113
80004dbc:	30 1a       	mov	r10,1
80004dbe:	10 9b       	mov	r11,r8
80004dc0:	33 fc       	mov	r12,63
80004dc2:	f0 1f 00 76 	mcall	80004f98 <sensor_init+0x540>
	 
	cpu_delay_ms(20,sysclk_get_cpu_hz());
80004dc6:	f0 1f 00 70 	mcall	80004f84 <sensor_init+0x52c>
80004dca:	18 98       	mov	r8,r12
80004dcc:	31 49       	mov	r9,20
80004dce:	ef 49 ff e4 	st.w	r7[-28],r9
80004dd2:	ef 48 ff e0 	st.w	r7[-32],r8
80004dd6:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004dda:	ef 48 ff ec 	st.w	r7[-20],r8
80004dde:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004de2:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80004de6:	ee f0 ff ec 	ld.w	r0,r7[-20]
80004dea:	30 01       	mov	r1,0
80004dec:	ee f2 ff e8 	ld.w	r2,r7[-24]
80004df0:	30 03       	mov	r3,0
80004df2:	e2 02 02 4a 	mul	r10,r1,r2
80004df6:	e6 00 02 48 	mul	r8,r3,r0
80004dfa:	10 0a       	add	r10,r8
80004dfc:	e0 02 06 48 	mulu.d	r8,r0,r2
80004e00:	12 0a       	add	r10,r9
80004e02:	14 99       	mov	r9,r10
80004e04:	e0 6a 03 e7 	mov	r10,999
80004e08:	30 0b       	mov	r11,0
80004e0a:	f0 0a 00 0a 	add	r10,r8,r10
80004e0e:	f2 0b 00 4b 	adc	r11,r9,r11
80004e12:	e0 68 03 e8 	mov	r8,1000
80004e16:	30 09       	mov	r9,0
80004e18:	f0 1f 00 5c 	mcall	80004f88 <sensor_init+0x530>
80004e1c:	14 98       	mov	r8,r10
80004e1e:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80004e20:	ef 48 ff f4 	st.w	r7[-12],r8
80004e24:	ee c8 00 80 	sub	r8,r7,128
80004e28:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004e2c:	e1 b8 00 42 	mfsr	r8,0x108
80004e30:	10 99       	mov	r9,r8
80004e32:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004e36:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004e38:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004e3c:	70 09       	ld.w	r9,r8[0x0]
80004e3e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004e42:	10 09       	add	r9,r8
80004e44:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004e48:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80004e4a:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004e4e:	30 08       	mov	r8,0
80004e50:	f3 68 00 08 	st.b	r9[8],r8
80004e54:	ee c8 00 80 	sub	r8,r7,128
80004e58:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004e5c:	e1 b8 00 42 	mfsr	r8,0x108
80004e60:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80004e64:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e68:	f1 39 00 08 	ld.ub	r9,r8[8]
80004e6c:	30 28       	mov	r8,2
80004e6e:	f0 09 18 00 	cp.b	r9,r8
80004e72:	c0 31       	brne	80004e78 <sensor_init+0x420>
    return false;
80004e74:	30 08       	mov	r8,0
80004e76:	c4 38       	rjmp	80004efc <sensor_init+0x4a4>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80004e78:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e7c:	f1 39 00 08 	ld.ub	r9,r8[8]
80004e80:	30 18       	mov	r8,1
80004e82:	f0 09 18 00 	cp.b	r9,r8
80004e86:	c0 31       	brne	80004e8c <sensor_init+0x434>
    return true;
80004e88:	30 18       	mov	r8,1
80004e8a:	c3 98       	rjmp	80004efc <sensor_init+0x4a4>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004e8c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e90:	70 09       	ld.w	r9,r8[0x0]
80004e92:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004e96:	70 18       	ld.w	r8,r8[0x4]
80004e98:	10 39       	cp.w	r9,r8
80004e9a:	e0 88 00 1a 	brls	80004ece <sensor_init+0x476>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004e9e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004ea2:	70 08       	ld.w	r8,r8[0x0]
80004ea4:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004ea8:	10 39       	cp.w	r9,r8
80004eaa:	c1 02       	brcc	80004eca <sensor_init+0x472>
80004eac:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004eb0:	70 18       	ld.w	r8,r8[0x4]
80004eb2:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004eb6:	10 39       	cp.w	r9,r8
80004eb8:	e0 88 00 09 	brls	80004eca <sensor_init+0x472>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004ebc:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004ec0:	30 18       	mov	r8,1
80004ec2:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004ec6:	30 18       	mov	r8,1
80004ec8:	c1 a8       	rjmp	80004efc <sensor_init+0x4a4>
    }
    return false;
80004eca:	30 08       	mov	r8,0
80004ecc:	c1 88       	rjmp	80004efc <sensor_init+0x4a4>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004ece:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004ed2:	70 08       	ld.w	r8,r8[0x0]
80004ed4:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004ed8:	10 39       	cp.w	r9,r8
80004eda:	c0 93       	brcs	80004eec <sensor_init+0x494>
80004edc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004ee0:	70 18       	ld.w	r8,r8[0x4]
80004ee2:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004ee6:	10 39       	cp.w	r9,r8
80004ee8:	e0 88 00 09 	brls	80004efa <sensor_init+0x4a2>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004eec:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004ef0:	30 18       	mov	r8,1
80004ef2:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004ef6:	30 18       	mov	r8,1
80004ef8:	c0 28       	rjmp	80004efc <sensor_init+0x4a4>
    }
    return false;
80004efa:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80004efc:	58 08       	cp.w	r8,0
80004efe:	ca b0       	breq	80004e54 <sensor_init+0x3fc>
	 
	//Remap Axes
 	val = BNO055_REMAP_X_Y_Z_TYPE0;
80004f00:	31 28       	mov	r8,18
80004f02:	ef 68 ff 8f 	st.b	r7[-113],r8
	sensor_write_data(BNO055_AXIS_MAP_CONFIG_ADDR, &val,1);											//AXIS REMAPPING
80004f06:	ee c8 00 71 	sub	r8,r7,113
80004f0a:	30 1a       	mov	r10,1
80004f0c:	10 9b       	mov	r11,r8
80004f0e:	34 1c       	mov	r12,65
80004f10:	f0 1f 00 22 	mcall	80004f98 <sensor_init+0x540>
	
	val =	(BNO055_REMAP_AXIS_POSITIVE << BNO055_REMAP_Z_SIGN_POS)| \
80004f14:	30 28       	mov	r8,2
80004f16:	ef 68 ff 8f 	st.b	r7[-113],r8
			(BNO055_REMAP_AXIS_NEGATIVE << BNO055_REMAP_Y_SIGN_POS )| \
			(BNO055_REMAP_AXIS_POSITIVE << BNO055_REMAP_X_SIGN_POS);
	sensor_write_data(BNO055_AXIS_MAP_SIGN_ADDR, &val, 1);											//AXIS REMAPPING SIGN
80004f1a:	ee c8 00 71 	sub	r8,r7,113
80004f1e:	30 1a       	mov	r10,1
80004f20:	10 9b       	mov	r11,r8
80004f22:	34 2c       	mov	r12,66
80004f24:	f0 1f 00 1d 	mcall	80004f98 <sensor_init+0x540>
	
	//Output Data Format
	val =	(BNO055_ACCEL_UNIT_MSQ << BNO055_ACCEL_UNIT_POS) | \
80004f28:	30 28       	mov	r8,2
80004f2a:	ef 68 ff 8f 	st.b	r7[-113],r8
			(BNO055_GYRO_UNIT_RPS << BNO055_GYRO_UNIT_POS) | \
			(BNO055_EULER_UNIT_DEG << BNO055_EULER_UNIT_POS) | \
			(BNO055_TEMP_UNIT_CELSIUS << BNO055_TEMP_UNIT_POS); 
	sensor_write_data(BNO055_UNIT_SEL_ADDR, &val, 1);
80004f2e:	ee c8 00 71 	sub	r8,r7,113
80004f32:	30 1a       	mov	r10,1
80004f34:	10 9b       	mov	r11,r8
80004f36:	33 bc       	mov	r12,59
80004f38:	f0 1f 00 18 	mcall	80004f98 <sensor_init+0x540>
		//if (sensor_reg_page0.sys_stat != BNO055_SYS_STAT_EXECUTING_SELFTEST) break;
	//}
	//
	//sensor_read_page0();
	
	sensor_switch_mode(BNO055_OPERATION_MODE_NDOF);
80004f3c:	30 cc       	mov	r12,12
80004f3e:	f0 1f 00 18 	mcall	80004f9c <sensor_init+0x544>
	
	sensor_read_status();
80004f42:	f0 1f 00 18 	mcall	80004fa0 <sensor_init+0x548>
	ioport_set_pin_level(LED_G_SENS,sensor_reg_page0.sys_stat == BNO055_SYS_STAT_SENSOR_FUSION_ALGORITHM_RUNNING?LED_SENS_ON:LED_SENS_OFF);
80004f46:	49 38       	lddpc	r8,80004f90 <sensor_init+0x538>
80004f48:	f1 38 00 39 	ld.ub	r8,r8[57]
80004f4c:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
80004f50:	30 58       	mov	r8,5
80004f52:	f0 09 18 00 	cp.b	r9,r8
80004f56:	5f 18       	srne	r8
80004f58:	10 9b       	mov	r11,r8
80004f5a:	31 1c       	mov	r12,17
80004f5c:	f0 1f 00 05 	mcall	80004f70 <sensor_init+0x518>
}
80004f60:	2d 2d       	sub	sp,-184
80004f62:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
80004f66:	00 00       	add	r0,r0
80004f68:	80 00       	ld.sh	r0,r0[0x0]
80004f6a:	48 f0       	lddpc	r0,80004fa4 <sensor_switch_mode>
80004f6c:	80 00       	ld.sh	r0,r0[0x0]
80004f6e:	51 24       	stdsp	sp[0x48],r4
80004f70:	80 00       	ld.sh	r0,r0[0x0]
80004f72:	49 a4       	lddpc	r4,80004fd8 <sensor_switch_mode+0x34>
80004f74:	80 00       	ld.sh	r0,r0[0x0]
80004f76:	47 28       	lddsp	r8,sp[0x1c8]
80004f78:	80 00       	ld.sh	r0,r0[0x0]
80004f7a:	cc 68       	rjmp	80005106 <sensor_switch_mode+0x162>
80004f7c:	80 00       	ld.sh	r0,r0[0x0]
80004f7e:	2c a8       	sub	r8,-54
80004f80:	80 00       	ld.sh	r0,r0[0x0]
80004f82:	46 b0       	lddsp	r0,sp[0x1ac]
80004f84:	80 00       	ld.sh	r0,r0[0x0]
80004f86:	46 98       	lddsp	r8,sp[0x1a4]
80004f88:	80 00       	ld.sh	r0,r0[0x0]
80004f8a:	70 dc       	ld.w	r12,r8[0x34]
80004f8c:	80 00       	ld.sh	r0,r0[0x0]
80004f8e:	63 84       	ld.w	r4,r1[0x60]
80004f90:	00 00       	add	r0,r0
80004f92:	06 ac       	st.w	r3++,r12
80004f94:	80 00       	ld.sh	r0,r0[0x0]
80004f96:	53 c8       	stdsp	sp[0xf0],r8
80004f98:	80 00       	ld.sh	r0,r0[0x0]
80004f9a:	51 e0       	stdsp	sp[0x78],r0
80004f9c:	80 00       	ld.sh	r0,r0[0x0]
80004f9e:	4f a4       	lddpc	r4,80005184 <sensor_read_data+0x1c>
80004fa0:	80 00       	ld.sh	r0,r0[0x0]
80004fa2:	54 0c       	stdsp	sp[0x100],r12

80004fa4 <sensor_switch_mode>:

void sensor_switch_mode(bno055_opr_mode_t mode)
{
80004fa4:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80004fa8:	1a 97       	mov	r7,sp
80004faa:	20 cd       	sub	sp,48
80004fac:	18 98       	mov	r8,r12
80004fae:	ef 68 ff d0 	st.b	r7[-48],r8
	if (sensor_write_data(BNO055_OPR_MODE_ADDR, &mode,1) == TWI_SUCCESS)
80004fb2:	ee c8 00 30 	sub	r8,r7,48
80004fb6:	30 1a       	mov	r10,1
80004fb8:	10 9b       	mov	r11,r8
80004fba:	33 dc       	mov	r12,61
80004fbc:	f0 1f 00 56 	mcall	80005114 <sensor_switch_mode+0x170>
80004fc0:	18 98       	mov	r8,r12
80004fc2:	58 08       	cp.w	r8,0
80004fc4:	c0 61       	brne	80004fd0 <sensor_switch_mode+0x2c>
		sensor_reg_page0.opr_mode = mode;
80004fc6:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80004fca:	4d 49       	lddpc	r9,80005118 <sensor_switch_mode+0x174>
80004fcc:	f3 68 00 3c 	st.b	r9[60],r8
		
	cpu_delay_ms(BNO055_MODE_SWITCHING_DELAY,sysclk_get_cpu_hz());					//SENSOR SWITCHING OPERATION MODE TIME
80004fd0:	f0 1f 00 53 	mcall	8000511c <sensor_switch_mode+0x178>
80004fd4:	18 98       	mov	r8,r12
80004fd6:	e0 69 02 58 	mov	r9,600
80004fda:	ef 49 ff e4 	st.w	r7[-28],r9
80004fde:	ef 48 ff e0 	st.w	r7[-32],r8
80004fe2:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004fe6:	ef 48 ff ec 	st.w	r7[-20],r8
80004fea:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004fee:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80004ff2:	ee f0 ff ec 	ld.w	r0,r7[-20]
80004ff6:	30 01       	mov	r1,0
80004ff8:	ee f2 ff e8 	ld.w	r2,r7[-24]
80004ffc:	30 03       	mov	r3,0
80004ffe:	e2 02 02 4a 	mul	r10,r1,r2
80005002:	e6 00 02 48 	mul	r8,r3,r0
80005006:	10 0a       	add	r10,r8
80005008:	e0 02 06 48 	mulu.d	r8,r0,r2
8000500c:	12 0a       	add	r10,r9
8000500e:	14 99       	mov	r9,r10
80005010:	e0 6a 03 e7 	mov	r10,999
80005014:	30 0b       	mov	r11,0
80005016:	f0 0a 00 0a 	add	r10,r8,r10
8000501a:	f2 0b 00 4b 	adc	r11,r9,r11
8000501e:	e0 68 03 e8 	mov	r8,1000
80005022:	30 09       	mov	r9,0
80005024:	f0 1f 00 3f 	mcall	80005120 <sensor_switch_mode+0x17c>
80005028:	14 98       	mov	r8,r10
8000502a:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
8000502c:	ef 48 ff f4 	st.w	r7[-12],r8
80005030:	ee c8 00 2c 	sub	r8,r7,44
80005034:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80005038:	e1 b8 00 42 	mfsr	r8,0x108
8000503c:	10 99       	mov	r9,r8
8000503e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005042:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80005044:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005048:	70 09       	ld.w	r9,r8[0x0]
8000504a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000504e:	10 09       	add	r9,r8
80005050:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005054:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80005056:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000505a:	30 08       	mov	r8,0
8000505c:	f3 68 00 08 	st.b	r9[8],r8
80005060:	ee c8 00 2c 	sub	r8,r7,44
80005064:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80005068:	e1 b8 00 42 	mfsr	r8,0x108
8000506c:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80005070:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005074:	f1 39 00 08 	ld.ub	r9,r8[8]
80005078:	30 28       	mov	r8,2
8000507a:	f0 09 18 00 	cp.b	r9,r8
8000507e:	c0 31       	brne	80005084 <sensor_switch_mode+0xe0>
    return false;
80005080:	30 08       	mov	r8,0
80005082:	c4 38       	rjmp	80005108 <sensor_switch_mode+0x164>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80005084:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005088:	f1 39 00 08 	ld.ub	r9,r8[8]
8000508c:	30 18       	mov	r8,1
8000508e:	f0 09 18 00 	cp.b	r9,r8
80005092:	c0 31       	brne	80005098 <sensor_switch_mode+0xf4>
    return true;
80005094:	30 18       	mov	r8,1
80005096:	c3 98       	rjmp	80005108 <sensor_switch_mode+0x164>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005098:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000509c:	70 09       	ld.w	r9,r8[0x0]
8000509e:	ee f8 ff f8 	ld.w	r8,r7[-8]
800050a2:	70 18       	ld.w	r8,r8[0x4]
800050a4:	10 39       	cp.w	r9,r8
800050a6:	e0 88 00 1a 	brls	800050da <sensor_switch_mode+0x136>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800050aa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800050ae:	70 08       	ld.w	r8,r8[0x0]
800050b0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800050b4:	10 39       	cp.w	r9,r8
800050b6:	c1 02       	brcc	800050d6 <sensor_switch_mode+0x132>
800050b8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800050bc:	70 18       	ld.w	r8,r8[0x4]
800050be:	ee f9 ff fc 	ld.w	r9,r7[-4]
800050c2:	10 39       	cp.w	r9,r8
800050c4:	e0 88 00 09 	brls	800050d6 <sensor_switch_mode+0x132>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800050c8:	ee f9 ff f8 	ld.w	r9,r7[-8]
800050cc:	30 18       	mov	r8,1
800050ce:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800050d2:	30 18       	mov	r8,1
800050d4:	c1 a8       	rjmp	80005108 <sensor_switch_mode+0x164>
    }
    return false;
800050d6:	30 08       	mov	r8,0
800050d8:	c1 88       	rjmp	80005108 <sensor_switch_mode+0x164>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800050da:	ee f8 ff f8 	ld.w	r8,r7[-8]
800050de:	70 08       	ld.w	r8,r8[0x0]
800050e0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800050e4:	10 39       	cp.w	r9,r8
800050e6:	c0 93       	brcs	800050f8 <sensor_switch_mode+0x154>
800050e8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800050ec:	70 18       	ld.w	r8,r8[0x4]
800050ee:	ee f9 ff fc 	ld.w	r9,r7[-4]
800050f2:	10 39       	cp.w	r9,r8
800050f4:	e0 88 00 09 	brls	80005106 <sensor_switch_mode+0x162>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800050f8:	ee f9 ff f8 	ld.w	r9,r7[-8]
800050fc:	30 18       	mov	r8,1
800050fe:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80005102:	30 18       	mov	r8,1
80005104:	c0 28       	rjmp	80005108 <sensor_switch_mode+0x164>
    }
    return false;
80005106:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80005108:	58 08       	cp.w	r8,0
8000510a:	ca b0       	breq	80005060 <sensor_switch_mode+0xbc>
}
8000510c:	2f 4d       	sub	sp,-48
8000510e:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
80005112:	00 00       	add	r0,r0
80005114:	80 00       	ld.sh	r0,r0[0x0]
80005116:	51 e0       	stdsp	sp[0x78],r0
80005118:	00 00       	add	r0,r0
8000511a:	06 ac       	st.w	r3++,r12
8000511c:	80 00       	ld.sh	r0,r0[0x0]
8000511e:	46 98       	lddsp	r8,sp[0x1a4]
80005120:	80 00       	ld.sh	r0,r0[0x0]
80005122:	70 dc       	ld.w	r12,r8[0x34]

80005124 <sensor_led_init>:
	sensor_switch_mode(old_mode);
	return true;
}

void sensor_led_init(void)
{
80005124:	eb cd 40 80 	pushm	r7,lr
80005128:	1a 97       	mov	r7,sp
	ioport_set_pin_level(LED_B_SENS, LED_SENS_OFF);
8000512a:	30 1b       	mov	r11,1
8000512c:	30 ec       	mov	r12,14
8000512e:	f0 1f 00 0d 	mcall	80005160 <sensor_led_init+0x3c>
	ioport_set_pin_level(LED_G_SENS, LED_SENS_OFF);
80005132:	30 1b       	mov	r11,1
80005134:	31 1c       	mov	r12,17
80005136:	f0 1f 00 0b 	mcall	80005160 <sensor_led_init+0x3c>
	ioport_set_pin_level(LED_R_SENS, LED_SENS_OFF);
8000513a:	30 1b       	mov	r11,1
8000513c:	30 fc       	mov	r12,15
8000513e:	f0 1f 00 09 	mcall	80005160 <sensor_led_init+0x3c>
	ioport_set_pin_dir(LED_R_SENS, IOPORT_DIR_OUTPUT);
80005142:	30 1b       	mov	r11,1
80005144:	30 fc       	mov	r12,15
80005146:	f0 1f 00 08 	mcall	80005164 <sensor_led_init+0x40>
	ioport_set_pin_dir(LED_G_SENS, IOPORT_DIR_OUTPUT);
8000514a:	30 1b       	mov	r11,1
8000514c:	31 1c       	mov	r12,17
8000514e:	f0 1f 00 06 	mcall	80005164 <sensor_led_init+0x40>
	ioport_set_pin_dir(LED_B_SENS, IOPORT_DIR_OUTPUT);
80005152:	30 1b       	mov	r11,1
80005154:	30 ec       	mov	r12,14
80005156:	f0 1f 00 04 	mcall	80005164 <sensor_led_init+0x40>
}
8000515a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000515e:	00 00       	add	r0,r0
80005160:	80 00       	ld.sh	r0,r0[0x0]
80005162:	49 a4       	lddpc	r4,800051c8 <sensor_read_data+0x60>
80005164:	80 00       	ld.sh	r0,r0[0x0]
80005166:	48 f0       	lddpc	r0,800051a0 <sensor_read_data+0x38>

80005168 <sensor_read_data>:

status_code_t sensor_read_data(bno055_register_addr_t _addr, void* values, uint32_t count){
80005168:	eb cd 40 80 	pushm	r7,lr
8000516c:	1a 97       	mov	r7,sp
8000516e:	20 9d       	sub	sp,36
80005170:	ef 4c ff e4 	st.w	r7[-28],r12
80005174:	ef 4b ff e0 	st.w	r7[-32],r11
80005178:	ef 4a ff dc 	st.w	r7[-36],r10
	
	ioport_set_pin_level(LED_TRANS,HIGH);
8000517c:	30 1b       	mov	r11,1
8000517e:	31 7c       	mov	r12,23
80005180:	f0 1f 00 16 	mcall	800051d8 <sensor_read_data+0x70>
	twim_package_t pack;
	pack.addr[0] = _addr;
80005184:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005188:	5c 58       	castu.b	r8
8000518a:	ef 68 ff ec 	st.b	r7[-20],r8
	pack.addr_length = 1;
8000518e:	30 18       	mov	r8,1
80005190:	ef 68 ff ef 	st.b	r7[-17],r8
	pack.buffer = values;
80005194:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005198:	ef 48 ff f0 	st.w	r7[-16],r8
	pack.chip = BNO055_TWI_ADDR_SENSOR;
8000519c:	32 88       	mov	r8,40
8000519e:	ef 48 ff e8 	st.w	r7[-24],r8
	pack.length = count;
800051a2:	ee f8 ff dc 	ld.w	r8,r7[-36]
800051a6:	ef 48 ff f4 	st.w	r7[-12],r8
	pack.no_wait = false;
800051aa:	30 08       	mov	r8,0
800051ac:	ef 68 ff f8 	st.b	r7[-8],r8
	
	status_code_t rt = twim_read_packet(TWI_SENS, &pack);
800051b0:	ee c8 00 18 	sub	r8,r7,24
800051b4:	10 9b       	mov	r11,r8
800051b6:	fe 7c 40 00 	mov	r12,-49152
800051ba:	f0 1f 00 09 	mcall	800051dc <sensor_read_data+0x74>
800051be:	18 98       	mov	r8,r12
800051c0:	ef 48 ff fc 	st.w	r7[-4],r8
	ioport_set_pin_level(LED_TRANS,LOW);
800051c4:	30 0b       	mov	r11,0
800051c6:	31 7c       	mov	r12,23
800051c8:	f0 1f 00 04 	mcall	800051d8 <sensor_read_data+0x70>
	return rt;
800051cc:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
800051d0:	10 9c       	mov	r12,r8
800051d2:	2f 7d       	sub	sp,-36
800051d4:	e3 cd 80 80 	ldm	sp++,r7,pc
800051d8:	80 00       	ld.sh	r0,r0[0x0]
800051da:	49 a4       	lddpc	r4,80005240 <sensor_write_data+0x60>
800051dc:	80 00       	ld.sh	r0,r0[0x0]
800051de:	65 10       	ld.w	r0,r2[0x44]

800051e0 <sensor_write_data>:

status_code_t sensor_write_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
800051e0:	eb cd 40 ef 	pushm	r0-r3,r5-r7,lr
800051e4:	1a 97       	mov	r7,sp
800051e6:	20 bd       	sub	sp,44
800051e8:	ef 4c ff ec 	st.w	r7[-20],r12
800051ec:	ef 4b ff e8 	st.w	r7[-24],r11
800051f0:	ef 4a ff e4 	st.w	r7[-28],r10
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
	
	status_code_t rt = twim_write(TWI_SENS, (void*) &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
	ioport_set_pin_level(LED_TRANS,LOW);
	return rt;
};
800051f4:	1a 96       	mov	r6,sp
	ioport_set_pin_level(LED_TRANS,LOW);
	return rt;
}

status_code_t sensor_write_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
800051f6:	1a 98       	mov	r8,sp
800051f8:	10 95       	mov	r5,r8
	ioport_set_pin_level(LED_TRANS,HIGH);
800051fa:	30 1b       	mov	r11,1
800051fc:	31 7c       	mov	r12,23
800051fe:	f0 1f 00 46 	mcall	80005314 <sensor_write_data+0x134>
	uint8_t volatile _values[count + 1];
80005202:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005206:	2f f8       	sub	r8,-1
80005208:	10 99       	mov	r9,r8
8000520a:	20 19       	sub	r9,1
8000520c:	ef 49 ff f0 	st.w	r7[-16],r9
80005210:	10 90       	mov	r0,r8
80005212:	30 01       	mov	r1,0
80005214:	3f fa       	mov	r10,-1
80005216:	30 fb       	mov	r11,15
80005218:	14 60       	and	r0,r10
8000521a:	16 61       	and	r1,r11
8000521c:	e0 09 16 1d 	lsr	r9,r0,0x1d
80005220:	e2 0a 15 03 	lsl	r10,r1,0x3
80005224:	ef 4a ff d4 	st.w	r7[-44],r10
80005228:	ee f3 ff d4 	ld.w	r3,r7[-44]
8000522c:	f3 e3 10 03 	or	r3,r9,r3
80005230:	ef 43 ff d4 	st.w	r7[-44],r3
80005234:	e0 02 15 03 	lsl	r2,r0,0x3
80005238:	ef 42 ff d8 	st.w	r7[-40],r2
8000523c:	3f fa       	mov	r10,-1
8000523e:	30 fb       	mov	r11,15
80005240:	ee e2 ff d4 	ld.d	r2,r7[-44]
80005244:	14 62       	and	r2,r10
80005246:	16 63       	and	r3,r11
80005248:	10 92       	mov	r2,r8
8000524a:	30 03       	mov	r3,0
8000524c:	3f fa       	mov	r10,-1
8000524e:	30 fb       	mov	r11,15
80005250:	14 62       	and	r2,r10
80005252:	16 63       	and	r3,r11
80005254:	e4 09 16 1d 	lsr	r9,r2,0x1d
80005258:	e6 0a 15 03 	lsl	r10,r3,0x3
8000525c:	ef 4a ff dc 	st.w	r7[-36],r10
80005260:	ee fa ff dc 	ld.w	r10,r7[-36]
80005264:	f3 ea 10 0a 	or	r10,r9,r10
80005268:	ef 4a ff dc 	st.w	r7[-36],r10
8000526c:	e4 09 15 03 	lsl	r9,r2,0x3
80005270:	ef 49 ff e0 	st.w	r7[-32],r9
80005274:	3f fa       	mov	r10,-1
80005276:	30 fb       	mov	r11,15
80005278:	ee e2 ff dc 	ld.d	r2,r7[-36]
8000527c:	14 62       	and	r2,r10
8000527e:	16 63       	and	r3,r11
80005280:	2f d8       	sub	r8,-3
80005282:	2f d8       	sub	r8,-3
80005284:	a3 88       	lsr	r8,0x2
80005286:	a3 68       	lsl	r8,0x2
80005288:	10 1d       	sub	sp,r8
8000528a:	1a 98       	mov	r8,sp
8000528c:	2f d8       	sub	r8,-3
8000528e:	a3 88       	lsr	r8,0x2
80005290:	a3 68       	lsl	r8,0x2
80005292:	ef 48 ff f4 	st.w	r7[-12],r8
	_values[0] = _addr;
80005296:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000529a:	5c 58       	castu.b	r8
8000529c:	ee f9 ff f4 	ld.w	r9,r7[-12]
800052a0:	b2 88       	st.b	r9[0x0],r8
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
800052a2:	30 08       	mov	r8,0
800052a4:	ef 48 ff fc 	st.w	r7[-4],r8
800052a8:	c1 58       	rjmp	800052d2 <sensor_write_data+0xf2>
800052aa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800052ae:	f0 c9 ff ff 	sub	r9,r8,-1
800052b2:	ee fa ff e8 	ld.w	r10,r7[-24]
800052b6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800052ba:	f4 08 00 08 	add	r8,r10,r8
800052be:	11 88       	ld.ub	r8,r8[0x0]
800052c0:	ee fa ff f4 	ld.w	r10,r7[-12]
800052c4:	f4 09 0b 08 	st.b	r10[r9],r8
800052c8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800052cc:	2f f8       	sub	r8,-1
800052ce:	ef 48 ff fc 	st.w	r7[-4],r8
800052d2:	ee f9 ff fc 	ld.w	r9,r7[-4]
800052d6:	ee f8 ff e4 	ld.w	r8,r7[-28]
800052da:	10 39       	cp.w	r9,r8
800052dc:	ce 73       	brcs	800052aa <sensor_write_data+0xca>
	
	status_code_t rt = twim_write(TWI_SENS, (void*) &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
800052de:	ee f8 ff e4 	ld.w	r8,r7[-28]
800052e2:	f0 ca ff ff 	sub	r10,r8,-1
800052e6:	ee fb ff f4 	ld.w	r11,r7[-12]
800052ea:	30 08       	mov	r8,0
800052ec:	32 89       	mov	r9,40
800052ee:	fe 7c 40 00 	mov	r12,-49152
800052f2:	f0 1f 00 0a 	mcall	80005318 <sensor_write_data+0x138>
800052f6:	18 98       	mov	r8,r12
800052f8:	ef 48 ff f8 	st.w	r7[-8],r8
	ioport_set_pin_level(LED_TRANS,LOW);
800052fc:	30 0b       	mov	r11,0
800052fe:	31 7c       	mov	r12,23
80005300:	f0 1f 00 05 	mcall	80005314 <sensor_write_data+0x134>
	return rt;
80005304:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005308:	0a 9d       	mov	sp,r5
};
8000530a:	10 9c       	mov	r12,r8
8000530c:	0c 9d       	mov	sp,r6
8000530e:	2f 5d       	sub	sp,-44
80005310:	e3 cd 80 ef 	ldm	sp++,r0-r3,r5-r7,pc
80005314:	80 00       	ld.sh	r0,r0[0x0]
80005316:	49 a4       	lddpc	r4,8000537c <sensor_read_euler+0x60>
80005318:	80 00       	ld.sh	r0,r0[0x0]
8000531a:	66 8c       	ld.w	r12,r3[0x20]

8000531c <sensor_read_euler>:
	_mag.z = (((int16_t) sensor_reg_page0.mag_data_z_msb) << 8) + ((int16_t) sensor_reg_page0.mag_data_z_lsb);
	return _mag;
};

struct bno055_euler_t sensor_read_euler(void)
{
8000531c:	eb cd 40 c0 	pushm	r6-r7,lr
80005320:	1a 97       	mov	r7,sp
80005322:	20 2d       	sub	sp,8
80005324:	18 96       	mov	r6,r12
	sensor_switch_page(BNO055_PAGE_ZERO);
80005326:	30 0c       	mov	r12,0
80005328:	f0 1f 00 24 	mcall	800053b8 <sensor_read_euler+0x9c>
	struct bno055_euler_t _eul;
	sensor_read_data(BNO055_EULER_H_LSB_ADDR, &sensor_reg_page0.euler_h_lsb,6);
8000532c:	4a 48       	lddpc	r8,800053bc <sensor_read_euler+0xa0>
8000532e:	2e 68       	sub	r8,-26
80005330:	30 6a       	mov	r10,6
80005332:	10 9b       	mov	r11,r8
80005334:	31 ac       	mov	r12,26
80005336:	f0 1f 00 23 	mcall	800053c0 <sensor_read_euler+0xa4>
	_eul.h = (((int16_t) sensor_reg_page0.euler_h_msb) << 8) + ((int16_t) sensor_reg_page0.euler_h_lsb);
8000533a:	4a 18       	lddpc	r8,800053bc <sensor_read_euler+0xa0>
8000533c:	f1 38 00 1b 	ld.ub	r8,r8[27]
80005340:	5c 58       	castu.b	r8
80005342:	a9 68       	lsl	r8,0x8
80005344:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80005348:	49 d8       	lddpc	r8,800053bc <sensor_read_euler+0xa0>
8000534a:	f1 38 00 1a 	ld.ub	r8,r8[26]
8000534e:	5c 58       	castu.b	r8
80005350:	f2 08 00 08 	add	r8,r9,r8
80005354:	5c 88       	casts.h	r8
80005356:	5c 88       	casts.h	r8
80005358:	ef 58 ff fa 	st.h	r7[-6],r8
	_eul.r = (((int16_t) sensor_reg_page0.euler_r_msb) << 8) + ((int16_t) sensor_reg_page0.euler_r_lsb);
8000535c:	49 88       	lddpc	r8,800053bc <sensor_read_euler+0xa0>
8000535e:	f1 38 00 1d 	ld.ub	r8,r8[29]
80005362:	5c 58       	castu.b	r8
80005364:	a9 68       	lsl	r8,0x8
80005366:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
8000536a:	49 58       	lddpc	r8,800053bc <sensor_read_euler+0xa0>
8000536c:	f1 38 00 1c 	ld.ub	r8,r8[28]
80005370:	5c 58       	castu.b	r8
80005372:	f2 08 00 08 	add	r8,r9,r8
80005376:	5c 88       	casts.h	r8
80005378:	5c 88       	casts.h	r8
8000537a:	ef 58 ff fc 	st.h	r7[-4],r8
	_eul.p = (((int16_t) sensor_reg_page0.euler_p_msb) << 8) + ((int16_t) sensor_reg_page0.euler_p_lsb);
8000537e:	49 08       	lddpc	r8,800053bc <sensor_read_euler+0xa0>
80005380:	f1 38 00 1f 	ld.ub	r8,r8[31]
80005384:	5c 58       	castu.b	r8
80005386:	a9 68       	lsl	r8,0x8
80005388:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
8000538c:	48 c8       	lddpc	r8,800053bc <sensor_read_euler+0xa0>
8000538e:	f1 38 00 1e 	ld.ub	r8,r8[30]
80005392:	5c 58       	castu.b	r8
80005394:	f2 08 00 08 	add	r8,r9,r8
80005398:	5c 88       	casts.h	r8
8000539a:	5c 88       	casts.h	r8
8000539c:	ef 58 ff fe 	st.h	r7[-2],r8
	//#ifdef USART_DEBUG
		//usart_write_line(USART,"EULER:");
		//usart_serial_write_packet(USART, &sensor_reg_page0.euler_h_lsb, 6);
	//#endif
	
	return _eul;
800053a0:	0c 98       	mov	r8,r6
800053a2:	ee c9 00 06 	sub	r9,r7,6
800053a6:	30 6a       	mov	r10,6
800053a8:	12 9b       	mov	r11,r9
800053aa:	10 9c       	mov	r12,r8
800053ac:	f0 1f 00 06 	mcall	800053c4 <sensor_read_euler+0xa8>
};
800053b0:	0c 9c       	mov	r12,r6
800053b2:	2f ed       	sub	sp,-8
800053b4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800053b8:	80 00       	ld.sh	r0,r0[0x0]
800053ba:	54 38       	stdsp	sp[0x10c],r8
800053bc:	00 00       	add	r0,r0
800053be:	06 ac       	st.w	r3++,r12
800053c0:	80 00       	ld.sh	r0,r0[0x0]
800053c2:	51 68       	stdsp	sp[0x58],r8
800053c4:	80 00       	ld.sh	r0,r0[0x0]
800053c6:	73 40       	ld.w	r0,r9[0x50]

800053c8 <sensor_read_page0>:

void sensor_read_page0(void)
{
800053c8:	eb cd 40 80 	pushm	r7,lr
800053cc:	1a 97       	mov	r7,sp
	sensor_switch_page(BNO055_PAGE_ZERO);
800053ce:	30 0c       	mov	r12,0
800053d0:	f0 1f 00 0c 	mcall	80005400 <sensor_read_page0+0x38>
	sensor_read_data(BNO055_CHIP_ID_ADDR,&sensor_reg_page0.chip_id,BNO055_REGISTER_PAGE0_COUNT_BYTES_0);	//TODO: ERR_ADRESS_OUT_OF_RANGE
800053d4:	33 ca       	mov	r10,60
800053d6:	48 cb       	lddpc	r11,80005404 <sensor_read_page0+0x3c>
800053d8:	30 0c       	mov	r12,0
800053da:	f0 1f 00 0c 	mcall	80005408 <sensor_read_page0+0x40>
	sensor_read_data(BNO055_OPR_MODE_ADDR,&sensor_reg_page0.opr_mode,BNO055_REGISTER_PAGE0_COUNT_BYTES_1);
800053de:	48 a8       	lddpc	r8,80005404 <sensor_read_page0+0x3c>
800053e0:	2c 48       	sub	r8,-60
800053e2:	30 6a       	mov	r10,6
800053e4:	10 9b       	mov	r11,r8
800053e6:	33 dc       	mov	r12,61
800053e8:	f0 1f 00 08 	mcall	80005408 <sensor_read_page0+0x40>
	sensor_read_data(BNO055_ACCEL_OFFSET_X_LSB_ADDR,&sensor_reg_page0.accel_offset_x_lsb,BNO055_REGISTER_PAGE0_COUNT_BYTES_2);
800053ec:	48 68       	lddpc	r8,80005404 <sensor_read_page0+0x3c>
800053ee:	2b e8       	sub	r8,-66
800053f0:	31 6a       	mov	r10,22
800053f2:	10 9b       	mov	r11,r8
800053f4:	35 5c       	mov	r12,85
800053f6:	f0 1f 00 05 	mcall	80005408 <sensor_read_page0+0x40>
}
800053fa:	e3 cd 80 80 	ldm	sp++,r7,pc
800053fe:	00 00       	add	r0,r0
80005400:	80 00       	ld.sh	r0,r0[0x0]
80005402:	54 38       	stdsp	sp[0x10c],r8
80005404:	00 00       	add	r0,r0
80005406:	06 ac       	st.w	r3++,r12
80005408:	80 00       	ld.sh	r0,r0[0x0]
8000540a:	51 68       	stdsp	sp[0x58],r8

8000540c <sensor_read_status>:
	sensor_read_data(BNO055_ACCEL_CONFIG_ADDR,&sensor_reg_page1.accel_config,BNO055_REGISTER_PAGE1_COUNT_BYTES_0);
	sensor_read_data(BNO055_INT_MASK_ADDR,&sensor_reg_page1.int_mask,BNO055_REGISTER_PAGE1_COUNT_BYTES_1);
}

void sensor_read_status(void)
{
8000540c:	eb cd 40 80 	pushm	r7,lr
80005410:	1a 97       	mov	r7,sp
	sensor_switch_page(BNO055_PAGE_ZERO);
80005412:	30 0c       	mov	r12,0
80005414:	f0 1f 00 06 	mcall	8000542c <sensor_read_status+0x20>
	sensor_read_data(BNO055_SYS_STAT_ADDR, &sensor_reg_page0.sys_stat,2);
80005418:	48 68       	lddpc	r8,80005430 <sensor_read_status+0x24>
8000541a:	2c 78       	sub	r8,-57
8000541c:	30 2a       	mov	r10,2
8000541e:	10 9b       	mov	r11,r8
80005420:	33 9c       	mov	r12,57
80005422:	f0 1f 00 05 	mcall	80005434 <sensor_read_status+0x28>
}
80005426:	e3 cd 80 80 	ldm	sp++,r7,pc
8000542a:	00 00       	add	r0,r0
8000542c:	80 00       	ld.sh	r0,r0[0x0]
8000542e:	54 38       	stdsp	sp[0x10c],r8
80005430:	00 00       	add	r0,r0
80005432:	06 ac       	st.w	r3++,r12
80005434:	80 00       	ld.sh	r0,r0[0x0]
80005436:	51 68       	stdsp	sp[0x58],r8

80005438 <sensor_switch_page>:
	sensor_read_page0();
	sensor_read_page1();
};

void sensor_switch_page(uint8_t page)
{
80005438:	eb cd 40 80 	pushm	r7,lr
8000543c:	1a 97       	mov	r7,sp
8000543e:	20 1d       	sub	sp,4
80005440:	18 98       	mov	r8,r12
80005442:	ef 68 ff fc 	st.b	r7[-4],r8
	if (page == sensor_reg_page0.page_id) return;
80005446:	48 f8       	lddpc	r8,80005480 <sensor_switch_page+0x48>
80005448:	11 f8       	ld.ub	r8,r8[0x7]
8000544a:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000544e:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005452:	f0 09 18 00 	cp.b	r9,r8
80005456:	c1 00       	breq	80005476 <sensor_switch_page+0x3e>
	if (sensor_write_data(BNO055_PAGE_ID_ADDR,&page,1) == TWI_SUCCESS) sensor_reg_page0.page_id = page;
80005458:	ee c8 00 04 	sub	r8,r7,4
8000545c:	30 1a       	mov	r10,1
8000545e:	10 9b       	mov	r11,r8
80005460:	30 7c       	mov	r12,7
80005462:	f0 1f 00 09 	mcall	80005484 <sensor_switch_page+0x4c>
80005466:	18 98       	mov	r8,r12
80005468:	58 08       	cp.w	r8,0
8000546a:	c0 71       	brne	80005478 <sensor_switch_page+0x40>
8000546c:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005470:	48 49       	lddpc	r9,80005480 <sensor_switch_page+0x48>
80005472:	b2 f8       	st.b	r9[0x7],r8
80005474:	c0 28       	rjmp	80005478 <sensor_switch_page+0x40>
	sensor_read_page1();
};

void sensor_switch_page(uint8_t page)
{
	if (page == sensor_reg_page0.page_id) return;
80005476:	d7 03       	nop
	if (sensor_write_data(BNO055_PAGE_ID_ADDR,&page,1) == TWI_SUCCESS) sensor_reg_page0.page_id = page;
	//TODO: If TWI_ERROR -> do something
};
80005478:	2f fd       	sub	sp,-4
8000547a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000547e:	00 00       	add	r0,r0
80005480:	00 00       	add	r0,r0
80005482:	06 ac       	st.w	r3++,r12
80005484:	80 00       	ld.sh	r0,r0[0x0]
80005486:	51 e0       	stdsp	sp[0x78],r0

80005488 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
80005488:	eb cd 40 80 	pushm	r7,lr
8000548c:	1a 97       	mov	r7,sp
8000548e:	20 bd       	sub	sp,44
80005490:	ef 4c ff d8 	st.w	r7[-40],r12
80005494:	ef 4b ff d4 	st.w	r7[-44],r11
80005498:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000549c:	ef 48 ff e0 	st.w	r7[-32],r8
800054a0:	ee f8 ff d4 	ld.w	r8,r7[-44]
800054a4:	ef 48 ff dc 	st.w	r7[-36],r8
800054a8:	ee f8 ff e0 	ld.w	r8,r7[-32]
800054ac:	ef 48 ff e4 	st.w	r7[-28],r8
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800054b0:	ee f8 ff e4 	ld.w	r8,r7[-28]
800054b4:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800054b8:	30 19       	mov	r9,1
800054ba:	f2 08 09 48 	lsl	r8,r9,r8
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
800054be:	ee f9 ff e0 	ld.w	r9,r7[-32]
800054c2:	ef 49 ff e8 	st.w	r7[-24],r9
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800054c6:	ee f9 ff e8 	ld.w	r9,r7[-24]
800054ca:	a5 99       	lsr	r9,0x5
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
800054cc:	ef 49 ff f4 	st.w	r7[-12],r9
800054d0:	ef 48 ff f0 	st.w	r7[-16],r8
800054d4:	ee f8 ff dc 	ld.w	r8,r7[-36]
800054d8:	ef 48 ff ec 	st.w	r7[-20],r8
800054dc:	ee f8 ff f4 	ld.w	r8,r7[-12]
800054e0:	ef 48 ff fc 	st.w	r7[-4],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800054e4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800054e8:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800054ea:	e0 28 d8 00 	sub	r8,55296
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	volatile avr32_gpio_port_t *base = arch_ioport_port_to_base(port);
800054ee:	ef 48 ff f8 	st.w	r7[-8],r8

	if (mode & IOPORT_MODE_PULLUP) {
800054f2:	ee f8 ff ec 	ld.w	r8,r7[-20]
800054f6:	e2 18 00 08 	andl	r8,0x8,COH
800054fa:	c0 80       	breq	8000550a <ioport_set_pin_mode+0x82>
		base->puers = mask;
800054fc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005500:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005504:	f1 49 00 74 	st.w	r8[116],r9
80005508:	c0 78       	rjmp	80005516 <ioport_set_pin_mode+0x8e>
	} else {
		base->puerc = mask;
8000550a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000550e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005512:	f1 49 00 78 	st.w	r8[120],r9
		base->odmerc = mask;
	}

#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
80005516:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000551a:	e2 18 00 40 	andl	r8,0x40,COH
8000551e:	c0 80       	breq	8000552e <ioport_set_pin_mode+0xa6>
		base->gfers = mask;
80005520:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005524:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005528:	f1 49 00 c4 	st.w	r8[196],r9
8000552c:	c0 78       	rjmp	8000553a <ioport_set_pin_mode+0xb2>
	} else {
		base->gferc = mask;
8000552e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005532:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005536:	f1 49 00 c8 	st.w	r8[200],r9
		base->odcr0c = mask;
	}

#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
8000553a:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000553e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005542:	5c 58       	castu.b	r8
80005544:	c0 70       	breq	80005552 <ioport_set_pin_mode+0xca>
		base->pmr0s = mask;
80005546:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000554a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000554e:	91 59       	st.w	r8[0x14],r9
80005550:	c0 68       	rjmp	8000555c <ioport_set_pin_mode+0xd4>
	} else {
		base->pmr0c = mask;
80005552:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005556:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000555a:	91 69       	st.w	r8[0x18],r9
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
8000555c:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005560:	e2 18 00 02 	andl	r8,0x2,COH
80005564:	c0 70       	breq	80005572 <ioport_set_pin_mode+0xea>
		base->pmr1s = mask;
80005566:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000556a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000556e:	91 99       	st.w	r8[0x24],r9
80005570:	c0 68       	rjmp	8000557c <ioport_set_pin_mode+0xf4>
	} else {
		base->pmr1c = mask;
80005572:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005576:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000557a:	91 a9       	st.w	r8[0x28],r9
	}

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
8000557c:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005580:	e2 18 00 04 	andl	r8,0x4,COH
80005584:	c0 70       	breq	80005592 <ioport_set_pin_mode+0x10a>
		base->pmr2s = mask;
80005586:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000558a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000558e:	91 d9       	st.w	r8[0x34],r9
80005590:	c0 68       	rjmp	8000559c <ioport_set_pin_mode+0x114>
	} else {
		base->pmr2c = mask;
80005592:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005596:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000559a:	91 e9       	st.w	r8[0x38],r9
	arch_ioport_set_pin_mode(pin, mode);
}
8000559c:	2f 5d       	sub	sp,-44
8000559e:	e3 cd 80 80 	ldm	sp++,r7,pc

800055a2 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
800055a2:	eb cd 40 80 	pushm	r7,lr
800055a6:	1a 97       	mov	r7,sp
800055a8:	20 cd       	sub	sp,48
800055aa:	ef 4c ff d4 	st.w	r7[-44],r12
800055ae:	ef 4b ff d0 	st.w	r7[-48],r11
800055b2:	ee f8 ff d4 	ld.w	r8,r7[-44]
800055b6:	ef 48 ff dc 	st.w	r7[-36],r8
800055ba:	ee f8 ff d0 	ld.w	r8,r7[-48]
800055be:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
800055c2:	ee f8 ff d8 	ld.w	r8,r7[-40]
800055c6:	58 18       	cp.w	r8,1
800055c8:	c2 11       	brne	8000560a <ioport_set_pin_dir+0x68>
800055ca:	ee f8 ff dc 	ld.w	r8,r7[-36]
800055ce:	ef 48 ff e0 	st.w	r7[-32],r8
800055d2:	ee f8 ff e0 	ld.w	r8,r7[-32]
800055d6:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800055da:	ee f8 ff e4 	ld.w	r8,r7[-28]
800055de:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800055e0:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800055e4:	ee f8 ff e8 	ld.w	r8,r7[-24]
800055e8:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800055ea:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800055ee:	ee f9 ff dc 	ld.w	r9,r7[-36]
800055f2:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800055f6:	ee f9 ff ec 	ld.w	r9,r7[-20]
800055fa:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800055fe:	30 1a       	mov	r10,1
80005600:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80005604:	f1 49 00 44 	st.w	r8[68],r9
80005608:	c2 48       	rjmp	80005650 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
8000560a:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000560e:	58 08       	cp.w	r8,0
80005610:	c2 01       	brne	80005650 <ioport_set_pin_dir+0xae>
80005612:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005616:	ef 48 ff f0 	st.w	r7[-16],r8
8000561a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000561e:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80005622:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005626:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80005628:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000562c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005630:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80005632:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80005636:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000563a:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000563e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005642:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80005646:	30 1a       	mov	r10,1
80005648:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
8000564c:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80005650:	2f 4d       	sub	sp,-48
80005652:	e3 cd 80 80 	ldm	sp++,r7,pc
80005656:	d7 03       	nop

80005658 <settings_init>:
volatile settings_t set;

//Read settings set of UserPage on Controller
//If no data -> Default-values
void settings_init(bool iopin_save)
{
80005658:	eb cd 40 80 	pushm	r7,lr
8000565c:	1a 97       	mov	r7,sp
8000565e:	20 1d       	sub	sp,4
80005660:	18 98       	mov	r8,r12
80005662:	ef 68 ff fc 	st.b	r7[-4],r8
	if (flashcdw_quick_user_page_read())
80005666:	f0 1f 00 18 	mcall	800056c4 <settings_init+0x6c>
8000566a:	18 98       	mov	r8,r12
8000566c:	58 08       	cp.w	r8,0
8000566e:	c0 40       	breq	80005676 <settings_init+0x1e>
	{
		//User page empty -> default values
		set_default_values();
80005670:	f0 1f 00 16 	mcall	800056c8 <settings_init+0x70>
80005674:	c1 68       	rjmp	800056a0 <settings_init+0x48>
	}	
	else
	{
		flashcdw_memcpy(&set, (uint32_t*) AVR32_USER_PAGE_ADDRESS + SETTINGS_USERPAGE_OFFSET, sizeof(set), false);
80005676:	30 09       	mov	r9,0
80005678:	34 ca       	mov	r10,76
8000567a:	e0 6b 00 80 	mov	r11,128
8000567e:	ea 1b 80 80 	orh	r11,0x8080
80005682:	49 3c       	lddpc	r12,800056cc <settings_init+0x74>
80005684:	f0 1f 00 13 	mcall	800056d0 <settings_init+0x78>
		if(set.version != SETTINGS_VERSION)
80005688:	49 18       	lddpc	r8,800056cc <settings_init+0x74>
8000568a:	90 08       	ld.sh	r8,r8[0x0]
8000568c:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80005690:	30 b8       	mov	r8,11
80005692:	f0 09 19 00 	cp.h	r9,r8
80005696:	c0 50       	breq	800056a0 <settings_init+0x48>
		{
			set_default_values();
80005698:	f0 1f 00 0c 	mcall	800056c8 <settings_init+0x70>
			settings_save();
8000569c:	f0 1f 00 0e 	mcall	800056d4 <settings_init+0x7c>
		}
	}
	
	if (iopin_save)
800056a0:	ef 39 ff fc 	ld.ub	r9,r7[-4]
800056a4:	30 08       	mov	r8,0
800056a6:	f0 09 18 00 	cp.b	r9,r8
800056aa:	c0 90       	breq	800056bc <settings_init+0x64>
	{
		ioport_set_pin_dir(PIN_SAVE, IOPORT_DIR_INPUT);
800056ac:	30 0b       	mov	r11,0
800056ae:	33 1c       	mov	r12,49
800056b0:	f0 1f 00 0a 	mcall	800056d8 <settings_init+0x80>
		ioport_set_pin_mode(PIN_SAVE, IOPORT_MODE_PULLUP);
800056b4:	30 8b       	mov	r11,8
800056b6:	33 1c       	mov	r12,49
800056b8:	f0 1f 00 09 	mcall	800056dc <settings_init+0x84>
	}
};
800056bc:	2f fd       	sub	sp,-4
800056be:	e3 cd 80 80 	ldm	sp++,r7,pc
800056c2:	00 00       	add	r0,r0
800056c4:	80 00       	ld.sh	r0,r0[0x0]
800056c6:	2a 80       	sub	r0,-88
800056c8:	80 00       	ld.sh	r0,r0[0x0]
800056ca:	57 04       	stdsp	sp[0x1c0],r4
800056cc:	00 00       	add	r0,r0
800056ce:	07 1c       	ld.sh	r12,r3++
800056d0:	80 00       	ld.sh	r0,r0[0x0]
800056d2:	2a f8       	sub	r8,-81
800056d4:	80 00       	ld.sh	r0,r0[0x0]
800056d6:	56 e0       	stdsp	sp[0x1b8],r0
800056d8:	80 00       	ld.sh	r0,r0[0x0]
800056da:	55 a2       	stdsp	sp[0x168],r2
800056dc:	80 00       	ld.sh	r0,r0[0x0]
800056de:	54 88       	stdsp	sp[0x120],r8

800056e0 <settings_save>:

//Save settings set to UserPage on Controller
void settings_save(void)
{
800056e0:	eb cd 40 80 	pushm	r7,lr
800056e4:	1a 97       	mov	r7,sp
	flashcdw_memcpy((uint32_t*) AVR32_USER_PAGE_ADDRESS + SETTINGS_USERPAGE_OFFSET,&set, sizeof(set), true);
800056e6:	30 19       	mov	r9,1
800056e8:	34 ca       	mov	r10,76
800056ea:	48 5b       	lddpc	r11,800056fc <settings_save+0x1c>
800056ec:	e0 6c 00 80 	mov	r12,128
800056f0:	ea 1c 80 80 	orh	r12,0x8080
800056f4:	f0 1f 00 03 	mcall	80005700 <settings_save+0x20>
};
800056f8:	e3 cd 80 80 	ldm	sp++,r7,pc
800056fc:	00 00       	add	r0,r0
800056fe:	07 1c       	ld.sh	r12,r3++
80005700:	80 00       	ld.sh	r0,r0[0x0]
80005702:	2a f8       	sub	r8,-81

80005704 <set_default_values>:
	}
	pin_old = pin;
};

void set_default_values(void)
{
80005704:	eb cd 40 80 	pushm	r7,lr
80005708:	1a 97       	mov	r7,sp
	set.version = SETTINGS_VERSION;
8000570a:	4a 99       	lddpc	r9,800057ac <set_default_values+0xa8>
8000570c:	30 b8       	mov	r8,11
8000570e:	b2 08       	st.h	r9[0x0],r8
	set.pid_pitch.p = 2;
80005710:	4a 78       	lddpc	r8,800057ac <set_default_values+0xa8>
80005712:	30 29       	mov	r9,2
80005714:	91 49       	st.w	r8[0x10],r9
	set.pid_pitch.i = 0;
80005716:	4a 68       	lddpc	r8,800057ac <set_default_values+0xa8>
80005718:	30 09       	mov	r9,0
8000571a:	91 59       	st.w	r8[0x14],r9
	set.pid_pitch.d = 0;
8000571c:	4a 48       	lddpc	r8,800057ac <set_default_values+0xa8>
8000571e:	30 09       	mov	r9,0
80005720:	91 69       	st.w	r8[0x18],r9
	set.pid_roll.p = 2;
80005722:	4a 38       	lddpc	r8,800057ac <set_default_values+0xa8>
80005724:	30 29       	mov	r9,2
80005726:	91 79       	st.w	r8[0x1c],r9
	set.pid_roll.i = 0;
80005728:	4a 18       	lddpc	r8,800057ac <set_default_values+0xa8>
8000572a:	30 09       	mov	r9,0
8000572c:	91 89       	st.w	r8[0x20],r9
	set.pid_roll.d = 0;
8000572e:	4a 08       	lddpc	r8,800057ac <set_default_values+0xa8>
80005730:	30 09       	mov	r9,0
80005732:	91 99       	st.w	r8[0x24],r9
	set.pid_yaw.p = 2;
80005734:	49 e8       	lddpc	r8,800057ac <set_default_values+0xa8>
80005736:	30 29       	mov	r9,2
80005738:	91 19       	st.w	r8[0x4],r9
	set.pid_yaw.i = 0;
8000573a:	49 d8       	lddpc	r8,800057ac <set_default_values+0xa8>
8000573c:	30 09       	mov	r9,0
8000573e:	91 29       	st.w	r8[0x8],r9
	set.pid_yaw.d = 0;
80005740:	49 b8       	lddpc	r8,800057ac <set_default_values+0xa8>
80005742:	30 09       	mov	r9,0
80005744:	91 39       	st.w	r8[0xc],r9
	set.sensor_calibration = 0;
80005746:	49 a9       	lddpc	r9,800057ac <set_default_values+0xa8>
80005748:	30 08       	mov	r8,0
8000574a:	f3 68 00 34 	st.b	r9[52],r8
	set.accel_offset.r = 0;
8000574e:	49 89       	lddpc	r9,800057ac <set_default_values+0xa8>
80005750:	30 08       	mov	r8,0
80005752:	f3 58 00 3c 	st.h	r9[60],r8
	set.accel_offset.x = 0;
80005756:	49 69       	lddpc	r9,800057ac <set_default_values+0xa8>
80005758:	30 08       	mov	r8,0
8000575a:	f3 58 00 36 	st.h	r9[54],r8
	set.accel_offset.y = 0;
8000575e:	49 49       	lddpc	r9,800057ac <set_default_values+0xa8>
80005760:	30 08       	mov	r8,0
80005762:	f3 58 00 38 	st.h	r9[56],r8
	set.accel_offset.z = 0;
80005766:	49 29       	lddpc	r9,800057ac <set_default_values+0xa8>
80005768:	30 08       	mov	r8,0
8000576a:	f3 58 00 3a 	st.h	r9[58],r8
	set.gyro_offset.x = 0;
8000576e:	49 09       	lddpc	r9,800057ac <set_default_values+0xa8>
80005770:	30 08       	mov	r8,0
80005772:	f3 58 00 3e 	st.h	r9[62],r8
	set.gyro_offset.y = 0;
80005776:	48 e9       	lddpc	r9,800057ac <set_default_values+0xa8>
80005778:	30 08       	mov	r8,0
8000577a:	f3 58 00 40 	st.h	r9[64],r8
	set.gyro_offset.z = 0;
8000577e:	48 c9       	lddpc	r9,800057ac <set_default_values+0xa8>
80005780:	30 08       	mov	r8,0
80005782:	f3 58 00 42 	st.h	r9[66],r8
	set.mag_offset.r = 0;
80005786:	48 a9       	lddpc	r9,800057ac <set_default_values+0xa8>
80005788:	30 08       	mov	r8,0
8000578a:	f3 58 00 4a 	st.h	r9[74],r8
	set.mag_offset.x = 0;
8000578e:	48 89       	lddpc	r9,800057ac <set_default_values+0xa8>
80005790:	30 08       	mov	r8,0
80005792:	f3 58 00 44 	st.h	r9[68],r8
	set.mag_offset.y = 0;
80005796:	48 69       	lddpc	r9,800057ac <set_default_values+0xa8>
80005798:	30 08       	mov	r8,0
8000579a:	f3 58 00 46 	st.h	r9[70],r8
	set.mag_offset.z = 0;
8000579e:	48 49       	lddpc	r9,800057ac <set_default_values+0xa8>
800057a0:	30 08       	mov	r8,0
800057a2:	f3 58 00 48 	st.h	r9[72],r8
800057a6:	e3 cd 80 80 	ldm	sp++,r7,pc
800057aa:	00 00       	add	r0,r0
800057ac:	00 00       	add	r0,r0
800057ae:	07 1c       	ld.sh	r12,r3++

800057b0 <cpu_irq_is_enabled_flags>:

	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
800057b0:	eb cd 40 80 	pushm	r7,lr
800057b4:	1a 97       	mov	r7,sp
800057b6:	20 1d       	sub	sp,4
800057b8:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
800057bc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800057c0:	e6 18 00 01 	andh	r8,0x1,COH
800057c4:	5f 08       	sreq	r8
800057c6:	5c 58       	castu.b	r8
}
800057c8:	10 9c       	mov	r12,r8
800057ca:	2f fd       	sub	sp,-4
800057cc:	e3 cd 80 80 	ldm	sp++,r7,pc

800057d0 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
800057d0:	eb cd 40 80 	pushm	r7,lr
800057d4:	1a 97       	mov	r7,sp
800057d6:	20 4d       	sub	sp,16
800057d8:	ef 4c ff f8 	st.w	r7[-8],r12
800057dc:	ef 4b ff f4 	st.w	r7[-12],r11
800057e0:	ef 4a ff f0 	st.w	r7[-16],r10
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
800057e4:	e1 b8 00 00 	mfsr	r8,0x0
800057e8:	10 9c       	mov	r12,r8
800057ea:	f0 1f 00 73 	mcall	800059b4 <tc_configure_interrupts+0x1e4>
800057ee:	18 98       	mov	r8,r12
800057f0:	ef 68 ff ff 	st.b	r7[-1],r8

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800057f4:	ee f8 ff f4 	ld.w	r8,r7[-12]
800057f8:	58 28       	cp.w	r8,2
800057fa:	e0 88 00 04 	brls	80005802 <tc_configure_interrupts+0x32>
    return TC_INVALID_ARGUMENT;
800057fe:	3f f8       	mov	r8,-1
80005800:	cd 68       	rjmp	800059ac <tc_configure_interrupts+0x1dc>

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80005802:	ee fb ff f4 	ld.w	r11,r7[-12]
80005806:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000580a:	70 08       	ld.w	r8,r8[0x0]
8000580c:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80005810:	5c 58       	castu.b	r8
80005812:	f0 09 15 07 	lsl	r9,r8,0x7
                             bitfield->ldrbs << AVR32_TC_LDRBS_OFFSET |
80005816:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000581a:	70 08       	ld.w	r8,r8[0x0]
8000581c:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80005820:	5c 58       	castu.b	r8
80005822:	a7 68       	lsl	r8,0x6
80005824:	10 49       	or	r9,r8
                             bitfield->ldras << AVR32_TC_LDRAS_OFFSET |
80005826:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000582a:	70 08       	ld.w	r8,r8[0x0]
8000582c:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80005830:	5c 58       	castu.b	r8
80005832:	a5 78       	lsl	r8,0x5
80005834:	10 49       	or	r9,r8
                             bitfield->cpcs << AVR32_TC_CPCS_OFFSET |
80005836:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000583a:	70 08       	ld.w	r8,r8[0x0]
8000583c:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80005840:	5c 58       	castu.b	r8
80005842:	a5 68       	lsl	r8,0x4
80005844:	10 49       	or	r9,r8
                             bitfield->cpbs << AVR32_TC_CPBS_OFFSET |
80005846:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000584a:	70 08       	ld.w	r8,r8[0x0]
8000584c:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80005850:	5c 58       	castu.b	r8
80005852:	a3 78       	lsl	r8,0x3
80005854:	10 49       	or	r9,r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
80005856:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000585a:	70 08       	ld.w	r8,r8[0x0]
8000585c:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80005860:	5c 58       	castu.b	r8
80005862:	a3 68       	lsl	r8,0x2
80005864:	10 49       	or	r9,r8
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
80005866:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000586a:	70 08       	ld.w	r8,r8[0x0]
8000586c:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80005870:	5c 58       	castu.b	r8
80005872:	a1 78       	lsl	r8,0x1
80005874:	10 49       	or	r9,r8
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;
80005876:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000587a:	70 08       	ld.w	r8,r8[0x0]
8000587c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005880:	5c 58       	castu.b	r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80005882:	f3 e8 10 08 	or	r8,r9,r8
80005886:	10 99       	mov	r9,r8
80005888:	ee fa ff f8 	ld.w	r10,r7[-8]
8000588c:	f6 08 15 06 	lsl	r8,r11,0x6
80005890:	f4 08 00 08 	add	r8,r10,r8
80005894:	2d c8       	sub	r8,-36
80005896:	91 09       	st.w	r8[0x0],r9
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80005898:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000589c:	30 08       	mov	r8,0
8000589e:	f0 09 18 00 	cp.b	r9,r8
800058a2:	c0 20       	breq	800058a6 <tc_configure_interrupts+0xd6>
800058a4:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
800058a6:	ee fb ff f4 	ld.w	r11,r7[-12]
800058aa:	ee f8 ff f0 	ld.w	r8,r7[-16]
800058ae:	70 08       	ld.w	r8,r8[0x0]
800058b0:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
800058b4:	5c 58       	castu.b	r8
800058b6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800058ba:	c0 41       	brne	800058c2 <tc_configure_interrupts+0xf2>
800058bc:	e0 69 00 80 	mov	r9,128
800058c0:	c0 28       	rjmp	800058c4 <tc_configure_interrupts+0xf4>
800058c2:	30 09       	mov	r9,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
800058c4:	ee f8 ff f0 	ld.w	r8,r7[-16]
800058c8:	70 08       	ld.w	r8,r8[0x0]
800058ca:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
800058ce:	5c 58       	castu.b	r8
800058d0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800058d4:	c0 31       	brne	800058da <tc_configure_interrupts+0x10a>
800058d6:	34 08       	mov	r8,64
800058d8:	c0 28       	rjmp	800058dc <tc_configure_interrupts+0x10c>
800058da:	30 08       	mov	r8,0
800058dc:	10 49       	or	r9,r8
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
800058de:	ee f8 ff f0 	ld.w	r8,r7[-16]
800058e2:	70 08       	ld.w	r8,r8[0x0]
800058e4:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
800058e8:	5c 58       	castu.b	r8
800058ea:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800058ee:	c0 31       	brne	800058f4 <tc_configure_interrupts+0x124>
800058f0:	32 08       	mov	r8,32
800058f2:	c0 28       	rjmp	800058f6 <tc_configure_interrupts+0x126>
800058f4:	30 08       	mov	r8,0
800058f6:	10 49       	or	r9,r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
800058f8:	ee f8 ff f0 	ld.w	r8,r7[-16]
800058fc:	70 08       	ld.w	r8,r8[0x0]
800058fe:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80005902:	5c 58       	castu.b	r8
80005904:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005908:	c0 31       	brne	8000590e <tc_configure_interrupts+0x13e>
8000590a:	31 08       	mov	r8,16
8000590c:	c0 28       	rjmp	80005910 <tc_configure_interrupts+0x140>
8000590e:	30 08       	mov	r8,0
80005910:	10 49       	or	r9,r8
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80005912:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005916:	70 08       	ld.w	r8,r8[0x0]
80005918:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
8000591c:	5c 58       	castu.b	r8
8000591e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005922:	c0 31       	brne	80005928 <tc_configure_interrupts+0x158>
80005924:	30 88       	mov	r8,8
80005926:	c0 28       	rjmp	8000592a <tc_configure_interrupts+0x15a>
80005928:	30 08       	mov	r8,0
8000592a:	10 49       	or	r9,r8
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
8000592c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005930:	70 08       	ld.w	r8,r8[0x0]
80005932:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80005936:	5c 58       	castu.b	r8
80005938:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000593c:	c0 31       	brne	80005942 <tc_configure_interrupts+0x172>
8000593e:	30 48       	mov	r8,4
80005940:	c0 28       	rjmp	80005944 <tc_configure_interrupts+0x174>
80005942:	30 08       	mov	r8,0
80005944:	10 49       	or	r9,r8
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80005946:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000594a:	70 08       	ld.w	r8,r8[0x0]
8000594c:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80005950:	5c 58       	castu.b	r8
80005952:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005956:	c0 31       	brne	8000595c <tc_configure_interrupts+0x18c>
80005958:	30 28       	mov	r8,2
8000595a:	c0 28       	rjmp	8000595e <tc_configure_interrupts+0x18e>
8000595c:	30 08       	mov	r8,0
8000595e:	10 49       	or	r9,r8
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
80005960:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005964:	70 08       	ld.w	r8,r8[0x0]
80005966:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000596a:	5c 58       	castu.b	r8
8000596c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005970:	5f 08       	sreq	r8
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80005972:	f3 e8 10 08 	or	r8,r9,r8
80005976:	10 99       	mov	r9,r8
80005978:	ee fa ff f8 	ld.w	r10,r7[-8]
8000597c:	f6 08 15 06 	lsl	r8,r11,0x6
80005980:	f4 08 00 08 	add	r8,r10,r8
80005984:	2d 88       	sub	r8,-40
80005986:	91 09       	st.w	r8[0x0],r9
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80005988:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000598c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005990:	a1 78       	lsl	r8,0x1
80005992:	2f f8       	sub	r8,-1
80005994:	a5 78       	lsl	r8,0x5
80005996:	f2 08 00 08 	add	r8,r9,r8
8000599a:	70 08       	ld.w	r8,r8[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
8000599c:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800059a0:	30 08       	mov	r8,0
800059a2:	f0 09 18 00 	cp.b	r9,r8
800059a6:	c0 20       	breq	800059aa <tc_configure_interrupts+0x1da>
800059a8:	d5 03       	csrf	0x10

  return 0;
800059aa:	30 08       	mov	r8,0
}
800059ac:	10 9c       	mov	r12,r8
800059ae:	2f cd       	sub	sp,-16
800059b0:	e3 cd 80 80 	ldm	sp++,r7,pc
800059b4:	80 00       	ld.sh	r0,r0[0x0]
800059b6:	57 b0       	stdsp	sp[0x1ec],r0

800059b8 <tc_init_waveform>:
  return 0;
}


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
800059b8:	eb cd 40 80 	pushm	r7,lr
800059bc:	1a 97       	mov	r7,sp
800059be:	20 2d       	sub	sp,8
800059c0:	ef 4c ff fc 	st.w	r7[-4],r12
800059c4:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
800059c8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800059cc:	70 08       	ld.w	r8,r8[0x0]
800059ce:	58 28       	cp.w	r8,2
800059d0:	e0 88 00 04 	brls	800059d8 <tc_init_waveform+0x20>
    return TC_INVALID_ARGUMENT;
800059d4:	3f f8       	mov	r8,-1
800059d6:	c9 78       	rjmp	80005b04 <tc_init_waveform+0x14c>

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
800059d8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800059dc:	70 09       	ld.w	r9,r8[0x0]
800059de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800059e2:	70 18       	ld.w	r8,r8[0x4]
800059e4:	f1 d8 c3 c2 	bfextu	r8,r8,0x1e,0x2
800059e8:	5c 58       	castu.b	r8
800059ea:	f0 0a 15 1e 	lsl	r10,r8,0x1e
                                  opt->beevt << AVR32_TC_BEEVT_OFFSET |
800059ee:	ee f8 ff f8 	ld.w	r8,r7[-8]
800059f2:	70 18       	ld.w	r8,r8[0x4]
800059f4:	f1 d8 c3 82 	bfextu	r8,r8,0x1c,0x2
800059f8:	5c 58       	castu.b	r8
800059fa:	bd 68       	lsl	r8,0x1c
800059fc:	10 4a       	or	r10,r8
                                  opt->bcpc << AVR32_TC_BCPC_OFFSET |
800059fe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a02:	70 18       	ld.w	r8,r8[0x4]
80005a04:	f1 d8 c3 42 	bfextu	r8,r8,0x1a,0x2
80005a08:	5c 58       	castu.b	r8
80005a0a:	bb 68       	lsl	r8,0x1a
80005a0c:	10 4a       	or	r10,r8
                                  opt->bcpb << AVR32_TC_BCPB_OFFSET |
80005a0e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a12:	70 18       	ld.w	r8,r8[0x4]
80005a14:	f1 d8 c3 02 	bfextu	r8,r8,0x18,0x2
80005a18:	5c 58       	castu.b	r8
80005a1a:	b9 68       	lsl	r8,0x18
80005a1c:	10 4a       	or	r10,r8
                                  opt->aswtrg << AVR32_TC_ASWTRG_OFFSET |
80005a1e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a22:	70 18       	ld.w	r8,r8[0x4]
80005a24:	f1 d8 c2 c2 	bfextu	r8,r8,0x16,0x2
80005a28:	5c 58       	castu.b	r8
80005a2a:	b7 68       	lsl	r8,0x16
80005a2c:	10 4a       	or	r10,r8
                                  opt->aeevt << AVR32_TC_AEEVT_OFFSET |
80005a2e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a32:	70 18       	ld.w	r8,r8[0x4]
80005a34:	f1 d8 c2 82 	bfextu	r8,r8,0x14,0x2
80005a38:	5c 58       	castu.b	r8
80005a3a:	b5 68       	lsl	r8,0x14
80005a3c:	10 4a       	or	r10,r8
                                  opt->acpc << AVR32_TC_ACPC_OFFSET |
80005a3e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a42:	70 18       	ld.w	r8,r8[0x4]
80005a44:	f1 d8 c2 42 	bfextu	r8,r8,0x12,0x2
80005a48:	5c 58       	castu.b	r8
80005a4a:	b3 68       	lsl	r8,0x12
80005a4c:	10 4a       	or	r10,r8
                                  opt->acpa << AVR32_TC_ACPA_OFFSET |
80005a4e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a52:	70 18       	ld.w	r8,r8[0x4]
80005a54:	f1 d8 c2 02 	bfextu	r8,r8,0x10,0x2
80005a58:	5c 58       	castu.b	r8
80005a5a:	b1 68       	lsl	r8,0x10
80005a5c:	f5 e8 10 08 	or	r8,r10,r8
                                  1 << AVR32_TC_WAVE_OFFSET |
80005a60:	10 9a       	mov	r10,r8
80005a62:	af ba       	sbr	r10,0xf
                                  opt->wavsel << AVR32_TC_WAVSEL_OFFSET |
80005a64:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a68:	70 18       	ld.w	r8,r8[0x4]
80005a6a:	f1 d8 c1 a2 	bfextu	r8,r8,0xd,0x2
80005a6e:	5c 58       	castu.b	r8
80005a70:	ad 78       	lsl	r8,0xd
80005a72:	10 4a       	or	r10,r8
                                  opt->enetrg << AVR32_TC_ENETRG_OFFSET |
80005a74:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a78:	70 18       	ld.w	r8,r8[0x4]
80005a7a:	f1 d8 c1 81 	bfextu	r8,r8,0xc,0x1
80005a7e:	5c 58       	castu.b	r8
80005a80:	ad 68       	lsl	r8,0xc
80005a82:	10 4a       	or	r10,r8
                                  opt->eevt << AVR32_TC_EEVT_OFFSET |
80005a84:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a88:	70 18       	ld.w	r8,r8[0x4]
80005a8a:	f1 d8 c1 42 	bfextu	r8,r8,0xa,0x2
80005a8e:	5c 58       	castu.b	r8
80005a90:	ab 68       	lsl	r8,0xa
80005a92:	10 4a       	or	r10,r8
                                  opt->eevtedg << AVR32_TC_EEVTEDG_OFFSET |
80005a94:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005a98:	70 18       	ld.w	r8,r8[0x4]
80005a9a:	f1 d8 c1 02 	bfextu	r8,r8,0x8,0x2
80005a9e:	5c 58       	castu.b	r8
80005aa0:	a9 68       	lsl	r8,0x8
80005aa2:	10 4a       	or	r10,r8
                                  opt->cpcdis << AVR32_TC_CPCDIS_OFFSET |
80005aa4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005aa8:	70 18       	ld.w	r8,r8[0x4]
80005aaa:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80005aae:	5c 58       	castu.b	r8
80005ab0:	a7 78       	lsl	r8,0x7
80005ab2:	10 4a       	or	r10,r8
                                  opt->cpcstop << AVR32_TC_CPCSTOP_OFFSET |
80005ab4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005ab8:	70 18       	ld.w	r8,r8[0x4]
80005aba:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80005abe:	5c 58       	castu.b	r8
80005ac0:	a7 68       	lsl	r8,0x6
80005ac2:	10 4a       	or	r10,r8
                                  opt->burst << AVR32_TC_BURST_OFFSET |
80005ac4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005ac8:	70 18       	ld.w	r8,r8[0x4]
80005aca:	f1 d8 c0 82 	bfextu	r8,r8,0x4,0x2
80005ace:	5c 58       	castu.b	r8
80005ad0:	a5 68       	lsl	r8,0x4
80005ad2:	10 4a       	or	r10,r8
                                  opt->clki << AVR32_TC_CLKI_OFFSET |
80005ad4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005ad8:	70 18       	ld.w	r8,r8[0x4]
80005ada:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80005ade:	5c 58       	castu.b	r8
80005ae0:	a3 78       	lsl	r8,0x3
80005ae2:	10 4a       	or	r10,r8
                                  opt->tcclks << AVR32_TC_TCCLKS_OFFSET;
80005ae4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005ae8:	70 18       	ld.w	r8,r8[0x4]
80005aea:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80005aee:	5c 58       	castu.b	r8
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80005af0:	f5 e8 10 08 	or	r8,r10,r8
80005af4:	10 9a       	mov	r10,r8
80005af6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005afa:	a5 69       	lsl	r9,0x4
80005afc:	2f f9       	sub	r9,-1
80005afe:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
                                  opt->cpcstop << AVR32_TC_CPCSTOP_OFFSET |
                                  opt->burst << AVR32_TC_BURST_OFFSET |
                                  opt->clki << AVR32_TC_CLKI_OFFSET |
                                  opt->tcclks << AVR32_TC_TCCLKS_OFFSET;

  return 0;
80005b02:	30 08       	mov	r8,0
}
80005b04:	10 9c       	mov	r12,r8
80005b06:	2f ed       	sub	sp,-8
80005b08:	e3 cd 80 80 	ldm	sp++,r7,pc

80005b0c <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
80005b0c:	eb cd 40 80 	pushm	r7,lr
80005b10:	1a 97       	mov	r7,sp
80005b12:	20 2d       	sub	sp,8
80005b14:	ef 4c ff fc 	st.w	r7[-4],r12
80005b18:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005b1c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b20:	58 28       	cp.w	r8,2
80005b22:	e0 88 00 04 	brls	80005b2a <tc_start+0x1e>
    return TC_INVALID_ARGUMENT;
80005b26:	3f f8       	mov	r8,-1
80005b28:	c0 b8       	rjmp	80005b3e <tc_start+0x32>

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80005b2a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b2e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005b32:	a7 68       	lsl	r8,0x6
80005b34:	f2 08 00 08 	add	r8,r9,r8
80005b38:	30 59       	mov	r9,5
80005b3a:	91 09       	st.w	r8[0x0],r9

  return 0;
80005b3c:	30 08       	mov	r8,0
}
80005b3e:	10 9c       	mov	r12,r8
80005b40:	2f ed       	sub	sp,-8
80005b42:	e3 cd 80 80 	ldm	sp++,r7,pc

80005b46 <tc_read_sr>:
  tc->bcr = AVR32_TC_BCR_SYNC_MASK;
}


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
80005b46:	eb cd 40 80 	pushm	r7,lr
80005b4a:	1a 97       	mov	r7,sp
80005b4c:	20 2d       	sub	sp,8
80005b4e:	ef 4c ff fc 	st.w	r7[-4],r12
80005b52:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005b56:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b5a:	58 28       	cp.w	r8,2
80005b5c:	e0 88 00 04 	brls	80005b64 <tc_read_sr+0x1e>
    return TC_INVALID_ARGUMENT;
80005b60:	3f f8       	mov	r8,-1
80005b62:	c0 b8       	rjmp	80005b78 <tc_read_sr+0x32>

  return tc->channel[channel].sr;
80005b64:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b68:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005b6c:	a1 78       	lsl	r8,0x1
80005b6e:	2f f8       	sub	r8,-1
80005b70:	a5 78       	lsl	r8,0x5
80005b72:	f2 08 00 08 	add	r8,r9,r8
80005b76:	70 08       	ld.w	r8,r8[0x0]
}
80005b78:	10 9c       	mov	r12,r8
80005b7a:	2f ed       	sub	sp,-8
80005b7c:	e3 cd 80 80 	ldm	sp++,r7,pc

80005b80 <tc_write_ra>:
  return Rd_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK);
}


int tc_write_ra(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80005b80:	eb cd 40 80 	pushm	r7,lr
80005b84:	1a 97       	mov	r7,sp
80005b86:	20 3d       	sub	sp,12
80005b88:	ef 4c ff fc 	st.w	r7[-4],r12
80005b8c:	ef 4b ff f8 	st.w	r7[-8],r11
80005b90:	14 98       	mov	r8,r10
80005b92:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005b96:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b9a:	58 28       	cp.w	r8,2
80005b9c:	e0 88 00 04 	brls	80005ba4 <tc_write_ra+0x24>
    return TC_INVALID_ARGUMENT;
80005ba0:	3f f8       	mov	r8,-1
80005ba2:	c2 78       	rjmp	80005bf0 <tc_write_ra+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80005ba4:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005ba8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005bac:	a5 69       	lsl	r9,0x4
80005bae:	2f f9       	sub	r9,-1
80005bb0:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005bb4:	e2 18 80 00 	andl	r8,0x8000,COH
80005bb8:	c1 a0       	breq	80005bec <tc_write_ra+0x6c>
    Wr_bitfield(tc->channel[channel].ra, AVR32_TC_RA_MASK, value);
80005bba:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005bbe:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005bc2:	ee fa ff fc 	ld.w	r10,r7[-4]
80005bc6:	a7 69       	lsl	r9,0x6
80005bc8:	f4 09 00 09 	add	r9,r10,r9
80005bcc:	2e c9       	sub	r9,-20
80005bce:	72 09       	ld.w	r9,r9[0x0]
80005bd0:	12 9a       	mov	r10,r9
80005bd2:	e0 1a 00 00 	andl	r10,0x0
80005bd6:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80005bda:	f5 e9 10 09 	or	r9,r10,r9
80005bde:	ee fa ff fc 	ld.w	r10,r7[-4]
80005be2:	a7 68       	lsl	r8,0x6
80005be4:	f4 08 00 08 	add	r8,r10,r8
80005be8:	2e c8       	sub	r8,-20
80005bea:	91 09       	st.w	r8[0x0],r9

  return value;
80005bec:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80005bf0:	10 9c       	mov	r12,r8
80005bf2:	2f dd       	sub	sp,-12
80005bf4:	e3 cd 80 80 	ldm	sp++,r7,pc

80005bf8 <tc_write_rb>:


int tc_write_rb(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80005bf8:	eb cd 40 80 	pushm	r7,lr
80005bfc:	1a 97       	mov	r7,sp
80005bfe:	20 3d       	sub	sp,12
80005c00:	ef 4c ff fc 	st.w	r7[-4],r12
80005c04:	ef 4b ff f8 	st.w	r7[-8],r11
80005c08:	14 98       	mov	r8,r10
80005c0a:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005c0e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c12:	58 28       	cp.w	r8,2
80005c14:	e0 88 00 04 	brls	80005c1c <tc_write_rb+0x24>
    return TC_INVALID_ARGUMENT;
80005c18:	3f f8       	mov	r8,-1
80005c1a:	c2 78       	rjmp	80005c68 <tc_write_rb+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80005c1c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005c20:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005c24:	a5 69       	lsl	r9,0x4
80005c26:	2f f9       	sub	r9,-1
80005c28:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005c2c:	e2 18 80 00 	andl	r8,0x8000,COH
80005c30:	c1 a0       	breq	80005c64 <tc_write_rb+0x6c>
    Wr_bitfield(tc->channel[channel].rb, AVR32_TC_RB_MASK, value);
80005c32:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c36:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005c3a:	ee fa ff fc 	ld.w	r10,r7[-4]
80005c3e:	a7 69       	lsl	r9,0x6
80005c40:	f4 09 00 09 	add	r9,r10,r9
80005c44:	2e 89       	sub	r9,-24
80005c46:	72 09       	ld.w	r9,r9[0x0]
80005c48:	12 9a       	mov	r10,r9
80005c4a:	e0 1a 00 00 	andl	r10,0x0
80005c4e:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80005c52:	f5 e9 10 09 	or	r9,r10,r9
80005c56:	ee fa ff fc 	ld.w	r10,r7[-4]
80005c5a:	a7 68       	lsl	r8,0x6
80005c5c:	f4 08 00 08 	add	r8,r10,r8
80005c60:	2e 88       	sub	r8,-24
80005c62:	91 09       	st.w	r8[0x0],r9

  return value;
80005c64:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80005c68:	10 9c       	mov	r12,r8
80005c6a:	2f dd       	sub	sp,-12
80005c6c:	e3 cd 80 80 	ldm	sp++,r7,pc

80005c70 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80005c70:	eb cd 40 80 	pushm	r7,lr
80005c74:	1a 97       	mov	r7,sp
80005c76:	20 3d       	sub	sp,12
80005c78:	ef 4c ff fc 	st.w	r7[-4],r12
80005c7c:	ef 4b ff f8 	st.w	r7[-8],r11
80005c80:	14 98       	mov	r8,r10
80005c82:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005c86:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c8a:	58 28       	cp.w	r8,2
80005c8c:	e0 88 00 04 	brls	80005c94 <tc_write_rc+0x24>
    return TC_INVALID_ARGUMENT;
80005c90:	3f f8       	mov	r8,-1
80005c92:	c2 78       	rjmp	80005ce0 <tc_write_rc+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80005c94:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005c98:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005c9c:	a5 69       	lsl	r9,0x4
80005c9e:	2f f9       	sub	r9,-1
80005ca0:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005ca4:	e2 18 80 00 	andl	r8,0x8000,COH
80005ca8:	c1 a0       	breq	80005cdc <tc_write_rc+0x6c>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80005caa:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005cae:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005cb2:	ee fa ff fc 	ld.w	r10,r7[-4]
80005cb6:	a7 69       	lsl	r9,0x6
80005cb8:	f4 09 00 09 	add	r9,r10,r9
80005cbc:	2e 49       	sub	r9,-28
80005cbe:	72 09       	ld.w	r9,r9[0x0]
80005cc0:	12 9a       	mov	r10,r9
80005cc2:	e0 1a 00 00 	andl	r10,0x0
80005cc6:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80005cca:	f5 e9 10 09 	or	r9,r10,r9
80005cce:	ee fa ff fc 	ld.w	r10,r7[-4]
80005cd2:	a7 68       	lsl	r8,0x6
80005cd4:	f4 08 00 08 	add	r8,r10,r8
80005cd8:	2e 48       	sub	r8,-28
80005cda:	91 09       	st.w	r8[0x0],r9

  return value;
80005cdc:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80005ce0:	10 9c       	mov	r12,r8
80005ce2:	2f dd       	sub	sp,-12
80005ce4:	e3 cd 80 80 	ldm	sp++,r7,pc

80005ce8 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80005ce8:	eb cd 40 80 	pushm	r7,lr
80005cec:	1a 97       	mov	r7,sp
80005cee:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005cf0:	e1 b8 00 00 	mfsr	r8,0x0
80005cf4:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80005cf8:	d3 03       	ssrf	0x10

	return flags;
80005cfa:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80005cfe:	10 9c       	mov	r12,r8
80005d00:	2f fd       	sub	sp,-4
80005d02:	e3 cd 80 80 	ldm	sp++,r7,pc

80005d06 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80005d06:	eb cd 40 80 	pushm	r7,lr
80005d0a:	1a 97       	mov	r7,sp
80005d0c:	20 1d       	sub	sp,4
80005d0e:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80005d12:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005d16:	e6 18 00 01 	andh	r8,0x1,COH
80005d1a:	5f 08       	sreq	r8
80005d1c:	5c 58       	castu.b	r8
}
80005d1e:	10 9c       	mov	r12,r8
80005d20:	2f fd       	sub	sp,-4
80005d22:	e3 cd 80 80 	ldm	sp++,r7,pc
80005d26:	d7 03       	nop

80005d28 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80005d28:	eb cd 40 80 	pushm	r7,lr
80005d2c:	1a 97       	mov	r7,sp
80005d2e:	20 1d       	sub	sp,4
80005d30:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005d34:	ee fc ff fc 	ld.w	r12,r7[-4]
80005d38:	f0 1f 00 05 	mcall	80005d4c <cpu_irq_restore+0x24>
80005d3c:	18 98       	mov	r8,r12
80005d3e:	58 08       	cp.w	r8,0
80005d40:	c0 20       	breq	80005d44 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80005d42:	d5 03       	csrf	0x10
   }

	barrier();
}
80005d44:	2f fd       	sub	sp,-4
80005d46:	e3 cd 80 80 	ldm	sp++,r7,pc
80005d4a:	00 00       	add	r0,r0
80005d4c:	80 00       	ld.sh	r0,r0[0x0]
80005d4e:	5d 06       	ror	r6

80005d50 <osc_priv_enable_rc120m>:
	cpu_irq_restore(flags);
}
#endif /* BOARD_OSC32_HZ */

void osc_priv_enable_rc120m(void)
{
80005d50:	eb cd 40 80 	pushm	r7,lr
80005d54:	1a 97       	mov	r7,sp
80005d56:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = cpu_irq_save();
80005d58:	f0 1f 00 0c 	mcall	80005d88 <osc_priv_enable_rc120m+0x38>
80005d5c:	18 98       	mov	r8,r12
80005d5e:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RC120MCR;
80005d62:	fe 78 58 00 	mov	r8,-43008
80005d66:	34 49       	mov	r9,68
80005d68:	ea 19 aa 00 	orh	r9,0xaa00
80005d6c:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.rc120mcr = 1U << AVR32_SCIF_RC120MCR_EN;
80005d6e:	fe 78 58 00 	mov	r8,-43008
80005d72:	30 19       	mov	r9,1
80005d74:	f1 49 00 44 	st.w	r8[68],r9
	cpu_irq_restore(flags);
80005d78:	ee fc ff fc 	ld.w	r12,r7[-4]
80005d7c:	f0 1f 00 04 	mcall	80005d8c <osc_priv_enable_rc120m+0x3c>
}
80005d80:	2f fd       	sub	sp,-4
80005d82:	e3 cd 80 80 	ldm	sp++,r7,pc
80005d86:	00 00       	add	r0,r0
80005d88:	80 00       	ld.sh	r0,r0[0x0]
80005d8a:	5c e8       	tnbz	r8
80005d8c:	80 00       	ld.sh	r0,r0[0x0]
80005d8e:	5d 28       	mustr	r8

80005d90 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80005d90:	eb cd 40 80 	pushm	r7,lr
80005d94:	1a 97       	mov	r7,sp
80005d96:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80005d98:	e1 b8 00 00 	mfsr	r8,0x0
80005d9c:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80005da0:	d3 03       	ssrf	0x10

	return flags;
80005da2:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80005da6:	10 9c       	mov	r12,r8
80005da8:	2f fd       	sub	sp,-4
80005daa:	e3 cd 80 80 	ldm	sp++,r7,pc

80005dae <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80005dae:	eb cd 40 80 	pushm	r7,lr
80005db2:	1a 97       	mov	r7,sp
80005db4:	20 1d       	sub	sp,4
80005db6:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80005dba:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005dbe:	e6 18 00 01 	andh	r8,0x1,COH
80005dc2:	5f 08       	sreq	r8
80005dc4:	5c 58       	castu.b	r8
}
80005dc6:	10 9c       	mov	r12,r8
80005dc8:	2f fd       	sub	sp,-4
80005dca:	e3 cd 80 80 	ldm	sp++,r7,pc
80005dce:	d7 03       	nop

80005dd0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80005dd0:	eb cd 40 80 	pushm	r7,lr
80005dd4:	1a 97       	mov	r7,sp
80005dd6:	20 1d       	sub	sp,4
80005dd8:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80005ddc:	ee fc ff fc 	ld.w	r12,r7[-4]
80005de0:	f0 1f 00 05 	mcall	80005df4 <cpu_irq_restore+0x24>
80005de4:	18 98       	mov	r8,r12
80005de6:	58 08       	cp.w	r8,0
80005de8:	c0 20       	breq	80005dec <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80005dea:	d5 03       	csrf	0x10
   }

	barrier();
}
80005dec:	2f fd       	sub	sp,-4
80005dee:	e3 cd 80 80 	ldm	sp++,r7,pc
80005df2:	00 00       	add	r0,r0
80005df4:	80 00       	ld.sh	r0,r0[0x0]
80005df6:	5d ae       	*unknown*

80005df8 <osc_enable>:
extern void osc_priv_enable_rc120m(void);
extern void osc_priv_disable_rc120m(void);
extern bool osc_priv_rc120m_is_ready(void);

static inline void osc_enable(uint8_t id)
{
80005df8:	eb cd 40 80 	pushm	r7,lr
80005dfc:	1a 97       	mov	r7,sp
80005dfe:	20 1d       	sub	sp,4
80005e00:	18 98       	mov	r8,r12
80005e02:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
80005e06:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005e0a:	58 28       	cp.w	r8,2
80005e0c:	c0 31       	brne	80005e12 <osc_enable+0x1a>
		osc_priv_enable_osc32();
		break;
#endif

	case OSC_ID_RC120M:
		osc_priv_enable_rc120m();
80005e0e:	f0 1f 00 03 	mcall	80005e18 <osc_enable+0x20>

	default:
		/* unhandled_case(id); */
		break;
	}
}
80005e12:	2f fd       	sub	sp,-4
80005e14:	e3 cd 80 80 	ldm	sp++,r7,pc
80005e18:	80 00       	ld.sh	r0,r0[0x0]
80005e1a:	5d 50       	*unknown*

80005e1c <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint8_t id)
{
80005e1c:	eb cd 40 80 	pushm	r7,lr
80005e20:	1a 97       	mov	r7,sp
80005e22:	20 1d       	sub	sp,4
80005e24:	18 98       	mov	r8,r12
80005e26:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
80005e2a:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005e2e:	58 28       	cp.w	r8,2
80005e30:	c0 40       	breq	80005e38 <osc_is_ready+0x1c>
80005e32:	58 38       	cp.w	r8,3
80005e34:	c0 a0       	breq	80005e48 <osc_is_ready+0x2c>
80005e36:	c0 b8       	rjmp	80005e4c <osc_is_ready+0x30>
	case OSC_ID_OSC32:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC32RDY));
#endif

	case OSC_ID_RC120M:
		return !!(AVR32_SCIF.rc120mcr & (1 << AVR32_SCIF_RC120MCR_EN));
80005e38:	fe 78 58 00 	mov	r8,-43008
80005e3c:	71 18       	ld.w	r8,r8[0x44]
80005e3e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005e42:	5f 18       	srne	r8
80005e44:	5c 58       	castu.b	r8
80005e46:	c0 48       	rjmp	80005e4e <osc_is_ready+0x32>

	case OSC_ID_RCSYS:
		/* RCSYS is always ready */
		return true;
80005e48:	30 18       	mov	r8,1
80005e4a:	c0 28       	rjmp	80005e4e <osc_is_ready+0x32>

	default:
		/* unhandled_case(id); */
		return false;
80005e4c:	30 08       	mov	r8,0
	}
}
80005e4e:	10 9c       	mov	r12,r8
80005e50:	2f fd       	sub	sp,-4
80005e52:	e3 cd 80 80 	ldm	sp++,r7,pc
80005e56:	d7 03       	nop

80005e58 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
80005e58:	eb cd 40 80 	pushm	r7,lr
80005e5c:	1a 97       	mov	r7,sp
80005e5e:	20 1d       	sub	sp,4
80005e60:	18 98       	mov	r8,r12
80005e62:	ef 68 ff fc 	st.b	r7[-4],r8
	while (!osc_is_ready(id)) {
80005e66:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005e6a:	10 9c       	mov	r12,r8
80005e6c:	f0 1f 00 05 	mcall	80005e80 <osc_wait_ready+0x28>
80005e70:	18 98       	mov	r8,r12
80005e72:	ec 18 00 01 	eorl	r8,0x1
80005e76:	5c 58       	castu.b	r8
80005e78:	cf 71       	brne	80005e66 <osc_wait_ready+0xe>
		/* Do nothing */
	}
}
80005e7a:	2f fd       	sub	sp,-4
80005e7c:	e3 cd 80 80 	ldm	sp++,r7,pc
80005e80:	80 00       	ld.sh	r0,r0[0x0]
80005e82:	5e 1c       	retne	r12

80005e84 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
80005e84:	eb cd 40 80 	pushm	r7,lr
80005e88:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80005e8a:	e0 68 0e 00 	mov	r8,3584
80005e8e:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80005e92:	10 9c       	mov	r12,r8
80005e94:	e3 cd 80 80 	ldm	sp++,r7,pc

80005e98 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
80005e98:	eb cd 40 80 	pushm	r7,lr
80005e9c:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
80005e9e:	f0 1f 00 04 	mcall	80005eac <sysclk_get_cpu_hz+0x14>
80005ea2:	18 98       	mov	r8,r12
80005ea4:	a3 88       	lsr	r8,0x2
}
80005ea6:	10 9c       	mov	r12,r8
80005ea8:	e3 cd 80 80 	ldm	sp++,r7,pc
80005eac:	80 00       	ld.sh	r0,r0[0x0]
80005eae:	5e 84       	retls	r4

80005eb0 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80005eb0:	eb cd 40 80 	pushm	r7,lr
80005eb4:	1a 97       	mov	r7,sp
80005eb6:	20 4d       	sub	sp,16
80005eb8:	ef 4c ff f4 	st.w	r7[-12],r12
80005ebc:	ef 4b ff f0 	st.w	r7[-16],r11
	irqflags_t flags;
	uint32_t   mask;

	flags = cpu_irq_save();
80005ec0:	f0 1f 00 1a 	mcall	80005f28 <sysclk_priv_enable_module+0x78>
80005ec4:	18 98       	mov	r8,r12
80005ec6:	ef 48 ff f8 	st.w	r7[-8],r8

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80005eca:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005ece:	a3 68       	lsl	r8,0x2
80005ed0:	e0 28 eb e0 	sub	r8,60384
80005ed4:	70 08       	ld.w	r8,r8[0x0]
80005ed6:	ef 48 ff fc 	st.w	r7[-4],r8
	mask |= 1U << module_index;
80005eda:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005ede:	30 19       	mov	r9,1
80005ee0:	f2 08 09 48 	lsl	r8,r9,r8
80005ee4:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005ee8:	f3 e8 10 08 	or	r8,r9,r8
80005eec:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80005ef0:	fe 78 14 00 	mov	r8,-60416
80005ef4:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005ef8:	f2 0a 15 02 	lsl	r10,r9,0x2
80005efc:	32 09       	mov	r9,32
80005efe:	ea 19 aa 00 	orh	r9,0xaa00
80005f02:	f4 09 00 09 	add	r9,r10,r9
80005f06:	f1 49 00 58 	st.w	r8[88],r9
	*(&AVR32_PM.cpumask + bus_id) = mask;
80005f0a:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005f0e:	a3 68       	lsl	r8,0x2
80005f10:	e0 28 eb e0 	sub	r8,60384
80005f14:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005f18:	91 09       	st.w	r8[0x0],r9

	cpu_irq_restore(flags);
80005f1a:	ee fc ff f8 	ld.w	r12,r7[-8]
80005f1e:	f0 1f 00 04 	mcall	80005f2c <sysclk_priv_enable_module+0x7c>
}
80005f22:	2f cd       	sub	sp,-16
80005f24:	e3 cd 80 80 	ldm	sp++,r7,pc
80005f28:	80 00       	ld.sh	r0,r0[0x0]
80005f2a:	5d 90       	*unknown*
80005f2c:	80 00       	ld.sh	r0,r0[0x0]
80005f2e:	5d d0       	*unknown*

80005f30 <sysclk_set_prescalers>:
 * \param pba_shift The PBA clock will be divided by \f$2^{pba\_shift}\f$
 * \param pbb_shift The PBB clock will be divided by \f$2^{pbb\_shift}\f$
 */
void sysclk_set_prescalers(unsigned int cpu_shift,
		unsigned int pba_shift, unsigned int pbb_shift)
{
80005f30:	eb cd 40 80 	pushm	r7,lr
80005f34:	1a 97       	mov	r7,sp
80005f36:	20 7d       	sub	sp,28
80005f38:	ef 4c ff ec 	st.w	r7[-20],r12
80005f3c:	ef 4b ff e8 	st.w	r7[-24],r11
80005f40:	ef 4a ff e4 	st.w	r7[-28],r10
	irqflags_t flags;
	uint32_t   cpu_cksel = 0;
80005f44:	30 08       	mov	r8,0
80005f46:	ef 48 ff f4 	st.w	r7[-12],r8
	uint32_t   pba_cksel = 0;
80005f4a:	30 08       	mov	r8,0
80005f4c:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t   pbb_cksel = 0;
80005f50:	30 08       	mov	r8,0
80005f52:	ef 48 ff fc 	st.w	r7[-4],r8

	Assert(cpu_shift <= pba_shift);
	Assert(cpu_shift <= pbb_shift);

	if (cpu_shift > 0)
80005f56:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005f5a:	58 08       	cp.w	r8,0
80005f5c:	c0 70       	breq	80005f6a <sysclk_set_prescalers+0x3a>
		cpu_cksel = ((cpu_shift - 1) << AVR32_PM_CPUSEL_OFFSET)
80005f5e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005f62:	20 18       	sub	r8,1
80005f64:	a7 b8       	sbr	r8,0x7
80005f66:	ef 48 ff f4 	st.w	r7[-12],r8
				| (1U << AVR32_PM_CPUDIV);

	if (pba_shift > 0)
80005f6a:	ee f8 ff e8 	ld.w	r8,r7[-24]
80005f6e:	58 08       	cp.w	r8,0
80005f70:	c0 70       	breq	80005f7e <sysclk_set_prescalers+0x4e>
		pba_cksel = ((pba_shift - 1) << AVR32_PM_PBASEL_OFFSET)
80005f72:	ee f8 ff e8 	ld.w	r8,r7[-24]
80005f76:	20 18       	sub	r8,1
80005f78:	a7 b8       	sbr	r8,0x7
80005f7a:	ef 48 ff f8 	st.w	r7[-8],r8
				| (1U << AVR32_PM_PBADIV);

	if (pbb_shift > 0)
80005f7e:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005f82:	58 08       	cp.w	r8,0
80005f84:	c0 70       	breq	80005f92 <sysclk_set_prescalers+0x62>
		pbb_cksel = ((pbb_shift - 1) << AVR32_PM_PBBSEL_OFFSET)
80005f86:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005f8a:	20 18       	sub	r8,1
80005f8c:	a7 b8       	sbr	r8,0x7
80005f8e:	ef 48 ff fc 	st.w	r7[-4],r8
				| (1U << AVR32_PM_PBBDIV);

	flags = cpu_irq_save();
80005f92:	f0 1f 00 19 	mcall	80005ff4 <sysclk_set_prescalers+0xc4>
80005f96:	18 98       	mov	r8,r12
80005f98:	ef 48 ff f0 	st.w	r7[-16],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_CPUSEL;
80005f9c:	fe 78 14 00 	mov	r8,-60416
80005fa0:	30 49       	mov	r9,4
80005fa2:	ea 19 aa 00 	orh	r9,0xaa00
80005fa6:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.cpusel = cpu_cksel;
80005faa:	fe 78 14 00 	mov	r8,-60416
80005fae:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005fb2:	91 19       	st.w	r8[0x4],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBASEL;
80005fb4:	fe 78 14 00 	mov	r8,-60416
80005fb8:	30 c9       	mov	r9,12
80005fba:	ea 19 aa 00 	orh	r9,0xaa00
80005fbe:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbasel = pba_cksel;
80005fc2:	fe 78 14 00 	mov	r8,-60416
80005fc6:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005fca:	91 39       	st.w	r8[0xc],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBBSEL;
80005fcc:	fe 78 14 00 	mov	r8,-60416
80005fd0:	31 09       	mov	r9,16
80005fd2:	ea 19 aa 00 	orh	r9,0xaa00
80005fd6:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbbsel = pbb_cksel;
80005fda:	fe 78 14 00 	mov	r8,-60416
80005fde:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005fe2:	91 49       	st.w	r8[0x10],r9
	cpu_irq_restore(flags);
80005fe4:	ee fc ff f0 	ld.w	r12,r7[-16]
80005fe8:	f0 1f 00 04 	mcall	80005ff8 <sysclk_set_prescalers+0xc8>
}
80005fec:	2f 9d       	sub	sp,-28
80005fee:	e3 cd 80 80 	ldm	sp++,r7,pc
80005ff2:	00 00       	add	r0,r0
80005ff4:	80 00       	ld.sh	r0,r0[0x0]
80005ff6:	5d 90       	*unknown*
80005ff8:	80 00       	ld.sh	r0,r0[0x0]
80005ffa:	5d d0       	*unknown*

80005ffc <sysclk_set_source>:
 *
 * \param src The new system clock source. Must be one of the constants
 * from the <em>System Clock Sources</em> section.
 */
void sysclk_set_source(uint_fast8_t src)
{
80005ffc:	eb cd 40 80 	pushm	r7,lr
80006000:	1a 97       	mov	r7,sp
80006002:	20 2d       	sub	sp,8
80006004:	ef 4c ff f8 	st.w	r7[-8],r12
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_PLL1);

	flags = cpu_irq_save();
80006008:	f0 1f 00 0c 	mcall	80006038 <sysclk_set_source+0x3c>
8000600c:	18 98       	mov	r8,r12
8000600e:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_MCCTRL;
80006012:	fe 78 14 00 	mov	r8,-60416
80006016:	fc 19 aa 00 	movh	r9,0xaa00
8000601a:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.mcctrl = src;
8000601e:	fe 78 14 00 	mov	r8,-60416
80006022:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006026:	91 09       	st.w	r8[0x0],r9
	cpu_irq_restore(flags);
80006028:	ee fc ff fc 	ld.w	r12,r7[-4]
8000602c:	f0 1f 00 04 	mcall	8000603c <sysclk_set_source+0x40>
}
80006030:	2f ed       	sub	sp,-8
80006032:	e3 cd 80 80 	ldm	sp++,r7,pc
80006036:	00 00       	add	r0,r0
80006038:	80 00       	ld.sh	r0,r0[0x0]
8000603a:	5d 90       	*unknown*
8000603c:	80 00       	ld.sh	r0,r0[0x0]
8000603e:	5d d0       	*unknown*

80006040 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
80006040:	eb cd 40 80 	pushm	r7,lr
80006044:	1a 97       	mov	r7,sp
	/* Set up system clock dividers if different from defaults */
	if ((CONFIG_SYSCLK_CPU_DIV > 0) || (CONFIG_SYSCLK_PBA_DIV > 0) ||
			(CONFIG_SYSCLK_PBB_DIV > 0)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_CPU_DIV,
80006046:	30 2a       	mov	r10,2
80006048:	30 2b       	mov	r11,2
8000604a:	30 2c       	mov	r12,2
8000604c:	f0 1f 00 0a 	mcall	80006074 <sysclk_init+0x34>
		sysclk_set_source(SYSCLK_SRC_PLL1);
		break;
	}
#endif
	case SYSCLK_SRC_RC120M:
		osc_enable(OSC_ID_RC120M);
80006050:	30 2c       	mov	r12,2
80006052:	f0 1f 00 0a 	mcall	80006078 <sysclk_init+0x38>
		osc_wait_ready(OSC_ID_RC120M);
80006056:	30 2c       	mov	r12,2
80006058:	f0 1f 00 09 	mcall	8000607c <sysclk_init+0x3c>
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
8000605c:	f0 1f 00 09 	mcall	80006080 <sysclk_init+0x40>
80006060:	18 98       	mov	r8,r12
80006062:	10 9c       	mov	r12,r8
80006064:	f0 1f 00 08 	mcall	80006084 <sysclk_init+0x44>
		sysclk_set_source(SYSCLK_SRC_RC120M);
80006068:	30 4c       	mov	r12,4
8000606a:	f0 1f 00 08 	mcall	80006088 <sysclk_init+0x48>

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
8000606e:	e3 cd 80 80 	ldm	sp++,r7,pc
80006072:	00 00       	add	r0,r0
80006074:	80 00       	ld.sh	r0,r0[0x0]
80006076:	5f 30       	srlo	r0
80006078:	80 00       	ld.sh	r0,r0[0x0]
8000607a:	5d f8       	*unknown*
8000607c:	80 00       	ld.sh	r0,r0[0x0]
8000607e:	5e 58       	retlt	r8
80006080:	80 00       	ld.sh	r0,r0[0x0]
80006082:	5e 98       	retgt	r8
80006084:	80 00       	ld.sh	r0,r0[0x0]
80006086:	28 58       	sub	r8,-123
80006088:	80 00       	ld.sh	r0,r0[0x0]
8000608a:	5f fc       	sral	r12

8000608c <spi_initSlave>:
}

spi_status_t spi_initSlave(volatile avr32_spi_t *spi,
		uint8_t bits,
		uint8_t spi_mode)
{
8000608c:	eb cd 40 80 	pushm	r7,lr
80006090:	1a 97       	mov	r7,sp
80006092:	20 3d       	sub	sp,12
80006094:	ef 4c ff fc 	st.w	r7[-4],r12
80006098:	16 99       	mov	r9,r11
8000609a:	14 98       	mov	r8,r10
8000609c:	ef 69 ff f8 	st.b	r7[-8],r9
800060a0:	ef 68 ff f4 	st.b	r7[-12],r8
	if (spi_mode > 3 ||
800060a4:	ef 39 ff f4 	ld.ub	r9,r7[-12]
800060a8:	30 38       	mov	r8,3
800060aa:	f0 09 18 00 	cp.b	r9,r8
800060ae:	e0 8b 00 10 	brhi	800060ce <spi_initSlave+0x42>
800060b2:	ef 39 ff f8 	ld.ub	r9,r7[-8]
800060b6:	30 78       	mov	r8,7
800060b8:	f0 09 18 00 	cp.b	r9,r8
800060bc:	e0 88 00 09 	brls	800060ce <spi_initSlave+0x42>
800060c0:	ef 39 ff f8 	ld.ub	r9,r7[-8]
800060c4:	31 08       	mov	r8,16
800060c6:	f0 09 18 00 	cp.b	r9,r8
800060ca:	e0 88 00 04 	brls	800060d2 <spi_initSlave+0x46>
			bits < 8 || bits > 16) {
		return SPI_ERROR_ARGUMENT;
800060ce:	30 28       	mov	r8,2
800060d0:	c1 f8       	rjmp	8000610e <spi_initSlave+0x82>
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
800060d2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800060d6:	e0 69 00 80 	mov	r9,128
800060da:	91 09       	st.w	r8[0x0],r9

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
800060dc:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800060e0:	a1 98       	lsr	r8,0x1
800060e2:	5c 58       	castu.b	r8
800060e4:	10 99       	mov	r9,r8
			(((spi_mode &
800060e6:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800060ea:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800060ee:	c0 31       	brne	800060f4 <spi_initSlave+0x68>
800060f0:	30 28       	mov	r8,2
800060f2:	c0 28       	rjmp	800060f6 <spi_initSlave+0x6a>
800060f4:	30 08       	mov	r8,0
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
800060f6:	10 49       	or	r9,r8
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);
800060f8:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800060fc:	20 88       	sub	r8,8
800060fe:	a5 68       	lsl	r8,0x4

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
80006100:	f3 e8 10 08 	or	r8,r9,r8
80006104:	10 99       	mov	r9,r8
80006106:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000610a:	91 c9       	st.w	r8[0x30],r9
			(((spi_mode &
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);

	return SPI_OK;
8000610c:	30 08       	mov	r8,0
}
8000610e:	10 9c       	mov	r12,r8
80006110:	2f dd       	sub	sp,-12
80006112:	e3 cd 80 80 	ldm	sp++,r7,pc

80006116 <spi_enable>:

	return SPI_OK;
}

void spi_enable(volatile avr32_spi_t *spi)
{
80006116:	eb cd 40 80 	pushm	r7,lr
8000611a:	1a 97       	mov	r7,sp
8000611c:	20 1d       	sub	sp,4
8000611e:	ef 4c ff fc 	st.w	r7[-4],r12
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80006122:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006126:	30 19       	mov	r9,1
80006128:	91 09       	st.w	r8[0x0],r9
}
8000612a:	2f fd       	sub	sp,-4
8000612c:	e3 cd 80 80 	ldm	sp++,r7,pc

80006130 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80006130:	eb cd 40 80 	pushm	r7,lr
80006134:	1a 97       	mov	r7,sp
80006136:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006138:	e1 b8 00 00 	mfsr	r8,0x0
8000613c:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80006140:	d3 03       	ssrf	0x10

	return flags;
80006142:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80006146:	10 9c       	mov	r12,r8
80006148:	2f fd       	sub	sp,-4
8000614a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000614e <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
8000614e:	eb cd 40 80 	pushm	r7,lr
80006152:	1a 97       	mov	r7,sp
80006154:	20 1d       	sub	sp,4
80006156:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
8000615a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000615e:	e6 18 00 01 	andh	r8,0x1,COH
80006162:	5f 08       	sreq	r8
80006164:	5c 58       	castu.b	r8
}
80006166:	10 9c       	mov	r12,r8
80006168:	2f fd       	sub	sp,-4
8000616a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000616e:	d7 03       	nop

80006170 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80006170:	eb cd 40 80 	pushm	r7,lr
80006174:	1a 97       	mov	r7,sp
80006176:	20 1d       	sub	sp,4
80006178:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000617c:	ee fc ff fc 	ld.w	r12,r7[-4]
80006180:	f0 1f 00 05 	mcall	80006194 <cpu_irq_restore+0x24>
80006184:	18 98       	mov	r8,r12
80006186:	58 08       	cp.w	r8,0
80006188:	c0 20       	breq	8000618c <cpu_irq_restore+0x1c>
      cpu_irq_enable();
8000618a:	d5 03       	csrf	0x10
   }

	barrier();
}
8000618c:	2f fd       	sub	sp,-4
8000618e:	e3 cd 80 80 	ldm	sp++,r7,pc
80006192:	00 00       	add	r0,r0
80006194:	80 00       	ld.sh	r0,r0[0x0]
80006196:	61 4e       	ld.w	lr,r0[0x50]

80006198 <twim_master_interrupt_handler>:
/**
 * \internal
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
80006198:	eb cd 40 80 	pushm	r7,lr
8000619c:	1a 97       	mov	r7,sp
8000619e:	20 1d       	sub	sp,4
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
800061a0:	4c 68       	lddpc	r8,800062b8 <twim_master_interrupt_handler+0x120>
800061a2:	70 08       	ld.w	r8,r8[0x0]
800061a4:	70 79       	ld.w	r9,r8[0x1c]
800061a6:	4c 68       	lddpc	r8,800062bc <twim_master_interrupt_handler+0x124>
800061a8:	70 08       	ld.w	r8,r8[0x0]
800061aa:	f3 e8 00 08 	and	r8,r9,r8
800061ae:	ef 48 ff fc 	st.w	r7[-4],r8
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
800061b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800061b6:	e2 18 07 00 	andl	r8,0x700,COH
800061ba:	c1 e0       	breq	800061f6 <twim_master_interrupt_handler+0x5e>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
800061bc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800061c0:	e2 18 03 00 	andl	r8,0x300,COH
800061c4:	c0 30       	breq	800061ca <twim_master_interrupt_handler+0x32>
800061c6:	3f c8       	mov	r8,-4
800061c8:	c0 28       	rjmp	800061cc <twim_master_interrupt_handler+0x34>
800061ca:	3f e8       	mov	r8,-2
800061cc:	4b d9       	lddpc	r9,800062c0 <twim_master_interrupt_handler+0x128>
800061ce:	93 08       	st.w	r9[0x0],r8
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
800061d0:	4b a8       	lddpc	r8,800062b8 <twim_master_interrupt_handler+0x120>
800061d2:	70 09       	ld.w	r9,r8[0x0]
800061d4:	72 38       	ld.w	r8,r9[0xc]
800061d6:	30 0a       	mov	r10,0
800061d8:	f1 da d1 e1 	bfins	r8,r10,0xf,0x1
800061dc:	93 38       	st.w	r9[0xc],r8
		twim_inst->scr = ~0UL;
800061de:	4b 78       	lddpc	r8,800062b8 <twim_master_interrupt_handler+0x120>
800061e0:	70 08       	ld.w	r8,r8[0x0]
800061e2:	3f f9       	mov	r9,-1
800061e4:	91 b9       	st.w	r8[0x2c],r9
		twim_inst->idr = ~0UL;
800061e6:	4b 58       	lddpc	r8,800062b8 <twim_master_interrupt_handler+0x120>
800061e8:	70 08       	ld.w	r8,r8[0x0]
800061ea:	3f f9       	mov	r9,-1
800061ec:	91 99       	st.w	r8[0x24],r9
		twim_next = false;
800061ee:	4b 69       	lddpc	r9,800062c4 <twim_master_interrupt_handler+0x12c>
800061f0:	30 08       	mov	r8,0
800061f2:	b2 88       	st.b	r9[0x0],r8
800061f4:	c5 e8       	rjmp	800062b0 <twim_master_interrupt_handler+0x118>
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
800061f6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800061fa:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800061fe:	5c 58       	castu.b	r8
80006200:	c2 00       	breq	80006240 <twim_master_interrupt_handler+0xa8>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
80006202:	4b 28       	lddpc	r8,800062c8 <twim_master_interrupt_handler+0x130>
80006204:	70 09       	ld.w	r9,r8[0x0]
80006206:	4a d8       	lddpc	r8,800062b8 <twim_master_interrupt_handler+0x120>
80006208:	70 08       	ld.w	r8,r8[0x0]
8000620a:	70 58       	ld.w	r8,r8[0x14]
8000620c:	5c 58       	castu.b	r8
8000620e:	b2 88       	st.b	r9[0x0],r8
		twim_rx_data++;
80006210:	4a e8       	lddpc	r8,800062c8 <twim_master_interrupt_handler+0x130>
80006212:	70 08       	ld.w	r8,r8[0x0]
80006214:	f0 c9 ff ff 	sub	r9,r8,-1
80006218:	4a c8       	lddpc	r8,800062c8 <twim_master_interrupt_handler+0x130>
8000621a:	91 09       	st.w	r8[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
8000621c:	4a c8       	lddpc	r8,800062cc <twim_master_interrupt_handler+0x134>
8000621e:	70 08       	ld.w	r8,r8[0x0]
80006220:	f0 c9 00 01 	sub	r9,r8,1
80006224:	4a a8       	lddpc	r8,800062cc <twim_master_interrupt_handler+0x134>
80006226:	91 09       	st.w	r8[0x0],r9
		// receive complete
		if (twim_rx_nb_bytes == 0) {
80006228:	4a 98       	lddpc	r8,800062cc <twim_master_interrupt_handler+0x134>
8000622a:	70 08       	ld.w	r8,r8[0x0]
8000622c:	58 08       	cp.w	r8,0
8000622e:	c4 11       	brne	800062b0 <twim_master_interrupt_handler+0x118>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
80006230:	4a 28       	lddpc	r8,800062b8 <twim_master_interrupt_handler+0x120>
80006232:	70 08       	ld.w	r8,r8[0x0]
80006234:	30 19       	mov	r9,1
80006236:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80006238:	4a 39       	lddpc	r9,800062c4 <twim_master_interrupt_handler+0x12c>
8000623a:	30 08       	mov	r8,0
8000623c:	b2 88       	st.b	r9[0x0],r8
8000623e:	c3 98       	rjmp	800062b0 <twim_master_interrupt_handler+0x118>
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
80006240:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006244:	e2 18 00 02 	andl	r8,0x2,COH
80006248:	c3 40       	breq	800062b0 <twim_master_interrupt_handler+0x118>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
8000624a:	4a 28       	lddpc	r8,800062d0 <twim_master_interrupt_handler+0x138>
8000624c:	70 08       	ld.w	r8,r8[0x0]
8000624e:	58 08       	cp.w	r8,0
80006250:	c0 91       	brne	80006262 <twim_master_interrupt_handler+0xca>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
80006252:	49 a8       	lddpc	r8,800062b8 <twim_master_interrupt_handler+0x120>
80006254:	70 08       	ld.w	r8,r8[0x0]
80006256:	30 29       	mov	r9,2
80006258:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
8000625a:	49 b9       	lddpc	r9,800062c4 <twim_master_interrupt_handler+0x12c>
8000625c:	30 08       	mov	r8,0
8000625e:	b2 88       	st.b	r9[0x0],r8
80006260:	c2 88       	rjmp	800062b0 <twim_master_interrupt_handler+0x118>
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
80006262:	49 68       	lddpc	r8,800062b8 <twim_master_interrupt_handler+0x120>
80006264:	70 0a       	ld.w	r10,r8[0x0]
80006266:	49 c8       	lddpc	r8,800062d4 <twim_master_interrupt_handler+0x13c>
80006268:	70 08       	ld.w	r8,r8[0x0]
8000626a:	11 89       	ld.ub	r9,r8[0x0]
8000626c:	5c 59       	castu.b	r9
8000626e:	95 69       	st.w	r10[0x18],r9
80006270:	f0 c9 ff ff 	sub	r9,r8,-1
80006274:	49 88       	lddpc	r8,800062d4 <twim_master_interrupt_handler+0x13c>
80006276:	91 09       	st.w	r8[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
80006278:	49 68       	lddpc	r8,800062d0 <twim_master_interrupt_handler+0x138>
8000627a:	70 08       	ld.w	r8,r8[0x0]
8000627c:	f0 c9 00 01 	sub	r9,r8,1
80006280:	49 48       	lddpc	r8,800062d0 <twim_master_interrupt_handler+0x138>
80006282:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
80006284:	49 38       	lddpc	r8,800062d0 <twim_master_interrupt_handler+0x138>
80006286:	70 08       	ld.w	r8,r8[0x0]
80006288:	58 08       	cp.w	r8,0
8000628a:	c1 31       	brne	800062b0 <twim_master_interrupt_handler+0x118>
				// Check for next transfer
				if(twim_next) {
8000628c:	48 e8       	lddpc	r8,800062c4 <twim_master_interrupt_handler+0x12c>
8000628e:	11 88       	ld.ub	r8,r8[0x0]
80006290:	5c 58       	castu.b	r8
80006292:	c0 f0       	breq	800062b0 <twim_master_interrupt_handler+0x118>
					twim_next = false;
80006294:	48 c9       	lddpc	r9,800062c4 <twim_master_interrupt_handler+0x12c>
80006296:	30 08       	mov	r8,0
80006298:	b2 88       	st.b	r9[0x0],r8
					twim_tx_nb_bytes = twim_package->length;
8000629a:	49 08       	lddpc	r8,800062d8 <twim_master_interrupt_handler+0x140>
8000629c:	70 08       	ld.w	r8,r8[0x0]
8000629e:	70 39       	ld.w	r9,r8[0xc]
800062a0:	48 c8       	lddpc	r8,800062d0 <twim_master_interrupt_handler+0x138>
800062a2:	91 09       	st.w	r8[0x0],r9
					twim_tx_data = twim_package->buffer;
800062a4:	48 d8       	lddpc	r8,800062d8 <twim_master_interrupt_handler+0x140>
800062a6:	70 08       	ld.w	r8,r8[0x0]
800062a8:	70 28       	ld.w	r8,r8[0x8]
800062aa:	10 99       	mov	r9,r8
800062ac:	48 a8       	lddpc	r8,800062d4 <twim_master_interrupt_handler+0x13c>
800062ae:	91 09       	st.w	r8[0x0],r9
				}
			}
		}
	}
	return;
}
800062b0:	2f fd       	sub	sp,-4
800062b2:	e3 cd 40 80 	ldm	sp++,r7,lr
800062b6:	d6 03       	rete
800062b8:	00 00       	add	r0,r0
800062ba:	05 3c       	ld.ub	r12,r2++
800062bc:	00 00       	add	r0,r0
800062be:	05 54       	ld.sh	r4,--r2
800062c0:	00 00       	add	r0,r0
800062c2:	05 48       	ld.w	r8,--r2
800062c4:	00 00       	add	r0,r0
800062c6:	05 5c       	ld.sh	r12,--r2
800062c8:	00 00       	add	r0,r0
800062ca:	05 44       	ld.w	r4,--r2
800062cc:	00 00       	add	r0,r0
800062ce:	05 50       	ld.sh	r0,--r2
800062d0:	00 00       	add	r0,r0
800062d2:	05 4c       	ld.w	r12,--r2
800062d4:	00 00       	add	r0,r0
800062d6:	05 40       	ld.w	r0,--r2
800062d8:	00 00       	add	r0,r0
800062da:	05 58       	ld.sh	r8,--r2

800062dc <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
800062dc:	eb cd 40 80 	pushm	r7,lr
800062e0:	1a 97       	mov	r7,sp
800062e2:	20 5d       	sub	sp,20
800062e4:	ef 4c ff f4 	st.w	r7[-12],r12
800062e8:	ef 4b ff f0 	st.w	r7[-16],r11
800062ec:	ef 4a ff ec 	st.w	r7[-20],r10
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
800062f0:	30 08       	mov	r8,0
800062f2:	ef 68 ff ff 	st.b	r7[-1],r8
	f_prescaled = (pba_hz / speed / 2);
800062f6:	ee f8 ff ec 	ld.w	r8,r7[-20]
800062fa:	ee f9 ff f0 	ld.w	r9,r7[-16]
800062fe:	f0 09 0d 08 	divu	r8,r8,r9
80006302:	a1 98       	lsr	r8,0x1
80006304:	ef 48 ff f8 	st.w	r7[-8],r8
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80006308:	c0 b8       	rjmp	8000631e <twim_set_speed+0x42>
		// increase clock divider
		cwgr_exp++;
8000630a:	ef 38 ff ff 	ld.ub	r8,r7[-1]
8000630e:	2f f8       	sub	r8,-1
80006310:	ef 68 ff ff 	st.b	r7[-1],r8
		// divide f_prescaled value
		f_prescaled /= 2;
80006314:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006318:	a1 98       	lsr	r8,0x1
8000631a:	ef 48 ff f8 	st.w	r7[-8],r8
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
8000631e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006322:	e0 48 00 ff 	cp.w	r8,255
80006326:	e0 88 00 09 	brls	80006338 <twim_set_speed+0x5c>
8000632a:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000632e:	30 78       	mov	r8,7
80006330:	f0 09 18 00 	cp.b	r9,r8
80006334:	fe 98 ff eb 	brls	8000630a <twim_set_speed+0x2e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
80006338:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000633c:	30 78       	mov	r8,7
8000633e:	f0 09 18 00 	cp.b	r9,r8
80006342:	e0 88 00 04 	brls	8000634a <twim_set_speed+0x6e>
		return ERR_INVALID_ARG;
80006346:	3f 88       	mov	r8,-8
80006348:	c1 a8       	rjmp	8000637c <twim_set_speed+0xa0>
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
8000634a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000634e:	f0 09 16 01 	lsr	r9,r8,0x1
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
80006352:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006356:	a1 98       	lsr	r8,0x1
80006358:	ee fa ff f8 	ld.w	r10,r7[-8]
8000635c:	f4 08 01 08 	sub	r8,r10,r8
80006360:	a9 68       	lsl	r8,0x8
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
80006362:	10 49       	or	r9,r8
80006364:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80006368:	bd 68       	lsl	r8,0x1c
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
8000636a:	10 49       	or	r9,r8
8000636c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006370:	b1 68       	lsl	r8,0x10
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
80006372:	10 49       	or	r9,r8
80006374:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006378:	91 19       	st.w	r8[0x4],r9
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
	return STATUS_OK;
8000637a:	30 08       	mov	r8,0
}
8000637c:	10 9c       	mov	r12,r8
8000637e:	2f bd       	sub	sp,-20
80006380:	e3 cd 80 80 	ldm	sp++,r7,pc

80006384 <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
80006384:	eb cd 40 80 	pushm	r7,lr
80006388:	1a 97       	mov	r7,sp
8000638a:	20 4d       	sub	sp,16
8000638c:	ef 4c ff f4 	st.w	r7[-12],r12
80006390:	ef 4b ff f0 	st.w	r7[-16],r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80006394:	e1 b8 00 00 	mfsr	r8,0x0
80006398:	10 9c       	mov	r12,r8
8000639a:	f0 1f 00 37 	mcall	80006474 <twim_master_init+0xf0>
8000639e:	18 98       	mov	r8,r12
800063a0:	ef 68 ff fb 	st.b	r7[-5],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
800063a4:	4b 58       	lddpc	r8,80006478 <twim_master_init+0xf4>
800063a6:	30 09       	mov	r9,0
800063a8:	91 09       	st.w	r8[0x0],r9
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
800063aa:	ef 39 ff fb 	ld.ub	r9,r7[-5]
800063ae:	30 08       	mov	r8,0
800063b0:	f0 09 18 00 	cp.b	r9,r8
800063b4:	c0 20       	breq	800063b8 <twim_master_init+0x34>
		cpu_irq_disable ();
800063b6:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
800063b8:	ee f8 ff f4 	ld.w	r8,r7[-12]
800063bc:	3f f9       	mov	r9,-1
800063be:	91 99       	st.w	r8[0x24],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
800063c0:	ee f8 ff f4 	ld.w	r8,r7[-12]
800063c4:	30 19       	mov	r9,1
800063c6:	91 09       	st.w	r8[0x0],r9
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
800063c8:	ee f8 ff f4 	ld.w	r8,r7[-12]
800063cc:	e0 69 00 80 	mov	r9,128
800063d0:	91 09       	st.w	r8[0x0],r9
	if (global_interrupt_enabled) {
800063d2:	ef 39 ff fb 	ld.ub	r9,r7[-5]
800063d6:	30 08       	mov	r8,0
800063d8:	f0 09 18 00 	cp.b	r9,r8
800063dc:	c0 20       	breq	800063e0 <twim_master_init+0x5c>
		cpu_irq_enable ();
800063de:	d5 03       	csrf	0x10
	}
	// Clear SR
	twim->scr = ~0UL;
800063e0:	ee f8 ff f4 	ld.w	r8,r7[-12]
800063e4:	3f f9       	mov	r9,-1
800063e6:	91 b9       	st.w	r8[0x2c],r9

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
800063e8:	f0 1f 00 25 	mcall	8000647c <twim_master_init+0xf8>
800063ec:	18 98       	mov	r8,r12
800063ee:	ef 48 ff fc 	st.w	r7[-4],r8
	irq_register_handler(twim_master_interrupt_handler,
800063f2:	30 2a       	mov	r10,2
800063f4:	e0 6b 01 40 	mov	r11,320
800063f8:	4a 2c       	lddpc	r12,80006480 <twim_master_init+0xfc>
800063fa:	f0 1f 00 23 	mcall	80006484 <twim_master_init+0x100>
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);
800063fe:	ee fc ff fc 	ld.w	r12,r7[-4]
80006402:	f0 1f 00 22 	mcall	80006488 <twim_master_init+0x104>

	if (opt->smbus) {
80006406:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000640a:	f1 38 00 0c 	ld.ub	r8,r8[12]
8000640e:	58 08       	cp.w	r8,0
80006410:	c0 90       	breq	80006422 <twim_master_init+0x9e>
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
80006412:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006416:	31 09       	mov	r9,16
80006418:	91 09       	st.w	r8[0x0],r9
		twim->smbtr = (uint32_t) -1;
8000641a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000641e:	3f f9       	mov	r9,-1
80006420:	91 29       	st.w	r8[0x8],r9
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
80006422:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006426:	70 09       	ld.w	r9,r8[0x0]
80006428:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000642c:	70 18       	ld.w	r8,r8[0x4]
8000642e:	12 9a       	mov	r10,r9
80006430:	10 9b       	mov	r11,r8
80006432:	ee fc ff f4 	ld.w	r12,r7[-12]
80006436:	f0 1f 00 16 	mcall	8000648c <twim_master_init+0x108>
8000643a:	18 98       	mov	r8,r12
8000643c:	5b 88       	cp.w	r8,-8
8000643e:	c0 31       	brne	80006444 <twim_master_init+0xc0>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
80006440:	3f 88       	mov	r8,-8
80006442:	c1 48       	rjmp	8000646a <twim_master_init+0xe6>
	}
	// Probe the component
	twim_probe (twim, opt->chip);
80006444:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006448:	70 28       	ld.w	r8,r8[0x8]
8000644a:	10 9b       	mov	r11,r8
8000644c:	ee fc ff f4 	ld.w	r12,r7[-12]
80006450:	f0 1f 00 10 	mcall	80006490 <twim_master_init+0x10c>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80006454:	48 98       	lddpc	r8,80006478 <twim_master_init+0xf4>
80006456:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
80006458:	5b c8       	cp.w	r8,-4
8000645a:	c0 50       	breq	80006464 <twim_master_init+0xe0>
			|| transfer_status == TWI_ARBITRATION_LOST) {
8000645c:	48 78       	lddpc	r8,80006478 <twim_master_init+0xf4>
8000645e:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
80006460:	5b e8       	cp.w	r8,-2
80006462:	c0 31       	brne	80006468 <twim_master_init+0xe4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
80006464:	3f f8       	mov	r8,-1
80006466:	c0 28       	rjmp	8000646a <twim_master_init+0xe6>
	}
	return STATUS_OK;
80006468:	30 08       	mov	r8,0
}
8000646a:	10 9c       	mov	r12,r8
8000646c:	2f cd       	sub	sp,-16
8000646e:	e3 cd 80 80 	ldm	sp++,r7,pc
80006472:	00 00       	add	r0,r0
80006474:	80 00       	ld.sh	r0,r0[0x0]
80006476:	61 4e       	ld.w	lr,r0[0x50]
80006478:	00 00       	add	r0,r0
8000647a:	05 48       	ld.w	r8,--r2
8000647c:	80 00       	ld.sh	r0,r0[0x0]
8000647e:	61 30       	ld.w	r0,r0[0x4c]
80006480:	80 00       	ld.sh	r0,r0[0x0]
80006482:	61 98       	ld.w	r8,r0[0x64]
80006484:	80 00       	ld.sh	r0,r0[0x0]
80006486:	6c 94       	ld.w	r4,r6[0x24]
80006488:	80 00       	ld.sh	r0,r0[0x0]
8000648a:	61 70       	ld.w	r0,r0[0x5c]
8000648c:	80 00       	ld.sh	r0,r0[0x0]
8000648e:	62 dc       	ld.w	r12,r1[0x34]
80006490:	80 00       	ld.sh	r0,r0[0x0]
80006492:	64 d8       	ld.w	r8,r2[0x34]

80006494 <twim_disable_interrupt>:
 * \brief Disable the TWI interrupts and clear its status register
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
80006494:	eb cd 40 80 	pushm	r7,lr
80006498:	1a 97       	mov	r7,sp
8000649a:	20 2d       	sub	sp,8
8000649c:	ef 4c ff f8 	st.w	r7[-8],r12
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
800064a0:	e1 b8 00 00 	mfsr	r8,0x0
800064a4:	10 9c       	mov	r12,r8
800064a6:	f0 1f 00 0c 	mcall	800064d4 <twim_disable_interrupt+0x40>
800064aa:	18 98       	mov	r8,r12
800064ac:	ef 68 ff ff 	st.b	r7[-1],r8
	if (global_interrupt_enabled) {
800064b0:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800064b4:	30 08       	mov	r8,0
800064b6:	f0 09 18 00 	cp.b	r9,r8
800064ba:	c0 20       	breq	800064be <twim_disable_interrupt+0x2a>
		cpu_irq_disable ();
800064bc:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
800064be:	ee f8 ff f8 	ld.w	r8,r7[-8]
800064c2:	3f f9       	mov	r9,-1
800064c4:	91 99       	st.w	r8[0x24],r9
	// Clear the status flags
	twim->scr = ~0UL;
800064c6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800064ca:	3f f9       	mov	r9,-1
800064cc:	91 b9       	st.w	r8[0x2c],r9
}
800064ce:	2f ed       	sub	sp,-8
800064d0:	e3 cd 80 80 	ldm	sp++,r7,pc
800064d4:	80 00       	ld.sh	r0,r0[0x0]
800064d6:	61 4e       	ld.w	lr,r0[0x50]

800064d8 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
800064d8:	eb cd 40 80 	pushm	r7,lr
800064dc:	1a 97       	mov	r7,sp
800064de:	20 3d       	sub	sp,12
800064e0:	ef 4c ff f8 	st.w	r7[-8],r12
800064e4:	ef 4b ff f4 	st.w	r7[-12],r11
	uint8_t data[1] = { 0 };
800064e8:	30 08       	mov	r8,0
800064ea:	ef 68 ff fc 	st.b	r7[-4],r8
	return (twim_write (twim,data,0,chip_addr,0));
800064ee:	ee cb 00 04 	sub	r11,r7,4
800064f2:	30 08       	mov	r8,0
800064f4:	ee f9 ff f4 	ld.w	r9,r7[-12]
800064f8:	30 0a       	mov	r10,0
800064fa:	ee fc ff f8 	ld.w	r12,r7[-8]
800064fe:	f0 1f 00 04 	mcall	8000650c <twim_probe+0x34>
80006502:	18 98       	mov	r8,r12
}
80006504:	10 9c       	mov	r12,r8
80006506:	2f dd       	sub	sp,-12
80006508:	e3 cd 80 80 	ldm	sp++,r7,pc
8000650c:	80 00       	ld.sh	r0,r0[0x0]
8000650e:	66 8c       	ld.w	r12,r3[0x20]

80006510 <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
80006510:	eb cd 40 80 	pushm	r7,lr
80006514:	1a 97       	mov	r7,sp
80006516:	20 2d       	sub	sp,8
80006518:	ef 4c ff fc 	st.w	r7[-4],r12
8000651c:	ef 4b ff f8 	st.w	r7[-8],r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80006520:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006524:	30 29       	mov	r9,2
80006526:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80006528:	4c f8       	lddpc	r8,80006664 <twim_read_packet+0x154>
8000652a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000652e:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80006530:	4c d8       	lddpc	r8,80006664 <twim_read_packet+0x154>
80006532:	70 08       	ld.w	r8,r8[0x0]
80006534:	10 9c       	mov	r12,r8
80006536:	f0 1f 00 4d 	mcall	80006668 <twim_read_packet+0x158>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
8000653a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000653e:	70 28       	ld.w	r8,r8[0x8]
80006540:	10 99       	mov	r9,r8
80006542:	4c b8       	lddpc	r8,8000666c <twim_read_packet+0x15c>
80006544:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
80006546:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000654a:	70 39       	ld.w	r9,r8[0xc]
8000654c:	4c 98       	lddpc	r8,80006670 <twim_read_packet+0x160>
8000654e:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
80006550:	4c 99       	lddpc	r9,80006674 <twim_read_packet+0x164>
80006552:	30 08       	mov	r8,0
80006554:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80006556:	4c 98       	lddpc	r8,80006678 <twim_read_packet+0x168>
80006558:	30 09       	mov	r9,0
8000655a:	91 09       	st.w	r8[0x0],r9
	//check if internal address access is performed
	if (package->addr_length) {
8000655c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006560:	11 f8       	ld.ub	r8,r8[0x7]
80006562:	58 08       	cp.w	r8,0
80006564:	c3 f0       	breq	800065e2 <twim_read_packet+0xd2>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
80006566:	4c 08       	lddpc	r8,80006664 <twim_read_packet+0x154>
80006568:	70 08       	ld.w	r8,r8[0x0]
8000656a:	30 19       	mov	r9,1
8000656c:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
8000656e:	4b e8       	lddpc	r8,80006664 <twim_read_packet+0x154>
80006570:	70 08       	ld.w	r8,r8[0x0]
80006572:	e0 69 00 80 	mov	r9,128
80006576:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
80006578:	4b b8       	lddpc	r8,80006664 <twim_read_packet+0x154>
8000657a:	70 08       	ld.w	r8,r8[0x0]
8000657c:	30 29       	mov	r9,2
8000657e:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
80006580:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006584:	2f c8       	sub	r8,-4
80006586:	10 99       	mov	r9,r8
80006588:	4b d8       	lddpc	r8,8000667c <twim_read_packet+0x16c>
8000658a:	91 09       	st.w	r8[0x0],r9
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
8000658c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006590:	11 f8       	ld.ub	r8,r8[0x7]
80006592:	10 99       	mov	r9,r8
80006594:	4b b8       	lddpc	r8,80006680 <twim_read_packet+0x170>
80006596:	91 09       	st.w	r8[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
80006598:	4b b8       	lddpc	r8,80006684 <twim_read_packet+0x174>
8000659a:	e0 69 07 03 	mov	r9,1795
8000659e:	91 09       	st.w	r8[0x0],r9
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800065a0:	4b 18       	lddpc	r8,80006664 <twim_read_packet+0x154>
800065a2:	70 08       	ld.w	r8,r8[0x0]
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
800065a4:	ee f9 ff f8 	ld.w	r9,r7[-8]
800065a8:	72 09       	ld.w	r9,r9[0x0]
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800065aa:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
800065ae:	ee f9 ff f8 	ld.w	r9,r7[-8]
800065b2:	13 f9       	ld.ub	r9,r9[0x7]
800065b4:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
800065b6:	f5 e9 10 09 	or	r9,r10,r9
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800065ba:	e8 19 a0 00 	orl	r9,0xa000
800065be:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
800065c0:	4a 98       	lddpc	r8,80006664 <twim_read_packet+0x154>
800065c2:	70 08       	ld.w	r8,r8[0x0]
800065c4:	ee f9 ff f8 	ld.w	r9,r7[-8]
800065c8:	72 09       	ld.w	r9,r9[0x0]
800065ca:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
800065ce:	ee f9 ff f8 	ld.w	r9,r7[-8]
800065d2:	72 39       	ld.w	r9,r9[0xc]
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
800065d4:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
800065d6:	f5 e9 10 09 	or	r9,r10,r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
800065da:	e8 19 e0 01 	orl	r9,0xe001
800065de:	91 49       	st.w	r8[0x10],r9
800065e0:	c1 88       	rjmp	80006610 <twim_read_packet+0x100>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
800065e2:	4a 88       	lddpc	r8,80006680 <twim_read_packet+0x170>
800065e4:	30 09       	mov	r9,0
800065e6:	91 09       	st.w	r8[0x0],r9
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
800065e8:	4a 78       	lddpc	r8,80006684 <twim_read_packet+0x174>
800065ea:	e0 69 07 01 	mov	r9,1793
800065ee:	91 09       	st.w	r8[0x0],r9
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800065f0:	49 d8       	lddpc	r8,80006664 <twim_read_packet+0x154>
800065f2:	70 08       	ld.w	r8,r8[0x0]
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
800065f4:	ee f9 ff f8 	ld.w	r9,r7[-8]
800065f8:	72 09       	ld.w	r9,r9[0x0]
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800065fa:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
800065fe:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006602:	72 39       	ld.w	r9,r9[0xc]
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80006604:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
80006606:	f5 e9 10 09 	or	r9,r10,r9
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
8000660a:	e8 19 e0 01 	orl	r9,0xe001
8000660e:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
80006610:	49 58       	lddpc	r8,80006664 <twim_read_packet+0x154>
80006612:	70 08       	ld.w	r8,r8[0x0]
80006614:	49 c9       	lddpc	r9,80006684 <twim_read_packet+0x174>
80006616:	72 09       	ld.w	r9,r9[0x0]
80006618:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
8000661a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000661e:	30 19       	mov	r9,1
80006620:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
80006622:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
80006624:	c0 38       	rjmp	8000662a <twim_read_packet+0x11a>
		cpu_relax();
80006626:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
8000662a:	49 48       	lddpc	r8,80006678 <twim_read_packet+0x168>
8000662c:	70 08       	ld.w	r8,r8[0x0]
8000662e:	58 08       	cp.w	r8,0
80006630:	c0 61       	brne	8000663c <twim_read_packet+0x12c>
80006632:	f0 1f 00 16 	mcall	80006688 <twim_read_packet+0x178>
80006636:	18 98       	mov	r8,r12
80006638:	58 08       	cp.w	r8,0
8000663a:	cf 60       	breq	80006626 <twim_read_packet+0x116>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
8000663c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006640:	30 29       	mov	r9,2
80006642:	91 09       	st.w	r8[0x0],r9
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80006644:	48 d8       	lddpc	r8,80006678 <twim_read_packet+0x168>
80006646:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
80006648:	5b c8       	cp.w	r8,-4
8000664a:	c0 50       	breq	80006654 <twim_read_packet+0x144>
			|| transfer_status == TWI_ARBITRATION_LOST) {
8000664c:	48 b8       	lddpc	r8,80006678 <twim_read_packet+0x168>
8000664e:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
80006650:	5b e8       	cp.w	r8,-2
80006652:	c0 31       	brne	80006658 <twim_read_packet+0x148>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
80006654:	3f f8       	mov	r8,-1
80006656:	c0 28       	rjmp	8000665a <twim_read_packet+0x14a>
	}
	return STATUS_OK;
80006658:	30 08       	mov	r8,0
}
8000665a:	10 9c       	mov	r12,r8
8000665c:	2f ed       	sub	sp,-8
8000665e:	e3 cd 80 80 	ldm	sp++,r7,pc
80006662:	00 00       	add	r0,r0
80006664:	00 00       	add	r0,r0
80006666:	05 3c       	ld.ub	r12,r2++
80006668:	80 00       	ld.sh	r0,r0[0x0]
8000666a:	64 94       	ld.w	r4,r2[0x24]
8000666c:	00 00       	add	r0,r0
8000666e:	05 44       	ld.w	r4,--r2
80006670:	00 00       	add	r0,r0
80006672:	05 50       	ld.sh	r0,--r2
80006674:	00 00       	add	r0,r0
80006676:	05 5c       	ld.sh	r12,--r2
80006678:	00 00       	add	r0,r0
8000667a:	05 48       	ld.w	r8,--r2
8000667c:	00 00       	add	r0,r0
8000667e:	05 40       	ld.w	r0,--r2
80006680:	00 00       	add	r0,r0
80006682:	05 4c       	ld.w	r12,--r2
80006684:	00 00       	add	r0,r0
80006686:	05 54       	ld.sh	r4,--r2
80006688:	80 00       	ld.sh	r0,r0[0x0]
8000668a:	67 90       	ld.w	r0,r3[0x64]

8000668c <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
8000668c:	eb cd 40 80 	pushm	r7,lr
80006690:	1a 97       	mov	r7,sp
80006692:	20 5d       	sub	sp,20
80006694:	ef 4c ff fc 	st.w	r7[-4],r12
80006698:	ef 4b ff f8 	st.w	r7[-8],r11
8000669c:	ef 4a ff f4 	st.w	r7[-12],r10
800066a0:	ef 49 ff f0 	st.w	r7[-16],r9
800066a4:	ef 68 ff ec 	st.b	r7[-20],r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
800066a8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800066ac:	30 19       	mov	r9,1
800066ae:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
800066b0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800066b4:	e0 69 00 80 	mov	r9,128
800066b8:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800066ba:	ee f8 ff fc 	ld.w	r8,r7[-4]
800066be:	30 29       	mov	r9,2
800066c0:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
800066c2:	4a c8       	lddpc	r8,80006770 <twim_write+0xe4>
800066c4:	ee f9 ff fc 	ld.w	r9,r7[-4]
800066c8:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
800066ca:	4a a8       	lddpc	r8,80006770 <twim_write+0xe4>
800066cc:	70 08       	ld.w	r8,r8[0x0]
800066ce:	10 9c       	mov	r12,r8
800066d0:	f0 1f 00 29 	mcall	80006774 <twim_write+0xe8>
	// get a pointer to applicative data
	twim_tx_data = buffer;
800066d4:	ee f9 ff f8 	ld.w	r9,r7[-8]
800066d8:	4a 88       	lddpc	r8,80006778 <twim_write+0xec>
800066da:	91 09       	st.w	r8[0x0],r9
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
800066dc:	4a 88       	lddpc	r8,8000677c <twim_write+0xf0>
800066de:	ee f9 ff f4 	ld.w	r9,r7[-12]
800066e2:	91 09       	st.w	r8[0x0],r9
	// Set next transfer to false
	twim_next = false;
800066e4:	4a 79       	lddpc	r9,80006780 <twim_write+0xf4>
800066e6:	30 08       	mov	r8,0
800066e8:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
800066ea:	4a 78       	lddpc	r8,80006784 <twim_write+0xf8>
800066ec:	30 09       	mov	r9,0
800066ee:	91 09       	st.w	r8[0x0],r9
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
800066f0:	4a 08       	lddpc	r8,80006770 <twim_write+0xe4>
800066f2:	70 08       	ld.w	r8,r8[0x0]
800066f4:	ee f9 ff f0 	ld.w	r9,r7[-16]
800066f8:	f2 0a 15 01 	lsl	r10,r9,0x1
			| (nbytes << AVR32_TWIM_CMDR_NBYTES_OFFSET)
800066fc:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006700:	b1 69       	lsl	r9,0x10
			| (AVR32_TWIM_CMDR_VALID_MASK)
80006702:	12 4a       	or	r10,r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
80006704:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80006708:	ab 79       	lsl	r9,0xb
	// Set next transfer to false
	twim_next = false;
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
8000670a:	f5 e9 10 09 	or	r9,r10,r9
8000670e:	e8 19 e0 00 	orl	r9,0xe000
80006712:	91 39       	st.w	r8[0xc],r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
80006714:	49 d8       	lddpc	r8,80006788 <twim_write+0xfc>
80006716:	e0 69 03 02 	mov	r9,770
8000671a:	91 09       	st.w	r8[0x0],r9
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
8000671c:	49 58       	lddpc	r8,80006770 <twim_write+0xe4>
8000671e:	70 08       	ld.w	r8,r8[0x0]
80006720:	49 a9       	lddpc	r9,80006788 <twim_write+0xfc>
80006722:	72 09       	ld.w	r9,r9[0x0]
80006724:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
80006726:	49 38       	lddpc	r8,80006770 <twim_write+0xe4>
80006728:	70 08       	ld.w	r8,r8[0x0]
8000672a:	30 19       	mov	r9,1
8000672c:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
8000672e:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
80006730:	c0 38       	rjmp	80006736 <twim_write+0xaa>
		cpu_relax();
80006732:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
80006736:	49 48       	lddpc	r8,80006784 <twim_write+0xf8>
80006738:	70 08       	ld.w	r8,r8[0x0]
8000673a:	58 08       	cp.w	r8,0
8000673c:	c0 61       	brne	80006748 <twim_write+0xbc>
8000673e:	f0 1f 00 14 	mcall	8000678c <twim_write+0x100>
80006742:	18 98       	mov	r8,r12
80006744:	58 08       	cp.w	r8,0
80006746:	cf 60       	breq	80006732 <twim_write+0xa6>
		cpu_relax();
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80006748:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000674c:	30 29       	mov	r9,2
8000674e:	91 09       	st.w	r8[0x0],r9
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80006750:	48 d8       	lddpc	r8,80006784 <twim_write+0xf8>
80006752:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
80006754:	5b c8       	cp.w	r8,-4
80006756:	c0 50       	breq	80006760 <twim_write+0xd4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80006758:	48 b8       	lddpc	r8,80006784 <twim_write+0xf8>
8000675a:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
8000675c:	5b e8       	cp.w	r8,-2
8000675e:	c0 31       	brne	80006764 <twim_write+0xd8>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
80006760:	3f f8       	mov	r8,-1
80006762:	c0 28       	rjmp	80006766 <twim_write+0xda>
	}
	return STATUS_OK;
80006764:	30 08       	mov	r8,0
}
80006766:	10 9c       	mov	r12,r8
80006768:	2f bd       	sub	sp,-20
8000676a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000676e:	00 00       	add	r0,r0
80006770:	00 00       	add	r0,r0
80006772:	05 3c       	ld.ub	r12,r2++
80006774:	80 00       	ld.sh	r0,r0[0x0]
80006776:	64 94       	ld.w	r4,r2[0x24]
80006778:	00 00       	add	r0,r0
8000677a:	05 40       	ld.w	r0,--r2
8000677c:	00 00       	add	r0,r0
8000677e:	05 4c       	ld.w	r12,--r2
80006780:	00 00       	add	r0,r0
80006782:	05 5c       	ld.sh	r12,--r2
80006784:	00 00       	add	r0,r0
80006786:	05 48       	ld.w	r8,--r2
80006788:	00 00       	add	r0,r0
8000678a:	05 54       	ld.sh	r4,--r2
8000678c:	80 00       	ld.sh	r0,r0[0x0]
8000678e:	67 90       	ld.w	r0,r3[0x64]

80006790 <twim_status>:

/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
80006790:	eb cd 40 80 	pushm	r7,lr
80006794:	1a 97       	mov	r7,sp
80006796:	20 1d       	sub	sp,4
	uint32_t status = twim_inst->sr;
80006798:	48 98       	lddpc	r8,800067bc <twim_status+0x2c>
8000679a:	70 08       	ld.w	r8,r8[0x0]
8000679c:	70 78       	ld.w	r8,r8[0x1c]
8000679e:	ef 48 ff fc 	st.w	r7[-4],r8
	if ((status & AVR32_TWIM_SR_IDLE_MASK)
800067a2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800067a6:	e2 18 00 10 	andl	r8,0x10,COH
800067aa:	c0 30       	breq	800067b0 <twim_status+0x20>
#if AVR32_TWIM_H_VERSION > 101 ||(status&AVR32_TWIM_SR_BUSFREE_MASK)
#endif
		) {
		return 1;
800067ac:	30 18       	mov	r8,1
800067ae:	c0 28       	rjmp	800067b2 <twim_status+0x22>
	} else {
		return 0;
800067b0:	30 08       	mov	r8,0
	}
}
800067b2:	10 9c       	mov	r12,r8
800067b4:	2f fd       	sub	sp,-4
800067b6:	e3 cd 80 80 	ldm	sp++,r7,pc
800067ba:	00 00       	add	r0,r0
800067bc:	00 00       	add	r0,r0
800067be:	05 3c       	ld.ub	r12,r2++

800067c0 <cpu_irq_is_enabled_flags>:

	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
800067c0:	eb cd 40 80 	pushm	r7,lr
800067c4:	1a 97       	mov	r7,sp
800067c6:	20 1d       	sub	sp,4
800067c8:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
800067cc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800067d0:	e6 18 00 01 	andh	r8,0x1,COH
800067d4:	5f 08       	sreq	r8
800067d6:	5c 58       	castu.b	r8
}
800067d8:	10 9c       	mov	r12,r8
800067da:	2f fd       	sub	sp,-4
800067dc:	e3 cd 80 80 	ldm	sp++,r7,pc

800067e0 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
800067e0:	eb cd 40 80 	pushm	r7,lr
800067e4:	1a 97       	mov	r7,sp
800067e6:	20 7d       	sub	sp,28
800067e8:	ef 4c ff ec 	st.w	r7[-20],r12
800067ec:	ef 4b ff e8 	st.w	r7[-24],r11
800067f0:	ef 4a ff e4 	st.w	r7[-28],r10
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
800067f4:	ee f8 ff e8 	ld.w	r8,r7[-24]
800067f8:	f0 09 15 04 	lsl	r9,r8,0x4
800067fc:	ee f8 ff e4 	ld.w	r8,r7[-28]
80006800:	10 39       	cp.w	r9,r8
80006802:	e0 8b 00 04 	brhi	8000680a <usart_set_async_baudrate+0x2a>
80006806:	31 08       	mov	r8,16
80006808:	c0 28       	rjmp	8000680c <usart_set_async_baudrate+0x2c>
8000680a:	30 88       	mov	r8,8
8000680c:	ef 48 ff f0 	st.w	r7[-16],r8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80006810:	ee f8 ff e4 	ld.w	r8,r7[-28]
80006814:	f0 09 15 03 	lsl	r9,r8,0x3
80006818:	ee fa ff f0 	ld.w	r10,r7[-16]
8000681c:	ee f8 ff e8 	ld.w	r8,r7[-24]
80006820:	f4 08 02 48 	mul	r8,r10,r8
80006824:	a1 98       	lsr	r8,0x1
80006826:	f2 08 00 08 	add	r8,r9,r8
8000682a:	ee fa ff f0 	ld.w	r10,r7[-16]
8000682e:	ee f9 ff e8 	ld.w	r9,r7[-24]
80006832:	f4 09 02 49 	mul	r9,r10,r9
80006836:	f0 09 0d 08 	divu	r8,r8,r9
8000683a:	ef 48 ff f4 	st.w	r7[-12],r8
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
8000683e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006842:	a3 98       	lsr	r8,0x3
80006844:	ef 48 ff f8 	st.w	r7[-8],r8
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);
80006848:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000684c:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80006850:	ef 48 ff fc 	st.w	r7[-4],r8

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80006854:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006858:	58 08       	cp.w	r8,0
8000685a:	c0 70       	breq	80006868 <usart_set_async_baudrate+0x88>
8000685c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006860:	e0 48 ff ff 	cp.w	r8,65535
80006864:	e0 88 00 04 	brls	8000686c <usart_set_async_baudrate+0x8c>
    return USART_INVALID_INPUT;
80006868:	30 18       	mov	r8,1
8000686a:	c2 08       	rjmp	800068aa <usart_set_async_baudrate+0xca>

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
8000686c:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006870:	70 18       	ld.w	r8,r8[0x4]
80006872:	10 99       	mov	r9,r8
80006874:	e4 19 ff f7 	andh	r9,0xfff7
80006878:	e0 19 fe cf 	andl	r9,0xfecf
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
8000687c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006880:	59 08       	cp.w	r8,16
80006882:	c0 40       	breq	8000688a <usart_set_async_baudrate+0xaa>
80006884:	e8 68 00 00 	mov	r8,524288
80006888:	c0 28       	rjmp	8000688c <usart_set_async_baudrate+0xac>
8000688a:	30 08       	mov	r8,0
8000688c:	10 49       	or	r9,r8
8000688e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006892:	91 19       	st.w	r8[0x4],r9
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
                fp << AVR32_USART_BRGR_FP_OFFSET;
80006894:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006898:	f0 09 15 10 	lsl	r9,r8,0x10
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
8000689c:	ee f8 ff f8 	ld.w	r8,r7[-8]
800068a0:	10 49       	or	r9,r8
800068a2:	ee f8 ff ec 	ld.w	r8,r7[-20]
800068a6:	91 89       	st.w	r8[0x20],r9
                fp << AVR32_USART_BRGR_FP_OFFSET;

  return USART_SUCCESS;
800068a8:	30 08       	mov	r8,0
}
800068aa:	10 9c       	mov	r12,r8
800068ac:	2f 9d       	sub	sp,-28
800068ae:	e3 cd 80 80 	ldm	sp++,r7,pc
800068b2:	d7 03       	nop

800068b4 <usart_reset>:
 */
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
800068b4:	eb cd 40 80 	pushm	r7,lr
800068b8:	1a 97       	mov	r7,sp
800068ba:	20 2d       	sub	sp,8
800068bc:	ef 4c ff f8 	st.w	r7[-8],r12
  bool global_interrupt_enabled = cpu_irq_is_enabled();
800068c0:	e1 b8 00 00 	mfsr	r8,0x0
800068c4:	10 9c       	mov	r12,r8
800068c6:	f0 1f 00 18 	mcall	80006924 <usart_reset+0x70>
800068ca:	18 98       	mov	r8,r12
800068cc:	ef 68 ff ff 	st.b	r7[-1],r8

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
800068d0:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800068d4:	30 08       	mov	r8,0
800068d6:	f0 09 18 00 	cp.b	r9,r8
800068da:	c0 20       	breq	800068de <usart_reset+0x2a>
800068dc:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
800068de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800068e2:	3f f9       	mov	r9,-1
800068e4:	91 39       	st.w	r8[0xc],r9
  usart->csr;
800068e6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800068ea:	70 58       	ld.w	r8,r8[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
800068ec:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800068f0:	30 08       	mov	r8,0
800068f2:	f0 09 18 00 	cp.b	r9,r8
800068f6:	c0 20       	breq	800068fa <usart_reset+0x46>
800068f8:	d5 03       	csrf	0x10

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
800068fa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800068fe:	30 09       	mov	r9,0
80006900:	91 19       	st.w	r8[0x4],r9
  usart->rtor = 0;
80006902:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006906:	30 09       	mov	r9,0
80006908:	91 99       	st.w	r8[0x24],r9
  usart->ttgr = 0;
8000690a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000690e:	30 09       	mov	r9,0
80006910:	91 a9       	st.w	r8[0x28],r9

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80006912:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006916:	e8 69 61 0c 	mov	r9,549132
8000691a:	91 09       	st.w	r8[0x0],r9
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
8000691c:	2f ed       	sub	sp,-8
8000691e:	e3 cd 80 80 	ldm	sp++,r7,pc
80006922:	00 00       	add	r0,r0
80006924:	80 00       	ld.sh	r0,r0[0x0]
80006926:	67 c0       	ld.w	r0,r3[0x70]

80006928 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80006928:	eb cd 40 80 	pushm	r7,lr
8000692c:	1a 97       	mov	r7,sp
8000692e:	20 3d       	sub	sp,12
80006930:	ef 4c ff fc 	st.w	r7[-4],r12
80006934:	ef 4b ff f8 	st.w	r7[-8],r11
80006938:	ef 4a ff f4 	st.w	r7[-12],r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
8000693c:	ee fc ff fc 	ld.w	r12,r7[-4]
80006940:	f0 1f 00 54 	mcall	80006a90 <usart_init_rs232+0x168>

  // Check input values.
  if (!opt || // Null pointer.
80006944:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006948:	58 08       	cp.w	r8,0
8000694a:	c3 90       	breq	800069bc <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
8000694c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006950:	11 c9       	ld.ub	r9,r8[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006952:	30 48       	mov	r8,4
80006954:	f0 09 18 00 	cp.b	r9,r8
80006958:	e0 88 00 32 	brls	800069bc <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
8000695c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006960:	11 c9       	ld.ub	r9,r8[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006962:	30 98       	mov	r8,9
80006964:	f0 09 18 00 	cp.b	r9,r8
80006968:	e0 8b 00 2a 	brhi	800069bc <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
8000696c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006970:	11 d9       	ld.ub	r9,r8[0x5]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006972:	30 78       	mov	r8,7
80006974:	f0 09 18 00 	cp.b	r9,r8
80006978:	e0 8b 00 22 	brhi	800069bc <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
8000697c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006980:	90 39       	ld.sh	r9,r8[0x6]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006982:	e0 68 01 01 	mov	r8,257
80006986:	f0 09 19 00 	cp.h	r9,r8
8000698a:	e0 8b 00 19 	brhi	800069bc <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
8000698e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006992:	f1 39 00 08 	ld.ub	r9,r8[8]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006996:	30 38       	mov	r8,3
80006998:	f0 09 18 00 	cp.b	r9,r8
8000699c:	e0 8b 00 10 	brhi	800069bc <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
800069a0:	ee f9 ff f4 	ld.w	r9,r7[-12]
800069a4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800069a8:	70 08       	ld.w	r8,r8[0x0]
800069aa:	12 9a       	mov	r10,r9
800069ac:	10 9b       	mov	r11,r8
800069ae:	ee fc ff fc 	ld.w	r12,r7[-4]
800069b2:	f0 1f 00 39 	mcall	80006a94 <usart_init_rs232+0x16c>
800069b6:	18 98       	mov	r8,r12
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
800069b8:	58 18       	cp.w	r8,1
800069ba:	c0 31       	brne	800069c0 <usart_init_rs232+0x98>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;
800069bc:	30 18       	mov	r8,1
800069be:	c6 48       	rjmp	80006a86 <usart_init_rs232+0x15e>

  if (opt->charlength == 9)
800069c0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800069c4:	11 c9       	ld.ub	r9,r8[0x4]
800069c6:	30 98       	mov	r8,9
800069c8:	f0 09 18 00 	cp.b	r9,r8
800069cc:	c0 a1       	brne	800069e0 <usart_init_rs232+0xb8>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
800069ce:	ee f8 ff fc 	ld.w	r8,r7[-4]
800069d2:	70 18       	ld.w	r8,r8[0x4]
800069d4:	10 99       	mov	r9,r8
800069d6:	b1 b9       	sbr	r9,0x11
800069d8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800069dc:	91 19       	st.w	r8[0x4],r9
800069de:	c0 d8       	rjmp	800069f8 <usart_init_rs232+0xd0>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
800069e0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800069e4:	70 19       	ld.w	r9,r8[0x4]
800069e6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800069ea:	11 c8       	ld.ub	r8,r8[0x4]
800069ec:	20 58       	sub	r8,5
800069ee:	a7 68       	lsl	r8,0x6
800069f0:	10 49       	or	r9,r8
800069f2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800069f6:	91 19       	st.w	r8[0x4],r9
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
800069f8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800069fc:	70 19       	ld.w	r9,r8[0x4]
800069fe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006a02:	11 d8       	ld.ub	r8,r8[0x5]
80006a04:	f0 0a 15 09 	lsl	r10,r8,0x9
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;
80006a08:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006a0c:	f1 38 00 08 	ld.ub	r8,r8[8]
80006a10:	af 68       	lsl	r8,0xe
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80006a12:	f5 e8 10 08 	or	r8,r10,r8
80006a16:	10 49       	or	r9,r8
80006a18:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006a1c:	91 19       	st.w	r8[0x4],r9
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80006a1e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006a22:	90 39       	ld.sh	r9,r8[0x6]
80006a24:	30 28       	mov	r8,2
80006a26:	f0 09 19 00 	cp.h	r9,r8
80006a2a:	e0 88 00 14 	brls	80006a52 <usart_init_rs232+0x12a>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80006a2e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006a32:	70 18       	ld.w	r8,r8[0x4]
80006a34:	10 99       	mov	r9,r8
80006a36:	ad b9       	sbr	r9,0xd
80006a38:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006a3c:	91 19       	st.w	r8[0x4],r9
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80006a3e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006a42:	90 38       	ld.sh	r8,r8[0x6]
80006a44:	5c 78       	castu.h	r8
80006a46:	20 28       	sub	r8,2
80006a48:	10 99       	mov	r9,r8
80006a4a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006a4e:	91 a9       	st.w	r8[0x28],r9
80006a50:	c0 d8       	rjmp	80006a6a <usart_init_rs232+0x142>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80006a52:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006a56:	70 19       	ld.w	r9,r8[0x4]
80006a58:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006a5c:	90 38       	ld.sh	r8,r8[0x6]
80006a5e:	5c 78       	castu.h	r8
80006a60:	ad 68       	lsl	r8,0xc
80006a62:	10 49       	or	r9,r8
80006a64:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006a68:	91 19       	st.w	r8[0x4],r9

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80006a6a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006a6e:	70 18       	ld.w	r8,r8[0x4]
80006a70:	10 99       	mov	r9,r8
80006a72:	e0 19 ff f0 	andl	r9,0xfff0
80006a76:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006a7a:	91 19       	st.w	r8[0x4],r9
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80006a7c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006a80:	35 09       	mov	r9,80
80006a82:	91 09       	st.w	r8[0x0],r9
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80006a84:	30 08       	mov	r8,0
}
80006a86:	10 9c       	mov	r12,r8
80006a88:	2f dd       	sub	sp,-12
80006a8a:	e3 cd 80 80 	ldm	sp++,r7,pc
80006a8e:	00 00       	add	r0,r0
80006a90:	80 00       	ld.sh	r0,r0[0x0]
80006a92:	68 b4       	ld.w	r4,r4[0x2c]
80006a94:	80 00       	ld.sh	r0,r0[0x0]
80006a96:	67 e0       	ld.w	r0,r3[0x78]

80006a98 <usart_write_char>:
  return USART_SUCCESS;
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
80006a98:	eb cd 40 80 	pushm	r7,lr
80006a9c:	1a 97       	mov	r7,sp
80006a9e:	20 3d       	sub	sp,12
80006aa0:	ef 4c ff f8 	st.w	r7[-8],r12
80006aa4:	ef 4b ff f4 	st.w	r7[-12],r11
80006aa8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006aac:	ef 48 ff fc 	st.w	r7[-4],r8
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80006ab0:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006ab4:	70 58       	ld.w	r8,r8[0x14]
80006ab6:	e2 18 00 02 	andl	r8,0x2,COH
80006aba:	5f 18       	srne	r8
  if (usart_tx_ready(usart))
80006abc:	58 08       	cp.w	r8,0
80006abe:	c0 a0       	breq	80006ad2 <usart_write_char+0x3a>
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80006ac0:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006ac4:	f3 d8 c0 09 	bfextu	r9,r8,0x0,0x9
80006ac8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006acc:	91 79       	st.w	r8[0x1c],r9
    return USART_SUCCESS;
80006ace:	30 08       	mov	r8,0
80006ad0:	c0 28       	rjmp	80006ad4 <usart_write_char+0x3c>
  }
  else
    return USART_TX_BUSY;
80006ad2:	30 28       	mov	r8,2
}
80006ad4:	10 9c       	mov	r12,r8
80006ad6:	2f dd       	sub	sp,-12
80006ad8:	e3 cd 80 80 	ldm	sp++,r7,pc

80006adc <usart_putchar>:


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80006adc:	eb cd 40 80 	pushm	r7,lr
80006ae0:	1a 97       	mov	r7,sp
80006ae2:	20 3d       	sub	sp,12
80006ae4:	ef 4c ff f8 	st.w	r7[-8],r12
80006ae8:	ef 4b ff f4 	st.w	r7[-12],r11
  int timeout = USART_DEFAULT_TIMEOUT;
80006aec:	e0 68 27 10 	mov	r8,10000
80006af0:	ef 48 ff fc 	st.w	r7[-4],r8

  do
  {
    if (!timeout--) return USART_FAILURE;
80006af4:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006af8:	58 08       	cp.w	r8,0
80006afa:	5f 08       	sreq	r8
80006afc:	5c 58       	castu.b	r8
80006afe:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006b02:	20 19       	sub	r9,1
80006b04:	ef 49 ff fc 	st.w	r7[-4],r9
80006b08:	58 08       	cp.w	r8,0
80006b0a:	c0 30       	breq	80006b10 <usart_putchar+0x34>
80006b0c:	3f f8       	mov	r8,-1
80006b0e:	c0 b8       	rjmp	80006b24 <usart_putchar+0x48>
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80006b10:	ee fb ff f4 	ld.w	r11,r7[-12]
80006b14:	ee fc ff f8 	ld.w	r12,r7[-8]
80006b18:	f0 1f 00 05 	mcall	80006b2c <usart_putchar+0x50>
80006b1c:	18 98       	mov	r8,r12
80006b1e:	58 08       	cp.w	r8,0
80006b20:	ce a1       	brne	80006af4 <usart_putchar+0x18>

  return USART_SUCCESS;
80006b22:	30 08       	mov	r8,0
}
80006b24:	10 9c       	mov	r12,r8
80006b26:	2f dd       	sub	sp,-12
80006b28:	e3 cd 80 80 	ldm	sp++,r7,pc
80006b2c:	80 00       	ld.sh	r0,r0[0x0]
80006b2e:	6a 98       	ld.w	r8,r5[0x24]

80006b30 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80006b30:	eb cd 40 80 	pushm	r7,lr
80006b34:	1a 97       	mov	r7,sp
80006b36:	20 2d       	sub	sp,8
80006b38:	ef 4c ff fc 	st.w	r7[-4],r12
80006b3c:	ef 4b ff f8 	st.w	r7[-8],r11
  while (*string != '\0')
80006b40:	c0 e8       	rjmp	80006b5c <usart_write_line+0x2c>
    usart_putchar(usart, *string++);
80006b42:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b46:	11 88       	ld.ub	r8,r8[0x0]
80006b48:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006b4c:	2f f9       	sub	r9,-1
80006b4e:	ef 49 ff f8 	st.w	r7[-8],r9
80006b52:	10 9b       	mov	r11,r8
80006b54:	ee fc ff fc 	ld.w	r12,r7[-4]
80006b58:	f0 1f 00 05 	mcall	80006b6c <usart_write_line+0x3c>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80006b5c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b60:	11 88       	ld.ub	r8,r8[0x0]
80006b62:	58 08       	cp.w	r8,0
80006b64:	ce f1       	brne	80006b42 <usart_write_line+0x12>
    usart_putchar(usart, *string++);
}
80006b66:	2f ed       	sub	sp,-8
80006b68:	e3 cd 80 80 	ldm	sp++,r7,pc
80006b6c:	80 00       	ld.sh	r0,r0[0x0]
80006b6e:	6a dc       	ld.w	r12,r5[0x34]

80006b70 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80006b70:	eb cd 40 80 	pushm	r7,lr
80006b74:	1a 97       	mov	r7,sp
	// Catch unregistered interrupts.
	while (true);
80006b76:	c0 08       	rjmp	80006b76 <_unhandled_interrupt+0x6>

80006b78 <_get_interrupt_handler>:
 *
 * \return Interrupt handler to execute.
 */
__int_handler _get_interrupt_handler(uint32_t int_level);
__int_handler _get_interrupt_handler(uint32_t int_level)
{
80006b78:	eb cd 40 80 	pushm	r7,lr
80006b7c:	1a 97       	mov	r7,sp
80006b7e:	20 3d       	sub	sp,12
80006b80:	ef 4c ff f4 	st.w	r7[-12],r12
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80006b84:	fe 78 10 00 	mov	r8,-61440
80006b88:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006b8c:	f2 09 11 03 	rsub	r9,r9,3
80006b90:	28 09       	sub	r9,-128
80006b92:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80006b96:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80006b9a:	fe 78 10 00 	mov	r8,-61440
80006b9e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006ba2:	2c 09       	sub	r9,-64
80006ba4:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80006ba8:	ef 48 ff fc 	st.w	r7[-4],r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006bac:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006bb0:	58 08       	cp.w	r8,0
80006bb2:	c1 30       	breq	80006bd8 <_get_interrupt_handler+0x60>
		? _int_handler_table[int_grp]._int_line_handler_table[32
80006bb4:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006bb8:	48 b8       	lddpc	r8,80006be4 <_get_interrupt_handler+0x6c>
80006bba:	a1 79       	lsl	r9,0x1
80006bbc:	2f f9       	sub	r9,-1
80006bbe:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80006bc2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006bc6:	f0 08 12 00 	clz	r8,r8
80006bca:	f0 08 11 1f 	rsub	r8,r8,31
			- clz(int_req) - 1]
80006bce:	a3 68       	lsl	r8,0x2
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
80006bd0:	f2 08 00 08 	add	r8,r9,r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006bd4:	70 08       	ld.w	r8,r8[0x0]
80006bd6:	c0 28       	rjmp	80006bda <_get_interrupt_handler+0x62>
80006bd8:	30 08       	mov	r8,0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80006bda:	10 9c       	mov	r12,r8
80006bdc:	2f dd       	sub	sp,-12
80006bde:	e3 cd 80 80 	ldm	sp++,r7,pc
80006be2:	00 00       	add	r0,r0
80006be4:	80 00       	ld.sh	r0,r0[0x0]
80006be6:	cc 78       	rjmp	80006d74 <_stext+0xc>

80006be8 <INTC_init_evba>:
 * \internal
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
80006be8:	eb cd 40 80 	pushm	r7,lr
80006bec:	1a 97       	mov	r7,sp
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80006bee:	48 38       	lddpc	r8,80006bf8 <INTC_init_evba+0x10>
80006bf0:	e3 b8 00 01 	mtsr	0x4,r8
}
80006bf4:	e3 cd 80 80 	ldm	sp++,r7,pc
80006bf8:	80 00       	ld.sh	r0,r0[0x0]
80006bfa:	ca 00       	breq	80006b3a <usart_write_line+0xa>

80006bfc <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80006bfc:	eb cd 40 80 	pushm	r7,lr
80006c00:	1a 97       	mov	r7,sp
80006c02:	20 2d       	sub	sp,8
	uint32_t int_grp, int_req;

	INTC_init_evba();
80006c04:	f0 1f 00 1f 	mcall	80006c80 <INTC_init_interrupts+0x84>

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80006c08:	30 08       	mov	r8,0
80006c0a:	ef 48 ff f8 	st.w	r7[-8],r8
80006c0e:	c3 18       	rjmp	80006c70 <INTC_init_interrupts+0x74>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006c10:	30 08       	mov	r8,0
80006c12:	ef 48 ff fc 	st.w	r7[-4],r8
80006c16:	c1 48       	rjmp	80006c3e <INTC_init_interrupts+0x42>
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80006c18:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006c1c:	49 a8       	lddpc	r8,80006c84 <INTC_init_interrupts+0x88>
80006c1e:	a1 79       	lsl	r9,0x1
80006c20:	2f f9       	sub	r9,-1
80006c22:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80006c26:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c2a:	a3 68       	lsl	r8,0x2
80006c2c:	f2 08 00 08 	add	r8,r9,r8
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80006c30:	49 69       	lddpc	r9,80006c88 <INTC_init_interrupts+0x8c>
80006c32:	91 09       	st.w	r8[0x0],r9
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80006c34:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c38:	2f f8       	sub	r8,-1
80006c3a:	ef 48 ff fc 	st.w	r7[-4],r8
	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
80006c3e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006c42:	49 18       	lddpc	r8,80006c84 <INTC_init_interrupts+0x88>
80006c44:	f0 09 03 39 	ld.w	r9,r8[r9<<0x3]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006c48:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c4c:	10 39       	cp.w	r9,r8
80006c4e:	fe 9b ff e5 	brhi	80006c18 <INTC_init_interrupts+0x1c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006c52:	fe 78 10 00 	mov	r8,-61440
80006c56:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006c5a:	48 db       	lddpc	r11,80006c8c <INTC_init_interrupts+0x90>
80006c5c:	48 da       	lddpc	r10,80006c90 <INTC_init_interrupts+0x94>
80006c5e:	f6 0a 01 0a 	sub	r10,r11,r10
80006c62:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80006c66:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c6a:	2f f8       	sub	r8,-1
80006c6c:	ef 48 ff f8 	st.w	r7[-8],r8
80006c70:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c74:	59 58       	cp.w	r8,21
80006c76:	fe 98 ff cd 	brls	80006c10 <INTC_init_interrupts+0x14>
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
	}
}
80006c7a:	2f ed       	sub	sp,-8
80006c7c:	e3 cd 80 80 	ldm	sp++,r7,pc
80006c80:	80 00       	ld.sh	r0,r0[0x0]
80006c82:	6b e8       	ld.w	r8,r5[0x78]
80006c84:	80 00       	ld.sh	r0,r0[0x0]
80006c86:	cc 78       	rjmp	80006e14 <ioport_set_pin_dir+0x38>
80006c88:	80 00       	ld.sh	r0,r0[0x0]
80006c8a:	6b 70       	ld.w	r0,r5[0x5c]
80006c8c:	80 00       	ld.sh	r0,r0[0x0]
80006c8e:	cb 04       	brge	80006bee <INTC_init_evba+0x6>
80006c90:	80 00       	ld.sh	r0,r0[0x0]
80006c92:	ca 00       	breq	80006bd2 <_get_interrupt_handler+0x5a>

80006c94 <INTC_register_interrupt>:
 *          be effective.
 *
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
80006c94:	eb cd 40 80 	pushm	r7,lr
80006c98:	1a 97       	mov	r7,sp
80006c9a:	20 4d       	sub	sp,16
80006c9c:	ef 4c ff f8 	st.w	r7[-8],r12
80006ca0:	ef 4b ff f4 	st.w	r7[-12],r11
80006ca4:	ef 4a ff f0 	st.w	r7[-16],r10
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80006ca8:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006cac:	a5 98       	lsr	r8,0x5
80006cae:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80006cb2:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006cb6:	4a 78       	lddpc	r8,80006d50 <INTC_register_interrupt+0xbc>
80006cb8:	a1 79       	lsl	r9,0x1
80006cba:	2f f9       	sub	r9,-1
80006cbc:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80006cc0:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006cc4:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80006cc8:	a3 68       	lsl	r8,0x2
80006cca:	f2 08 00 08 	add	r8,r9,r8
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80006cce:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006cd2:	91 09       	st.w	r8[0x0],r9
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80006cd4:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006cd8:	58 08       	cp.w	r8,0
80006cda:	c0 c1       	brne	80006cf2 <INTC_register_interrupt+0x5e>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006cdc:	fe 78 10 00 	mov	r8,-61440
80006ce0:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006ce4:	49 cb       	lddpc	r11,80006d54 <INTC_register_interrupt+0xc0>
80006ce6:	49 da       	lddpc	r10,80006d58 <INTC_register_interrupt+0xc4>
80006ce8:	f6 0a 01 0a 	sub	r10,r11,r10
80006cec:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80006cf0:	c2 d8       	rjmp	80006d4a <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT1) {
80006cf2:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006cf6:	58 18       	cp.w	r8,1
80006cf8:	c0 d1       	brne	80006d12 <INTC_register_interrupt+0x7e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80006cfa:	fe 78 10 00 	mov	r8,-61440
80006cfe:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006d02:	49 7b       	lddpc	r11,80006d5c <INTC_register_interrupt+0xc8>
80006d04:	49 5a       	lddpc	r10,80006d58 <INTC_register_interrupt+0xc4>
80006d06:	f6 0a 01 0a 	sub	r10,r11,r10
80006d0a:	bf aa       	sbr	r10,0x1e
80006d0c:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80006d10:	c1 d8       	rjmp	80006d4a <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT2) {
80006d12:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006d16:	58 28       	cp.w	r8,2
80006d18:	c0 d1       	brne	80006d32 <INTC_register_interrupt+0x9e>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80006d1a:	fe 78 10 00 	mov	r8,-61440
80006d1e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006d22:	49 0b       	lddpc	r11,80006d60 <INTC_register_interrupt+0xcc>
80006d24:	48 da       	lddpc	r10,80006d58 <INTC_register_interrupt+0xc4>
80006d26:	f6 0a 01 0a 	sub	r10,r11,r10
80006d2a:	bf ba       	sbr	r10,0x1f
80006d2c:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80006d30:	c0 d8       	rjmp	80006d4a <INTC_register_interrupt+0xb6>
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80006d32:	fe 78 10 00 	mov	r8,-61440
80006d36:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006d3a:	48 bb       	lddpc	r11,80006d64 <INTC_register_interrupt+0xd0>
80006d3c:	48 7a       	lddpc	r10,80006d58 <INTC_register_interrupt+0xc4>
80006d3e:	f6 0a 01 0a 	sub	r10,r11,r10
80006d42:	ea 1a c0 00 	orh	r10,0xc000
80006d46:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	}
}
80006d4a:	2f cd       	sub	sp,-16
80006d4c:	e3 cd 80 80 	ldm	sp++,r7,pc
80006d50:	80 00       	ld.sh	r0,r0[0x0]
80006d52:	cc 78       	rjmp	80006ee0 <board_init+0xc>
80006d54:	80 00       	ld.sh	r0,r0[0x0]
80006d56:	cb 04       	brge	80006cb6 <INTC_register_interrupt+0x22>
80006d58:	80 00       	ld.sh	r0,r0[0x0]
80006d5a:	ca 00       	breq	80006c9a <INTC_register_interrupt+0x6>
80006d5c:	80 00       	ld.sh	r0,r0[0x0]
80006d5e:	cb 12       	brcc	80006cc0 <INTC_register_interrupt+0x2c>
80006d60:	80 00       	ld.sh	r0,r0[0x0]
80006d62:	cb 20       	breq	80006cc6 <INTC_register_interrupt+0x32>
80006d64:	80 00       	ld.sh	r0,r0[0x0]
80006d66:	cb 2e       	rcall	80006aca <usart_write_char+0x32>

80006d68 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80006d68:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80006d6c:	fe c0 a3 6c 	sub	r0,pc,-23700

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80006d70:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80006d74:	d5 53       	csrf	0x15
  cp      r0, r1
80006d76:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80006d78:	e0 61 05 10 	mov	r1,1296
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80006d7c:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80006d7e:	c0 72       	brcc	80006d8c <idata_load_loop_end>
  cp      r0, r1
80006d80:	fe c2 9a d0 	sub	r2,pc,-25904

80006d84 <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80006d84:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80006d86:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80006d88:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80006d8a:	cf d3       	brcs	80006d84 <idata_load_loop>

80006d8c <idata_load_loop_end>:
  mov     r2, 0
80006d8c:	e0 60 05 10 	mov	r0,1296
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80006d90:	e0 61 07 78 	mov	r1,1912
  cp      r0, r1
  brlo    udata_clear_loop
80006d94:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80006d96:	c0 62       	brcc	80006da2 <udata_clear_loop_end>
80006d98:	30 02       	mov	r2,0
80006d9a:	30 03       	mov	r3,0

80006d9c <udata_clear_loop>:
80006d9c:	a1 22       	st.d	r0++,r2
80006d9e:	02 30       	cp.w	r0,r1
80006da0:	cf e3       	brcs	80006d9c <udata_clear_loop>

80006da2 <udata_clear_loop_end>:
80006da2:	fe cf fd 9a 	sub	pc,pc,-614
80006da6:	d7 03       	nop

80006da8 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80006da8:	eb cd 40 80 	pushm	r7,lr
80006dac:	1a 97       	mov	r7,sp
80006dae:	20 1d       	sub	sp,4
80006db0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80006db4:	ee fb ff fc 	ld.w	r11,r7[-4]
80006db8:	30 2c       	mov	r12,2
80006dba:	f0 1f 00 03 	mcall	80006dc4 <sysclk_enable_pba_module+0x1c>
}
80006dbe:	2f fd       	sub	sp,-4
80006dc0:	e3 cd 80 80 	ldm	sp++,r7,pc
80006dc4:	80 00       	ld.sh	r0,r0[0x0]
80006dc6:	5e b0       	rethi	r0

80006dc8 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
80006dc8:	eb cd 40 80 	pushm	r7,lr
80006dcc:	1a 97       	mov	r7,sp
	return 1U << (pin & 0x1F);
}

__always_inline static void arch_ioport_init(void)
{
	sysclk_enable_pba_module(SYSCLK_GPIO);
80006dce:	30 6c       	mov	r12,6
80006dd0:	f0 1f 00 02 	mcall	80006dd8 <ioport_init+0x10>
	arch_ioport_init();
}
80006dd4:	e3 cd 80 80 	ldm	sp++,r7,pc
80006dd8:	80 00       	ld.sh	r0,r0[0x0]
80006dda:	6d a8       	ld.w	r8,r6[0x68]

80006ddc <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80006ddc:	eb cd 40 80 	pushm	r7,lr
80006de0:	1a 97       	mov	r7,sp
80006de2:	20 cd       	sub	sp,48
80006de4:	ef 4c ff d4 	st.w	r7[-44],r12
80006de8:	ef 4b ff d0 	st.w	r7[-48],r11
80006dec:	ee f8 ff d4 	ld.w	r8,r7[-44]
80006df0:	ef 48 ff dc 	st.w	r7[-36],r8
80006df4:	ee f8 ff d0 	ld.w	r8,r7[-48]
80006df8:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80006dfc:	ee f8 ff d8 	ld.w	r8,r7[-40]
80006e00:	58 18       	cp.w	r8,1
80006e02:	c2 11       	brne	80006e44 <ioport_set_pin_dir+0x68>
80006e04:	ee f8 ff dc 	ld.w	r8,r7[-36]
80006e08:	ef 48 ff e0 	st.w	r7[-32],r8
80006e0c:	ee f8 ff e0 	ld.w	r8,r7[-32]
80006e10:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80006e14:	ee f8 ff e4 	ld.w	r8,r7[-28]
80006e18:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80006e1a:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80006e1e:	ee f8 ff e8 	ld.w	r8,r7[-24]
80006e22:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80006e24:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80006e28:	ee f9 ff dc 	ld.w	r9,r7[-36]
80006e2c:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80006e30:	ee f9 ff ec 	ld.w	r9,r7[-20]
80006e34:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80006e38:	30 1a       	mov	r10,1
80006e3a:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80006e3e:	f1 49 00 44 	st.w	r8[68],r9
80006e42:	c2 48       	rjmp	80006e8a <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80006e44:	ee f8 ff d8 	ld.w	r8,r7[-40]
80006e48:	58 08       	cp.w	r8,0
80006e4a:	c2 01       	brne	80006e8a <ioport_set_pin_dir+0xae>
80006e4c:	ee f8 ff dc 	ld.w	r8,r7[-36]
80006e50:	ef 48 ff f0 	st.w	r7[-16],r8
80006e54:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006e58:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80006e5c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006e60:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80006e62:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80006e66:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006e6a:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80006e6c:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80006e70:	ee f9 ff dc 	ld.w	r9,r7[-36]
80006e74:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80006e78:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006e7c:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80006e80:	30 1a       	mov	r10,1
80006e82:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80006e86:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80006e8a:	2f 4d       	sub	sp,-48
80006e8c:	e3 cd 80 80 	ldm	sp++,r7,pc

80006e90 <sleepmgr_init>:
 * Sets all lock counts to 0, except the very last one, which is set to 1. This
 * is done to simplify the algorithm for finding the deepest allowable sleep
 * mode in \ref sleepmgr_enter_sleep.
 */
static inline void sleepmgr_init(void)
{
80006e90:	eb cd 40 80 	pushm	r7,lr
80006e94:	1a 97       	mov	r7,sp
80006e96:	20 1d       	sub	sp,4
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
80006e98:	30 08       	mov	r8,0
80006e9a:	ef 68 ff ff 	st.b	r7[-1],r8
80006e9e:	c0 c8       	rjmp	80006eb6 <sleepmgr_init+0x26>
		sleepmgr_locks[i] = 0;
80006ea0:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80006ea4:	48 ba       	lddpc	r10,80006ed0 <sleepmgr_init+0x40>
80006ea6:	30 08       	mov	r8,0
80006ea8:	f4 09 0b 08 	st.b	r10[r9],r8
static inline void sleepmgr_init(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
80006eac:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80006eb0:	2f f8       	sub	r8,-1
80006eb2:	ef 68 ff ff 	st.b	r7[-1],r8
80006eb6:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80006eba:	30 58       	mov	r8,5
80006ebc:	f0 09 18 00 	cp.b	r9,r8
80006ec0:	fe 98 ff f0 	brls	80006ea0 <sleepmgr_init+0x10>
		sleepmgr_locks[i] = 0;
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
80006ec4:	48 39       	lddpc	r9,80006ed0 <sleepmgr_init+0x40>
80006ec6:	30 18       	mov	r8,1
80006ec8:	b2 e8       	st.b	r9[0x6],r8
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
80006eca:	2f fd       	sub	sp,-4
80006ecc:	e3 cd 80 80 	ldm	sp++,r7,pc
80006ed0:	00 00       	add	r0,r0
80006ed2:	07 68       	ld.uh	r8,--r3

80006ed4 <board_init>:
#include "settings_t.h"
#include "pid.h"
#include "ast_rtc.h"

void board_init(void)
{
80006ed4:	eb cd 40 80 	pushm	r7,lr
80006ed8:	1a 97       	mov	r7,sp
	sysclk_init();
80006eda:	f0 1f 00 10 	mcall	80006f18 <board_init+0x44>
	INTC_init_interrupts();
80006ede:	f0 1f 00 10 	mcall	80006f1c <board_init+0x48>
	sleepmgr_init();
80006ee2:	f0 1f 00 10 	mcall	80006f20 <board_init+0x4c>
	ioport_init();
80006ee6:	f0 1f 00 10 	mcall	80006f24 <board_init+0x50>
	//ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_OUTPUT);
	settings_init(true);
80006eea:	30 1c       	mov	r12,1
80006eec:	f0 1f 00 0f 	mcall	80006f28 <board_init+0x54>
	sensor_init();
80006ef0:	f0 1f 00 0f 	mcall	80006f2c <board_init+0x58>
	motor_init();	
80006ef4:	f0 1f 00 0f 	mcall	80006f30 <board_init+0x5c>
	com_spi_init();
80006ef8:	f0 1f 00 0f 	mcall	80006f34 <board_init+0x60>
	ast_init();
80006efc:	f0 1f 00 0f 	mcall	80006f38 <board_init+0x64>
	usart_init();
80006f00:	f0 1f 00 0f 	mcall	80006f3c <board_init+0x68>
	
		
	ioport_set_pin_dir(GPIO_PA25, IOPORT_DIR_OUTPUT);
80006f04:	30 1b       	mov	r11,1
80006f06:	31 9c       	mov	r12,25
80006f08:	f0 1f 00 0e 	mcall	80006f40 <board_init+0x6c>
	ioport_set_pin_dir(LED_TRANS, IOPORT_DIR_OUTPUT);
80006f0c:	30 1b       	mov	r11,1
80006f0e:	31 7c       	mov	r12,23
80006f10:	f0 1f 00 0c 	mcall	80006f40 <board_init+0x6c>
	//ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_INPUT);
}
80006f14:	e3 cd 80 80 	ldm	sp++,r7,pc
80006f18:	80 00       	ld.sh	r0,r0[0x0]
80006f1a:	60 40       	ld.w	r0,r0[0x10]
80006f1c:	80 00       	ld.sh	r0,r0[0x0]
80006f1e:	6b fc       	ld.w	r12,r5[0x7c]
80006f20:	80 00       	ld.sh	r0,r0[0x0]
80006f22:	6e 90       	ld.w	r0,r7[0x24]
80006f24:	80 00       	ld.sh	r0,r0[0x0]
80006f26:	6d c8       	ld.w	r8,r6[0x70]
80006f28:	80 00       	ld.sh	r0,r0[0x0]
80006f2a:	56 58       	stdsp	sp[0x194],r8
80006f2c:	80 00       	ld.sh	r0,r0[0x0]
80006f2e:	4a 58       	lddpc	r8,80006fc0 <ioport_set_pin_level+0x6c>
80006f30:	80 00       	ld.sh	r0,r0[0x0]
80006f32:	3d 5c       	mov	r12,-43
80006f34:	80 00       	ld.sh	r0,r0[0x0]
80006f36:	38 40       	mov	r0,-124
80006f38:	80 00       	ld.sh	r0,r0[0x0]
80006f3a:	26 60       	sub	r0,102
80006f3c:	80 00       	ld.sh	r0,r0[0x0]
80006f3e:	39 14       	mov	r4,-111
80006f40:	80 00       	ld.sh	r0,r0[0x0]
80006f42:	6d dc       	ld.w	r12,r6[0x74]
80006f44:	44 52       	lddsp	r2,sp[0x114]
80006f46:	4f 48       	lddpc	r8,80007114 <__avr32_udiv64+0x38>
80006f48:	4e 45       	lddpc	r5,800070d8 <main+0xd0>
80006f4a:	20 76       	sub	r6,7
80006f4c:	30 2e       	mov	lr,2
80006f4e:	31 0a       	mov	r10,16
80006f50:	00 00       	add	r0,r0
	...

80006f54 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80006f54:	eb cd 40 80 	pushm	r7,lr
80006f58:	1a 97       	mov	r7,sp
80006f5a:	20 cd       	sub	sp,48
80006f5c:	ef 4c ff d4 	st.w	r7[-44],r12
80006f60:	16 98       	mov	r8,r11
80006f62:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
80006f66:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80006f6a:	ee f9 ff d4 	ld.w	r9,r7[-44]
80006f6e:	ef 49 ff dc 	st.w	r7[-36],r9
80006f72:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
80006f76:	ef 39 ff db 	ld.ub	r9,r7[-37]
80006f7a:	30 08       	mov	r8,0
80006f7c:	f0 09 18 00 	cp.b	r9,r8
80006f80:	c2 10       	breq	80006fc2 <ioport_set_pin_level+0x6e>
80006f82:	ee f8 ff dc 	ld.w	r8,r7[-36]
80006f86:	ef 48 ff e0 	st.w	r7[-32],r8
80006f8a:	ee f8 ff e0 	ld.w	r8,r7[-32]
80006f8e:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80006f92:	ee f8 ff e4 	ld.w	r8,r7[-28]
80006f96:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80006f98:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80006f9c:	ee f8 ff e8 	ld.w	r8,r7[-24]
80006fa0:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80006fa2:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80006fa6:	ee f9 ff dc 	ld.w	r9,r7[-36]
80006faa:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80006fae:	ee f9 ff ec 	ld.w	r9,r7[-20]
80006fb2:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80006fb6:	30 1a       	mov	r10,1
80006fb8:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80006fbc:	f1 49 00 54 	st.w	r8[84],r9
80006fc0:	c2 08       	rjmp	80007000 <ioport_set_pin_level+0xac>
80006fc2:	ee f8 ff dc 	ld.w	r8,r7[-36]
80006fc6:	ef 48 ff f0 	st.w	r7[-16],r8
80006fca:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006fce:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80006fd2:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006fd6:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80006fd8:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80006fdc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006fe0:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80006fe2:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80006fe6:	ee f9 ff dc 	ld.w	r9,r7[-36]
80006fea:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80006fee:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006ff2:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80006ff6:	30 1a       	mov	r10,1
80006ff8:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80006ffc:	f1 49 00 58 	st.w	r8[88],r9
}
80007000:	2f 4d       	sub	sp,-48
80007002:	e3 cd 80 80 	ldm	sp++,r7,pc
80007006:	d7 03       	nop

80007008 <main>:
#include "communication.h"
#include "pid.h"
#include "ast_rtc.h"

int main (void)
{
80007008:	eb cd 40 c0 	pushm	r6-r7,lr
8000700c:	1a 97       	mov	r7,sp
8000700e:	20 3d       	sub	sp,12
	board_init();
80007010:	f0 1f 00 29 	mcall	800070b4 <main+0xac>

	usart_write_line(USART,"DROHNE v0.1\n");
80007014:	4a 9b       	lddpc	r11,800070b8 <main+0xb0>
80007016:	fe 7c 30 00 	mov	r12,-53248
8000701a:	f0 1f 00 29 	mcall	800070bc <main+0xb4>

	bool w_done = false;
8000701e:	30 08       	mov	r8,0
80007020:	ef 68 ff ff 	st.b	r7[-1],r8
	ioport_set_pin_level(LED_R_SENS,LED_SENS_ON);
80007024:	30 0b       	mov	r11,0
80007026:	30 fc       	mov	r12,15
80007028:	f0 1f 00 26 	mcall	800070c0 <main+0xb8>
8000702c:	c0 28       	rjmp	80007030 <main+0x28>
		//uint8_t calib_stat;
		//read_sensor_data(BNO055_CALIB_STAT_ADDR, &calib_stat, 1);
		
		//ioport_toggle_pin_level(GPIO_PA25);
				
	}
8000702e:	d7 03       	nop

	bool w_done = false;
	ioport_set_pin_level(LED_R_SENS,LED_SENS_ON);
	while (1)
	{
		if (!w_done)
80007030:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80007034:	ec 18 00 01 	eorl	r8,0x1
80007038:	5c 58       	castu.b	r8
8000703a:	cf a0       	breq	8000702e <main+0x26>
			//ioport_set_pin_level(LED_B_SENS,sensor_reg_page0.calib_stat==63?LED_SENS_ON:LED_SENS_OFF);
			
			//if(sensor_reg_page0.calib_stat == 0xff)
			//{
				//sensor_read_calibration();
				sensor_euler = sensor_read_euler();
8000703c:	4a 26       	lddpc	r6,800070c4 <main+0xbc>
8000703e:	ee c8 00 0c 	sub	r8,r7,12
80007042:	10 9c       	mov	r12,r8
80007044:	f0 1f 00 21 	mcall	800070c8 <main+0xc0>
80007048:	0c 98       	mov	r8,r6
8000704a:	ee c9 00 0c 	sub	r9,r7,12
8000704e:	30 6a       	mov	r10,6
80007050:	12 9b       	mov	r11,r9
80007052:	10 9c       	mov	r12,r8
80007054:	f0 1f 00 1e 	mcall	800070cc <main+0xc4>
				if  (sensor_euler.h != 0 || sensor_euler.p != 0 || sensor_euler.r != 0)
80007058:	49 b8       	lddpc	r8,800070c4 <main+0xbc>
8000705a:	90 08       	ld.sh	r8,r8[0x0]
8000705c:	5c 88       	casts.h	r8
8000705e:	c0 91       	brne	80007070 <main+0x68>
80007060:	49 98       	lddpc	r8,800070c4 <main+0xbc>
80007062:	90 28       	ld.sh	r8,r8[0x4]
80007064:	5c 88       	casts.h	r8
80007066:	c0 51       	brne	80007070 <main+0x68>
80007068:	49 78       	lddpc	r8,800070c4 <main+0xbc>
8000706a:	90 18       	ld.sh	r8,r8[0x2]
8000706c:	5c 88       	casts.h	r8
8000706e:	c1 e0       	breq	800070aa <main+0xa2>
				{
						sensor_euler = sensor_read_euler();
80007070:	49 56       	lddpc	r6,800070c4 <main+0xbc>
80007072:	ee c8 00 0c 	sub	r8,r7,12
80007076:	10 9c       	mov	r12,r8
80007078:	f0 1f 00 14 	mcall	800070c8 <main+0xc0>
8000707c:	0c 98       	mov	r8,r6
8000707e:	ee c9 00 0c 	sub	r9,r7,12
80007082:	30 6a       	mov	r10,6
80007084:	12 9b       	mov	r11,r9
80007086:	10 9c       	mov	r12,r8
80007088:	f0 1f 00 11 	mcall	800070cc <main+0xc4>
						app_euler = sensor_euler;
8000708c:	49 18       	lddpc	r8,800070d0 <main+0xc8>
8000708e:	48 e9       	lddpc	r9,800070c4 <main+0xbc>
80007090:	30 6a       	mov	r10,6
80007092:	12 9b       	mov	r11,r9
80007094:	10 9c       	mov	r12,r8
80007096:	f0 1f 00 0e 	mcall	800070cc <main+0xc4>
						throotle = 0;
8000709a:	48 f8       	lddpc	r8,800070d4 <main+0xcc>
8000709c:	30 09       	mov	r9,0
8000709e:	91 09       	st.w	r8[0x0],r9
						w_done = true;
800070a0:	30 18       	mov	r8,1
800070a2:	ef 68 ff ff 	st.b	r7[-1],r8
						pid_init();
800070a6:	f0 1f 00 0d 	mcall	800070d8 <main+0xd0>
				}
				ioport_set_pin_level(LED_R_SENS,LED_SENS_OFF);
800070aa:	30 1b       	mov	r11,1
800070ac:	30 fc       	mov	r12,15
800070ae:	f0 1f 00 05 	mcall	800070c0 <main+0xb8>
		//uint8_t calib_stat;
		//read_sensor_data(BNO055_CALIB_STAT_ADDR, &calib_stat, 1);
		
		//ioport_toggle_pin_level(GPIO_PA25);
				
	}
800070b2:	cb fb       	rjmp	80007030 <main+0x28>
800070b4:	80 00       	ld.sh	r0,r0[0x0]
800070b6:	6e d4       	ld.w	r4,r7[0x34]
800070b8:	80 00       	ld.sh	r0,r0[0x0]
800070ba:	6f 44       	ld.w	r4,r7[0x50]
800070bc:	80 00       	ld.sh	r0,r0[0x0]
800070be:	6b 30       	ld.w	r0,r5[0x4c]
800070c0:	80 00       	ld.sh	r0,r0[0x0]
800070c2:	6f 54       	ld.w	r4,r7[0x54]
800070c4:	00 00       	add	r0,r0
800070c6:	06 a6       	st.w	r3++,r6
800070c8:	80 00       	ld.sh	r0,r0[0x0]
800070ca:	53 1c       	stdsp	sp[0xc4],r12
800070cc:	80 00       	ld.sh	r0,r0[0x0]
800070ce:	73 40       	ld.w	r0,r9[0x50]
800070d0:	00 00       	add	r0,r0
800070d2:	06 a0       	st.w	r3++,r0
800070d4:	00 00       	add	r0,r0
800070d6:	06 64       	and	r4,r3
800070d8:	80 00       	ld.sh	r0,r0[0x0]
800070da:	42 68       	lddsp	r8,sp[0x98]

800070dc <__avr32_udiv64>:
800070dc:	d4 31       	pushm	r0-r7,lr
800070de:	1a 97       	mov	r7,sp
800070e0:	20 3d       	sub	sp,12
800070e2:	10 9c       	mov	r12,r8
800070e4:	12 9e       	mov	lr,r9
800070e6:	14 93       	mov	r3,r10
800070e8:	58 09       	cp.w	r9,0
800070ea:	e0 81 00 bd 	brne	80007264 <__avr32_udiv64+0x188>
800070ee:	16 38       	cp.w	r8,r11
800070f0:	e0 88 00 40 	brls	80007170 <__avr32_udiv64+0x94>
800070f4:	f0 08 12 00 	clz	r8,r8
800070f8:	c0 d0       	breq	80007112 <__avr32_udiv64+0x36>
800070fa:	f6 08 09 4b 	lsl	r11,r11,r8
800070fe:	f0 09 11 20 	rsub	r9,r8,32
80007102:	f8 08 09 4c 	lsl	r12,r12,r8
80007106:	f4 09 0a 49 	lsr	r9,r10,r9
8000710a:	f4 08 09 43 	lsl	r3,r10,r8
8000710e:	f3 eb 10 0b 	or	r11,r9,r11
80007112:	f8 0e 16 10 	lsr	lr,r12,0x10
80007116:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000711a:	f6 0e 0d 00 	divu	r0,r11,lr
8000711e:	e6 0b 16 10 	lsr	r11,r3,0x10
80007122:	00 99       	mov	r9,r0
80007124:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007128:	e0 0a 02 48 	mul	r8,r0,r10
8000712c:	10 3b       	cp.w	r11,r8
8000712e:	c0 a2       	brcc	80007142 <__avr32_udiv64+0x66>
80007130:	20 19       	sub	r9,1
80007132:	18 0b       	add	r11,r12
80007134:	18 3b       	cp.w	r11,r12
80007136:	c0 63       	brcs	80007142 <__avr32_udiv64+0x66>
80007138:	10 3b       	cp.w	r11,r8
8000713a:	f7 b9 03 01 	sublo	r9,1
8000713e:	f7 dc e3 0b 	addcs	r11,r11,r12
80007142:	f6 08 01 01 	sub	r1,r11,r8
80007146:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000714a:	e2 0e 0d 00 	divu	r0,r1,lr
8000714e:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80007152:	00 98       	mov	r8,r0
80007154:	e0 0a 02 4a 	mul	r10,r0,r10
80007158:	14 33       	cp.w	r3,r10
8000715a:	c0 82       	brcc	8000716a <__avr32_udiv64+0x8e>
8000715c:	20 18       	sub	r8,1
8000715e:	18 03       	add	r3,r12
80007160:	18 33       	cp.w	r3,r12
80007162:	c0 43       	brcs	8000716a <__avr32_udiv64+0x8e>
80007164:	14 33       	cp.w	r3,r10
80007166:	f7 b8 03 01 	sublo	r8,1
8000716a:	f1 e9 11 08 	or	r8,r8,r9<<0x10
8000716e:	cd f8       	rjmp	8000732c <__avr32_udiv64+0x250>
80007170:	58 08       	cp.w	r8,0
80007172:	c0 51       	brne	8000717c <__avr32_udiv64+0xa0>
80007174:	30 19       	mov	r9,1
80007176:	f2 08 0d 08 	divu	r8,r9,r8
8000717a:	10 9c       	mov	r12,r8
8000717c:	f8 06 12 00 	clz	r6,r12
80007180:	c0 41       	brne	80007188 <__avr32_udiv64+0xac>
80007182:	18 1b       	sub	r11,r12
80007184:	30 19       	mov	r9,1
80007186:	c4 08       	rjmp	80007206 <__avr32_udiv64+0x12a>
80007188:	ec 01 11 20 	rsub	r1,r6,32
8000718c:	f4 01 0a 49 	lsr	r9,r10,r1
80007190:	f8 06 09 4c 	lsl	r12,r12,r6
80007194:	f6 06 09 48 	lsl	r8,r11,r6
80007198:	f6 01 0a 41 	lsr	r1,r11,r1
8000719c:	f3 e8 10 08 	or	r8,r9,r8
800071a0:	f8 03 16 10 	lsr	r3,r12,0x10
800071a4:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
800071a8:	e2 03 0d 00 	divu	r0,r1,r3
800071ac:	f0 0b 16 10 	lsr	r11,r8,0x10
800071b0:	00 9e       	mov	lr,r0
800071b2:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800071b6:	e0 05 02 49 	mul	r9,r0,r5
800071ba:	12 3b       	cp.w	r11,r9
800071bc:	c0 a2       	brcc	800071d0 <__avr32_udiv64+0xf4>
800071be:	20 1e       	sub	lr,1
800071c0:	18 0b       	add	r11,r12
800071c2:	18 3b       	cp.w	r11,r12
800071c4:	c0 63       	brcs	800071d0 <__avr32_udiv64+0xf4>
800071c6:	12 3b       	cp.w	r11,r9
800071c8:	f7 be 03 01 	sublo	lr,1
800071cc:	f7 dc e3 0b 	addcs	r11,r11,r12
800071d0:	12 1b       	sub	r11,r9
800071d2:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
800071d6:	f6 03 0d 02 	divu	r2,r11,r3
800071da:	f1 e3 11 08 	or	r8,r8,r3<<0x10
800071de:	04 99       	mov	r9,r2
800071e0:	e4 05 02 4b 	mul	r11,r2,r5
800071e4:	16 38       	cp.w	r8,r11
800071e6:	c0 a2       	brcc	800071fa <__avr32_udiv64+0x11e>
800071e8:	20 19       	sub	r9,1
800071ea:	18 08       	add	r8,r12
800071ec:	18 38       	cp.w	r8,r12
800071ee:	c0 63       	brcs	800071fa <__avr32_udiv64+0x11e>
800071f0:	16 38       	cp.w	r8,r11
800071f2:	f7 b9 03 01 	sublo	r9,1
800071f6:	f1 dc e3 08 	addcs	r8,r8,r12
800071fa:	f4 06 09 43 	lsl	r3,r10,r6
800071fe:	f0 0b 01 0b 	sub	r11,r8,r11
80007202:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80007206:	f8 06 16 10 	lsr	r6,r12,0x10
8000720a:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
8000720e:	f6 06 0d 00 	divu	r0,r11,r6
80007212:	e6 0b 16 10 	lsr	r11,r3,0x10
80007216:	00 9a       	mov	r10,r0
80007218:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000721c:	e0 0e 02 48 	mul	r8,r0,lr
80007220:	10 3b       	cp.w	r11,r8
80007222:	c0 a2       	brcc	80007236 <__avr32_udiv64+0x15a>
80007224:	20 1a       	sub	r10,1
80007226:	18 0b       	add	r11,r12
80007228:	18 3b       	cp.w	r11,r12
8000722a:	c0 63       	brcs	80007236 <__avr32_udiv64+0x15a>
8000722c:	10 3b       	cp.w	r11,r8
8000722e:	f7 ba 03 01 	sublo	r10,1
80007232:	f7 dc e3 0b 	addcs	r11,r11,r12
80007236:	f6 08 01 01 	sub	r1,r11,r8
8000723a:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000723e:	e2 06 0d 00 	divu	r0,r1,r6
80007242:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80007246:	00 98       	mov	r8,r0
80007248:	e0 0e 02 4b 	mul	r11,r0,lr
8000724c:	16 33       	cp.w	r3,r11
8000724e:	c0 82       	brcc	8000725e <__avr32_udiv64+0x182>
80007250:	20 18       	sub	r8,1
80007252:	18 03       	add	r3,r12
80007254:	18 33       	cp.w	r3,r12
80007256:	c0 43       	brcs	8000725e <__avr32_udiv64+0x182>
80007258:	16 33       	cp.w	r3,r11
8000725a:	f7 b8 03 01 	sublo	r8,1
8000725e:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80007262:	c6 98       	rjmp	80007334 <__avr32_udiv64+0x258>
80007264:	16 39       	cp.w	r9,r11
80007266:	e0 8b 00 65 	brhi	80007330 <__avr32_udiv64+0x254>
8000726a:	f2 09 12 00 	clz	r9,r9
8000726e:	c0 b1       	brne	80007284 <__avr32_udiv64+0x1a8>
80007270:	10 3a       	cp.w	r10,r8
80007272:	5f 2a       	srhs	r10
80007274:	1c 3b       	cp.w	r11,lr
80007276:	5f b8       	srhi	r8
80007278:	10 4a       	or	r10,r8
8000727a:	f2 0a 18 00 	cp.b	r10,r9
8000727e:	c5 90       	breq	80007330 <__avr32_udiv64+0x254>
80007280:	30 18       	mov	r8,1
80007282:	c5 98       	rjmp	80007334 <__avr32_udiv64+0x258>
80007284:	f0 09 09 46 	lsl	r6,r8,r9
80007288:	f2 03 11 20 	rsub	r3,r9,32
8000728c:	fc 09 09 4e 	lsl	lr,lr,r9
80007290:	f0 03 0a 48 	lsr	r8,r8,r3
80007294:	f6 09 09 4c 	lsl	r12,r11,r9
80007298:	f4 03 0a 42 	lsr	r2,r10,r3
8000729c:	ef 46 ff f4 	st.w	r7[-12],r6
800072a0:	f6 03 0a 43 	lsr	r3,r11,r3
800072a4:	18 42       	or	r2,r12
800072a6:	f1 ee 10 0c 	or	r12,r8,lr
800072aa:	f8 01 16 10 	lsr	r1,r12,0x10
800072ae:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
800072b2:	e6 01 0d 04 	divu	r4,r3,r1
800072b6:	e4 03 16 10 	lsr	r3,r2,0x10
800072ba:	08 9e       	mov	lr,r4
800072bc:	e7 e5 11 03 	or	r3,r3,r5<<0x10
800072c0:	e8 06 02 48 	mul	r8,r4,r6
800072c4:	10 33       	cp.w	r3,r8
800072c6:	c0 a2       	brcc	800072da <__avr32_udiv64+0x1fe>
800072c8:	20 1e       	sub	lr,1
800072ca:	18 03       	add	r3,r12
800072cc:	18 33       	cp.w	r3,r12
800072ce:	c0 63       	brcs	800072da <__avr32_udiv64+0x1fe>
800072d0:	10 33       	cp.w	r3,r8
800072d2:	f7 be 03 01 	sublo	lr,1
800072d6:	e7 dc e3 03 	addcs	r3,r3,r12
800072da:	10 13       	sub	r3,r8
800072dc:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
800072e0:	e6 01 0d 00 	divu	r0,r3,r1
800072e4:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800072e8:	00 98       	mov	r8,r0
800072ea:	e0 06 02 46 	mul	r6,r0,r6
800072ee:	0c 3b       	cp.w	r11,r6
800072f0:	c0 a2       	brcc	80007304 <__avr32_udiv64+0x228>
800072f2:	20 18       	sub	r8,1
800072f4:	18 0b       	add	r11,r12
800072f6:	18 3b       	cp.w	r11,r12
800072f8:	c0 63       	brcs	80007304 <__avr32_udiv64+0x228>
800072fa:	0c 3b       	cp.w	r11,r6
800072fc:	f7 dc e3 0b 	addcs	r11,r11,r12
80007300:	f7 b8 03 01 	sublo	r8,1
80007304:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80007308:	ee f4 ff f4 	ld.w	r4,r7[-12]
8000730c:	0c 1b       	sub	r11,r6
8000730e:	f0 04 06 42 	mulu.d	r2,r8,r4
80007312:	06 95       	mov	r5,r3
80007314:	16 35       	cp.w	r5,r11
80007316:	e0 8b 00 0a 	brhi	8000732a <__avr32_udiv64+0x24e>
8000731a:	5f 0b       	sreq	r11
8000731c:	f4 09 09 49 	lsl	r9,r10,r9
80007320:	12 32       	cp.w	r2,r9
80007322:	5f b9       	srhi	r9
80007324:	f7 e9 00 09 	and	r9,r11,r9
80007328:	c0 60       	breq	80007334 <__avr32_udiv64+0x258>
8000732a:	20 18       	sub	r8,1
8000732c:	30 09       	mov	r9,0
8000732e:	c0 38       	rjmp	80007334 <__avr32_udiv64+0x258>
80007330:	30 09       	mov	r9,0
80007332:	12 98       	mov	r8,r9
80007334:	10 9a       	mov	r10,r8
80007336:	12 93       	mov	r3,r9
80007338:	10 92       	mov	r2,r8
8000733a:	12 9b       	mov	r11,r9
8000733c:	2f dd       	sub	sp,-12
8000733e:	d8 32       	popm	r0-r7,pc

80007340 <memcpy>:
80007340:	58 8a       	cp.w	r10,8
80007342:	c2 f5       	brlt	800073a0 <memcpy+0x60>
80007344:	f9 eb 10 09 	or	r9,r12,r11
80007348:	e2 19 00 03 	andl	r9,0x3,COH
8000734c:	e0 81 00 97 	brne	8000747a <memcpy+0x13a>
80007350:	e0 4a 00 20 	cp.w	r10,32
80007354:	c3 b4       	brge	800073ca <memcpy+0x8a>
80007356:	f4 08 14 02 	asr	r8,r10,0x2
8000735a:	f0 09 11 08 	rsub	r9,r8,8
8000735e:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80007362:	76 69       	ld.w	r9,r11[0x18]
80007364:	99 69       	st.w	r12[0x18],r9
80007366:	76 59       	ld.w	r9,r11[0x14]
80007368:	99 59       	st.w	r12[0x14],r9
8000736a:	76 49       	ld.w	r9,r11[0x10]
8000736c:	99 49       	st.w	r12[0x10],r9
8000736e:	76 39       	ld.w	r9,r11[0xc]
80007370:	99 39       	st.w	r12[0xc],r9
80007372:	76 29       	ld.w	r9,r11[0x8]
80007374:	99 29       	st.w	r12[0x8],r9
80007376:	76 19       	ld.w	r9,r11[0x4]
80007378:	99 19       	st.w	r12[0x4],r9
8000737a:	76 09       	ld.w	r9,r11[0x0]
8000737c:	99 09       	st.w	r12[0x0],r9
8000737e:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80007382:	f8 08 00 28 	add	r8,r12,r8<<0x2
80007386:	e0 1a 00 03 	andl	r10,0x3
8000738a:	f4 0a 11 04 	rsub	r10,r10,4
8000738e:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80007392:	17 a9       	ld.ub	r9,r11[0x2]
80007394:	b0 a9       	st.b	r8[0x2],r9
80007396:	17 99       	ld.ub	r9,r11[0x1]
80007398:	b0 99       	st.b	r8[0x1],r9
8000739a:	17 89       	ld.ub	r9,r11[0x0]
8000739c:	b0 89       	st.b	r8[0x0],r9
8000739e:	5e fc       	retal	r12
800073a0:	f4 0a 11 09 	rsub	r10,r10,9
800073a4:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
800073a8:	17 f9       	ld.ub	r9,r11[0x7]
800073aa:	b8 f9       	st.b	r12[0x7],r9
800073ac:	17 e9       	ld.ub	r9,r11[0x6]
800073ae:	b8 e9       	st.b	r12[0x6],r9
800073b0:	17 d9       	ld.ub	r9,r11[0x5]
800073b2:	b8 d9       	st.b	r12[0x5],r9
800073b4:	17 c9       	ld.ub	r9,r11[0x4]
800073b6:	b8 c9       	st.b	r12[0x4],r9
800073b8:	17 b9       	ld.ub	r9,r11[0x3]
800073ba:	b8 b9       	st.b	r12[0x3],r9
800073bc:	17 a9       	ld.ub	r9,r11[0x2]
800073be:	b8 a9       	st.b	r12[0x2],r9
800073c0:	17 99       	ld.ub	r9,r11[0x1]
800073c2:	b8 99       	st.b	r12[0x1],r9
800073c4:	17 89       	ld.ub	r9,r11[0x0]
800073c6:	b8 89       	st.b	r12[0x0],r9
800073c8:	5e fc       	retal	r12
800073ca:	eb cd 40 c0 	pushm	r6-r7,lr
800073ce:	18 99       	mov	r9,r12
800073d0:	22 0a       	sub	r10,32
800073d2:	b7 07       	ld.d	r6,r11++
800073d4:	b3 26       	st.d	r9++,r6
800073d6:	b7 07       	ld.d	r6,r11++
800073d8:	b3 26       	st.d	r9++,r6
800073da:	b7 07       	ld.d	r6,r11++
800073dc:	b3 26       	st.d	r9++,r6
800073de:	b7 07       	ld.d	r6,r11++
800073e0:	b3 26       	st.d	r9++,r6
800073e2:	22 0a       	sub	r10,32
800073e4:	cf 74       	brge	800073d2 <memcpy+0x92>
800073e6:	2f 0a       	sub	r10,-16
800073e8:	c0 65       	brlt	800073f4 <memcpy+0xb4>
800073ea:	b7 07       	ld.d	r6,r11++
800073ec:	b3 26       	st.d	r9++,r6
800073ee:	b7 07       	ld.d	r6,r11++
800073f0:	b3 26       	st.d	r9++,r6
800073f2:	21 0a       	sub	r10,16
800073f4:	5c 3a       	neg	r10
800073f6:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
800073fa:	d7 03       	nop
800073fc:	d7 03       	nop
800073fe:	f7 36 00 0e 	ld.ub	r6,r11[14]
80007402:	f3 66 00 0e 	st.b	r9[14],r6
80007406:	f7 36 00 0d 	ld.ub	r6,r11[13]
8000740a:	f3 66 00 0d 	st.b	r9[13],r6
8000740e:	f7 36 00 0c 	ld.ub	r6,r11[12]
80007412:	f3 66 00 0c 	st.b	r9[12],r6
80007416:	f7 36 00 0b 	ld.ub	r6,r11[11]
8000741a:	f3 66 00 0b 	st.b	r9[11],r6
8000741e:	f7 36 00 0a 	ld.ub	r6,r11[10]
80007422:	f3 66 00 0a 	st.b	r9[10],r6
80007426:	f7 36 00 09 	ld.ub	r6,r11[9]
8000742a:	f3 66 00 09 	st.b	r9[9],r6
8000742e:	f7 36 00 08 	ld.ub	r6,r11[8]
80007432:	f3 66 00 08 	st.b	r9[8],r6
80007436:	f7 36 00 07 	ld.ub	r6,r11[7]
8000743a:	f3 66 00 07 	st.b	r9[7],r6
8000743e:	f7 36 00 06 	ld.ub	r6,r11[6]
80007442:	f3 66 00 06 	st.b	r9[6],r6
80007446:	f7 36 00 05 	ld.ub	r6,r11[5]
8000744a:	f3 66 00 05 	st.b	r9[5],r6
8000744e:	f7 36 00 04 	ld.ub	r6,r11[4]
80007452:	f3 66 00 04 	st.b	r9[4],r6
80007456:	f7 36 00 03 	ld.ub	r6,r11[3]
8000745a:	f3 66 00 03 	st.b	r9[3],r6
8000745e:	f7 36 00 02 	ld.ub	r6,r11[2]
80007462:	f3 66 00 02 	st.b	r9[2],r6
80007466:	f7 36 00 01 	ld.ub	r6,r11[1]
8000746a:	f3 66 00 01 	st.b	r9[1],r6
8000746e:	f7 36 00 00 	ld.ub	r6,r11[0]
80007472:	f3 66 00 00 	st.b	r9[0],r6
80007476:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000747a:	20 1a       	sub	r10,1
8000747c:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80007480:	f8 0a 0b 09 	st.b	r12[r10],r9
80007484:	cf b1       	brne	8000747a <memcpy+0x13a>
80007486:	5e fc       	retal	r12

80007488 <sprintf>:
80007488:	d4 01       	pushm	lr
8000748a:	21 7d       	sub	sp,92
8000748c:	e0 68 ff ff 	mov	r8,65535
80007490:	ea 18 7f ff 	orh	r8,0x7fff
80007494:	50 58       	stdsp	sp[0x14],r8
80007496:	50 28       	stdsp	sp[0x8],r8
80007498:	e0 68 02 08 	mov	r8,520
8000749c:	ba 68       	st.h	sp[0xc],r8
8000749e:	3f f8       	mov	r8,-1
800074a0:	ba 78       	st.h	sp[0xe],r8
800074a2:	e0 68 00 f8 	mov	r8,248
800074a6:	50 4c       	stdsp	sp[0x10],r12
800074a8:	16 9a       	mov	r10,r11
800074aa:	50 0c       	stdsp	sp[0x0],r12
800074ac:	fa c9 ff a0 	sub	r9,sp,-96
800074b0:	70 0c       	ld.w	r12,r8[0x0]
800074b2:	1a 9b       	mov	r11,sp
800074b4:	c9 ed       	rcall	800077f0 <_vfprintf_r>
800074b6:	30 09       	mov	r9,0
800074b8:	40 08       	lddsp	r8,sp[0x0]
800074ba:	b0 89       	st.b	r8[0x0],r9
800074bc:	2e 9d       	sub	sp,-92
800074be:	d8 02       	popm	pc

800074c0 <get_arg>:
800074c0:	d4 31       	pushm	r0-r7,lr
800074c2:	20 8d       	sub	sp,32
800074c4:	fa c4 ff bc 	sub	r4,sp,-68
800074c8:	50 4b       	stdsp	sp[0x10],r11
800074ca:	68 2e       	ld.w	lr,r4[0x8]
800074cc:	50 58       	stdsp	sp[0x14],r8
800074ce:	12 96       	mov	r6,r9
800074d0:	7c 0b       	ld.w	r11,lr[0x0]
800074d2:	70 05       	ld.w	r5,r8[0x0]
800074d4:	50 6e       	stdsp	sp[0x18],lr
800074d6:	58 0b       	cp.w	r11,0
800074d8:	f4 0b 17 00 	moveq	r11,r10
800074dc:	68 03       	ld.w	r3,r4[0x0]
800074de:	68 11       	ld.w	r1,r4[0x4]
800074e0:	40 49       	lddsp	r9,sp[0x10]
800074e2:	30 08       	mov	r8,0
800074e4:	c2 89       	rjmp	80007734 <get_arg+0x274>
800074e6:	2f fb       	sub	r11,-1
800074e8:	32 5c       	mov	r12,37
800074ea:	17 8a       	ld.ub	r10,r11[0x0]
800074ec:	f8 0a 18 00 	cp.b	r10,r12
800074f0:	5f 1e       	srne	lr
800074f2:	f0 0a 18 00 	cp.b	r10,r8
800074f6:	5f 1c       	srne	r12
800074f8:	fd ec 00 0c 	and	r12,lr,r12
800074fc:	f0 0c 18 00 	cp.b	r12,r8
80007500:	cf 31       	brne	800074e6 <get_arg+0x26>
80007502:	58 0a       	cp.w	r10,0
80007504:	e0 80 01 25 	breq	8000774e <get_arg+0x28e>
80007508:	30 0c       	mov	r12,0
8000750a:	3f fa       	mov	r10,-1
8000750c:	18 90       	mov	r0,r12
8000750e:	50 3a       	stdsp	sp[0xc],r10
80007510:	18 94       	mov	r4,r12
80007512:	18 92       	mov	r2,r12
80007514:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80007518:	16 97       	mov	r7,r11
8000751a:	50 7c       	stdsp	sp[0x1c],r12
8000751c:	fe cc a5 20 	sub	r12,pc,-23264
80007520:	0f 3a       	ld.ub	r10,r7++
80007522:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
80007526:	40 7c       	lddsp	r12,sp[0x1c]
80007528:	1c 0c       	add	r12,lr
8000752a:	fe ce a5 f6 	sub	lr,pc,-23050
8000752e:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
80007532:	20 1e       	sub	lr,1
80007534:	50 0e       	stdsp	sp[0x0],lr
80007536:	fe ce a6 6e 	sub	lr,pc,-22930
8000753a:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
8000753e:	50 7c       	stdsp	sp[0x1c],r12
80007540:	40 0c       	lddsp	r12,sp[0x0]
80007542:	58 7c       	cp.w	r12,7
80007544:	e0 8b 00 f1 	brhi	80007726 <get_arg+0x266>
80007548:	fe ce a8 20 	sub	lr,pc,-22496
8000754c:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
80007550:	36 8b       	mov	r11,104
80007552:	f6 0a 18 00 	cp.b	r10,r11
80007556:	e0 80 00 e8 	breq	80007726 <get_arg+0x266>
8000755a:	37 1b       	mov	r11,113
8000755c:	f6 0a 18 00 	cp.b	r10,r11
80007560:	c0 70       	breq	8000756e <get_arg+0xae>
80007562:	34 cb       	mov	r11,76
80007564:	f6 0a 18 00 	cp.b	r10,r11
80007568:	c0 51       	brne	80007572 <get_arg+0xb2>
8000756a:	a3 b4       	sbr	r4,0x3
8000756c:	cd d8       	rjmp	80007726 <get_arg+0x266>
8000756e:	a5 b4       	sbr	r4,0x5
80007570:	cd b8       	rjmp	80007726 <get_arg+0x266>
80007572:	08 9a       	mov	r10,r4
80007574:	0e 9b       	mov	r11,r7
80007576:	a5 aa       	sbr	r10,0x4
80007578:	17 3c       	ld.ub	r12,r11++
8000757a:	a5 b4       	sbr	r4,0x5
8000757c:	36 ce       	mov	lr,108
8000757e:	fc 0c 18 00 	cp.b	r12,lr
80007582:	e0 80 00 d3 	breq	80007728 <get_arg+0x268>
80007586:	14 94       	mov	r4,r10
80007588:	cc f8       	rjmp	80007726 <get_arg+0x266>
8000758a:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
8000758e:	36 7c       	mov	r12,103
80007590:	f8 0a 18 00 	cp.b	r10,r12
80007594:	e0 8b 00 27 	brhi	800075e2 <get_arg+0x122>
80007598:	36 5b       	mov	r11,101
8000759a:	f6 0a 18 00 	cp.b	r10,r11
8000759e:	c4 82       	brcc	8000762e <get_arg+0x16e>
800075a0:	34 fb       	mov	r11,79
800075a2:	f6 0a 18 00 	cp.b	r10,r11
800075a6:	c4 80       	breq	80007636 <get_arg+0x176>
800075a8:	e0 8b 00 0c 	brhi	800075c0 <get_arg+0x100>
800075ac:	34 5b       	mov	r11,69
800075ae:	f6 0a 18 00 	cp.b	r10,r11
800075b2:	c3 e0       	breq	8000762e <get_arg+0x16e>
800075b4:	34 7b       	mov	r11,71
800075b6:	f6 0a 18 00 	cp.b	r10,r11
800075ba:	c3 a0       	breq	8000762e <get_arg+0x16e>
800075bc:	34 4b       	mov	r11,68
800075be:	c0 88       	rjmp	800075ce <get_arg+0x10e>
800075c0:	35 8b       	mov	r11,88
800075c2:	f6 0a 18 00 	cp.b	r10,r11
800075c6:	c2 c0       	breq	8000761e <get_arg+0x15e>
800075c8:	e0 8b 00 07 	brhi	800075d6 <get_arg+0x116>
800075cc:	35 5b       	mov	r11,85
800075ce:	f6 0a 18 00 	cp.b	r10,r11
800075d2:	c3 51       	brne	8000763c <get_arg+0x17c>
800075d4:	c3 18       	rjmp	80007636 <get_arg+0x176>
800075d6:	36 3b       	mov	r11,99
800075d8:	f6 0a 18 00 	cp.b	r10,r11
800075dc:	c2 f0       	breq	8000763a <get_arg+0x17a>
800075de:	36 4b       	mov	r11,100
800075e0:	c0 e8       	rjmp	800075fc <get_arg+0x13c>
800075e2:	37 0b       	mov	r11,112
800075e4:	f6 0a 18 00 	cp.b	r10,r11
800075e8:	c2 50       	breq	80007632 <get_arg+0x172>
800075ea:	e0 8b 00 0d 	brhi	80007604 <get_arg+0x144>
800075ee:	36 eb       	mov	r11,110
800075f0:	f6 0a 18 00 	cp.b	r10,r11
800075f4:	c1 f0       	breq	80007632 <get_arg+0x172>
800075f6:	e0 8b 00 14 	brhi	8000761e <get_arg+0x15e>
800075fa:	36 9b       	mov	r11,105
800075fc:	f6 0a 18 00 	cp.b	r10,r11
80007600:	c1 e1       	brne	8000763c <get_arg+0x17c>
80007602:	c0 e8       	rjmp	8000761e <get_arg+0x15e>
80007604:	37 5b       	mov	r11,117
80007606:	f6 0a 18 00 	cp.b	r10,r11
8000760a:	c0 a0       	breq	8000761e <get_arg+0x15e>
8000760c:	37 8b       	mov	r11,120
8000760e:	f6 0a 18 00 	cp.b	r10,r11
80007612:	c0 60       	breq	8000761e <get_arg+0x15e>
80007614:	37 3b       	mov	r11,115
80007616:	f6 0a 18 00 	cp.b	r10,r11
8000761a:	c1 11       	brne	8000763c <get_arg+0x17c>
8000761c:	c0 b8       	rjmp	80007632 <get_arg+0x172>
8000761e:	ed b4 00 04 	bld	r4,0x4
80007622:	c0 a0       	breq	80007636 <get_arg+0x176>
80007624:	ed b4 00 05 	bld	r4,0x5
80007628:	c0 91       	brne	8000763a <get_arg+0x17a>
8000762a:	30 20       	mov	r0,2
8000762c:	c0 88       	rjmp	8000763c <get_arg+0x17c>
8000762e:	30 40       	mov	r0,4
80007630:	c0 68       	rjmp	8000763c <get_arg+0x17c>
80007632:	30 30       	mov	r0,3
80007634:	c0 48       	rjmp	8000763c <get_arg+0x17c>
80007636:	30 10       	mov	r0,1
80007638:	c0 28       	rjmp	8000763c <get_arg+0x17c>
8000763a:	30 00       	mov	r0,0
8000763c:	40 3b       	lddsp	r11,sp[0xc]
8000763e:	5b fb       	cp.w	r11,-1
80007640:	c0 40       	breq	80007648 <get_arg+0x188>
80007642:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
80007646:	c7 08       	rjmp	80007726 <get_arg+0x266>
80007648:	58 60       	cp.w	r0,6
8000764a:	e0 8b 00 6e 	brhi	80007726 <get_arg+0x266>
8000764e:	6c 0a       	ld.w	r10,r6[0x0]
80007650:	ea cc ff ff 	sub	r12,r5,-1
80007654:	fe ce a9 0c 	sub	lr,pc,-22260
80007658:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
8000765c:	f4 cb ff f8 	sub	r11,r10,-8
80007660:	8d 0b       	st.w	r6[0x0],r11
80007662:	f4 ea 00 00 	ld.d	r10,r10[0]
80007666:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000766a:	c0 f8       	rjmp	80007688 <get_arg+0x1c8>
8000766c:	f4 cb ff fc 	sub	r11,r10,-4
80007670:	8d 0b       	st.w	r6[0x0],r11
80007672:	74 0a       	ld.w	r10,r10[0x0]
80007674:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80007678:	c0 88       	rjmp	80007688 <get_arg+0x1c8>
8000767a:	f4 cb ff f8 	sub	r11,r10,-8
8000767e:	8d 0b       	st.w	r6[0x0],r11
80007680:	f4 ea 00 00 	ld.d	r10,r10[0]
80007684:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80007688:	0e 9b       	mov	r11,r7
8000768a:	18 95       	mov	r5,r12
8000768c:	c4 e8       	rjmp	80007728 <get_arg+0x268>
8000768e:	62 0a       	ld.w	r10,r1[0x0]
80007690:	5b fa       	cp.w	r10,-1
80007692:	c0 b1       	brne	800076a8 <get_arg+0x1e8>
80007694:	50 19       	stdsp	sp[0x4],r9
80007696:	50 28       	stdsp	sp[0x8],r8
80007698:	e0 6a 00 80 	mov	r10,128
8000769c:	30 0b       	mov	r11,0
8000769e:	02 9c       	mov	r12,r1
800076a0:	e0 a0 1d 78 	rcall	8000b190 <memset>
800076a4:	40 28       	lddsp	r8,sp[0x8]
800076a6:	40 19       	lddsp	r9,sp[0x4]
800076a8:	e4 cc 00 01 	sub	r12,r2,1
800076ac:	0e 9b       	mov	r11,r7
800076ae:	50 3c       	stdsp	sp[0xc],r12
800076b0:	f2 0c 0c 49 	max	r9,r9,r12
800076b4:	c3 a8       	rjmp	80007728 <get_arg+0x268>
800076b6:	62 0a       	ld.w	r10,r1[0x0]
800076b8:	5b fa       	cp.w	r10,-1
800076ba:	c0 b1       	brne	800076d0 <get_arg+0x210>
800076bc:	50 19       	stdsp	sp[0x4],r9
800076be:	50 28       	stdsp	sp[0x8],r8
800076c0:	e0 6a 00 80 	mov	r10,128
800076c4:	30 0b       	mov	r11,0
800076c6:	02 9c       	mov	r12,r1
800076c8:	e0 a0 1d 64 	rcall	8000b190 <memset>
800076cc:	40 28       	lddsp	r8,sp[0x8]
800076ce:	40 19       	lddsp	r9,sp[0x4]
800076d0:	20 12       	sub	r2,1
800076d2:	30 0a       	mov	r10,0
800076d4:	0e 9b       	mov	r11,r7
800076d6:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
800076da:	f2 02 0c 49 	max	r9,r9,r2
800076de:	c2 58       	rjmp	80007728 <get_arg+0x268>
800076e0:	16 97       	mov	r7,r11
800076e2:	6c 0a       	ld.w	r10,r6[0x0]
800076e4:	f4 cb ff fc 	sub	r11,r10,-4
800076e8:	8d 0b       	st.w	r6[0x0],r11
800076ea:	74 0a       	ld.w	r10,r10[0x0]
800076ec:	0e 9b       	mov	r11,r7
800076ee:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
800076f2:	2f f5       	sub	r5,-1
800076f4:	c1 a8       	rjmp	80007728 <get_arg+0x268>
800076f6:	f4 c2 00 30 	sub	r2,r10,48
800076fa:	c0 68       	rjmp	80007706 <get_arg+0x246>
800076fc:	e4 02 00 22 	add	r2,r2,r2<<0x2
80007700:	2f f7       	sub	r7,-1
80007702:	f4 02 00 12 	add	r2,r10,r2<<0x1
80007706:	0f 8a       	ld.ub	r10,r7[0x0]
80007708:	58 0a       	cp.w	r10,0
8000770a:	c0 e0       	breq	80007726 <get_arg+0x266>
8000770c:	23 0a       	sub	r10,48
8000770e:	58 9a       	cp.w	r10,9
80007710:	fe 98 ff f6 	brls	800076fc <get_arg+0x23c>
80007714:	c0 98       	rjmp	80007726 <get_arg+0x266>
80007716:	2f f7       	sub	r7,-1
80007718:	0f 8a       	ld.ub	r10,r7[0x0]
8000771a:	58 0a       	cp.w	r10,0
8000771c:	c0 50       	breq	80007726 <get_arg+0x266>
8000771e:	23 0a       	sub	r10,48
80007720:	58 9a       	cp.w	r10,9
80007722:	fe 98 ff fa 	brls	80007716 <get_arg+0x256>
80007726:	0e 9b       	mov	r11,r7
80007728:	40 7c       	lddsp	r12,sp[0x1c]
8000772a:	30 ba       	mov	r10,11
8000772c:	f4 0c 18 00 	cp.b	r12,r10
80007730:	fe 91 fe f2 	brne	80007514 <get_arg+0x54>
80007734:	40 42       	lddsp	r2,sp[0x10]
80007736:	17 8c       	ld.ub	r12,r11[0x0]
80007738:	0a 32       	cp.w	r2,r5
8000773a:	5f 4a       	srge	r10
8000773c:	f0 0c 18 00 	cp.b	r12,r8
80007740:	5f 1c       	srne	r12
80007742:	f9 ea 00 0a 	and	r10,r12,r10
80007746:	f0 0a 18 00 	cp.b	r10,r8
8000774a:	fe 91 fe cf 	brne	800074e8 <get_arg+0x28>
8000774e:	30 08       	mov	r8,0
80007750:	40 4e       	lddsp	lr,sp[0x10]
80007752:	17 8a       	ld.ub	r10,r11[0x0]
80007754:	e2 05 00 21 	add	r1,r1,r5<<0x2
80007758:	f0 0a 18 00 	cp.b	r10,r8
8000775c:	fc 09 17 10 	movne	r9,lr
80007760:	e6 05 00 38 	add	r8,r3,r5<<0x3
80007764:	06 9e       	mov	lr,r3
80007766:	c2 a8       	rjmp	800077ba <get_arg+0x2fa>
80007768:	62 0a       	ld.w	r10,r1[0x0]
8000776a:	58 3a       	cp.w	r10,3
8000776c:	c1 e0       	breq	800077a8 <get_arg+0x2e8>
8000776e:	e0 89 00 07 	brgt	8000777c <get_arg+0x2bc>
80007772:	58 1a       	cp.w	r10,1
80007774:	c1 a0       	breq	800077a8 <get_arg+0x2e8>
80007776:	58 2a       	cp.w	r10,2
80007778:	c1 81       	brne	800077a8 <get_arg+0x2e8>
8000777a:	c0 58       	rjmp	80007784 <get_arg+0x2c4>
8000777c:	58 5a       	cp.w	r10,5
8000777e:	c0 c0       	breq	80007796 <get_arg+0x2d6>
80007780:	c0 b5       	brlt	80007796 <get_arg+0x2d6>
80007782:	c1 38       	rjmp	800077a8 <get_arg+0x2e8>
80007784:	6c 0a       	ld.w	r10,r6[0x0]
80007786:	f4 cc ff f8 	sub	r12,r10,-8
8000778a:	8d 0c       	st.w	r6[0x0],r12
8000778c:	f4 e2 00 00 	ld.d	r2,r10[0]
80007790:	f0 e3 00 00 	st.d	r8[0],r2
80007794:	c1 08       	rjmp	800077b4 <get_arg+0x2f4>
80007796:	6c 0a       	ld.w	r10,r6[0x0]
80007798:	f4 cc ff f8 	sub	r12,r10,-8
8000779c:	8d 0c       	st.w	r6[0x0],r12
8000779e:	f4 e2 00 00 	ld.d	r2,r10[0]
800077a2:	f0 e3 00 00 	st.d	r8[0],r2
800077a6:	c0 78       	rjmp	800077b4 <get_arg+0x2f4>
800077a8:	6c 0a       	ld.w	r10,r6[0x0]
800077aa:	f4 cc ff fc 	sub	r12,r10,-4
800077ae:	8d 0c       	st.w	r6[0x0],r12
800077b0:	74 0a       	ld.w	r10,r10[0x0]
800077b2:	91 0a       	st.w	r8[0x0],r10
800077b4:	2f f5       	sub	r5,-1
800077b6:	2f 88       	sub	r8,-8
800077b8:	2f c1       	sub	r1,-4
800077ba:	12 35       	cp.w	r5,r9
800077bc:	fe 9a ff d6 	brle	80007768 <get_arg+0x2a8>
800077c0:	1c 93       	mov	r3,lr
800077c2:	40 52       	lddsp	r2,sp[0x14]
800077c4:	40 6e       	lddsp	lr,sp[0x18]
800077c6:	85 05       	st.w	r2[0x0],r5
800077c8:	9d 0b       	st.w	lr[0x0],r11
800077ca:	40 4b       	lddsp	r11,sp[0x10]
800077cc:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
800077d0:	2f 8d       	sub	sp,-32
800077d2:	d8 32       	popm	r0-r7,pc

800077d4 <__sprint_r>:
800077d4:	d4 21       	pushm	r4-r7,lr
800077d6:	14 97       	mov	r7,r10
800077d8:	74 28       	ld.w	r8,r10[0x8]
800077da:	58 08       	cp.w	r8,0
800077dc:	c0 41       	brne	800077e4 <__sprint_r+0x10>
800077de:	95 18       	st.w	r10[0x4],r8
800077e0:	10 9c       	mov	r12,r8
800077e2:	d8 22       	popm	r4-r7,pc
800077e4:	e0 a0 18 b4 	rcall	8000a94c <__sfvwrite_r>
800077e8:	30 08       	mov	r8,0
800077ea:	8f 18       	st.w	r7[0x4],r8
800077ec:	8f 28       	st.w	r7[0x8],r8
800077ee:	d8 22       	popm	r4-r7,pc

800077f0 <_vfprintf_r>:
800077f0:	d4 31       	pushm	r0-r7,lr
800077f2:	fa cd 06 bc 	sub	sp,sp,1724
800077f6:	51 09       	stdsp	sp[0x40],r9
800077f8:	16 91       	mov	r1,r11
800077fa:	14 97       	mov	r7,r10
800077fc:	18 95       	mov	r5,r12
800077fe:	e0 a0 1a 1d 	rcall	8000ac38 <_localeconv_r>
80007802:	78 0c       	ld.w	r12,r12[0x0]
80007804:	50 cc       	stdsp	sp[0x30],r12
80007806:	58 05       	cp.w	r5,0
80007808:	c0 70       	breq	80007816 <_vfprintf_r+0x26>
8000780a:	6a 68       	ld.w	r8,r5[0x18]
8000780c:	58 08       	cp.w	r8,0
8000780e:	c0 41       	brne	80007816 <_vfprintf_r+0x26>
80007810:	0a 9c       	mov	r12,r5
80007812:	e0 a0 17 3d 	rcall	8000a68c <__sinit>
80007816:	fe c8 a7 0a 	sub	r8,pc,-22774
8000781a:	10 31       	cp.w	r1,r8
8000781c:	c0 31       	brne	80007822 <_vfprintf_r+0x32>
8000781e:	6a 01       	ld.w	r1,r5[0x0]
80007820:	c0 c8       	rjmp	80007838 <_vfprintf_r+0x48>
80007822:	fe c8 a6 f6 	sub	r8,pc,-22794
80007826:	10 31       	cp.w	r1,r8
80007828:	c0 31       	brne	8000782e <_vfprintf_r+0x3e>
8000782a:	6a 11       	ld.w	r1,r5[0x4]
8000782c:	c0 68       	rjmp	80007838 <_vfprintf_r+0x48>
8000782e:	fe c8 a6 e2 	sub	r8,pc,-22814
80007832:	10 31       	cp.w	r1,r8
80007834:	eb f1 00 02 	ld.weq	r1,r5[0x8]
80007838:	82 68       	ld.sh	r8,r1[0xc]
8000783a:	ed b8 00 03 	bld	r8,0x3
8000783e:	c0 41       	brne	80007846 <_vfprintf_r+0x56>
80007840:	62 48       	ld.w	r8,r1[0x10]
80007842:	58 08       	cp.w	r8,0
80007844:	c0 71       	brne	80007852 <_vfprintf_r+0x62>
80007846:	02 9b       	mov	r11,r1
80007848:	0a 9c       	mov	r12,r5
8000784a:	e0 a0 0f 5d 	rcall	80009704 <__swsetup_r>
8000784e:	e0 81 0f 54 	brne	800096f6 <_vfprintf_r+0x1f06>
80007852:	82 68       	ld.sh	r8,r1[0xc]
80007854:	10 99       	mov	r9,r8
80007856:	e2 19 00 1a 	andl	r9,0x1a,COH
8000785a:	58 a9       	cp.w	r9,10
8000785c:	c3 c1       	brne	800078d4 <_vfprintf_r+0xe4>
8000785e:	82 79       	ld.sh	r9,r1[0xe]
80007860:	30 0a       	mov	r10,0
80007862:	f4 09 19 00 	cp.h	r9,r10
80007866:	c3 75       	brlt	800078d4 <_vfprintf_r+0xe4>
80007868:	a1 d8       	cbr	r8,0x1
8000786a:	fb 58 05 d0 	st.h	sp[1488],r8
8000786e:	62 88       	ld.w	r8,r1[0x20]
80007870:	fb 48 05 e4 	st.w	sp[1508],r8
80007874:	62 a8       	ld.w	r8,r1[0x28]
80007876:	fb 48 05 ec 	st.w	sp[1516],r8
8000787a:	fa c8 ff bc 	sub	r8,sp,-68
8000787e:	fb 48 05 d4 	st.w	sp[1492],r8
80007882:	fb 48 05 c4 	st.w	sp[1476],r8
80007886:	e0 68 04 00 	mov	r8,1024
8000788a:	fb 48 05 d8 	st.w	sp[1496],r8
8000788e:	fb 48 05 cc 	st.w	sp[1484],r8
80007892:	30 08       	mov	r8,0
80007894:	fb 59 05 d2 	st.h	sp[1490],r9
80007898:	0e 9a       	mov	r10,r7
8000789a:	41 09       	lddsp	r9,sp[0x40]
8000789c:	fa c7 fa 3c 	sub	r7,sp,-1476
800078a0:	fb 48 05 dc 	st.w	sp[1500],r8
800078a4:	0a 9c       	mov	r12,r5
800078a6:	0e 9b       	mov	r11,r7
800078a8:	ca 4f       	rcall	800077f0 <_vfprintf_r>
800078aa:	50 bc       	stdsp	sp[0x2c],r12
800078ac:	c0 95       	brlt	800078be <_vfprintf_r+0xce>
800078ae:	0e 9b       	mov	r11,r7
800078b0:	0a 9c       	mov	r12,r5
800078b2:	e0 a0 16 15 	rcall	8000a4dc <_fflush_r>
800078b6:	40 be       	lddsp	lr,sp[0x2c]
800078b8:	f9 be 01 ff 	movne	lr,-1
800078bc:	50 be       	stdsp	sp[0x2c],lr
800078be:	fb 08 05 d0 	ld.sh	r8,sp[1488]
800078c2:	ed b8 00 06 	bld	r8,0x6
800078c6:	e0 81 0f 1a 	brne	800096fa <_vfprintf_r+0x1f0a>
800078ca:	82 68       	ld.sh	r8,r1[0xc]
800078cc:	a7 a8       	sbr	r8,0x6
800078ce:	a2 68       	st.h	r1[0xc],r8
800078d0:	e0 8f 0f 15 	bral	800096fa <_vfprintf_r+0x1f0a>
800078d4:	30 08       	mov	r8,0
800078d6:	fb 48 06 b4 	st.w	sp[1716],r8
800078da:	fb 48 06 90 	st.w	sp[1680],r8
800078de:	fb 48 06 8c 	st.w	sp[1676],r8
800078e2:	fb 48 06 b0 	st.w	sp[1712],r8
800078e6:	30 08       	mov	r8,0
800078e8:	30 09       	mov	r9,0
800078ea:	50 a7       	stdsp	sp[0x28],r7
800078ec:	50 78       	stdsp	sp[0x1c],r8
800078ee:	fa c3 f9 e0 	sub	r3,sp,-1568
800078f2:	3f f8       	mov	r8,-1
800078f4:	50 59       	stdsp	sp[0x14],r9
800078f6:	fb 43 06 88 	st.w	sp[1672],r3
800078fa:	fb 48 05 44 	st.w	sp[1348],r8
800078fe:	12 9c       	mov	r12,r9
80007900:	50 69       	stdsp	sp[0x18],r9
80007902:	50 d9       	stdsp	sp[0x34],r9
80007904:	50 e9       	stdsp	sp[0x38],r9
80007906:	50 b9       	stdsp	sp[0x2c],r9
80007908:	12 97       	mov	r7,r9
8000790a:	0a 94       	mov	r4,r5
8000790c:	40 a2       	lddsp	r2,sp[0x28]
8000790e:	32 5a       	mov	r10,37
80007910:	30 08       	mov	r8,0
80007912:	c0 28       	rjmp	80007916 <_vfprintf_r+0x126>
80007914:	2f f2       	sub	r2,-1
80007916:	05 89       	ld.ub	r9,r2[0x0]
80007918:	f0 09 18 00 	cp.b	r9,r8
8000791c:	5f 1b       	srne	r11
8000791e:	f4 09 18 00 	cp.b	r9,r10
80007922:	5f 19       	srne	r9
80007924:	f3 eb 00 0b 	and	r11,r9,r11
80007928:	f0 0b 18 00 	cp.b	r11,r8
8000792c:	cf 41       	brne	80007914 <_vfprintf_r+0x124>
8000792e:	40 ab       	lddsp	r11,sp[0x28]
80007930:	e4 0b 01 06 	sub	r6,r2,r11
80007934:	c1 e0       	breq	80007970 <_vfprintf_r+0x180>
80007936:	fa f8 06 90 	ld.w	r8,sp[1680]
8000793a:	0c 08       	add	r8,r6
8000793c:	87 0b       	st.w	r3[0x0],r11
8000793e:	fb 48 06 90 	st.w	sp[1680],r8
80007942:	87 16       	st.w	r3[0x4],r6
80007944:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007948:	2f f8       	sub	r8,-1
8000794a:	fb 48 06 8c 	st.w	sp[1676],r8
8000794e:	58 78       	cp.w	r8,7
80007950:	e0 89 00 04 	brgt	80007958 <_vfprintf_r+0x168>
80007954:	2f 83       	sub	r3,-8
80007956:	c0 a8       	rjmp	8000796a <_vfprintf_r+0x17a>
80007958:	fa ca f9 78 	sub	r10,sp,-1672
8000795c:	02 9b       	mov	r11,r1
8000795e:	08 9c       	mov	r12,r4
80007960:	c3 af       	rcall	800077d4 <__sprint_r>
80007962:	e0 81 0e c6 	brne	800096ee <_vfprintf_r+0x1efe>
80007966:	fa c3 f9 e0 	sub	r3,sp,-1568
8000796a:	40 ba       	lddsp	r10,sp[0x2c]
8000796c:	0c 0a       	add	r10,r6
8000796e:	50 ba       	stdsp	sp[0x2c],r10
80007970:	05 89       	ld.ub	r9,r2[0x0]
80007972:	30 08       	mov	r8,0
80007974:	f0 09 18 00 	cp.b	r9,r8
80007978:	e0 80 0e aa 	breq	800096cc <_vfprintf_r+0x1edc>
8000797c:	30 09       	mov	r9,0
8000797e:	fb 68 06 bb 	st.b	sp[1723],r8
80007982:	0e 96       	mov	r6,r7
80007984:	e4 c8 ff ff 	sub	r8,r2,-1
80007988:	3f fe       	mov	lr,-1
8000798a:	50 93       	stdsp	sp[0x24],r3
8000798c:	50 41       	stdsp	sp[0x10],r1
8000798e:	0e 93       	mov	r3,r7
80007990:	04 91       	mov	r1,r2
80007992:	50 89       	stdsp	sp[0x20],r9
80007994:	50 a8       	stdsp	sp[0x28],r8
80007996:	50 2e       	stdsp	sp[0x8],lr
80007998:	50 39       	stdsp	sp[0xc],r9
8000799a:	12 95       	mov	r5,r9
8000799c:	12 90       	mov	r0,r9
8000799e:	10 97       	mov	r7,r8
800079a0:	08 92       	mov	r2,r4
800079a2:	c0 78       	rjmp	800079b0 <_vfprintf_r+0x1c0>
800079a4:	3f fc       	mov	r12,-1
800079a6:	08 97       	mov	r7,r4
800079a8:	50 2c       	stdsp	sp[0x8],r12
800079aa:	c0 38       	rjmp	800079b0 <_vfprintf_r+0x1c0>
800079ac:	30 0b       	mov	r11,0
800079ae:	50 3b       	stdsp	sp[0xc],r11
800079b0:	0f 38       	ld.ub	r8,r7++
800079b2:	c0 28       	rjmp	800079b6 <_vfprintf_r+0x1c6>
800079b4:	12 90       	mov	r0,r9
800079b6:	f0 c9 00 20 	sub	r9,r8,32
800079ba:	e0 49 00 58 	cp.w	r9,88
800079be:	e0 8b 0a 30 	brhi	80008e1e <_vfprintf_r+0x162e>
800079c2:	fe ca ac 5e 	sub	r10,pc,-21410
800079c6:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
800079ca:	50 a7       	stdsp	sp[0x28],r7
800079cc:	50 80       	stdsp	sp[0x20],r0
800079ce:	0c 97       	mov	r7,r6
800079d0:	04 94       	mov	r4,r2
800079d2:	06 96       	mov	r6,r3
800079d4:	02 92       	mov	r2,r1
800079d6:	fe c9 aa 36 	sub	r9,pc,-21962
800079da:	40 93       	lddsp	r3,sp[0x24]
800079dc:	10 90       	mov	r0,r8
800079de:	40 41       	lddsp	r1,sp[0x10]
800079e0:	50 d9       	stdsp	sp[0x34],r9
800079e2:	e0 8f 08 8e 	bral	80008afe <_vfprintf_r+0x130e>
800079e6:	30 08       	mov	r8,0
800079e8:	fb 39 06 bb 	ld.ub	r9,sp[1723]
800079ec:	f0 09 18 00 	cp.b	r9,r8
800079f0:	ce 01       	brne	800079b0 <_vfprintf_r+0x1c0>
800079f2:	32 08       	mov	r8,32
800079f4:	c6 e8       	rjmp	80007ad0 <_vfprintf_r+0x2e0>
800079f6:	a1 a5       	sbr	r5,0x0
800079f8:	cd cb       	rjmp	800079b0 <_vfprintf_r+0x1c0>
800079fa:	0f 89       	ld.ub	r9,r7[0x0]
800079fc:	f2 c8 00 30 	sub	r8,r9,48
80007a00:	58 98       	cp.w	r8,9
80007a02:	e0 8b 00 1d 	brhi	80007a3c <_vfprintf_r+0x24c>
80007a06:	ee c8 ff ff 	sub	r8,r7,-1
80007a0a:	30 0b       	mov	r11,0
80007a0c:	23 09       	sub	r9,48
80007a0e:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80007a12:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
80007a16:	11 39       	ld.ub	r9,r8++
80007a18:	f2 ca 00 30 	sub	r10,r9,48
80007a1c:	58 9a       	cp.w	r10,9
80007a1e:	fe 98 ff f7 	brls	80007a0c <_vfprintf_r+0x21c>
80007a22:	e0 49 00 24 	cp.w	r9,36
80007a26:	cc 31       	brne	800079ac <_vfprintf_r+0x1bc>
80007a28:	e0 4b 00 20 	cp.w	r11,32
80007a2c:	e0 89 0e 60 	brgt	800096ec <_vfprintf_r+0x1efc>
80007a30:	20 1b       	sub	r11,1
80007a32:	fa f9 06 b4 	ld.w	r9,sp[1716]
80007a36:	12 3b       	cp.w	r11,r9
80007a38:	c0 95       	brlt	80007a4a <_vfprintf_r+0x25a>
80007a3a:	c1 08       	rjmp	80007a5a <_vfprintf_r+0x26a>
80007a3c:	fa f9 06 b4 	ld.w	r9,sp[1716]
80007a40:	ec ca ff ff 	sub	r10,r6,-1
80007a44:	12 36       	cp.w	r6,r9
80007a46:	c1 f5       	brlt	80007a84 <_vfprintf_r+0x294>
80007a48:	c2 68       	rjmp	80007a94 <_vfprintf_r+0x2a4>
80007a4a:	fa ce f9 44 	sub	lr,sp,-1724
80007a4e:	10 97       	mov	r7,r8
80007a50:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80007a54:	f6 f0 fd 88 	ld.w	r0,r11[-632]
80007a58:	c3 58       	rjmp	80007ac2 <_vfprintf_r+0x2d2>
80007a5a:	10 97       	mov	r7,r8
80007a5c:	fa c8 f9 50 	sub	r8,sp,-1712
80007a60:	1a d8       	st.w	--sp,r8
80007a62:	fa c8 fa b8 	sub	r8,sp,-1352
80007a66:	1a d8       	st.w	--sp,r8
80007a68:	fa c8 fb b4 	sub	r8,sp,-1100
80007a6c:	02 9a       	mov	r10,r1
80007a6e:	1a d8       	st.w	--sp,r8
80007a70:	04 9c       	mov	r12,r2
80007a72:	fa c8 f9 40 	sub	r8,sp,-1728
80007a76:	fa c9 ff b4 	sub	r9,sp,-76
80007a7a:	fe b0 fd 23 	rcall	800074c0 <get_arg>
80007a7e:	2f dd       	sub	sp,-12
80007a80:	78 00       	ld.w	r0,r12[0x0]
80007a82:	c2 08       	rjmp	80007ac2 <_vfprintf_r+0x2d2>
80007a84:	fa cc f9 44 	sub	r12,sp,-1724
80007a88:	14 96       	mov	r6,r10
80007a8a:	f8 03 00 38 	add	r8,r12,r3<<0x3
80007a8e:	f0 f0 fd 88 	ld.w	r0,r8[-632]
80007a92:	c1 88       	rjmp	80007ac2 <_vfprintf_r+0x2d2>
80007a94:	41 08       	lddsp	r8,sp[0x40]
80007a96:	59 f9       	cp.w	r9,31
80007a98:	e0 89 00 11 	brgt	80007aba <_vfprintf_r+0x2ca>
80007a9c:	f0 cb ff fc 	sub	r11,r8,-4
80007aa0:	51 0b       	stdsp	sp[0x40],r11
80007aa2:	70 00       	ld.w	r0,r8[0x0]
80007aa4:	fa cb f9 44 	sub	r11,sp,-1724
80007aa8:	f6 09 00 38 	add	r8,r11,r9<<0x3
80007aac:	f1 40 fd 88 	st.w	r8[-632],r0
80007ab0:	2f f9       	sub	r9,-1
80007ab2:	14 96       	mov	r6,r10
80007ab4:	fb 49 06 b4 	st.w	sp[1716],r9
80007ab8:	c0 58       	rjmp	80007ac2 <_vfprintf_r+0x2d2>
80007aba:	70 00       	ld.w	r0,r8[0x0]
80007abc:	14 96       	mov	r6,r10
80007abe:	2f c8       	sub	r8,-4
80007ac0:	51 08       	stdsp	sp[0x40],r8
80007ac2:	58 00       	cp.w	r0,0
80007ac4:	fe 94 ff 76 	brge	800079b0 <_vfprintf_r+0x1c0>
80007ac8:	5c 30       	neg	r0
80007aca:	a3 a5       	sbr	r5,0x2
80007acc:	c7 2b       	rjmp	800079b0 <_vfprintf_r+0x1c0>
80007ace:	32 b8       	mov	r8,43
80007ad0:	fb 68 06 bb 	st.b	sp[1723],r8
80007ad4:	c6 eb       	rjmp	800079b0 <_vfprintf_r+0x1c0>
80007ad6:	0f 38       	ld.ub	r8,r7++
80007ad8:	e0 48 00 2a 	cp.w	r8,42
80007adc:	c0 30       	breq	80007ae2 <_vfprintf_r+0x2f2>
80007ade:	30 09       	mov	r9,0
80007ae0:	c7 98       	rjmp	80007bd2 <_vfprintf_r+0x3e2>
80007ae2:	0f 88       	ld.ub	r8,r7[0x0]
80007ae4:	f0 c9 00 30 	sub	r9,r8,48
80007ae8:	58 99       	cp.w	r9,9
80007aea:	e0 8b 00 1f 	brhi	80007b28 <_vfprintf_r+0x338>
80007aee:	ee c4 ff ff 	sub	r4,r7,-1
80007af2:	30 0b       	mov	r11,0
80007af4:	23 08       	sub	r8,48
80007af6:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80007afa:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
80007afe:	09 38       	ld.ub	r8,r4++
80007b00:	f0 c9 00 30 	sub	r9,r8,48
80007b04:	58 99       	cp.w	r9,9
80007b06:	fe 98 ff f7 	brls	80007af4 <_vfprintf_r+0x304>
80007b0a:	e0 48 00 24 	cp.w	r8,36
80007b0e:	fe 91 ff 4f 	brne	800079ac <_vfprintf_r+0x1bc>
80007b12:	e0 4b 00 20 	cp.w	r11,32
80007b16:	e0 89 0d eb 	brgt	800096ec <_vfprintf_r+0x1efc>
80007b1a:	20 1b       	sub	r11,1
80007b1c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007b20:	10 3b       	cp.w	r11,r8
80007b22:	c0 a5       	brlt	80007b36 <_vfprintf_r+0x346>
80007b24:	c1 18       	rjmp	80007b46 <_vfprintf_r+0x356>
80007b26:	d7 03       	nop
80007b28:	fa fa 06 b4 	ld.w	r10,sp[1716]
80007b2c:	ec c9 ff ff 	sub	r9,r6,-1
80007b30:	14 36       	cp.w	r6,r10
80007b32:	c1 f5       	brlt	80007b70 <_vfprintf_r+0x380>
80007b34:	c2 88       	rjmp	80007b84 <_vfprintf_r+0x394>
80007b36:	fa ca f9 44 	sub	r10,sp,-1724
80007b3a:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
80007b3e:	f6 fb fd 88 	ld.w	r11,r11[-632]
80007b42:	50 2b       	stdsp	sp[0x8],r11
80007b44:	c3 c8       	rjmp	80007bbc <_vfprintf_r+0x3cc>
80007b46:	fa c8 f9 50 	sub	r8,sp,-1712
80007b4a:	1a d8       	st.w	--sp,r8
80007b4c:	fa c8 fa b8 	sub	r8,sp,-1352
80007b50:	1a d8       	st.w	--sp,r8
80007b52:	fa c8 fb b4 	sub	r8,sp,-1100
80007b56:	02 9a       	mov	r10,r1
80007b58:	1a d8       	st.w	--sp,r8
80007b5a:	04 9c       	mov	r12,r2
80007b5c:	fa c8 f9 40 	sub	r8,sp,-1728
80007b60:	fa c9 ff b4 	sub	r9,sp,-76
80007b64:	fe b0 fc ae 	rcall	800074c0 <get_arg>
80007b68:	2f dd       	sub	sp,-12
80007b6a:	78 0c       	ld.w	r12,r12[0x0]
80007b6c:	50 2c       	stdsp	sp[0x8],r12
80007b6e:	c2 78       	rjmp	80007bbc <_vfprintf_r+0x3cc>
80007b70:	12 96       	mov	r6,r9
80007b72:	0e 94       	mov	r4,r7
80007b74:	fa c9 f9 44 	sub	r9,sp,-1724
80007b78:	f2 03 00 38 	add	r8,r9,r3<<0x3
80007b7c:	f0 f8 fd 88 	ld.w	r8,r8[-632]
80007b80:	50 28       	stdsp	sp[0x8],r8
80007b82:	c1 d8       	rjmp	80007bbc <_vfprintf_r+0x3cc>
80007b84:	41 08       	lddsp	r8,sp[0x40]
80007b86:	59 fa       	cp.w	r10,31
80007b88:	e0 89 00 14 	brgt	80007bb0 <_vfprintf_r+0x3c0>
80007b8c:	f0 cb ff fc 	sub	r11,r8,-4
80007b90:	70 08       	ld.w	r8,r8[0x0]
80007b92:	51 0b       	stdsp	sp[0x40],r11
80007b94:	50 28       	stdsp	sp[0x8],r8
80007b96:	fa c6 f9 44 	sub	r6,sp,-1724
80007b9a:	40 2e       	lddsp	lr,sp[0x8]
80007b9c:	ec 0a 00 38 	add	r8,r6,r10<<0x3
80007ba0:	f1 4e fd 88 	st.w	r8[-632],lr
80007ba4:	2f fa       	sub	r10,-1
80007ba6:	0e 94       	mov	r4,r7
80007ba8:	fb 4a 06 b4 	st.w	sp[1716],r10
80007bac:	12 96       	mov	r6,r9
80007bae:	c0 78       	rjmp	80007bbc <_vfprintf_r+0x3cc>
80007bb0:	70 0c       	ld.w	r12,r8[0x0]
80007bb2:	0e 94       	mov	r4,r7
80007bb4:	2f c8       	sub	r8,-4
80007bb6:	50 2c       	stdsp	sp[0x8],r12
80007bb8:	12 96       	mov	r6,r9
80007bba:	51 08       	stdsp	sp[0x40],r8
80007bbc:	40 2b       	lddsp	r11,sp[0x8]
80007bbe:	58 0b       	cp.w	r11,0
80007bc0:	fe 95 fe f2 	brlt	800079a4 <_vfprintf_r+0x1b4>
80007bc4:	08 97       	mov	r7,r4
80007bc6:	cf 5a       	rjmp	800079b0 <_vfprintf_r+0x1c0>
80007bc8:	f2 09 00 29 	add	r9,r9,r9<<0x2
80007bcc:	0f 38       	ld.ub	r8,r7++
80007bce:	f4 09 00 19 	add	r9,r10,r9<<0x1
80007bd2:	f0 ca 00 30 	sub	r10,r8,48
80007bd6:	58 9a       	cp.w	r10,9
80007bd8:	fe 98 ff f8 	brls	80007bc8 <_vfprintf_r+0x3d8>
80007bdc:	3f fa       	mov	r10,-1
80007bde:	f2 0a 0c 49 	max	r9,r9,r10
80007be2:	50 29       	stdsp	sp[0x8],r9
80007be4:	ce 9a       	rjmp	800079b6 <_vfprintf_r+0x1c6>
80007be6:	a7 b5       	sbr	r5,0x7
80007be8:	ce 4a       	rjmp	800079b0 <_vfprintf_r+0x1c0>
80007bea:	30 09       	mov	r9,0
80007bec:	23 08       	sub	r8,48
80007bee:	f2 09 00 29 	add	r9,r9,r9<<0x2
80007bf2:	f0 09 00 19 	add	r9,r8,r9<<0x1
80007bf6:	0f 38       	ld.ub	r8,r7++
80007bf8:	f0 ca 00 30 	sub	r10,r8,48
80007bfc:	58 9a       	cp.w	r10,9
80007bfe:	fe 98 ff f7 	brls	80007bec <_vfprintf_r+0x3fc>
80007c02:	e0 48 00 24 	cp.w	r8,36
80007c06:	fe 91 fe d7 	brne	800079b4 <_vfprintf_r+0x1c4>
80007c0a:	e0 49 00 20 	cp.w	r9,32
80007c0e:	e0 89 0d 6f 	brgt	800096ec <_vfprintf_r+0x1efc>
80007c12:	f2 c3 00 01 	sub	r3,r9,1
80007c16:	30 19       	mov	r9,1
80007c18:	50 39       	stdsp	sp[0xc],r9
80007c1a:	cc ba       	rjmp	800079b0 <_vfprintf_r+0x1c0>
80007c1c:	a3 b5       	sbr	r5,0x3
80007c1e:	cc 9a       	rjmp	800079b0 <_vfprintf_r+0x1c0>
80007c20:	a7 a5       	sbr	r5,0x6
80007c22:	cc 7a       	rjmp	800079b0 <_vfprintf_r+0x1c0>
80007c24:	0a 98       	mov	r8,r5
80007c26:	a5 b5       	sbr	r5,0x5
80007c28:	a5 a8       	sbr	r8,0x4
80007c2a:	0f 89       	ld.ub	r9,r7[0x0]
80007c2c:	36 ce       	mov	lr,108
80007c2e:	fc 09 18 00 	cp.b	r9,lr
80007c32:	f7 b7 00 ff 	subeq	r7,-1
80007c36:	f0 05 17 10 	movne	r5,r8
80007c3a:	cb ba       	rjmp	800079b0 <_vfprintf_r+0x1c0>
80007c3c:	a5 b5       	sbr	r5,0x5
80007c3e:	cb 9a       	rjmp	800079b0 <_vfprintf_r+0x1c0>
80007c40:	50 a7       	stdsp	sp[0x28],r7
80007c42:	50 80       	stdsp	sp[0x20],r0
80007c44:	0c 97       	mov	r7,r6
80007c46:	10 90       	mov	r0,r8
80007c48:	06 96       	mov	r6,r3
80007c4a:	04 94       	mov	r4,r2
80007c4c:	40 93       	lddsp	r3,sp[0x24]
80007c4e:	02 92       	mov	r2,r1
80007c50:	0e 99       	mov	r9,r7
80007c52:	40 41       	lddsp	r1,sp[0x10]
80007c54:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007c58:	40 3c       	lddsp	r12,sp[0xc]
80007c5a:	58 0c       	cp.w	r12,0
80007c5c:	c1 d0       	breq	80007c96 <_vfprintf_r+0x4a6>
80007c5e:	10 36       	cp.w	r6,r8
80007c60:	c0 64       	brge	80007c6c <_vfprintf_r+0x47c>
80007c62:	fa cb f9 44 	sub	r11,sp,-1724
80007c66:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007c6a:	c1 d8       	rjmp	80007ca4 <_vfprintf_r+0x4b4>
80007c6c:	fa c8 f9 50 	sub	r8,sp,-1712
80007c70:	1a d8       	st.w	--sp,r8
80007c72:	fa c8 fa b8 	sub	r8,sp,-1352
80007c76:	1a d8       	st.w	--sp,r8
80007c78:	fa c8 fb b4 	sub	r8,sp,-1100
80007c7c:	1a d8       	st.w	--sp,r8
80007c7e:	fa c8 f9 40 	sub	r8,sp,-1728
80007c82:	fa c9 ff b4 	sub	r9,sp,-76
80007c86:	04 9a       	mov	r10,r2
80007c88:	0c 9b       	mov	r11,r6
80007c8a:	08 9c       	mov	r12,r4
80007c8c:	fe b0 fc 1a 	rcall	800074c0 <get_arg>
80007c90:	2f dd       	sub	sp,-12
80007c92:	19 b8       	ld.ub	r8,r12[0x3]
80007c94:	c2 28       	rjmp	80007cd8 <_vfprintf_r+0x4e8>
80007c96:	2f f7       	sub	r7,-1
80007c98:	10 39       	cp.w	r9,r8
80007c9a:	c0 84       	brge	80007caa <_vfprintf_r+0x4ba>
80007c9c:	fa ca f9 44 	sub	r10,sp,-1724
80007ca0:	f4 06 00 36 	add	r6,r10,r6<<0x3
80007ca4:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
80007ca8:	c1 88       	rjmp	80007cd8 <_vfprintf_r+0x4e8>
80007caa:	41 09       	lddsp	r9,sp[0x40]
80007cac:	59 f8       	cp.w	r8,31
80007cae:	e0 89 00 12 	brgt	80007cd2 <_vfprintf_r+0x4e2>
80007cb2:	f2 ca ff fc 	sub	r10,r9,-4
80007cb6:	51 0a       	stdsp	sp[0x40],r10
80007cb8:	72 09       	ld.w	r9,r9[0x0]
80007cba:	fa c6 f9 44 	sub	r6,sp,-1724
80007cbe:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80007cc2:	2f f8       	sub	r8,-1
80007cc4:	f5 49 fd 88 	st.w	r10[-632],r9
80007cc8:	fb 48 06 b4 	st.w	sp[1716],r8
80007ccc:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
80007cd0:	c0 48       	rjmp	80007cd8 <_vfprintf_r+0x4e8>
80007cd2:	13 b8       	ld.ub	r8,r9[0x3]
80007cd4:	2f c9       	sub	r9,-4
80007cd6:	51 09       	stdsp	sp[0x40],r9
80007cd8:	fb 68 06 60 	st.b	sp[1632],r8
80007cdc:	30 0e       	mov	lr,0
80007cde:	30 08       	mov	r8,0
80007ce0:	30 12       	mov	r2,1
80007ce2:	fb 68 06 bb 	st.b	sp[1723],r8
80007ce6:	50 2e       	stdsp	sp[0x8],lr
80007ce8:	e0 8f 08 ad 	bral	80008e42 <_vfprintf_r+0x1652>
80007cec:	50 a7       	stdsp	sp[0x28],r7
80007cee:	50 80       	stdsp	sp[0x20],r0
80007cf0:	0c 97       	mov	r7,r6
80007cf2:	04 94       	mov	r4,r2
80007cf4:	06 96       	mov	r6,r3
80007cf6:	02 92       	mov	r2,r1
80007cf8:	40 93       	lddsp	r3,sp[0x24]
80007cfa:	10 90       	mov	r0,r8
80007cfc:	40 41       	lddsp	r1,sp[0x10]
80007cfe:	a5 a5       	sbr	r5,0x4
80007d00:	c0 a8       	rjmp	80007d14 <_vfprintf_r+0x524>
80007d02:	50 a7       	stdsp	sp[0x28],r7
80007d04:	50 80       	stdsp	sp[0x20],r0
80007d06:	0c 97       	mov	r7,r6
80007d08:	04 94       	mov	r4,r2
80007d0a:	06 96       	mov	r6,r3
80007d0c:	02 92       	mov	r2,r1
80007d0e:	40 93       	lddsp	r3,sp[0x24]
80007d10:	10 90       	mov	r0,r8
80007d12:	40 41       	lddsp	r1,sp[0x10]
80007d14:	ed b5 00 05 	bld	r5,0x5
80007d18:	c5 11       	brne	80007dba <_vfprintf_r+0x5ca>
80007d1a:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007d1e:	40 3c       	lddsp	r12,sp[0xc]
80007d20:	58 0c       	cp.w	r12,0
80007d22:	c1 e0       	breq	80007d5e <_vfprintf_r+0x56e>
80007d24:	10 36       	cp.w	r6,r8
80007d26:	c0 64       	brge	80007d32 <_vfprintf_r+0x542>
80007d28:	fa cb f9 44 	sub	r11,sp,-1724
80007d2c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007d30:	c2 08       	rjmp	80007d70 <_vfprintf_r+0x580>
80007d32:	fa c8 f9 50 	sub	r8,sp,-1712
80007d36:	1a d8       	st.w	--sp,r8
80007d38:	fa c8 fa b8 	sub	r8,sp,-1352
80007d3c:	0c 9b       	mov	r11,r6
80007d3e:	1a d8       	st.w	--sp,r8
80007d40:	fa c8 fb b4 	sub	r8,sp,-1100
80007d44:	1a d8       	st.w	--sp,r8
80007d46:	fa c9 ff b4 	sub	r9,sp,-76
80007d4a:	fa c8 f9 40 	sub	r8,sp,-1728
80007d4e:	04 9a       	mov	r10,r2
80007d50:	08 9c       	mov	r12,r4
80007d52:	fe b0 fb b7 	rcall	800074c0 <get_arg>
80007d56:	2f dd       	sub	sp,-12
80007d58:	78 1b       	ld.w	r11,r12[0x4]
80007d5a:	78 09       	ld.w	r9,r12[0x0]
80007d5c:	c2 b8       	rjmp	80007db2 <_vfprintf_r+0x5c2>
80007d5e:	ee ca ff ff 	sub	r10,r7,-1
80007d62:	10 37       	cp.w	r7,r8
80007d64:	c0 b4       	brge	80007d7a <_vfprintf_r+0x58a>
80007d66:	fa c9 f9 44 	sub	r9,sp,-1724
80007d6a:	14 97       	mov	r7,r10
80007d6c:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007d70:	ec fb fd 8c 	ld.w	r11,r6[-628]
80007d74:	ec f9 fd 88 	ld.w	r9,r6[-632]
80007d78:	c1 d8       	rjmp	80007db2 <_vfprintf_r+0x5c2>
80007d7a:	41 09       	lddsp	r9,sp[0x40]
80007d7c:	59 f8       	cp.w	r8,31
80007d7e:	e0 89 00 14 	brgt	80007da6 <_vfprintf_r+0x5b6>
80007d82:	f2 cb ff f8 	sub	r11,r9,-8
80007d86:	51 0b       	stdsp	sp[0x40],r11
80007d88:	fa c6 f9 44 	sub	r6,sp,-1724
80007d8c:	72 1b       	ld.w	r11,r9[0x4]
80007d8e:	ec 08 00 3c 	add	r12,r6,r8<<0x3
80007d92:	72 09       	ld.w	r9,r9[0x0]
80007d94:	f9 4b fd 8c 	st.w	r12[-628],r11
80007d98:	f9 49 fd 88 	st.w	r12[-632],r9
80007d9c:	2f f8       	sub	r8,-1
80007d9e:	14 97       	mov	r7,r10
80007da0:	fb 48 06 b4 	st.w	sp[1716],r8
80007da4:	c0 78       	rjmp	80007db2 <_vfprintf_r+0x5c2>
80007da6:	f2 c8 ff f8 	sub	r8,r9,-8
80007daa:	72 1b       	ld.w	r11,r9[0x4]
80007dac:	14 97       	mov	r7,r10
80007dae:	51 08       	stdsp	sp[0x40],r8
80007db0:	72 09       	ld.w	r9,r9[0x0]
80007db2:	16 98       	mov	r8,r11
80007db4:	fa e9 00 00 	st.d	sp[0],r8
80007db8:	ca e8       	rjmp	80007f14 <_vfprintf_r+0x724>
80007dba:	ed b5 00 04 	bld	r5,0x4
80007dbe:	c1 71       	brne	80007dec <_vfprintf_r+0x5fc>
80007dc0:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007dc4:	40 3e       	lddsp	lr,sp[0xc]
80007dc6:	58 0e       	cp.w	lr,0
80007dc8:	c0 80       	breq	80007dd8 <_vfprintf_r+0x5e8>
80007dca:	10 36       	cp.w	r6,r8
80007dcc:	c6 94       	brge	80007e9e <_vfprintf_r+0x6ae>
80007dce:	fa cc f9 44 	sub	r12,sp,-1724
80007dd2:	f8 06 00 36 	add	r6,r12,r6<<0x3
80007dd6:	c8 28       	rjmp	80007eda <_vfprintf_r+0x6ea>
80007dd8:	ee ca ff ff 	sub	r10,r7,-1
80007ddc:	10 37       	cp.w	r7,r8
80007dde:	e0 84 00 81 	brge	80007ee0 <_vfprintf_r+0x6f0>
80007de2:	fa cb f9 44 	sub	r11,sp,-1724
80007de6:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007dea:	c7 78       	rjmp	80007ed8 <_vfprintf_r+0x6e8>
80007dec:	ed b5 00 06 	bld	r5,0x6
80007df0:	c4 b1       	brne	80007e86 <_vfprintf_r+0x696>
80007df2:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007df6:	40 3c       	lddsp	r12,sp[0xc]
80007df8:	58 0c       	cp.w	r12,0
80007dfa:	c1 d0       	breq	80007e34 <_vfprintf_r+0x644>
80007dfc:	10 36       	cp.w	r6,r8
80007dfe:	c0 64       	brge	80007e0a <_vfprintf_r+0x61a>
80007e00:	fa cb f9 44 	sub	r11,sp,-1724
80007e04:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007e08:	c1 f8       	rjmp	80007e46 <_vfprintf_r+0x656>
80007e0a:	fa c8 f9 50 	sub	r8,sp,-1712
80007e0e:	1a d8       	st.w	--sp,r8
80007e10:	fa c8 fa b8 	sub	r8,sp,-1352
80007e14:	1a d8       	st.w	--sp,r8
80007e16:	fa c8 fb b4 	sub	r8,sp,-1100
80007e1a:	1a d8       	st.w	--sp,r8
80007e1c:	fa c8 f9 40 	sub	r8,sp,-1728
80007e20:	fa c9 ff b4 	sub	r9,sp,-76
80007e24:	04 9a       	mov	r10,r2
80007e26:	0c 9b       	mov	r11,r6
80007e28:	08 9c       	mov	r12,r4
80007e2a:	fe b0 fb 4b 	rcall	800074c0 <get_arg>
80007e2e:	2f dd       	sub	sp,-12
80007e30:	98 18       	ld.sh	r8,r12[0x2]
80007e32:	c2 68       	rjmp	80007e7e <_vfprintf_r+0x68e>
80007e34:	ee ca ff ff 	sub	r10,r7,-1
80007e38:	10 37       	cp.w	r7,r8
80007e3a:	c0 94       	brge	80007e4c <_vfprintf_r+0x65c>
80007e3c:	fa c9 f9 44 	sub	r9,sp,-1724
80007e40:	14 97       	mov	r7,r10
80007e42:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007e46:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80007e4a:	c1 a8       	rjmp	80007e7e <_vfprintf_r+0x68e>
80007e4c:	41 09       	lddsp	r9,sp[0x40]
80007e4e:	59 f8       	cp.w	r8,31
80007e50:	e0 89 00 13 	brgt	80007e76 <_vfprintf_r+0x686>
80007e54:	f2 cb ff fc 	sub	r11,r9,-4
80007e58:	51 0b       	stdsp	sp[0x40],r11
80007e5a:	72 09       	ld.w	r9,r9[0x0]
80007e5c:	fa c6 f9 44 	sub	r6,sp,-1724
80007e60:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80007e64:	2f f8       	sub	r8,-1
80007e66:	f7 49 fd 88 	st.w	r11[-632],r9
80007e6a:	fb 48 06 b4 	st.w	sp[1716],r8
80007e6e:	14 97       	mov	r7,r10
80007e70:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80007e74:	c0 58       	rjmp	80007e7e <_vfprintf_r+0x68e>
80007e76:	92 18       	ld.sh	r8,r9[0x2]
80007e78:	14 97       	mov	r7,r10
80007e7a:	2f c9       	sub	r9,-4
80007e7c:	51 09       	stdsp	sp[0x40],r9
80007e7e:	50 18       	stdsp	sp[0x4],r8
80007e80:	bf 58       	asr	r8,0x1f
80007e82:	50 08       	stdsp	sp[0x0],r8
80007e84:	c4 88       	rjmp	80007f14 <_vfprintf_r+0x724>
80007e86:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007e8a:	40 3c       	lddsp	r12,sp[0xc]
80007e8c:	58 0c       	cp.w	r12,0
80007e8e:	c1 d0       	breq	80007ec8 <_vfprintf_r+0x6d8>
80007e90:	10 36       	cp.w	r6,r8
80007e92:	c0 64       	brge	80007e9e <_vfprintf_r+0x6ae>
80007e94:	fa cb f9 44 	sub	r11,sp,-1724
80007e98:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007e9c:	c1 f8       	rjmp	80007eda <_vfprintf_r+0x6ea>
80007e9e:	fa c8 f9 50 	sub	r8,sp,-1712
80007ea2:	1a d8       	st.w	--sp,r8
80007ea4:	fa c8 fa b8 	sub	r8,sp,-1352
80007ea8:	0c 9b       	mov	r11,r6
80007eaa:	1a d8       	st.w	--sp,r8
80007eac:	fa c8 fb b4 	sub	r8,sp,-1100
80007eb0:	04 9a       	mov	r10,r2
80007eb2:	1a d8       	st.w	--sp,r8
80007eb4:	08 9c       	mov	r12,r4
80007eb6:	fa c8 f9 40 	sub	r8,sp,-1728
80007eba:	fa c9 ff b4 	sub	r9,sp,-76
80007ebe:	fe b0 fb 01 	rcall	800074c0 <get_arg>
80007ec2:	2f dd       	sub	sp,-12
80007ec4:	78 0b       	ld.w	r11,r12[0x0]
80007ec6:	c2 48       	rjmp	80007f0e <_vfprintf_r+0x71e>
80007ec8:	ee ca ff ff 	sub	r10,r7,-1
80007ecc:	10 37       	cp.w	r7,r8
80007ece:	c0 94       	brge	80007ee0 <_vfprintf_r+0x6f0>
80007ed0:	fa c9 f9 44 	sub	r9,sp,-1724
80007ed4:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007ed8:	14 97       	mov	r7,r10
80007eda:	ec fb fd 88 	ld.w	r11,r6[-632]
80007ede:	c1 88       	rjmp	80007f0e <_vfprintf_r+0x71e>
80007ee0:	41 09       	lddsp	r9,sp[0x40]
80007ee2:	59 f8       	cp.w	r8,31
80007ee4:	e0 89 00 11 	brgt	80007f06 <_vfprintf_r+0x716>
80007ee8:	f2 cb ff fc 	sub	r11,r9,-4
80007eec:	51 0b       	stdsp	sp[0x40],r11
80007eee:	fa c6 f9 44 	sub	r6,sp,-1724
80007ef2:	72 0b       	ld.w	r11,r9[0x0]
80007ef4:	ec 08 00 39 	add	r9,r6,r8<<0x3
80007ef8:	f3 4b fd 88 	st.w	r9[-632],r11
80007efc:	2f f8       	sub	r8,-1
80007efe:	14 97       	mov	r7,r10
80007f00:	fb 48 06 b4 	st.w	sp[1716],r8
80007f04:	c0 58       	rjmp	80007f0e <_vfprintf_r+0x71e>
80007f06:	72 0b       	ld.w	r11,r9[0x0]
80007f08:	14 97       	mov	r7,r10
80007f0a:	2f c9       	sub	r9,-4
80007f0c:	51 09       	stdsp	sp[0x40],r9
80007f0e:	50 1b       	stdsp	sp[0x4],r11
80007f10:	bf 5b       	asr	r11,0x1f
80007f12:	50 0b       	stdsp	sp[0x0],r11
80007f14:	fa ea 00 00 	ld.d	r10,sp[0]
80007f18:	58 0a       	cp.w	r10,0
80007f1a:	5c 2b       	cpc	r11
80007f1c:	c0 e4       	brge	80007f38 <_vfprintf_r+0x748>
80007f1e:	30 08       	mov	r8,0
80007f20:	fa ea 00 00 	ld.d	r10,sp[0]
80007f24:	30 09       	mov	r9,0
80007f26:	f0 0a 01 0a 	sub	r10,r8,r10
80007f2a:	f2 0b 01 4b 	sbc	r11,r9,r11
80007f2e:	32 d8       	mov	r8,45
80007f30:	fa eb 00 00 	st.d	sp[0],r10
80007f34:	fb 68 06 bb 	st.b	sp[1723],r8
80007f38:	30 18       	mov	r8,1
80007f3a:	e0 8f 06 fa 	bral	80008d2e <_vfprintf_r+0x153e>
80007f3e:	50 a7       	stdsp	sp[0x28],r7
80007f40:	50 80       	stdsp	sp[0x20],r0
80007f42:	0c 97       	mov	r7,r6
80007f44:	04 94       	mov	r4,r2
80007f46:	06 96       	mov	r6,r3
80007f48:	02 92       	mov	r2,r1
80007f4a:	40 93       	lddsp	r3,sp[0x24]
80007f4c:	10 90       	mov	r0,r8
80007f4e:	40 41       	lddsp	r1,sp[0x10]
80007f50:	0e 99       	mov	r9,r7
80007f52:	ed b5 00 03 	bld	r5,0x3
80007f56:	c4 11       	brne	80007fd8 <_vfprintf_r+0x7e8>
80007f58:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007f5c:	40 3a       	lddsp	r10,sp[0xc]
80007f5e:	58 0a       	cp.w	r10,0
80007f60:	c1 90       	breq	80007f92 <_vfprintf_r+0x7a2>
80007f62:	10 36       	cp.w	r6,r8
80007f64:	c6 45       	brlt	8000802c <_vfprintf_r+0x83c>
80007f66:	fa c8 f9 50 	sub	r8,sp,-1712
80007f6a:	1a d8       	st.w	--sp,r8
80007f6c:	fa c8 fa b8 	sub	r8,sp,-1352
80007f70:	1a d8       	st.w	--sp,r8
80007f72:	fa c8 fb b4 	sub	r8,sp,-1100
80007f76:	0c 9b       	mov	r11,r6
80007f78:	1a d8       	st.w	--sp,r8
80007f7a:	04 9a       	mov	r10,r2
80007f7c:	fa c8 f9 40 	sub	r8,sp,-1728
80007f80:	fa c9 ff b4 	sub	r9,sp,-76
80007f84:	08 9c       	mov	r12,r4
80007f86:	fe b0 fa 9d 	rcall	800074c0 <get_arg>
80007f8a:	2f dd       	sub	sp,-12
80007f8c:	78 16       	ld.w	r6,r12[0x4]
80007f8e:	50 76       	stdsp	sp[0x1c],r6
80007f90:	c4 88       	rjmp	80008020 <_vfprintf_r+0x830>
80007f92:	2f f7       	sub	r7,-1
80007f94:	10 39       	cp.w	r9,r8
80007f96:	c0 c4       	brge	80007fae <_vfprintf_r+0x7be>
80007f98:	fa ce f9 44 	sub	lr,sp,-1724
80007f9c:	fc 06 00 36 	add	r6,lr,r6<<0x3
80007fa0:	ec fc fd 8c 	ld.w	r12,r6[-628]
80007fa4:	50 7c       	stdsp	sp[0x1c],r12
80007fa6:	ec f6 fd 88 	ld.w	r6,r6[-632]
80007faa:	50 56       	stdsp	sp[0x14],r6
80007fac:	c6 68       	rjmp	80008078 <_vfprintf_r+0x888>
80007fae:	41 09       	lddsp	r9,sp[0x40]
80007fb0:	59 f8       	cp.w	r8,31
80007fb2:	e0 89 00 10 	brgt	80007fd2 <_vfprintf_r+0x7e2>
80007fb6:	f2 ca ff f8 	sub	r10,r9,-8
80007fba:	72 1b       	ld.w	r11,r9[0x4]
80007fbc:	51 0a       	stdsp	sp[0x40],r10
80007fbe:	72 09       	ld.w	r9,r9[0x0]
80007fc0:	fa ca f9 44 	sub	r10,sp,-1724
80007fc4:	50 7b       	stdsp	sp[0x1c],r11
80007fc6:	50 59       	stdsp	sp[0x14],r9
80007fc8:	f4 08 00 39 	add	r9,r10,r8<<0x3
80007fcc:	40 5b       	lddsp	r11,sp[0x14]
80007fce:	40 7a       	lddsp	r10,sp[0x1c]
80007fd0:	c4 78       	rjmp	8000805e <_vfprintf_r+0x86e>
80007fd2:	72 18       	ld.w	r8,r9[0x4]
80007fd4:	50 78       	stdsp	sp[0x1c],r8
80007fd6:	c4 c8       	rjmp	8000806e <_vfprintf_r+0x87e>
80007fd8:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007fdc:	40 3e       	lddsp	lr,sp[0xc]
80007fde:	58 0e       	cp.w	lr,0
80007fe0:	c2 30       	breq	80008026 <_vfprintf_r+0x836>
80007fe2:	10 36       	cp.w	r6,r8
80007fe4:	c0 94       	brge	80007ff6 <_vfprintf_r+0x806>
80007fe6:	fa cc f9 44 	sub	r12,sp,-1724
80007fea:	f8 06 00 36 	add	r6,r12,r6<<0x3
80007fee:	ec fb fd 8c 	ld.w	r11,r6[-628]
80007ff2:	50 7b       	stdsp	sp[0x1c],r11
80007ff4:	cd 9b       	rjmp	80007fa6 <_vfprintf_r+0x7b6>
80007ff6:	fa c8 f9 50 	sub	r8,sp,-1712
80007ffa:	1a d8       	st.w	--sp,r8
80007ffc:	fa c8 fa b8 	sub	r8,sp,-1352
80008000:	04 9a       	mov	r10,r2
80008002:	1a d8       	st.w	--sp,r8
80008004:	fa c8 fb b4 	sub	r8,sp,-1100
80008008:	0c 9b       	mov	r11,r6
8000800a:	1a d8       	st.w	--sp,r8
8000800c:	08 9c       	mov	r12,r4
8000800e:	fa c8 f9 40 	sub	r8,sp,-1728
80008012:	fa c9 ff b4 	sub	r9,sp,-76
80008016:	fe b0 fa 55 	rcall	800074c0 <get_arg>
8000801a:	2f dd       	sub	sp,-12
8000801c:	78 1a       	ld.w	r10,r12[0x4]
8000801e:	50 7a       	stdsp	sp[0x1c],r10
80008020:	78 0c       	ld.w	r12,r12[0x0]
80008022:	50 5c       	stdsp	sp[0x14],r12
80008024:	c2 a8       	rjmp	80008078 <_vfprintf_r+0x888>
80008026:	2f f7       	sub	r7,-1
80008028:	10 39       	cp.w	r9,r8
8000802a:	c0 94       	brge	8000803c <_vfprintf_r+0x84c>
8000802c:	fa c9 f9 44 	sub	r9,sp,-1724
80008030:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008034:	ec f8 fd 8c 	ld.w	r8,r6[-628]
80008038:	50 78       	stdsp	sp[0x1c],r8
8000803a:	cb 6b       	rjmp	80007fa6 <_vfprintf_r+0x7b6>
8000803c:	41 09       	lddsp	r9,sp[0x40]
8000803e:	59 f8       	cp.w	r8,31
80008040:	e0 89 00 15 	brgt	8000806a <_vfprintf_r+0x87a>
80008044:	f2 ca ff f8 	sub	r10,r9,-8
80008048:	72 16       	ld.w	r6,r9[0x4]
8000804a:	72 09       	ld.w	r9,r9[0x0]
8000804c:	51 0a       	stdsp	sp[0x40],r10
8000804e:	50 59       	stdsp	sp[0x14],r9
80008050:	fa ce f9 44 	sub	lr,sp,-1724
80008054:	50 76       	stdsp	sp[0x1c],r6
80008056:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000805a:	40 5b       	lddsp	r11,sp[0x14]
8000805c:	0c 9a       	mov	r10,r6
8000805e:	f2 eb fd 88 	st.d	r9[-632],r10
80008062:	2f f8       	sub	r8,-1
80008064:	fb 48 06 b4 	st.w	sp[1716],r8
80008068:	c0 88       	rjmp	80008078 <_vfprintf_r+0x888>
8000806a:	72 1c       	ld.w	r12,r9[0x4]
8000806c:	50 7c       	stdsp	sp[0x1c],r12
8000806e:	f2 c8 ff f8 	sub	r8,r9,-8
80008072:	51 08       	stdsp	sp[0x40],r8
80008074:	72 09       	ld.w	r9,r9[0x0]
80008076:	50 59       	stdsp	sp[0x14],r9
80008078:	40 5b       	lddsp	r11,sp[0x14]
8000807a:	40 7a       	lddsp	r10,sp[0x1c]
8000807c:	e0 a0 1c de 	rcall	8000ba38 <__isinfd>
80008080:	18 96       	mov	r6,r12
80008082:	c1 70       	breq	800080b0 <_vfprintf_r+0x8c0>
80008084:	30 08       	mov	r8,0
80008086:	30 09       	mov	r9,0
80008088:	40 5b       	lddsp	r11,sp[0x14]
8000808a:	40 7a       	lddsp	r10,sp[0x1c]
8000808c:	e0 a0 21 cc 	rcall	8000c424 <__avr32_f64_cmp_lt>
80008090:	c0 40       	breq	80008098 <_vfprintf_r+0x8a8>
80008092:	32 d8       	mov	r8,45
80008094:	fb 68 06 bb 	st.b	sp[1723],r8
80008098:	fe c8 b0 e4 	sub	r8,pc,-20252
8000809c:	fe c6 b0 e4 	sub	r6,pc,-20252
800080a0:	a7 d5       	cbr	r5,0x7
800080a2:	e0 40 00 47 	cp.w	r0,71
800080a6:	f0 06 17 a0 	movle	r6,r8
800080aa:	30 32       	mov	r2,3
800080ac:	e0 8f 06 ce 	bral	80008e48 <_vfprintf_r+0x1658>
800080b0:	40 5b       	lddsp	r11,sp[0x14]
800080b2:	40 7a       	lddsp	r10,sp[0x1c]
800080b4:	e0 a0 1c d7 	rcall	8000ba62 <__isnand>
800080b8:	c0 e0       	breq	800080d4 <_vfprintf_r+0x8e4>
800080ba:	50 26       	stdsp	sp[0x8],r6
800080bc:	fe c8 b1 00 	sub	r8,pc,-20224
800080c0:	fe c6 b1 00 	sub	r6,pc,-20224
800080c4:	a7 d5       	cbr	r5,0x7
800080c6:	e0 40 00 47 	cp.w	r0,71
800080ca:	f0 06 17 a0 	movle	r6,r8
800080ce:	30 32       	mov	r2,3
800080d0:	e0 8f 06 c2 	bral	80008e54 <_vfprintf_r+0x1664>
800080d4:	40 2a       	lddsp	r10,sp[0x8]
800080d6:	5b fa       	cp.w	r10,-1
800080d8:	c0 41       	brne	800080e0 <_vfprintf_r+0x8f0>
800080da:	30 69       	mov	r9,6
800080dc:	50 29       	stdsp	sp[0x8],r9
800080de:	c1 18       	rjmp	80008100 <_vfprintf_r+0x910>
800080e0:	e0 40 00 47 	cp.w	r0,71
800080e4:	5f 09       	sreq	r9
800080e6:	e0 40 00 67 	cp.w	r0,103
800080ea:	5f 08       	sreq	r8
800080ec:	f3 e8 10 08 	or	r8,r9,r8
800080f0:	f8 08 18 00 	cp.b	r8,r12
800080f4:	c0 60       	breq	80008100 <_vfprintf_r+0x910>
800080f6:	40 28       	lddsp	r8,sp[0x8]
800080f8:	58 08       	cp.w	r8,0
800080fa:	f9 b8 00 01 	moveq	r8,1
800080fe:	50 28       	stdsp	sp[0x8],r8
80008100:	40 78       	lddsp	r8,sp[0x1c]
80008102:	40 59       	lddsp	r9,sp[0x14]
80008104:	fa e9 06 94 	st.d	sp[1684],r8
80008108:	a9 a5       	sbr	r5,0x8
8000810a:	fa f8 06 94 	ld.w	r8,sp[1684]
8000810e:	58 08       	cp.w	r8,0
80008110:	c0 65       	brlt	8000811c <_vfprintf_r+0x92c>
80008112:	40 5e       	lddsp	lr,sp[0x14]
80008114:	30 0c       	mov	r12,0
80008116:	50 6e       	stdsp	sp[0x18],lr
80008118:	50 9c       	stdsp	sp[0x24],r12
8000811a:	c0 78       	rjmp	80008128 <_vfprintf_r+0x938>
8000811c:	40 5b       	lddsp	r11,sp[0x14]
8000811e:	32 da       	mov	r10,45
80008120:	ee 1b 80 00 	eorh	r11,0x8000
80008124:	50 9a       	stdsp	sp[0x24],r10
80008126:	50 6b       	stdsp	sp[0x18],r11
80008128:	e0 40 00 46 	cp.w	r0,70
8000812c:	5f 09       	sreq	r9
8000812e:	e0 40 00 66 	cp.w	r0,102
80008132:	5f 08       	sreq	r8
80008134:	f3 e8 10 08 	or	r8,r9,r8
80008138:	50 48       	stdsp	sp[0x10],r8
8000813a:	c0 40       	breq	80008142 <_vfprintf_r+0x952>
8000813c:	40 22       	lddsp	r2,sp[0x8]
8000813e:	30 39       	mov	r9,3
80008140:	c1 08       	rjmp	80008160 <_vfprintf_r+0x970>
80008142:	e0 40 00 45 	cp.w	r0,69
80008146:	5f 09       	sreq	r9
80008148:	e0 40 00 65 	cp.w	r0,101
8000814c:	5f 08       	sreq	r8
8000814e:	40 22       	lddsp	r2,sp[0x8]
80008150:	10 49       	or	r9,r8
80008152:	2f f2       	sub	r2,-1
80008154:	40 46       	lddsp	r6,sp[0x10]
80008156:	ec 09 18 00 	cp.b	r9,r6
8000815a:	fb f2 00 02 	ld.weq	r2,sp[0x8]
8000815e:	30 29       	mov	r9,2
80008160:	fa c8 f9 5c 	sub	r8,sp,-1700
80008164:	1a d8       	st.w	--sp,r8
80008166:	fa c8 f9 54 	sub	r8,sp,-1708
8000816a:	1a d8       	st.w	--sp,r8
8000816c:	fa c8 f9 4c 	sub	r8,sp,-1716
80008170:	08 9c       	mov	r12,r4
80008172:	1a d8       	st.w	--sp,r8
80008174:	04 98       	mov	r8,r2
80008176:	40 9b       	lddsp	r11,sp[0x24]
80008178:	40 aa       	lddsp	r10,sp[0x28]
8000817a:	e0 a0 0b c3 	rcall	80009900 <_dtoa_r>
8000817e:	e0 40 00 47 	cp.w	r0,71
80008182:	5f 19       	srne	r9
80008184:	e0 40 00 67 	cp.w	r0,103
80008188:	5f 18       	srne	r8
8000818a:	18 96       	mov	r6,r12
8000818c:	2f dd       	sub	sp,-12
8000818e:	f3 e8 00 08 	and	r8,r9,r8
80008192:	c0 41       	brne	8000819a <_vfprintf_r+0x9aa>
80008194:	ed b5 00 00 	bld	r5,0x0
80008198:	c3 01       	brne	800081f8 <_vfprintf_r+0xa08>
8000819a:	ec 02 00 0e 	add	lr,r6,r2
8000819e:	50 3e       	stdsp	sp[0xc],lr
800081a0:	40 4c       	lddsp	r12,sp[0x10]
800081a2:	58 0c       	cp.w	r12,0
800081a4:	c1 50       	breq	800081ce <_vfprintf_r+0x9de>
800081a6:	0d 89       	ld.ub	r9,r6[0x0]
800081a8:	33 08       	mov	r8,48
800081aa:	f0 09 18 00 	cp.b	r9,r8
800081ae:	c0 b1       	brne	800081c4 <_vfprintf_r+0x9d4>
800081b0:	30 08       	mov	r8,0
800081b2:	30 09       	mov	r9,0
800081b4:	40 6b       	lddsp	r11,sp[0x18]
800081b6:	40 7a       	lddsp	r10,sp[0x1c]
800081b8:	e0 a0 20 ef 	rcall	8000c396 <__avr32_f64_cmp_eq>
800081bc:	fb b2 00 01 	rsubeq	r2,1
800081c0:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
800081c4:	40 3b       	lddsp	r11,sp[0xc]
800081c6:	fa f8 06 ac 	ld.w	r8,sp[1708]
800081ca:	10 0b       	add	r11,r8
800081cc:	50 3b       	stdsp	sp[0xc],r11
800081ce:	40 6b       	lddsp	r11,sp[0x18]
800081d0:	30 08       	mov	r8,0
800081d2:	30 09       	mov	r9,0
800081d4:	40 7a       	lddsp	r10,sp[0x1c]
800081d6:	e0 a0 20 e0 	rcall	8000c396 <__avr32_f64_cmp_eq>
800081da:	c0 90       	breq	800081ec <_vfprintf_r+0x9fc>
800081dc:	40 3a       	lddsp	r10,sp[0xc]
800081de:	fb 4a 06 a4 	st.w	sp[1700],r10
800081e2:	c0 58       	rjmp	800081ec <_vfprintf_r+0x9fc>
800081e4:	10 c9       	st.b	r8++,r9
800081e6:	fb 48 06 a4 	st.w	sp[1700],r8
800081ea:	c0 28       	rjmp	800081ee <_vfprintf_r+0x9fe>
800081ec:	33 09       	mov	r9,48
800081ee:	fa f8 06 a4 	ld.w	r8,sp[1700]
800081f2:	40 3e       	lddsp	lr,sp[0xc]
800081f4:	1c 38       	cp.w	r8,lr
800081f6:	cf 73       	brcs	800081e4 <_vfprintf_r+0x9f4>
800081f8:	e0 40 00 47 	cp.w	r0,71
800081fc:	5f 09       	sreq	r9
800081fe:	e0 40 00 67 	cp.w	r0,103
80008202:	5f 08       	sreq	r8
80008204:	f3 e8 10 08 	or	r8,r9,r8
80008208:	fa f9 06 a4 	ld.w	r9,sp[1700]
8000820c:	0c 19       	sub	r9,r6
8000820e:	50 69       	stdsp	sp[0x18],r9
80008210:	58 08       	cp.w	r8,0
80008212:	c0 b0       	breq	80008228 <_vfprintf_r+0xa38>
80008214:	fa f8 06 ac 	ld.w	r8,sp[1708]
80008218:	5b d8       	cp.w	r8,-3
8000821a:	c0 55       	brlt	80008224 <_vfprintf_r+0xa34>
8000821c:	40 2c       	lddsp	r12,sp[0x8]
8000821e:	18 38       	cp.w	r8,r12
80008220:	e0 8a 00 6a 	brle	800082f4 <_vfprintf_r+0xb04>
80008224:	20 20       	sub	r0,2
80008226:	c0 58       	rjmp	80008230 <_vfprintf_r+0xa40>
80008228:	e0 40 00 65 	cp.w	r0,101
8000822c:	e0 89 00 46 	brgt	800082b8 <_vfprintf_r+0xac8>
80008230:	fa fb 06 ac 	ld.w	r11,sp[1708]
80008234:	fb 60 06 9c 	st.b	sp[1692],r0
80008238:	20 1b       	sub	r11,1
8000823a:	fb 4b 06 ac 	st.w	sp[1708],r11
8000823e:	c0 47       	brpl	80008246 <_vfprintf_r+0xa56>
80008240:	5c 3b       	neg	r11
80008242:	32 d8       	mov	r8,45
80008244:	c0 28       	rjmp	80008248 <_vfprintf_r+0xa58>
80008246:	32 b8       	mov	r8,43
80008248:	fb 68 06 9d 	st.b	sp[1693],r8
8000824c:	58 9b       	cp.w	r11,9
8000824e:	e0 8a 00 1d 	brle	80008288 <_vfprintf_r+0xa98>
80008252:	fa c9 fa 35 	sub	r9,sp,-1483
80008256:	30 aa       	mov	r10,10
80008258:	12 98       	mov	r8,r9
8000825a:	0e 9c       	mov	r12,r7
8000825c:	0c 92       	mov	r2,r6
8000825e:	f6 0a 0c 06 	divs	r6,r11,r10
80008262:	0e 9b       	mov	r11,r7
80008264:	2d 0b       	sub	r11,-48
80008266:	10 fb       	st.b	--r8,r11
80008268:	0c 9b       	mov	r11,r6
8000826a:	58 96       	cp.w	r6,9
8000826c:	fe 99 ff f9 	brgt	8000825e <_vfprintf_r+0xa6e>
80008270:	2d 0b       	sub	r11,-48
80008272:	18 97       	mov	r7,r12
80008274:	04 96       	mov	r6,r2
80008276:	10 fb       	st.b	--r8,r11
80008278:	fa ca f9 62 	sub	r10,sp,-1694
8000827c:	c0 38       	rjmp	80008282 <_vfprintf_r+0xa92>
8000827e:	11 3b       	ld.ub	r11,r8++
80008280:	14 cb       	st.b	r10++,r11
80008282:	12 38       	cp.w	r8,r9
80008284:	cf d3       	brcs	8000827e <_vfprintf_r+0xa8e>
80008286:	c0 98       	rjmp	80008298 <_vfprintf_r+0xaa8>
80008288:	2d 0b       	sub	r11,-48
8000828a:	33 08       	mov	r8,48
8000828c:	fb 6b 06 9f 	st.b	sp[1695],r11
80008290:	fb 68 06 9e 	st.b	sp[1694],r8
80008294:	fa ca f9 60 	sub	r10,sp,-1696
80008298:	fa c8 f9 64 	sub	r8,sp,-1692
8000829c:	f4 08 01 08 	sub	r8,r10,r8
800082a0:	50 e8       	stdsp	sp[0x38],r8
800082a2:	10 92       	mov	r2,r8
800082a4:	40 6b       	lddsp	r11,sp[0x18]
800082a6:	16 02       	add	r2,r11
800082a8:	58 1b       	cp.w	r11,1
800082aa:	e0 89 00 05 	brgt	800082b4 <_vfprintf_r+0xac4>
800082ae:	ed b5 00 00 	bld	r5,0x0
800082b2:	c3 51       	brne	8000831c <_vfprintf_r+0xb2c>
800082b4:	2f f2       	sub	r2,-1
800082b6:	c3 38       	rjmp	8000831c <_vfprintf_r+0xb2c>
800082b8:	e0 40 00 66 	cp.w	r0,102
800082bc:	c1 c1       	brne	800082f4 <_vfprintf_r+0xb04>
800082be:	fa f2 06 ac 	ld.w	r2,sp[1708]
800082c2:	58 02       	cp.w	r2,0
800082c4:	e0 8a 00 0c 	brle	800082dc <_vfprintf_r+0xaec>
800082c8:	40 2a       	lddsp	r10,sp[0x8]
800082ca:	58 0a       	cp.w	r10,0
800082cc:	c0 41       	brne	800082d4 <_vfprintf_r+0xae4>
800082ce:	ed b5 00 00 	bld	r5,0x0
800082d2:	c2 51       	brne	8000831c <_vfprintf_r+0xb2c>
800082d4:	2f f2       	sub	r2,-1
800082d6:	40 29       	lddsp	r9,sp[0x8]
800082d8:	12 02       	add	r2,r9
800082da:	c0 b8       	rjmp	800082f0 <_vfprintf_r+0xb00>
800082dc:	40 28       	lddsp	r8,sp[0x8]
800082de:	58 08       	cp.w	r8,0
800082e0:	c0 61       	brne	800082ec <_vfprintf_r+0xafc>
800082e2:	ed b5 00 00 	bld	r5,0x0
800082e6:	c0 30       	breq	800082ec <_vfprintf_r+0xafc>
800082e8:	30 12       	mov	r2,1
800082ea:	c1 98       	rjmp	8000831c <_vfprintf_r+0xb2c>
800082ec:	40 22       	lddsp	r2,sp[0x8]
800082ee:	2f e2       	sub	r2,-2
800082f0:	36 60       	mov	r0,102
800082f2:	c1 58       	rjmp	8000831c <_vfprintf_r+0xb2c>
800082f4:	fa f2 06 ac 	ld.w	r2,sp[1708]
800082f8:	40 6e       	lddsp	lr,sp[0x18]
800082fa:	1c 32       	cp.w	r2,lr
800082fc:	c0 65       	brlt	80008308 <_vfprintf_r+0xb18>
800082fe:	ed b5 00 00 	bld	r5,0x0
80008302:	f7 b2 00 ff 	subeq	r2,-1
80008306:	c0 a8       	rjmp	8000831a <_vfprintf_r+0xb2a>
80008308:	e4 08 11 02 	rsub	r8,r2,2
8000830c:	40 6c       	lddsp	r12,sp[0x18]
8000830e:	58 02       	cp.w	r2,0
80008310:	f0 02 17 a0 	movle	r2,r8
80008314:	f9 b2 09 01 	movgt	r2,1
80008318:	18 02       	add	r2,r12
8000831a:	36 70       	mov	r0,103
8000831c:	40 9b       	lddsp	r11,sp[0x24]
8000831e:	58 0b       	cp.w	r11,0
80008320:	e0 80 05 94 	breq	80008e48 <_vfprintf_r+0x1658>
80008324:	32 d8       	mov	r8,45
80008326:	fb 68 06 bb 	st.b	sp[1723],r8
8000832a:	e0 8f 05 93 	bral	80008e50 <_vfprintf_r+0x1660>
8000832e:	50 a7       	stdsp	sp[0x28],r7
80008330:	04 94       	mov	r4,r2
80008332:	0c 97       	mov	r7,r6
80008334:	02 92       	mov	r2,r1
80008336:	06 96       	mov	r6,r3
80008338:	40 41       	lddsp	r1,sp[0x10]
8000833a:	40 93       	lddsp	r3,sp[0x24]
8000833c:	0e 99       	mov	r9,r7
8000833e:	ed b5 00 05 	bld	r5,0x5
80008342:	c4 81       	brne	800083d2 <_vfprintf_r+0xbe2>
80008344:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008348:	40 3e       	lddsp	lr,sp[0xc]
8000834a:	58 0e       	cp.w	lr,0
8000834c:	c1 d0       	breq	80008386 <_vfprintf_r+0xb96>
8000834e:	10 36       	cp.w	r6,r8
80008350:	c0 64       	brge	8000835c <_vfprintf_r+0xb6c>
80008352:	fa cc f9 44 	sub	r12,sp,-1724
80008356:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000835a:	c1 d8       	rjmp	80008394 <_vfprintf_r+0xba4>
8000835c:	fa c8 f9 50 	sub	r8,sp,-1712
80008360:	1a d8       	st.w	--sp,r8
80008362:	fa c8 fa b8 	sub	r8,sp,-1352
80008366:	04 9a       	mov	r10,r2
80008368:	1a d8       	st.w	--sp,r8
8000836a:	fa c8 fb b4 	sub	r8,sp,-1100
8000836e:	0c 9b       	mov	r11,r6
80008370:	1a d8       	st.w	--sp,r8
80008372:	08 9c       	mov	r12,r4
80008374:	fa c8 f9 40 	sub	r8,sp,-1728
80008378:	fa c9 ff b4 	sub	r9,sp,-76
8000837c:	fe b0 f8 a2 	rcall	800074c0 <get_arg>
80008380:	2f dd       	sub	sp,-12
80008382:	78 0a       	ld.w	r10,r12[0x0]
80008384:	c2 08       	rjmp	800083c4 <_vfprintf_r+0xbd4>
80008386:	2f f7       	sub	r7,-1
80008388:	10 39       	cp.w	r9,r8
8000838a:	c0 84       	brge	8000839a <_vfprintf_r+0xbaa>
8000838c:	fa cb f9 44 	sub	r11,sp,-1724
80008390:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008394:	ec fa fd 88 	ld.w	r10,r6[-632]
80008398:	c1 68       	rjmp	800083c4 <_vfprintf_r+0xbd4>
8000839a:	41 09       	lddsp	r9,sp[0x40]
8000839c:	59 f8       	cp.w	r8,31
8000839e:	e0 89 00 10 	brgt	800083be <_vfprintf_r+0xbce>
800083a2:	f2 ca ff fc 	sub	r10,r9,-4
800083a6:	51 0a       	stdsp	sp[0x40],r10
800083a8:	fa c6 f9 44 	sub	r6,sp,-1724
800083ac:	72 0a       	ld.w	r10,r9[0x0]
800083ae:	ec 08 00 39 	add	r9,r6,r8<<0x3
800083b2:	f3 4a fd 88 	st.w	r9[-632],r10
800083b6:	2f f8       	sub	r8,-1
800083b8:	fb 48 06 b4 	st.w	sp[1716],r8
800083bc:	c0 48       	rjmp	800083c4 <_vfprintf_r+0xbd4>
800083be:	72 0a       	ld.w	r10,r9[0x0]
800083c0:	2f c9       	sub	r9,-4
800083c2:	51 09       	stdsp	sp[0x40],r9
800083c4:	40 be       	lddsp	lr,sp[0x2c]
800083c6:	1c 98       	mov	r8,lr
800083c8:	95 1e       	st.w	r10[0x4],lr
800083ca:	bf 58       	asr	r8,0x1f
800083cc:	95 08       	st.w	r10[0x0],r8
800083ce:	fe 9f fa 9f 	bral	8000790c <_vfprintf_r+0x11c>
800083d2:	ed b5 00 04 	bld	r5,0x4
800083d6:	c4 80       	breq	80008466 <_vfprintf_r+0xc76>
800083d8:	e2 15 00 40 	andl	r5,0x40,COH
800083dc:	c4 50       	breq	80008466 <_vfprintf_r+0xc76>
800083de:	fa f8 06 b4 	ld.w	r8,sp[1716]
800083e2:	40 3c       	lddsp	r12,sp[0xc]
800083e4:	58 0c       	cp.w	r12,0
800083e6:	c1 d0       	breq	80008420 <_vfprintf_r+0xc30>
800083e8:	10 36       	cp.w	r6,r8
800083ea:	c0 64       	brge	800083f6 <_vfprintf_r+0xc06>
800083ec:	fa cb f9 44 	sub	r11,sp,-1724
800083f0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800083f4:	c1 d8       	rjmp	8000842e <_vfprintf_r+0xc3e>
800083f6:	fa c8 f9 50 	sub	r8,sp,-1712
800083fa:	1a d8       	st.w	--sp,r8
800083fc:	fa c8 fa b8 	sub	r8,sp,-1352
80008400:	04 9a       	mov	r10,r2
80008402:	1a d8       	st.w	--sp,r8
80008404:	fa c8 fb b4 	sub	r8,sp,-1100
80008408:	0c 9b       	mov	r11,r6
8000840a:	1a d8       	st.w	--sp,r8
8000840c:	08 9c       	mov	r12,r4
8000840e:	fa c8 f9 40 	sub	r8,sp,-1728
80008412:	fa c9 ff b4 	sub	r9,sp,-76
80008416:	fe b0 f8 55 	rcall	800074c0 <get_arg>
8000841a:	2f dd       	sub	sp,-12
8000841c:	78 0a       	ld.w	r10,r12[0x0]
8000841e:	c2 08       	rjmp	8000845e <_vfprintf_r+0xc6e>
80008420:	2f f7       	sub	r7,-1
80008422:	10 39       	cp.w	r9,r8
80008424:	c0 84       	brge	80008434 <_vfprintf_r+0xc44>
80008426:	fa ca f9 44 	sub	r10,sp,-1724
8000842a:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000842e:	ec fa fd 88 	ld.w	r10,r6[-632]
80008432:	c1 68       	rjmp	8000845e <_vfprintf_r+0xc6e>
80008434:	41 09       	lddsp	r9,sp[0x40]
80008436:	59 f8       	cp.w	r8,31
80008438:	e0 89 00 10 	brgt	80008458 <_vfprintf_r+0xc68>
8000843c:	f2 ca ff fc 	sub	r10,r9,-4
80008440:	51 0a       	stdsp	sp[0x40],r10
80008442:	fa c6 f9 44 	sub	r6,sp,-1724
80008446:	72 0a       	ld.w	r10,r9[0x0]
80008448:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000844c:	f3 4a fd 88 	st.w	r9[-632],r10
80008450:	2f f8       	sub	r8,-1
80008452:	fb 48 06 b4 	st.w	sp[1716],r8
80008456:	c0 48       	rjmp	8000845e <_vfprintf_r+0xc6e>
80008458:	72 0a       	ld.w	r10,r9[0x0]
8000845a:	2f c9       	sub	r9,-4
8000845c:	51 09       	stdsp	sp[0x40],r9
8000845e:	40 be       	lddsp	lr,sp[0x2c]
80008460:	b4 0e       	st.h	r10[0x0],lr
80008462:	fe 9f fa 55 	bral	8000790c <_vfprintf_r+0x11c>
80008466:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000846a:	40 3c       	lddsp	r12,sp[0xc]
8000846c:	58 0c       	cp.w	r12,0
8000846e:	c1 d0       	breq	800084a8 <_vfprintf_r+0xcb8>
80008470:	10 36       	cp.w	r6,r8
80008472:	c0 64       	brge	8000847e <_vfprintf_r+0xc8e>
80008474:	fa cb f9 44 	sub	r11,sp,-1724
80008478:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000847c:	c1 d8       	rjmp	800084b6 <_vfprintf_r+0xcc6>
8000847e:	fa c8 f9 50 	sub	r8,sp,-1712
80008482:	1a d8       	st.w	--sp,r8
80008484:	fa c8 fa b8 	sub	r8,sp,-1352
80008488:	04 9a       	mov	r10,r2
8000848a:	1a d8       	st.w	--sp,r8
8000848c:	fa c8 fb b4 	sub	r8,sp,-1100
80008490:	0c 9b       	mov	r11,r6
80008492:	1a d8       	st.w	--sp,r8
80008494:	08 9c       	mov	r12,r4
80008496:	fa c8 f9 40 	sub	r8,sp,-1728
8000849a:	fa c9 ff b4 	sub	r9,sp,-76
8000849e:	fe b0 f8 11 	rcall	800074c0 <get_arg>
800084a2:	2f dd       	sub	sp,-12
800084a4:	78 0a       	ld.w	r10,r12[0x0]
800084a6:	c2 08       	rjmp	800084e6 <_vfprintf_r+0xcf6>
800084a8:	2f f7       	sub	r7,-1
800084aa:	10 39       	cp.w	r9,r8
800084ac:	c0 84       	brge	800084bc <_vfprintf_r+0xccc>
800084ae:	fa ca f9 44 	sub	r10,sp,-1724
800084b2:	f4 06 00 36 	add	r6,r10,r6<<0x3
800084b6:	ec fa fd 88 	ld.w	r10,r6[-632]
800084ba:	c1 68       	rjmp	800084e6 <_vfprintf_r+0xcf6>
800084bc:	41 09       	lddsp	r9,sp[0x40]
800084be:	59 f8       	cp.w	r8,31
800084c0:	e0 89 00 10 	brgt	800084e0 <_vfprintf_r+0xcf0>
800084c4:	f2 ca ff fc 	sub	r10,r9,-4
800084c8:	51 0a       	stdsp	sp[0x40],r10
800084ca:	fa c6 f9 44 	sub	r6,sp,-1724
800084ce:	72 0a       	ld.w	r10,r9[0x0]
800084d0:	ec 08 00 39 	add	r9,r6,r8<<0x3
800084d4:	f3 4a fd 88 	st.w	r9[-632],r10
800084d8:	2f f8       	sub	r8,-1
800084da:	fb 48 06 b4 	st.w	sp[1716],r8
800084de:	c0 48       	rjmp	800084e6 <_vfprintf_r+0xcf6>
800084e0:	72 0a       	ld.w	r10,r9[0x0]
800084e2:	2f c9       	sub	r9,-4
800084e4:	51 09       	stdsp	sp[0x40],r9
800084e6:	40 be       	lddsp	lr,sp[0x2c]
800084e8:	95 0e       	st.w	r10[0x0],lr
800084ea:	fe 9f fa 11 	bral	8000790c <_vfprintf_r+0x11c>
800084ee:	50 a7       	stdsp	sp[0x28],r7
800084f0:	50 80       	stdsp	sp[0x20],r0
800084f2:	0c 97       	mov	r7,r6
800084f4:	04 94       	mov	r4,r2
800084f6:	06 96       	mov	r6,r3
800084f8:	02 92       	mov	r2,r1
800084fa:	40 93       	lddsp	r3,sp[0x24]
800084fc:	10 90       	mov	r0,r8
800084fe:	40 41       	lddsp	r1,sp[0x10]
80008500:	a5 a5       	sbr	r5,0x4
80008502:	c0 a8       	rjmp	80008516 <_vfprintf_r+0xd26>
80008504:	50 a7       	stdsp	sp[0x28],r7
80008506:	50 80       	stdsp	sp[0x20],r0
80008508:	0c 97       	mov	r7,r6
8000850a:	04 94       	mov	r4,r2
8000850c:	06 96       	mov	r6,r3
8000850e:	02 92       	mov	r2,r1
80008510:	40 93       	lddsp	r3,sp[0x24]
80008512:	10 90       	mov	r0,r8
80008514:	40 41       	lddsp	r1,sp[0x10]
80008516:	ed b5 00 05 	bld	r5,0x5
8000851a:	c5 d1       	brne	800085d4 <_vfprintf_r+0xde4>
8000851c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008520:	40 3c       	lddsp	r12,sp[0xc]
80008522:	58 0c       	cp.w	r12,0
80008524:	c2 60       	breq	80008570 <_vfprintf_r+0xd80>
80008526:	10 36       	cp.w	r6,r8
80008528:	c0 a4       	brge	8000853c <_vfprintf_r+0xd4c>
8000852a:	fa cb f9 44 	sub	r11,sp,-1724
8000852e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008532:	ec e8 fd 88 	ld.d	r8,r6[-632]
80008536:	fa e9 00 00 	st.d	sp[0],r8
8000853a:	c1 88       	rjmp	8000856a <_vfprintf_r+0xd7a>
8000853c:	fa c8 f9 50 	sub	r8,sp,-1712
80008540:	1a d8       	st.w	--sp,r8
80008542:	fa c8 fa b8 	sub	r8,sp,-1352
80008546:	04 9a       	mov	r10,r2
80008548:	1a d8       	st.w	--sp,r8
8000854a:	0c 9b       	mov	r11,r6
8000854c:	fa c8 fb b4 	sub	r8,sp,-1100
80008550:	08 9c       	mov	r12,r4
80008552:	1a d8       	st.w	--sp,r8
80008554:	fa c8 f9 40 	sub	r8,sp,-1728
80008558:	fa c9 ff b4 	sub	r9,sp,-76
8000855c:	fe b0 f7 b2 	rcall	800074c0 <get_arg>
80008560:	2f dd       	sub	sp,-12
80008562:	f8 ea 00 00 	ld.d	r10,r12[0]
80008566:	fa eb 00 00 	st.d	sp[0],r10
8000856a:	30 08       	mov	r8,0
8000856c:	e0 8f 03 de 	bral	80008d28 <_vfprintf_r+0x1538>
80008570:	ee ca ff ff 	sub	r10,r7,-1
80008574:	10 37       	cp.w	r7,r8
80008576:	c0 b4       	brge	8000858c <_vfprintf_r+0xd9c>
80008578:	fa c9 f9 44 	sub	r9,sp,-1724
8000857c:	14 97       	mov	r7,r10
8000857e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008582:	ec ea fd 88 	ld.d	r10,r6[-632]
80008586:	fa eb 00 00 	st.d	sp[0],r10
8000858a:	c1 88       	rjmp	800085ba <_vfprintf_r+0xdca>
8000858c:	41 09       	lddsp	r9,sp[0x40]
8000858e:	59 f8       	cp.w	r8,31
80008590:	e0 89 00 18 	brgt	800085c0 <_vfprintf_r+0xdd0>
80008594:	f2 e6 00 00 	ld.d	r6,r9[0]
80008598:	f2 cb ff f8 	sub	r11,r9,-8
8000859c:	fa e7 00 00 	st.d	sp[0],r6
800085a0:	51 0b       	stdsp	sp[0x40],r11
800085a2:	fa c6 f9 44 	sub	r6,sp,-1724
800085a6:	ec 08 00 39 	add	r9,r6,r8<<0x3
800085aa:	fa e6 00 00 	ld.d	r6,sp[0]
800085ae:	f2 e7 fd 88 	st.d	r9[-632],r6
800085b2:	2f f8       	sub	r8,-1
800085b4:	14 97       	mov	r7,r10
800085b6:	fb 48 06 b4 	st.w	sp[1716],r8
800085ba:	40 38       	lddsp	r8,sp[0xc]
800085bc:	e0 8f 03 b6 	bral	80008d28 <_vfprintf_r+0x1538>
800085c0:	f2 e6 00 00 	ld.d	r6,r9[0]
800085c4:	40 38       	lddsp	r8,sp[0xc]
800085c6:	fa e7 00 00 	st.d	sp[0],r6
800085ca:	2f 89       	sub	r9,-8
800085cc:	14 97       	mov	r7,r10
800085ce:	51 09       	stdsp	sp[0x40],r9
800085d0:	e0 8f 03 ac 	bral	80008d28 <_vfprintf_r+0x1538>
800085d4:	ed b5 00 04 	bld	r5,0x4
800085d8:	c1 61       	brne	80008604 <_vfprintf_r+0xe14>
800085da:	fa f8 06 b4 	ld.w	r8,sp[1716]
800085de:	40 3e       	lddsp	lr,sp[0xc]
800085e0:	58 0e       	cp.w	lr,0
800085e2:	c0 80       	breq	800085f2 <_vfprintf_r+0xe02>
800085e4:	10 36       	cp.w	r6,r8
800085e6:	c6 74       	brge	800086b4 <_vfprintf_r+0xec4>
800085e8:	fa cc f9 44 	sub	r12,sp,-1724
800085ec:	f8 06 00 36 	add	r6,r12,r6<<0x3
800085f0:	c8 08       	rjmp	800086f0 <_vfprintf_r+0xf00>
800085f2:	ee ca ff ff 	sub	r10,r7,-1
800085f6:	10 37       	cp.w	r7,r8
800085f8:	c7 f4       	brge	800086f6 <_vfprintf_r+0xf06>
800085fa:	fa cb f9 44 	sub	r11,sp,-1724
800085fe:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008602:	c7 68       	rjmp	800086ee <_vfprintf_r+0xefe>
80008604:	ed b5 00 06 	bld	r5,0x6
80008608:	c4 a1       	brne	8000869c <_vfprintf_r+0xeac>
8000860a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000860e:	40 3c       	lddsp	r12,sp[0xc]
80008610:	58 0c       	cp.w	r12,0
80008612:	c1 d0       	breq	8000864c <_vfprintf_r+0xe5c>
80008614:	10 36       	cp.w	r6,r8
80008616:	c0 64       	brge	80008622 <_vfprintf_r+0xe32>
80008618:	fa cb f9 44 	sub	r11,sp,-1724
8000861c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008620:	c1 f8       	rjmp	8000865e <_vfprintf_r+0xe6e>
80008622:	fa c8 f9 50 	sub	r8,sp,-1712
80008626:	1a d8       	st.w	--sp,r8
80008628:	fa c8 fa b8 	sub	r8,sp,-1352
8000862c:	1a d8       	st.w	--sp,r8
8000862e:	fa c8 fb b4 	sub	r8,sp,-1100
80008632:	1a d8       	st.w	--sp,r8
80008634:	fa c8 f9 40 	sub	r8,sp,-1728
80008638:	fa c9 ff b4 	sub	r9,sp,-76
8000863c:	04 9a       	mov	r10,r2
8000863e:	0c 9b       	mov	r11,r6
80008640:	08 9c       	mov	r12,r4
80008642:	fe b0 f7 3f 	rcall	800074c0 <get_arg>
80008646:	2f dd       	sub	sp,-12
80008648:	98 18       	ld.sh	r8,r12[0x2]
8000864a:	c2 68       	rjmp	80008696 <_vfprintf_r+0xea6>
8000864c:	ee ca ff ff 	sub	r10,r7,-1
80008650:	10 37       	cp.w	r7,r8
80008652:	c0 94       	brge	80008664 <_vfprintf_r+0xe74>
80008654:	fa c9 f9 44 	sub	r9,sp,-1724
80008658:	14 97       	mov	r7,r10
8000865a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000865e:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80008662:	c1 a8       	rjmp	80008696 <_vfprintf_r+0xea6>
80008664:	41 09       	lddsp	r9,sp[0x40]
80008666:	59 f8       	cp.w	r8,31
80008668:	e0 89 00 13 	brgt	8000868e <_vfprintf_r+0xe9e>
8000866c:	f2 cb ff fc 	sub	r11,r9,-4
80008670:	51 0b       	stdsp	sp[0x40],r11
80008672:	72 09       	ld.w	r9,r9[0x0]
80008674:	fa c6 f9 44 	sub	r6,sp,-1724
80008678:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000867c:	2f f8       	sub	r8,-1
8000867e:	f7 49 fd 88 	st.w	r11[-632],r9
80008682:	fb 48 06 b4 	st.w	sp[1716],r8
80008686:	14 97       	mov	r7,r10
80008688:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000868c:	c0 58       	rjmp	80008696 <_vfprintf_r+0xea6>
8000868e:	92 18       	ld.sh	r8,r9[0x2]
80008690:	14 97       	mov	r7,r10
80008692:	2f c9       	sub	r9,-4
80008694:	51 09       	stdsp	sp[0x40],r9
80008696:	5c 78       	castu.h	r8
80008698:	50 18       	stdsp	sp[0x4],r8
8000869a:	c4 68       	rjmp	80008726 <_vfprintf_r+0xf36>
8000869c:	fa f8 06 b4 	ld.w	r8,sp[1716]
800086a0:	40 3c       	lddsp	r12,sp[0xc]
800086a2:	58 0c       	cp.w	r12,0
800086a4:	c1 d0       	breq	800086de <_vfprintf_r+0xeee>
800086a6:	10 36       	cp.w	r6,r8
800086a8:	c0 64       	brge	800086b4 <_vfprintf_r+0xec4>
800086aa:	fa cb f9 44 	sub	r11,sp,-1724
800086ae:	f6 06 00 36 	add	r6,r11,r6<<0x3
800086b2:	c1 f8       	rjmp	800086f0 <_vfprintf_r+0xf00>
800086b4:	fa c8 f9 50 	sub	r8,sp,-1712
800086b8:	1a d8       	st.w	--sp,r8
800086ba:	fa c8 fa b8 	sub	r8,sp,-1352
800086be:	0c 9b       	mov	r11,r6
800086c0:	1a d8       	st.w	--sp,r8
800086c2:	fa c8 fb b4 	sub	r8,sp,-1100
800086c6:	04 9a       	mov	r10,r2
800086c8:	1a d8       	st.w	--sp,r8
800086ca:	08 9c       	mov	r12,r4
800086cc:	fa c8 f9 40 	sub	r8,sp,-1728
800086d0:	fa c9 ff b4 	sub	r9,sp,-76
800086d4:	fe b0 f6 f6 	rcall	800074c0 <get_arg>
800086d8:	2f dd       	sub	sp,-12
800086da:	78 0b       	ld.w	r11,r12[0x0]
800086dc:	c2 48       	rjmp	80008724 <_vfprintf_r+0xf34>
800086de:	ee ca ff ff 	sub	r10,r7,-1
800086e2:	10 37       	cp.w	r7,r8
800086e4:	c0 94       	brge	800086f6 <_vfprintf_r+0xf06>
800086e6:	fa c9 f9 44 	sub	r9,sp,-1724
800086ea:	f2 06 00 36 	add	r6,r9,r6<<0x3
800086ee:	14 97       	mov	r7,r10
800086f0:	ec fb fd 88 	ld.w	r11,r6[-632]
800086f4:	c1 88       	rjmp	80008724 <_vfprintf_r+0xf34>
800086f6:	41 09       	lddsp	r9,sp[0x40]
800086f8:	59 f8       	cp.w	r8,31
800086fa:	e0 89 00 11 	brgt	8000871c <_vfprintf_r+0xf2c>
800086fe:	f2 cb ff fc 	sub	r11,r9,-4
80008702:	51 0b       	stdsp	sp[0x40],r11
80008704:	fa c6 f9 44 	sub	r6,sp,-1724
80008708:	72 0b       	ld.w	r11,r9[0x0]
8000870a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000870e:	f3 4b fd 88 	st.w	r9[-632],r11
80008712:	2f f8       	sub	r8,-1
80008714:	14 97       	mov	r7,r10
80008716:	fb 48 06 b4 	st.w	sp[1716],r8
8000871a:	c0 58       	rjmp	80008724 <_vfprintf_r+0xf34>
8000871c:	72 0b       	ld.w	r11,r9[0x0]
8000871e:	14 97       	mov	r7,r10
80008720:	2f c9       	sub	r9,-4
80008722:	51 09       	stdsp	sp[0x40],r9
80008724:	50 1b       	stdsp	sp[0x4],r11
80008726:	30 0e       	mov	lr,0
80008728:	50 0e       	stdsp	sp[0x0],lr
8000872a:	1c 98       	mov	r8,lr
8000872c:	e0 8f 02 fe 	bral	80008d28 <_vfprintf_r+0x1538>
80008730:	50 a7       	stdsp	sp[0x28],r7
80008732:	50 80       	stdsp	sp[0x20],r0
80008734:	0c 97       	mov	r7,r6
80008736:	04 94       	mov	r4,r2
80008738:	06 96       	mov	r6,r3
8000873a:	02 92       	mov	r2,r1
8000873c:	40 93       	lddsp	r3,sp[0x24]
8000873e:	40 41       	lddsp	r1,sp[0x10]
80008740:	0e 99       	mov	r9,r7
80008742:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008746:	40 3c       	lddsp	r12,sp[0xc]
80008748:	58 0c       	cp.w	r12,0
8000874a:	c1 d0       	breq	80008784 <_vfprintf_r+0xf94>
8000874c:	10 36       	cp.w	r6,r8
8000874e:	c0 64       	brge	8000875a <_vfprintf_r+0xf6a>
80008750:	fa cb f9 44 	sub	r11,sp,-1724
80008754:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008758:	c1 d8       	rjmp	80008792 <_vfprintf_r+0xfa2>
8000875a:	fa c8 f9 50 	sub	r8,sp,-1712
8000875e:	1a d8       	st.w	--sp,r8
80008760:	fa c8 fa b8 	sub	r8,sp,-1352
80008764:	1a d8       	st.w	--sp,r8
80008766:	fa c8 fb b4 	sub	r8,sp,-1100
8000876a:	1a d8       	st.w	--sp,r8
8000876c:	fa c9 ff b4 	sub	r9,sp,-76
80008770:	fa c8 f9 40 	sub	r8,sp,-1728
80008774:	04 9a       	mov	r10,r2
80008776:	0c 9b       	mov	r11,r6
80008778:	08 9c       	mov	r12,r4
8000877a:	fe b0 f6 a3 	rcall	800074c0 <get_arg>
8000877e:	2f dd       	sub	sp,-12
80008780:	78 09       	ld.w	r9,r12[0x0]
80008782:	c2 18       	rjmp	800087c4 <_vfprintf_r+0xfd4>
80008784:	2f f7       	sub	r7,-1
80008786:	10 39       	cp.w	r9,r8
80008788:	c0 84       	brge	80008798 <_vfprintf_r+0xfa8>
8000878a:	fa ca f9 44 	sub	r10,sp,-1724
8000878e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80008792:	ec f9 fd 88 	ld.w	r9,r6[-632]
80008796:	c1 78       	rjmp	800087c4 <_vfprintf_r+0xfd4>
80008798:	41 09       	lddsp	r9,sp[0x40]
8000879a:	59 f8       	cp.w	r8,31
8000879c:	e0 89 00 10 	brgt	800087bc <_vfprintf_r+0xfcc>
800087a0:	f2 ca ff fc 	sub	r10,r9,-4
800087a4:	51 0a       	stdsp	sp[0x40],r10
800087a6:	fa c6 f9 44 	sub	r6,sp,-1724
800087aa:	72 09       	ld.w	r9,r9[0x0]
800087ac:	ec 08 00 3a 	add	r10,r6,r8<<0x3
800087b0:	f5 49 fd 88 	st.w	r10[-632],r9
800087b4:	2f f8       	sub	r8,-1
800087b6:	fb 48 06 b4 	st.w	sp[1716],r8
800087ba:	c0 58       	rjmp	800087c4 <_vfprintf_r+0xfd4>
800087bc:	f2 c8 ff fc 	sub	r8,r9,-4
800087c0:	51 08       	stdsp	sp[0x40],r8
800087c2:	72 09       	ld.w	r9,r9[0x0]
800087c4:	33 08       	mov	r8,48
800087c6:	fb 68 06 b8 	st.b	sp[1720],r8
800087ca:	37 88       	mov	r8,120
800087cc:	30 0e       	mov	lr,0
800087ce:	fb 68 06 b9 	st.b	sp[1721],r8
800087d2:	fe cc b8 0e 	sub	r12,pc,-18418
800087d6:	50 19       	stdsp	sp[0x4],r9
800087d8:	a1 b5       	sbr	r5,0x1
800087da:	50 0e       	stdsp	sp[0x0],lr
800087dc:	50 dc       	stdsp	sp[0x34],r12
800087de:	30 28       	mov	r8,2
800087e0:	37 80       	mov	r0,120
800087e2:	e0 8f 02 a3 	bral	80008d28 <_vfprintf_r+0x1538>
800087e6:	50 a7       	stdsp	sp[0x28],r7
800087e8:	50 80       	stdsp	sp[0x20],r0
800087ea:	10 90       	mov	r0,r8
800087ec:	30 08       	mov	r8,0
800087ee:	fb 68 06 bb 	st.b	sp[1723],r8
800087f2:	0c 97       	mov	r7,r6
800087f4:	04 94       	mov	r4,r2
800087f6:	06 96       	mov	r6,r3
800087f8:	02 92       	mov	r2,r1
800087fa:	40 93       	lddsp	r3,sp[0x24]
800087fc:	40 41       	lddsp	r1,sp[0x10]
800087fe:	0e 99       	mov	r9,r7
80008800:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008804:	40 3b       	lddsp	r11,sp[0xc]
80008806:	58 0b       	cp.w	r11,0
80008808:	c1 d0       	breq	80008842 <_vfprintf_r+0x1052>
8000880a:	10 36       	cp.w	r6,r8
8000880c:	c0 64       	brge	80008818 <_vfprintf_r+0x1028>
8000880e:	fa ca f9 44 	sub	r10,sp,-1724
80008812:	f4 06 00 36 	add	r6,r10,r6<<0x3
80008816:	c1 d8       	rjmp	80008850 <_vfprintf_r+0x1060>
80008818:	fa c8 f9 50 	sub	r8,sp,-1712
8000881c:	1a d8       	st.w	--sp,r8
8000881e:	fa c8 fa b8 	sub	r8,sp,-1352
80008822:	1a d8       	st.w	--sp,r8
80008824:	fa c8 fb b4 	sub	r8,sp,-1100
80008828:	0c 9b       	mov	r11,r6
8000882a:	1a d8       	st.w	--sp,r8
8000882c:	04 9a       	mov	r10,r2
8000882e:	fa c8 f9 40 	sub	r8,sp,-1728
80008832:	fa c9 ff b4 	sub	r9,sp,-76
80008836:	08 9c       	mov	r12,r4
80008838:	fe b0 f6 44 	rcall	800074c0 <get_arg>
8000883c:	2f dd       	sub	sp,-12
8000883e:	78 06       	ld.w	r6,r12[0x0]
80008840:	c2 08       	rjmp	80008880 <_vfprintf_r+0x1090>
80008842:	2f f7       	sub	r7,-1
80008844:	10 39       	cp.w	r9,r8
80008846:	c0 84       	brge	80008856 <_vfprintf_r+0x1066>
80008848:	fa c9 f9 44 	sub	r9,sp,-1724
8000884c:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008850:	ec f6 fd 88 	ld.w	r6,r6[-632]
80008854:	c1 68       	rjmp	80008880 <_vfprintf_r+0x1090>
80008856:	41 09       	lddsp	r9,sp[0x40]
80008858:	59 f8       	cp.w	r8,31
8000885a:	e0 89 00 10 	brgt	8000887a <_vfprintf_r+0x108a>
8000885e:	f2 ca ff fc 	sub	r10,r9,-4
80008862:	51 0a       	stdsp	sp[0x40],r10
80008864:	72 06       	ld.w	r6,r9[0x0]
80008866:	fa ce f9 44 	sub	lr,sp,-1724
8000886a:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000886e:	f3 46 fd 88 	st.w	r9[-632],r6
80008872:	2f f8       	sub	r8,-1
80008874:	fb 48 06 b4 	st.w	sp[1716],r8
80008878:	c0 48       	rjmp	80008880 <_vfprintf_r+0x1090>
8000887a:	72 06       	ld.w	r6,r9[0x0]
8000887c:	2f c9       	sub	r9,-4
8000887e:	51 09       	stdsp	sp[0x40],r9
80008880:	40 2c       	lddsp	r12,sp[0x8]
80008882:	58 0c       	cp.w	r12,0
80008884:	c1 05       	brlt	800088a4 <_vfprintf_r+0x10b4>
80008886:	18 9a       	mov	r10,r12
80008888:	30 0b       	mov	r11,0
8000888a:	0c 9c       	mov	r12,r6
8000888c:	e0 a0 14 58 	rcall	8000b13c <memchr>
80008890:	e0 80 02 df 	breq	80008e4e <_vfprintf_r+0x165e>
80008894:	f8 06 01 02 	sub	r2,r12,r6
80008898:	40 2b       	lddsp	r11,sp[0x8]
8000889a:	16 32       	cp.w	r2,r11
8000889c:	e0 89 02 d9 	brgt	80008e4e <_vfprintf_r+0x165e>
800088a0:	e0 8f 02 d4 	bral	80008e48 <_vfprintf_r+0x1658>
800088a4:	30 0a       	mov	r10,0
800088a6:	0c 9c       	mov	r12,r6
800088a8:	50 2a       	stdsp	sp[0x8],r10
800088aa:	e0 a0 19 33 	rcall	8000bb10 <strlen>
800088ae:	18 92       	mov	r2,r12
800088b0:	e0 8f 02 d2 	bral	80008e54 <_vfprintf_r+0x1664>
800088b4:	50 a7       	stdsp	sp[0x28],r7
800088b6:	50 80       	stdsp	sp[0x20],r0
800088b8:	0c 97       	mov	r7,r6
800088ba:	04 94       	mov	r4,r2
800088bc:	06 96       	mov	r6,r3
800088be:	02 92       	mov	r2,r1
800088c0:	40 93       	lddsp	r3,sp[0x24]
800088c2:	10 90       	mov	r0,r8
800088c4:	40 41       	lddsp	r1,sp[0x10]
800088c6:	a5 a5       	sbr	r5,0x4
800088c8:	c0 a8       	rjmp	800088dc <_vfprintf_r+0x10ec>
800088ca:	50 a7       	stdsp	sp[0x28],r7
800088cc:	50 80       	stdsp	sp[0x20],r0
800088ce:	0c 97       	mov	r7,r6
800088d0:	04 94       	mov	r4,r2
800088d2:	06 96       	mov	r6,r3
800088d4:	02 92       	mov	r2,r1
800088d6:	40 93       	lddsp	r3,sp[0x24]
800088d8:	10 90       	mov	r0,r8
800088da:	40 41       	lddsp	r1,sp[0x10]
800088dc:	ed b5 00 05 	bld	r5,0x5
800088e0:	c5 61       	brne	8000898c <_vfprintf_r+0x119c>
800088e2:	fa f8 06 b4 	ld.w	r8,sp[1716]
800088e6:	40 39       	lddsp	r9,sp[0xc]
800088e8:	58 09       	cp.w	r9,0
800088ea:	c2 10       	breq	8000892c <_vfprintf_r+0x113c>
800088ec:	10 36       	cp.w	r6,r8
800088ee:	c0 74       	brge	800088fc <_vfprintf_r+0x110c>
800088f0:	fa c8 f9 44 	sub	r8,sp,-1724
800088f4:	f0 06 00 36 	add	r6,r8,r6<<0x3
800088f8:	c2 38       	rjmp	8000893e <_vfprintf_r+0x114e>
800088fa:	d7 03       	nop
800088fc:	fa c8 f9 50 	sub	r8,sp,-1712
80008900:	1a d8       	st.w	--sp,r8
80008902:	fa c8 fa b8 	sub	r8,sp,-1352
80008906:	1a d8       	st.w	--sp,r8
80008908:	fa c8 fb b4 	sub	r8,sp,-1100
8000890c:	1a d8       	st.w	--sp,r8
8000890e:	fa c8 f9 40 	sub	r8,sp,-1728
80008912:	fa c9 ff b4 	sub	r9,sp,-76
80008916:	04 9a       	mov	r10,r2
80008918:	0c 9b       	mov	r11,r6
8000891a:	08 9c       	mov	r12,r4
8000891c:	fe b0 f5 d2 	rcall	800074c0 <get_arg>
80008920:	2f dd       	sub	sp,-12
80008922:	f8 e8 00 00 	ld.d	r8,r12[0]
80008926:	fa e9 00 00 	st.d	sp[0],r8
8000892a:	c2 e8       	rjmp	80008986 <_vfprintf_r+0x1196>
8000892c:	ee ca ff ff 	sub	r10,r7,-1
80008930:	10 37       	cp.w	r7,r8
80008932:	c0 b4       	brge	80008948 <_vfprintf_r+0x1158>
80008934:	fa c8 f9 44 	sub	r8,sp,-1724
80008938:	14 97       	mov	r7,r10
8000893a:	f0 06 00 36 	add	r6,r8,r6<<0x3
8000893e:	ec ea fd 88 	ld.d	r10,r6[-632]
80008942:	fa eb 00 00 	st.d	sp[0],r10
80008946:	c2 08       	rjmp	80008986 <_vfprintf_r+0x1196>
80008948:	41 09       	lddsp	r9,sp[0x40]
8000894a:	59 f8       	cp.w	r8,31
8000894c:	e0 89 00 16 	brgt	80008978 <_vfprintf_r+0x1188>
80008950:	f2 e6 00 00 	ld.d	r6,r9[0]
80008954:	f2 cb ff f8 	sub	r11,r9,-8
80008958:	fa e7 00 00 	st.d	sp[0],r6
8000895c:	51 0b       	stdsp	sp[0x40],r11
8000895e:	fa c6 f9 44 	sub	r6,sp,-1724
80008962:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008966:	fa e6 00 00 	ld.d	r6,sp[0]
8000896a:	f2 e7 fd 88 	st.d	r9[-632],r6
8000896e:	2f f8       	sub	r8,-1
80008970:	14 97       	mov	r7,r10
80008972:	fb 48 06 b4 	st.w	sp[1716],r8
80008976:	c0 88       	rjmp	80008986 <_vfprintf_r+0x1196>
80008978:	f2 e6 00 00 	ld.d	r6,r9[0]
8000897c:	2f 89       	sub	r9,-8
8000897e:	fa e7 00 00 	st.d	sp[0],r6
80008982:	51 09       	stdsp	sp[0x40],r9
80008984:	14 97       	mov	r7,r10
80008986:	30 18       	mov	r8,1
80008988:	e0 8f 01 d0 	bral	80008d28 <_vfprintf_r+0x1538>
8000898c:	ed b5 00 04 	bld	r5,0x4
80008990:	c1 61       	brne	800089bc <_vfprintf_r+0x11cc>
80008992:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008996:	40 3e       	lddsp	lr,sp[0xc]
80008998:	58 0e       	cp.w	lr,0
8000899a:	c0 80       	breq	800089aa <_vfprintf_r+0x11ba>
8000899c:	10 36       	cp.w	r6,r8
8000899e:	c6 74       	brge	80008a6c <_vfprintf_r+0x127c>
800089a0:	fa cc f9 44 	sub	r12,sp,-1724
800089a4:	f8 06 00 36 	add	r6,r12,r6<<0x3
800089a8:	c8 08       	rjmp	80008aa8 <_vfprintf_r+0x12b8>
800089aa:	ee ca ff ff 	sub	r10,r7,-1
800089ae:	10 37       	cp.w	r7,r8
800089b0:	c7 f4       	brge	80008aae <_vfprintf_r+0x12be>
800089b2:	fa cb f9 44 	sub	r11,sp,-1724
800089b6:	f6 06 00 36 	add	r6,r11,r6<<0x3
800089ba:	c7 68       	rjmp	80008aa6 <_vfprintf_r+0x12b6>
800089bc:	ed b5 00 06 	bld	r5,0x6
800089c0:	c4 a1       	brne	80008a54 <_vfprintf_r+0x1264>
800089c2:	fa f8 06 b4 	ld.w	r8,sp[1716]
800089c6:	40 3c       	lddsp	r12,sp[0xc]
800089c8:	58 0c       	cp.w	r12,0
800089ca:	c1 d0       	breq	80008a04 <_vfprintf_r+0x1214>
800089cc:	10 36       	cp.w	r6,r8
800089ce:	c0 64       	brge	800089da <_vfprintf_r+0x11ea>
800089d0:	fa cb f9 44 	sub	r11,sp,-1724
800089d4:	f6 06 00 36 	add	r6,r11,r6<<0x3
800089d8:	c1 f8       	rjmp	80008a16 <_vfprintf_r+0x1226>
800089da:	fa c8 f9 50 	sub	r8,sp,-1712
800089de:	1a d8       	st.w	--sp,r8
800089e0:	fa c8 fa b8 	sub	r8,sp,-1352
800089e4:	1a d8       	st.w	--sp,r8
800089e6:	fa c8 fb b4 	sub	r8,sp,-1100
800089ea:	1a d8       	st.w	--sp,r8
800089ec:	fa c8 f9 40 	sub	r8,sp,-1728
800089f0:	fa c9 ff b4 	sub	r9,sp,-76
800089f4:	04 9a       	mov	r10,r2
800089f6:	0c 9b       	mov	r11,r6
800089f8:	08 9c       	mov	r12,r4
800089fa:	fe b0 f5 63 	rcall	800074c0 <get_arg>
800089fe:	2f dd       	sub	sp,-12
80008a00:	98 18       	ld.sh	r8,r12[0x2]
80008a02:	c2 68       	rjmp	80008a4e <_vfprintf_r+0x125e>
80008a04:	ee ca ff ff 	sub	r10,r7,-1
80008a08:	10 37       	cp.w	r7,r8
80008a0a:	c0 94       	brge	80008a1c <_vfprintf_r+0x122c>
80008a0c:	fa c9 f9 44 	sub	r9,sp,-1724
80008a10:	14 97       	mov	r7,r10
80008a12:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008a16:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80008a1a:	c1 a8       	rjmp	80008a4e <_vfprintf_r+0x125e>
80008a1c:	41 09       	lddsp	r9,sp[0x40]
80008a1e:	59 f8       	cp.w	r8,31
80008a20:	e0 89 00 13 	brgt	80008a46 <_vfprintf_r+0x1256>
80008a24:	f2 cb ff fc 	sub	r11,r9,-4
80008a28:	51 0b       	stdsp	sp[0x40],r11
80008a2a:	72 09       	ld.w	r9,r9[0x0]
80008a2c:	fa c6 f9 44 	sub	r6,sp,-1724
80008a30:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80008a34:	2f f8       	sub	r8,-1
80008a36:	f7 49 fd 88 	st.w	r11[-632],r9
80008a3a:	fb 48 06 b4 	st.w	sp[1716],r8
80008a3e:	14 97       	mov	r7,r10
80008a40:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80008a44:	c0 58       	rjmp	80008a4e <_vfprintf_r+0x125e>
80008a46:	92 18       	ld.sh	r8,r9[0x2]
80008a48:	14 97       	mov	r7,r10
80008a4a:	2f c9       	sub	r9,-4
80008a4c:	51 09       	stdsp	sp[0x40],r9
80008a4e:	5c 78       	castu.h	r8
80008a50:	50 18       	stdsp	sp[0x4],r8
80008a52:	c4 68       	rjmp	80008ade <_vfprintf_r+0x12ee>
80008a54:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008a58:	40 3c       	lddsp	r12,sp[0xc]
80008a5a:	58 0c       	cp.w	r12,0
80008a5c:	c1 d0       	breq	80008a96 <_vfprintf_r+0x12a6>
80008a5e:	10 36       	cp.w	r6,r8
80008a60:	c0 64       	brge	80008a6c <_vfprintf_r+0x127c>
80008a62:	fa cb f9 44 	sub	r11,sp,-1724
80008a66:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008a6a:	c1 f8       	rjmp	80008aa8 <_vfprintf_r+0x12b8>
80008a6c:	fa c8 f9 50 	sub	r8,sp,-1712
80008a70:	1a d8       	st.w	--sp,r8
80008a72:	fa c8 fa b8 	sub	r8,sp,-1352
80008a76:	0c 9b       	mov	r11,r6
80008a78:	1a d8       	st.w	--sp,r8
80008a7a:	fa c8 fb b4 	sub	r8,sp,-1100
80008a7e:	04 9a       	mov	r10,r2
80008a80:	1a d8       	st.w	--sp,r8
80008a82:	08 9c       	mov	r12,r4
80008a84:	fa c8 f9 40 	sub	r8,sp,-1728
80008a88:	fa c9 ff b4 	sub	r9,sp,-76
80008a8c:	fe b0 f5 1a 	rcall	800074c0 <get_arg>
80008a90:	2f dd       	sub	sp,-12
80008a92:	78 0b       	ld.w	r11,r12[0x0]
80008a94:	c2 48       	rjmp	80008adc <_vfprintf_r+0x12ec>
80008a96:	ee ca ff ff 	sub	r10,r7,-1
80008a9a:	10 37       	cp.w	r7,r8
80008a9c:	c0 94       	brge	80008aae <_vfprintf_r+0x12be>
80008a9e:	fa c9 f9 44 	sub	r9,sp,-1724
80008aa2:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008aa6:	14 97       	mov	r7,r10
80008aa8:	ec fb fd 88 	ld.w	r11,r6[-632]
80008aac:	c1 88       	rjmp	80008adc <_vfprintf_r+0x12ec>
80008aae:	41 09       	lddsp	r9,sp[0x40]
80008ab0:	59 f8       	cp.w	r8,31
80008ab2:	e0 89 00 11 	brgt	80008ad4 <_vfprintf_r+0x12e4>
80008ab6:	f2 cb ff fc 	sub	r11,r9,-4
80008aba:	51 0b       	stdsp	sp[0x40],r11
80008abc:	fa c6 f9 44 	sub	r6,sp,-1724
80008ac0:	72 0b       	ld.w	r11,r9[0x0]
80008ac2:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008ac6:	f3 4b fd 88 	st.w	r9[-632],r11
80008aca:	2f f8       	sub	r8,-1
80008acc:	14 97       	mov	r7,r10
80008ace:	fb 48 06 b4 	st.w	sp[1716],r8
80008ad2:	c0 58       	rjmp	80008adc <_vfprintf_r+0x12ec>
80008ad4:	72 0b       	ld.w	r11,r9[0x0]
80008ad6:	14 97       	mov	r7,r10
80008ad8:	2f c9       	sub	r9,-4
80008ada:	51 09       	stdsp	sp[0x40],r9
80008adc:	50 1b       	stdsp	sp[0x4],r11
80008ade:	30 0e       	mov	lr,0
80008ae0:	30 18       	mov	r8,1
80008ae2:	50 0e       	stdsp	sp[0x0],lr
80008ae4:	c2 29       	rjmp	80008d28 <_vfprintf_r+0x1538>
80008ae6:	50 a7       	stdsp	sp[0x28],r7
80008ae8:	50 80       	stdsp	sp[0x20],r0
80008aea:	0c 97       	mov	r7,r6
80008aec:	04 94       	mov	r4,r2
80008aee:	06 96       	mov	r6,r3
80008af0:	02 92       	mov	r2,r1
80008af2:	fe cc bb 2e 	sub	r12,pc,-17618
80008af6:	40 93       	lddsp	r3,sp[0x24]
80008af8:	10 90       	mov	r0,r8
80008afa:	40 41       	lddsp	r1,sp[0x10]
80008afc:	50 dc       	stdsp	sp[0x34],r12
80008afe:	ed b5 00 05 	bld	r5,0x5
80008b02:	c5 51       	brne	80008bac <_vfprintf_r+0x13bc>
80008b04:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008b08:	40 3b       	lddsp	r11,sp[0xc]
80008b0a:	58 0b       	cp.w	r11,0
80008b0c:	c2 20       	breq	80008b50 <_vfprintf_r+0x1360>
80008b0e:	10 36       	cp.w	r6,r8
80008b10:	c0 a4       	brge	80008b24 <_vfprintf_r+0x1334>
80008b12:	fa ca f9 44 	sub	r10,sp,-1724
80008b16:	f4 06 00 36 	add	r6,r10,r6<<0x3
80008b1a:	ec e8 fd 88 	ld.d	r8,r6[-632]
80008b1e:	fa e9 00 00 	st.d	sp[0],r8
80008b22:	cf 28       	rjmp	80008d06 <_vfprintf_r+0x1516>
80008b24:	fa c8 f9 50 	sub	r8,sp,-1712
80008b28:	1a d8       	st.w	--sp,r8
80008b2a:	fa c8 fa b8 	sub	r8,sp,-1352
80008b2e:	04 9a       	mov	r10,r2
80008b30:	1a d8       	st.w	--sp,r8
80008b32:	0c 9b       	mov	r11,r6
80008b34:	fa c8 fb b4 	sub	r8,sp,-1100
80008b38:	08 9c       	mov	r12,r4
80008b3a:	1a d8       	st.w	--sp,r8
80008b3c:	fa c8 f9 40 	sub	r8,sp,-1728
80008b40:	fa c9 ff b4 	sub	r9,sp,-76
80008b44:	fe b0 f4 be 	rcall	800074c0 <get_arg>
80008b48:	2f dd       	sub	sp,-12
80008b4a:	f8 ea 00 00 	ld.d	r10,r12[0]
80008b4e:	c0 c8       	rjmp	80008b66 <_vfprintf_r+0x1376>
80008b50:	ee ca ff ff 	sub	r10,r7,-1
80008b54:	10 37       	cp.w	r7,r8
80008b56:	c0 b4       	brge	80008b6c <_vfprintf_r+0x137c>
80008b58:	fa c9 f9 44 	sub	r9,sp,-1724
80008b5c:	14 97       	mov	r7,r10
80008b5e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008b62:	ec ea fd 88 	ld.d	r10,r6[-632]
80008b66:	fa eb 00 00 	st.d	sp[0],r10
80008b6a:	cc e8       	rjmp	80008d06 <_vfprintf_r+0x1516>
80008b6c:	41 09       	lddsp	r9,sp[0x40]
80008b6e:	59 f8       	cp.w	r8,31
80008b70:	e0 89 00 16 	brgt	80008b9c <_vfprintf_r+0x13ac>
80008b74:	f2 e6 00 00 	ld.d	r6,r9[0]
80008b78:	f2 cb ff f8 	sub	r11,r9,-8
80008b7c:	fa e7 00 00 	st.d	sp[0],r6
80008b80:	51 0b       	stdsp	sp[0x40],r11
80008b82:	fa c6 f9 44 	sub	r6,sp,-1724
80008b86:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008b8a:	fa e6 00 00 	ld.d	r6,sp[0]
80008b8e:	f2 e7 fd 88 	st.d	r9[-632],r6
80008b92:	2f f8       	sub	r8,-1
80008b94:	14 97       	mov	r7,r10
80008b96:	fb 48 06 b4 	st.w	sp[1716],r8
80008b9a:	cb 68       	rjmp	80008d06 <_vfprintf_r+0x1516>
80008b9c:	f2 e6 00 00 	ld.d	r6,r9[0]
80008ba0:	2f 89       	sub	r9,-8
80008ba2:	fa e7 00 00 	st.d	sp[0],r6
80008ba6:	51 09       	stdsp	sp[0x40],r9
80008ba8:	14 97       	mov	r7,r10
80008baa:	ca e8       	rjmp	80008d06 <_vfprintf_r+0x1516>
80008bac:	ed b5 00 04 	bld	r5,0x4
80008bb0:	c1 71       	brne	80008bde <_vfprintf_r+0x13ee>
80008bb2:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008bb6:	40 3e       	lddsp	lr,sp[0xc]
80008bb8:	58 0e       	cp.w	lr,0
80008bba:	c0 80       	breq	80008bca <_vfprintf_r+0x13da>
80008bbc:	10 36       	cp.w	r6,r8
80008bbe:	c6 94       	brge	80008c90 <_vfprintf_r+0x14a0>
80008bc0:	fa cc f9 44 	sub	r12,sp,-1724
80008bc4:	f8 06 00 36 	add	r6,r12,r6<<0x3
80008bc8:	c8 28       	rjmp	80008ccc <_vfprintf_r+0x14dc>
80008bca:	ee ca ff ff 	sub	r10,r7,-1
80008bce:	10 37       	cp.w	r7,r8
80008bd0:	e0 84 00 81 	brge	80008cd2 <_vfprintf_r+0x14e2>
80008bd4:	fa cb f9 44 	sub	r11,sp,-1724
80008bd8:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008bdc:	c7 78       	rjmp	80008cca <_vfprintf_r+0x14da>
80008bde:	ed b5 00 06 	bld	r5,0x6
80008be2:	c4 b1       	brne	80008c78 <_vfprintf_r+0x1488>
80008be4:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008be8:	40 3c       	lddsp	r12,sp[0xc]
80008bea:	58 0c       	cp.w	r12,0
80008bec:	c1 d0       	breq	80008c26 <_vfprintf_r+0x1436>
80008bee:	10 36       	cp.w	r6,r8
80008bf0:	c0 64       	brge	80008bfc <_vfprintf_r+0x140c>
80008bf2:	fa cb f9 44 	sub	r11,sp,-1724
80008bf6:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008bfa:	c1 f8       	rjmp	80008c38 <_vfprintf_r+0x1448>
80008bfc:	fa c8 f9 50 	sub	r8,sp,-1712
80008c00:	1a d8       	st.w	--sp,r8
80008c02:	fa c8 fa b8 	sub	r8,sp,-1352
80008c06:	1a d8       	st.w	--sp,r8
80008c08:	fa c8 fb b4 	sub	r8,sp,-1100
80008c0c:	1a d8       	st.w	--sp,r8
80008c0e:	fa c8 f9 40 	sub	r8,sp,-1728
80008c12:	fa c9 ff b4 	sub	r9,sp,-76
80008c16:	04 9a       	mov	r10,r2
80008c18:	0c 9b       	mov	r11,r6
80008c1a:	08 9c       	mov	r12,r4
80008c1c:	fe b0 f4 52 	rcall	800074c0 <get_arg>
80008c20:	2f dd       	sub	sp,-12
80008c22:	98 18       	ld.sh	r8,r12[0x2]
80008c24:	c2 78       	rjmp	80008c72 <_vfprintf_r+0x1482>
80008c26:	ee ca ff ff 	sub	r10,r7,-1
80008c2a:	10 37       	cp.w	r7,r8
80008c2c:	c0 a4       	brge	80008c40 <_vfprintf_r+0x1450>
80008c2e:	fa c9 f9 44 	sub	r9,sp,-1724
80008c32:	14 97       	mov	r7,r10
80008c34:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008c38:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80008c3c:	c1 b8       	rjmp	80008c72 <_vfprintf_r+0x1482>
80008c3e:	d7 03       	nop
80008c40:	41 09       	lddsp	r9,sp[0x40]
80008c42:	59 f8       	cp.w	r8,31
80008c44:	e0 89 00 13 	brgt	80008c6a <_vfprintf_r+0x147a>
80008c48:	f2 cb ff fc 	sub	r11,r9,-4
80008c4c:	51 0b       	stdsp	sp[0x40],r11
80008c4e:	72 09       	ld.w	r9,r9[0x0]
80008c50:	fa c6 f9 44 	sub	r6,sp,-1724
80008c54:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80008c58:	2f f8       	sub	r8,-1
80008c5a:	f7 49 fd 88 	st.w	r11[-632],r9
80008c5e:	fb 48 06 b4 	st.w	sp[1716],r8
80008c62:	14 97       	mov	r7,r10
80008c64:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80008c68:	c0 58       	rjmp	80008c72 <_vfprintf_r+0x1482>
80008c6a:	92 18       	ld.sh	r8,r9[0x2]
80008c6c:	14 97       	mov	r7,r10
80008c6e:	2f c9       	sub	r9,-4
80008c70:	51 09       	stdsp	sp[0x40],r9
80008c72:	5c 78       	castu.h	r8
80008c74:	50 18       	stdsp	sp[0x4],r8
80008c76:	c4 68       	rjmp	80008d02 <_vfprintf_r+0x1512>
80008c78:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008c7c:	40 3c       	lddsp	r12,sp[0xc]
80008c7e:	58 0c       	cp.w	r12,0
80008c80:	c1 d0       	breq	80008cba <_vfprintf_r+0x14ca>
80008c82:	10 36       	cp.w	r6,r8
80008c84:	c0 64       	brge	80008c90 <_vfprintf_r+0x14a0>
80008c86:	fa cb f9 44 	sub	r11,sp,-1724
80008c8a:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008c8e:	c1 f8       	rjmp	80008ccc <_vfprintf_r+0x14dc>
80008c90:	fa c8 f9 50 	sub	r8,sp,-1712
80008c94:	1a d8       	st.w	--sp,r8
80008c96:	fa c8 fa b8 	sub	r8,sp,-1352
80008c9a:	0c 9b       	mov	r11,r6
80008c9c:	1a d8       	st.w	--sp,r8
80008c9e:	fa c8 fb b4 	sub	r8,sp,-1100
80008ca2:	04 9a       	mov	r10,r2
80008ca4:	1a d8       	st.w	--sp,r8
80008ca6:	08 9c       	mov	r12,r4
80008ca8:	fa c8 f9 40 	sub	r8,sp,-1728
80008cac:	fa c9 ff b4 	sub	r9,sp,-76
80008cb0:	fe b0 f4 08 	rcall	800074c0 <get_arg>
80008cb4:	2f dd       	sub	sp,-12
80008cb6:	78 0b       	ld.w	r11,r12[0x0]
80008cb8:	c2 48       	rjmp	80008d00 <_vfprintf_r+0x1510>
80008cba:	ee ca ff ff 	sub	r10,r7,-1
80008cbe:	10 37       	cp.w	r7,r8
80008cc0:	c0 94       	brge	80008cd2 <_vfprintf_r+0x14e2>
80008cc2:	fa c9 f9 44 	sub	r9,sp,-1724
80008cc6:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008cca:	14 97       	mov	r7,r10
80008ccc:	ec fb fd 88 	ld.w	r11,r6[-632]
80008cd0:	c1 88       	rjmp	80008d00 <_vfprintf_r+0x1510>
80008cd2:	41 09       	lddsp	r9,sp[0x40]
80008cd4:	59 f8       	cp.w	r8,31
80008cd6:	e0 89 00 11 	brgt	80008cf8 <_vfprintf_r+0x1508>
80008cda:	f2 cb ff fc 	sub	r11,r9,-4
80008cde:	51 0b       	stdsp	sp[0x40],r11
80008ce0:	fa c6 f9 44 	sub	r6,sp,-1724
80008ce4:	72 0b       	ld.w	r11,r9[0x0]
80008ce6:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008cea:	f3 4b fd 88 	st.w	r9[-632],r11
80008cee:	2f f8       	sub	r8,-1
80008cf0:	14 97       	mov	r7,r10
80008cf2:	fb 48 06 b4 	st.w	sp[1716],r8
80008cf6:	c0 58       	rjmp	80008d00 <_vfprintf_r+0x1510>
80008cf8:	72 0b       	ld.w	r11,r9[0x0]
80008cfa:	14 97       	mov	r7,r10
80008cfc:	2f c9       	sub	r9,-4
80008cfe:	51 09       	stdsp	sp[0x40],r9
80008d00:	50 1b       	stdsp	sp[0x4],r11
80008d02:	30 0e       	mov	lr,0
80008d04:	50 0e       	stdsp	sp[0x0],lr
80008d06:	40 08       	lddsp	r8,sp[0x0]
80008d08:	40 1c       	lddsp	r12,sp[0x4]
80008d0a:	18 48       	or	r8,r12
80008d0c:	5f 19       	srne	r9
80008d0e:	0a 98       	mov	r8,r5
80008d10:	eb e9 00 09 	and	r9,r5,r9
80008d14:	a1 b8       	sbr	r8,0x1
80008d16:	58 09       	cp.w	r9,0
80008d18:	c0 70       	breq	80008d26 <_vfprintf_r+0x1536>
80008d1a:	10 95       	mov	r5,r8
80008d1c:	fb 60 06 b9 	st.b	sp[1721],r0
80008d20:	33 08       	mov	r8,48
80008d22:	fb 68 06 b8 	st.b	sp[1720],r8
80008d26:	30 28       	mov	r8,2
80008d28:	30 09       	mov	r9,0
80008d2a:	fb 69 06 bb 	st.b	sp[1723],r9
80008d2e:	0a 99       	mov	r9,r5
80008d30:	a7 d9       	cbr	r9,0x7
80008d32:	40 2b       	lddsp	r11,sp[0x8]
80008d34:	40 16       	lddsp	r6,sp[0x4]
80008d36:	58 0b       	cp.w	r11,0
80008d38:	5f 1a       	srne	r10
80008d3a:	f2 05 17 40 	movge	r5,r9
80008d3e:	fa c2 f9 78 	sub	r2,sp,-1672
80008d42:	40 09       	lddsp	r9,sp[0x0]
80008d44:	0c 49       	or	r9,r6
80008d46:	5f 19       	srne	r9
80008d48:	f5 e9 10 09 	or	r9,r10,r9
80008d4c:	c5 c0       	breq	80008e04 <_vfprintf_r+0x1614>
80008d4e:	30 19       	mov	r9,1
80008d50:	f2 08 18 00 	cp.b	r8,r9
80008d54:	c0 60       	breq	80008d60 <_vfprintf_r+0x1570>
80008d56:	30 29       	mov	r9,2
80008d58:	f2 08 18 00 	cp.b	r8,r9
80008d5c:	c0 41       	brne	80008d64 <_vfprintf_r+0x1574>
80008d5e:	c3 c8       	rjmp	80008dd6 <_vfprintf_r+0x15e6>
80008d60:	04 96       	mov	r6,r2
80008d62:	c3 08       	rjmp	80008dc2 <_vfprintf_r+0x15d2>
80008d64:	04 96       	mov	r6,r2
80008d66:	fa e8 00 00 	ld.d	r8,sp[0]
80008d6a:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80008d6e:	2d 0a       	sub	r10,-48
80008d70:	0c fa       	st.b	--r6,r10
80008d72:	f0 0b 16 03 	lsr	r11,r8,0x3
80008d76:	f2 0c 16 03 	lsr	r12,r9,0x3
80008d7a:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
80008d7e:	18 99       	mov	r9,r12
80008d80:	16 98       	mov	r8,r11
80008d82:	58 08       	cp.w	r8,0
80008d84:	5c 29       	cpc	r9
80008d86:	cf 21       	brne	80008d6a <_vfprintf_r+0x157a>
80008d88:	fa e9 00 00 	st.d	sp[0],r8
80008d8c:	ed b5 00 00 	bld	r5,0x0
80008d90:	c4 51       	brne	80008e1a <_vfprintf_r+0x162a>
80008d92:	33 09       	mov	r9,48
80008d94:	f2 0a 18 00 	cp.b	r10,r9
80008d98:	c4 10       	breq	80008e1a <_vfprintf_r+0x162a>
80008d9a:	0c f9       	st.b	--r6,r9
80008d9c:	c3 f8       	rjmp	80008e1a <_vfprintf_r+0x162a>
80008d9e:	fa ea 00 00 	ld.d	r10,sp[0]
80008da2:	30 a8       	mov	r8,10
80008da4:	30 09       	mov	r9,0
80008da6:	e0 a0 1c ff 	rcall	8000c7a4 <__avr32_umod64>
80008daa:	30 a8       	mov	r8,10
80008dac:	2d 0a       	sub	r10,-48
80008dae:	30 09       	mov	r9,0
80008db0:	ac 8a       	st.b	r6[0x0],r10
80008db2:	fa ea 00 00 	ld.d	r10,sp[0]
80008db6:	fe b0 f1 93 	rcall	800070dc <__avr32_udiv64>
80008dba:	16 99       	mov	r9,r11
80008dbc:	14 98       	mov	r8,r10
80008dbe:	fa e9 00 00 	st.d	sp[0],r8
80008dc2:	20 16       	sub	r6,1
80008dc4:	fa ea 00 00 	ld.d	r10,sp[0]
80008dc8:	58 9a       	cp.w	r10,9
80008dca:	5c 2b       	cpc	r11
80008dcc:	fe 9b ff e9 	brhi	80008d9e <_vfprintf_r+0x15ae>
80008dd0:	1b f8       	ld.ub	r8,sp[0x7]
80008dd2:	2d 08       	sub	r8,-48
80008dd4:	c2 08       	rjmp	80008e14 <_vfprintf_r+0x1624>
80008dd6:	04 96       	mov	r6,r2
80008dd8:	fa e8 00 00 	ld.d	r8,sp[0]
80008ddc:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
80008de0:	40 de       	lddsp	lr,sp[0x34]
80008de2:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
80008de6:	0c fa       	st.b	--r6,r10
80008de8:	f2 0b 16 04 	lsr	r11,r9,0x4
80008dec:	f0 0a 16 04 	lsr	r10,r8,0x4
80008df0:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80008df4:	16 99       	mov	r9,r11
80008df6:	14 98       	mov	r8,r10
80008df8:	58 08       	cp.w	r8,0
80008dfa:	5c 29       	cpc	r9
80008dfc:	cf 01       	brne	80008ddc <_vfprintf_r+0x15ec>
80008dfe:	fa e9 00 00 	st.d	sp[0],r8
80008e02:	c0 c8       	rjmp	80008e1a <_vfprintf_r+0x162a>
80008e04:	58 08       	cp.w	r8,0
80008e06:	c0 91       	brne	80008e18 <_vfprintf_r+0x1628>
80008e08:	ed b5 00 00 	bld	r5,0x0
80008e0c:	c0 61       	brne	80008e18 <_vfprintf_r+0x1628>
80008e0e:	fa c6 f9 79 	sub	r6,sp,-1671
80008e12:	33 08       	mov	r8,48
80008e14:	ac 88       	st.b	r6[0x0],r8
80008e16:	c0 28       	rjmp	80008e1a <_vfprintf_r+0x162a>
80008e18:	04 96       	mov	r6,r2
80008e1a:	0c 12       	sub	r2,r6
80008e1c:	c1 c8       	rjmp	80008e54 <_vfprintf_r+0x1664>
80008e1e:	50 a7       	stdsp	sp[0x28],r7
80008e20:	50 80       	stdsp	sp[0x20],r0
80008e22:	40 93       	lddsp	r3,sp[0x24]
80008e24:	0c 97       	mov	r7,r6
80008e26:	10 90       	mov	r0,r8
80008e28:	04 94       	mov	r4,r2
80008e2a:	40 41       	lddsp	r1,sp[0x10]
80008e2c:	58 08       	cp.w	r8,0
80008e2e:	e0 80 04 4f 	breq	800096cc <_vfprintf_r+0x1edc>
80008e32:	fb 68 06 60 	st.b	sp[1632],r8
80008e36:	30 0c       	mov	r12,0
80008e38:	30 08       	mov	r8,0
80008e3a:	30 12       	mov	r2,1
80008e3c:	fb 68 06 bb 	st.b	sp[1723],r8
80008e40:	50 2c       	stdsp	sp[0x8],r12
80008e42:	fa c6 f9 a0 	sub	r6,sp,-1632
80008e46:	c0 78       	rjmp	80008e54 <_vfprintf_r+0x1664>
80008e48:	30 0b       	mov	r11,0
80008e4a:	50 2b       	stdsp	sp[0x8],r11
80008e4c:	c0 48       	rjmp	80008e54 <_vfprintf_r+0x1664>
80008e4e:	40 22       	lddsp	r2,sp[0x8]
80008e50:	30 0a       	mov	r10,0
80008e52:	50 2a       	stdsp	sp[0x8],r10
80008e54:	40 29       	lddsp	r9,sp[0x8]
80008e56:	e4 09 0c 49 	max	r9,r2,r9
80008e5a:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80008e5e:	50 39       	stdsp	sp[0xc],r9
80008e60:	0a 9e       	mov	lr,r5
80008e62:	30 09       	mov	r9,0
80008e64:	e2 1e 00 02 	andl	lr,0x2,COH
80008e68:	f2 08 18 00 	cp.b	r8,r9
80008e6c:	fb f8 10 03 	ld.wne	r8,sp[0xc]
80008e70:	f7 b8 01 ff 	subne	r8,-1
80008e74:	fb f8 1a 03 	st.wne	sp[0xc],r8
80008e78:	0a 9b       	mov	r11,r5
80008e7a:	58 0e       	cp.w	lr,0
80008e7c:	fb fc 10 03 	ld.wne	r12,sp[0xc]
80008e80:	f7 bc 01 fe 	subne	r12,-2
80008e84:	fb fc 1a 03 	st.wne	sp[0xc],r12
80008e88:	e2 1b 00 84 	andl	r11,0x84,COH
80008e8c:	50 fe       	stdsp	sp[0x3c],lr
80008e8e:	50 9b       	stdsp	sp[0x24],r11
80008e90:	c4 71       	brne	80008f1e <_vfprintf_r+0x172e>
80008e92:	40 8a       	lddsp	r10,sp[0x20]
80008e94:	40 39       	lddsp	r9,sp[0xc]
80008e96:	12 1a       	sub	r10,r9
80008e98:	50 4a       	stdsp	sp[0x10],r10
80008e9a:	58 0a       	cp.w	r10,0
80008e9c:	e0 89 00 20 	brgt	80008edc <_vfprintf_r+0x16ec>
80008ea0:	c3 f8       	rjmp	80008f1e <_vfprintf_r+0x172e>
80008ea2:	2f 09       	sub	r9,-16
80008ea4:	2f f8       	sub	r8,-1
80008ea6:	fe ce be ca 	sub	lr,pc,-16694
80008eaa:	31 0c       	mov	r12,16
80008eac:	fb 49 06 90 	st.w	sp[1680],r9
80008eb0:	87 0e       	st.w	r3[0x0],lr
80008eb2:	87 1c       	st.w	r3[0x4],r12
80008eb4:	fb 48 06 8c 	st.w	sp[1676],r8
80008eb8:	58 78       	cp.w	r8,7
80008eba:	e0 89 00 04 	brgt	80008ec2 <_vfprintf_r+0x16d2>
80008ebe:	2f 83       	sub	r3,-8
80008ec0:	c0 b8       	rjmp	80008ed6 <_vfprintf_r+0x16e6>
80008ec2:	fa ca f9 78 	sub	r10,sp,-1672
80008ec6:	02 9b       	mov	r11,r1
80008ec8:	08 9c       	mov	r12,r4
80008eca:	fe b0 f4 85 	rcall	800077d4 <__sprint_r>
80008ece:	e0 81 04 10 	brne	800096ee <_vfprintf_r+0x1efe>
80008ed2:	fa c3 f9 e0 	sub	r3,sp,-1568
80008ed6:	40 4b       	lddsp	r11,sp[0x10]
80008ed8:	21 0b       	sub	r11,16
80008eda:	50 4b       	stdsp	sp[0x10],r11
80008edc:	fa f9 06 90 	ld.w	r9,sp[1680]
80008ee0:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008ee4:	fe ca bf 08 	sub	r10,pc,-16632
80008ee8:	40 4e       	lddsp	lr,sp[0x10]
80008eea:	59 0e       	cp.w	lr,16
80008eec:	fe 99 ff db 	brgt	80008ea2 <_vfprintf_r+0x16b2>
80008ef0:	1c 09       	add	r9,lr
80008ef2:	2f f8       	sub	r8,-1
80008ef4:	87 0a       	st.w	r3[0x0],r10
80008ef6:	fb 49 06 90 	st.w	sp[1680],r9
80008efa:	87 1e       	st.w	r3[0x4],lr
80008efc:	fb 48 06 8c 	st.w	sp[1676],r8
80008f00:	58 78       	cp.w	r8,7
80008f02:	e0 89 00 04 	brgt	80008f0a <_vfprintf_r+0x171a>
80008f06:	2f 83       	sub	r3,-8
80008f08:	c0 b8       	rjmp	80008f1e <_vfprintf_r+0x172e>
80008f0a:	fa ca f9 78 	sub	r10,sp,-1672
80008f0e:	02 9b       	mov	r11,r1
80008f10:	08 9c       	mov	r12,r4
80008f12:	fe b0 f4 61 	rcall	800077d4 <__sprint_r>
80008f16:	e0 81 03 ec 	brne	800096ee <_vfprintf_r+0x1efe>
80008f1a:	fa c3 f9 e0 	sub	r3,sp,-1568
80008f1e:	30 09       	mov	r9,0
80008f20:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80008f24:	f2 08 18 00 	cp.b	r8,r9
80008f28:	c1 f0       	breq	80008f66 <_vfprintf_r+0x1776>
80008f2a:	fa f8 06 90 	ld.w	r8,sp[1680]
80008f2e:	fa c9 f9 45 	sub	r9,sp,-1723
80008f32:	2f f8       	sub	r8,-1
80008f34:	87 09       	st.w	r3[0x0],r9
80008f36:	fb 48 06 90 	st.w	sp[1680],r8
80008f3a:	30 19       	mov	r9,1
80008f3c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008f40:	87 19       	st.w	r3[0x4],r9
80008f42:	2f f8       	sub	r8,-1
80008f44:	fb 48 06 8c 	st.w	sp[1676],r8
80008f48:	58 78       	cp.w	r8,7
80008f4a:	e0 89 00 04 	brgt	80008f52 <_vfprintf_r+0x1762>
80008f4e:	2f 83       	sub	r3,-8
80008f50:	c0 b8       	rjmp	80008f66 <_vfprintf_r+0x1776>
80008f52:	fa ca f9 78 	sub	r10,sp,-1672
80008f56:	02 9b       	mov	r11,r1
80008f58:	08 9c       	mov	r12,r4
80008f5a:	fe b0 f4 3d 	rcall	800077d4 <__sprint_r>
80008f5e:	e0 81 03 c8 	brne	800096ee <_vfprintf_r+0x1efe>
80008f62:	fa c3 f9 e0 	sub	r3,sp,-1568
80008f66:	40 fc       	lddsp	r12,sp[0x3c]
80008f68:	58 0c       	cp.w	r12,0
80008f6a:	c1 f0       	breq	80008fa8 <_vfprintf_r+0x17b8>
80008f6c:	fa f8 06 90 	ld.w	r8,sp[1680]
80008f70:	fa c9 f9 48 	sub	r9,sp,-1720
80008f74:	2f e8       	sub	r8,-2
80008f76:	87 09       	st.w	r3[0x0],r9
80008f78:	fb 48 06 90 	st.w	sp[1680],r8
80008f7c:	30 29       	mov	r9,2
80008f7e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008f82:	87 19       	st.w	r3[0x4],r9
80008f84:	2f f8       	sub	r8,-1
80008f86:	fb 48 06 8c 	st.w	sp[1676],r8
80008f8a:	58 78       	cp.w	r8,7
80008f8c:	e0 89 00 04 	brgt	80008f94 <_vfprintf_r+0x17a4>
80008f90:	2f 83       	sub	r3,-8
80008f92:	c0 b8       	rjmp	80008fa8 <_vfprintf_r+0x17b8>
80008f94:	fa ca f9 78 	sub	r10,sp,-1672
80008f98:	02 9b       	mov	r11,r1
80008f9a:	08 9c       	mov	r12,r4
80008f9c:	fe b0 f4 1c 	rcall	800077d4 <__sprint_r>
80008fa0:	e0 81 03 a7 	brne	800096ee <_vfprintf_r+0x1efe>
80008fa4:	fa c3 f9 e0 	sub	r3,sp,-1568
80008fa8:	40 9b       	lddsp	r11,sp[0x24]
80008faa:	e0 4b 00 80 	cp.w	r11,128
80008fae:	c4 71       	brne	8000903c <_vfprintf_r+0x184c>
80008fb0:	40 8a       	lddsp	r10,sp[0x20]
80008fb2:	40 39       	lddsp	r9,sp[0xc]
80008fb4:	12 1a       	sub	r10,r9
80008fb6:	50 4a       	stdsp	sp[0x10],r10
80008fb8:	58 0a       	cp.w	r10,0
80008fba:	e0 89 00 20 	brgt	80008ffa <_vfprintf_r+0x180a>
80008fbe:	c3 f8       	rjmp	8000903c <_vfprintf_r+0x184c>
80008fc0:	2f 09       	sub	r9,-16
80008fc2:	2f f8       	sub	r8,-1
80008fc4:	fe ce bf d8 	sub	lr,pc,-16424
80008fc8:	31 0c       	mov	r12,16
80008fca:	fb 49 06 90 	st.w	sp[1680],r9
80008fce:	87 0e       	st.w	r3[0x0],lr
80008fd0:	87 1c       	st.w	r3[0x4],r12
80008fd2:	fb 48 06 8c 	st.w	sp[1676],r8
80008fd6:	58 78       	cp.w	r8,7
80008fd8:	e0 89 00 04 	brgt	80008fe0 <_vfprintf_r+0x17f0>
80008fdc:	2f 83       	sub	r3,-8
80008fde:	c0 b8       	rjmp	80008ff4 <_vfprintf_r+0x1804>
80008fe0:	fa ca f9 78 	sub	r10,sp,-1672
80008fe4:	02 9b       	mov	r11,r1
80008fe6:	08 9c       	mov	r12,r4
80008fe8:	fe b0 f3 f6 	rcall	800077d4 <__sprint_r>
80008fec:	e0 81 03 81 	brne	800096ee <_vfprintf_r+0x1efe>
80008ff0:	fa c3 f9 e0 	sub	r3,sp,-1568
80008ff4:	40 4b       	lddsp	r11,sp[0x10]
80008ff6:	21 0b       	sub	r11,16
80008ff8:	50 4b       	stdsp	sp[0x10],r11
80008ffa:	fa f9 06 90 	ld.w	r9,sp[1680]
80008ffe:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009002:	fe ca c0 16 	sub	r10,pc,-16362
80009006:	40 4e       	lddsp	lr,sp[0x10]
80009008:	59 0e       	cp.w	lr,16
8000900a:	fe 99 ff db 	brgt	80008fc0 <_vfprintf_r+0x17d0>
8000900e:	1c 09       	add	r9,lr
80009010:	2f f8       	sub	r8,-1
80009012:	87 0a       	st.w	r3[0x0],r10
80009014:	fb 49 06 90 	st.w	sp[1680],r9
80009018:	87 1e       	st.w	r3[0x4],lr
8000901a:	fb 48 06 8c 	st.w	sp[1676],r8
8000901e:	58 78       	cp.w	r8,7
80009020:	e0 89 00 04 	brgt	80009028 <_vfprintf_r+0x1838>
80009024:	2f 83       	sub	r3,-8
80009026:	c0 b8       	rjmp	8000903c <_vfprintf_r+0x184c>
80009028:	fa ca f9 78 	sub	r10,sp,-1672
8000902c:	02 9b       	mov	r11,r1
8000902e:	08 9c       	mov	r12,r4
80009030:	fe b0 f3 d2 	rcall	800077d4 <__sprint_r>
80009034:	e0 81 03 5d 	brne	800096ee <_vfprintf_r+0x1efe>
80009038:	fa c3 f9 e0 	sub	r3,sp,-1568
8000903c:	40 2c       	lddsp	r12,sp[0x8]
8000903e:	04 1c       	sub	r12,r2
80009040:	50 2c       	stdsp	sp[0x8],r12
80009042:	58 0c       	cp.w	r12,0
80009044:	e0 89 00 20 	brgt	80009084 <_vfprintf_r+0x1894>
80009048:	c3 f8       	rjmp	800090c6 <_vfprintf_r+0x18d6>
8000904a:	2f 09       	sub	r9,-16
8000904c:	2f f8       	sub	r8,-1
8000904e:	fe cb c0 62 	sub	r11,pc,-16286
80009052:	31 0a       	mov	r10,16
80009054:	fb 49 06 90 	st.w	sp[1680],r9
80009058:	87 0b       	st.w	r3[0x0],r11
8000905a:	87 1a       	st.w	r3[0x4],r10
8000905c:	fb 48 06 8c 	st.w	sp[1676],r8
80009060:	58 78       	cp.w	r8,7
80009062:	e0 89 00 04 	brgt	8000906a <_vfprintf_r+0x187a>
80009066:	2f 83       	sub	r3,-8
80009068:	c0 b8       	rjmp	8000907e <_vfprintf_r+0x188e>
8000906a:	fa ca f9 78 	sub	r10,sp,-1672
8000906e:	02 9b       	mov	r11,r1
80009070:	08 9c       	mov	r12,r4
80009072:	fe b0 f3 b1 	rcall	800077d4 <__sprint_r>
80009076:	e0 81 03 3c 	brne	800096ee <_vfprintf_r+0x1efe>
8000907a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000907e:	40 29       	lddsp	r9,sp[0x8]
80009080:	21 09       	sub	r9,16
80009082:	50 29       	stdsp	sp[0x8],r9
80009084:	fa f9 06 90 	ld.w	r9,sp[1680]
80009088:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000908c:	fe ca c0 a0 	sub	r10,pc,-16224
80009090:	40 2e       	lddsp	lr,sp[0x8]
80009092:	59 0e       	cp.w	lr,16
80009094:	fe 99 ff db 	brgt	8000904a <_vfprintf_r+0x185a>
80009098:	1c 09       	add	r9,lr
8000909a:	2f f8       	sub	r8,-1
8000909c:	87 0a       	st.w	r3[0x0],r10
8000909e:	fb 49 06 90 	st.w	sp[1680],r9
800090a2:	87 1e       	st.w	r3[0x4],lr
800090a4:	fb 48 06 8c 	st.w	sp[1676],r8
800090a8:	58 78       	cp.w	r8,7
800090aa:	e0 89 00 04 	brgt	800090b2 <_vfprintf_r+0x18c2>
800090ae:	2f 83       	sub	r3,-8
800090b0:	c0 b8       	rjmp	800090c6 <_vfprintf_r+0x18d6>
800090b2:	fa ca f9 78 	sub	r10,sp,-1672
800090b6:	02 9b       	mov	r11,r1
800090b8:	08 9c       	mov	r12,r4
800090ba:	fe b0 f3 8d 	rcall	800077d4 <__sprint_r>
800090be:	e0 81 03 18 	brne	800096ee <_vfprintf_r+0x1efe>
800090c2:	fa c3 f9 e0 	sub	r3,sp,-1568
800090c6:	ed b5 00 08 	bld	r5,0x8
800090ca:	c0 b0       	breq	800090e0 <_vfprintf_r+0x18f0>
800090cc:	fa f8 06 90 	ld.w	r8,sp[1680]
800090d0:	87 12       	st.w	r3[0x4],r2
800090d2:	87 06       	st.w	r3[0x0],r6
800090d4:	f0 02 00 02 	add	r2,r8,r2
800090d8:	fb 42 06 90 	st.w	sp[1680],r2
800090dc:	e0 8f 01 d4 	bral	80009484 <_vfprintf_r+0x1c94>
800090e0:	e0 40 00 65 	cp.w	r0,101
800090e4:	e0 8a 01 d6 	brle	80009490 <_vfprintf_r+0x1ca0>
800090e8:	30 08       	mov	r8,0
800090ea:	30 09       	mov	r9,0
800090ec:	40 5b       	lddsp	r11,sp[0x14]
800090ee:	40 7a       	lddsp	r10,sp[0x1c]
800090f0:	e0 a0 19 53 	rcall	8000c396 <__avr32_f64_cmp_eq>
800090f4:	c7 90       	breq	800091e6 <_vfprintf_r+0x19f6>
800090f6:	fa f8 06 90 	ld.w	r8,sp[1680]
800090fa:	fe c9 c1 22 	sub	r9,pc,-16094
800090fe:	2f f8       	sub	r8,-1
80009100:	87 09       	st.w	r3[0x0],r9
80009102:	fb 48 06 90 	st.w	sp[1680],r8
80009106:	30 19       	mov	r9,1
80009108:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000910c:	87 19       	st.w	r3[0x4],r9
8000910e:	2f f8       	sub	r8,-1
80009110:	fb 48 06 8c 	st.w	sp[1676],r8
80009114:	58 78       	cp.w	r8,7
80009116:	e0 89 00 05 	brgt	80009120 <_vfprintf_r+0x1930>
8000911a:	2f 83       	sub	r3,-8
8000911c:	c0 c8       	rjmp	80009134 <_vfprintf_r+0x1944>
8000911e:	d7 03       	nop
80009120:	fa ca f9 78 	sub	r10,sp,-1672
80009124:	02 9b       	mov	r11,r1
80009126:	08 9c       	mov	r12,r4
80009128:	fe b0 f3 56 	rcall	800077d4 <__sprint_r>
8000912c:	e0 81 02 e1 	brne	800096ee <_vfprintf_r+0x1efe>
80009130:	fa c3 f9 e0 	sub	r3,sp,-1568
80009134:	fa f8 06 ac 	ld.w	r8,sp[1708]
80009138:	40 6c       	lddsp	r12,sp[0x18]
8000913a:	18 38       	cp.w	r8,r12
8000913c:	c0 55       	brlt	80009146 <_vfprintf_r+0x1956>
8000913e:	ed b5 00 00 	bld	r5,0x0
80009142:	e0 81 02 6b 	brne	80009618 <_vfprintf_r+0x1e28>
80009146:	fa f8 06 90 	ld.w	r8,sp[1680]
8000914a:	2f f8       	sub	r8,-1
8000914c:	40 cb       	lddsp	r11,sp[0x30]
8000914e:	fb 48 06 90 	st.w	sp[1680],r8
80009152:	30 19       	mov	r9,1
80009154:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009158:	87 0b       	st.w	r3[0x0],r11
8000915a:	2f f8       	sub	r8,-1
8000915c:	87 19       	st.w	r3[0x4],r9
8000915e:	fb 48 06 8c 	st.w	sp[1676],r8
80009162:	58 78       	cp.w	r8,7
80009164:	e0 89 00 04 	brgt	8000916c <_vfprintf_r+0x197c>
80009168:	2f 83       	sub	r3,-8
8000916a:	c0 b8       	rjmp	80009180 <_vfprintf_r+0x1990>
8000916c:	fa ca f9 78 	sub	r10,sp,-1672
80009170:	02 9b       	mov	r11,r1
80009172:	08 9c       	mov	r12,r4
80009174:	fe b0 f3 30 	rcall	800077d4 <__sprint_r>
80009178:	e0 81 02 bb 	brne	800096ee <_vfprintf_r+0x1efe>
8000917c:	fa c3 f9 e0 	sub	r3,sp,-1568
80009180:	40 66       	lddsp	r6,sp[0x18]
80009182:	20 16       	sub	r6,1
80009184:	58 06       	cp.w	r6,0
80009186:	e0 89 00 1d 	brgt	800091c0 <_vfprintf_r+0x19d0>
8000918a:	e0 8f 02 47 	bral	80009618 <_vfprintf_r+0x1e28>
8000918e:	2f 09       	sub	r9,-16
80009190:	2f f8       	sub	r8,-1
80009192:	fb 49 06 90 	st.w	sp[1680],r9
80009196:	87 02       	st.w	r3[0x0],r2
80009198:	87 10       	st.w	r3[0x4],r0
8000919a:	fb 48 06 8c 	st.w	sp[1676],r8
8000919e:	58 78       	cp.w	r8,7
800091a0:	e0 89 00 04 	brgt	800091a8 <_vfprintf_r+0x19b8>
800091a4:	2f 83       	sub	r3,-8
800091a6:	c0 b8       	rjmp	800091bc <_vfprintf_r+0x19cc>
800091a8:	fa ca f9 78 	sub	r10,sp,-1672
800091ac:	02 9b       	mov	r11,r1
800091ae:	08 9c       	mov	r12,r4
800091b0:	fe b0 f3 12 	rcall	800077d4 <__sprint_r>
800091b4:	e0 81 02 9d 	brne	800096ee <_vfprintf_r+0x1efe>
800091b8:	fa c3 f9 e0 	sub	r3,sp,-1568
800091bc:	21 06       	sub	r6,16
800091be:	c0 48       	rjmp	800091c6 <_vfprintf_r+0x19d6>
800091c0:	fe c2 c1 d4 	sub	r2,pc,-15916
800091c4:	31 00       	mov	r0,16
800091c6:	fa f9 06 90 	ld.w	r9,sp[1680]
800091ca:	fa f8 06 8c 	ld.w	r8,sp[1676]
800091ce:	fe ca c1 e2 	sub	r10,pc,-15902
800091d2:	59 06       	cp.w	r6,16
800091d4:	fe 99 ff dd 	brgt	8000918e <_vfprintf_r+0x199e>
800091d8:	0c 09       	add	r9,r6
800091da:	87 0a       	st.w	r3[0x0],r10
800091dc:	fb 49 06 90 	st.w	sp[1680],r9
800091e0:	2f f8       	sub	r8,-1
800091e2:	87 16       	st.w	r3[0x4],r6
800091e4:	c5 39       	rjmp	8000948a <_vfprintf_r+0x1c9a>
800091e6:	fa fa 06 ac 	ld.w	r10,sp[1708]
800091ea:	58 0a       	cp.w	r10,0
800091ec:	e0 89 00 92 	brgt	80009310 <_vfprintf_r+0x1b20>
800091f0:	fa f8 06 90 	ld.w	r8,sp[1680]
800091f4:	fe c9 c2 1c 	sub	r9,pc,-15844
800091f8:	2f f8       	sub	r8,-1
800091fa:	87 09       	st.w	r3[0x0],r9
800091fc:	fb 48 06 90 	st.w	sp[1680],r8
80009200:	30 19       	mov	r9,1
80009202:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009206:	87 19       	st.w	r3[0x4],r9
80009208:	2f f8       	sub	r8,-1
8000920a:	fb 48 06 8c 	st.w	sp[1676],r8
8000920e:	58 78       	cp.w	r8,7
80009210:	e0 89 00 04 	brgt	80009218 <_vfprintf_r+0x1a28>
80009214:	2f 83       	sub	r3,-8
80009216:	c0 b8       	rjmp	8000922c <_vfprintf_r+0x1a3c>
80009218:	fa ca f9 78 	sub	r10,sp,-1672
8000921c:	02 9b       	mov	r11,r1
8000921e:	08 9c       	mov	r12,r4
80009220:	fe b0 f2 da 	rcall	800077d4 <__sprint_r>
80009224:	e0 81 02 65 	brne	800096ee <_vfprintf_r+0x1efe>
80009228:	fa c3 f9 e0 	sub	r3,sp,-1568
8000922c:	fa f8 06 ac 	ld.w	r8,sp[1708]
80009230:	58 08       	cp.w	r8,0
80009232:	c0 81       	brne	80009242 <_vfprintf_r+0x1a52>
80009234:	40 6a       	lddsp	r10,sp[0x18]
80009236:	58 0a       	cp.w	r10,0
80009238:	c0 51       	brne	80009242 <_vfprintf_r+0x1a52>
8000923a:	ed b5 00 00 	bld	r5,0x0
8000923e:	e0 81 01 ed 	brne	80009618 <_vfprintf_r+0x1e28>
80009242:	40 c9       	lddsp	r9,sp[0x30]
80009244:	fa f8 06 90 	ld.w	r8,sp[1680]
80009248:	2f f8       	sub	r8,-1
8000924a:	87 09       	st.w	r3[0x0],r9
8000924c:	fb 48 06 90 	st.w	sp[1680],r8
80009250:	30 19       	mov	r9,1
80009252:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009256:	87 19       	st.w	r3[0x4],r9
80009258:	2f f8       	sub	r8,-1
8000925a:	fb 48 06 8c 	st.w	sp[1676],r8
8000925e:	58 78       	cp.w	r8,7
80009260:	e0 89 00 04 	brgt	80009268 <_vfprintf_r+0x1a78>
80009264:	2f 83       	sub	r3,-8
80009266:	c0 b8       	rjmp	8000927c <_vfprintf_r+0x1a8c>
80009268:	fa ca f9 78 	sub	r10,sp,-1672
8000926c:	02 9b       	mov	r11,r1
8000926e:	08 9c       	mov	r12,r4
80009270:	fe b0 f2 b2 	rcall	800077d4 <__sprint_r>
80009274:	e0 81 02 3d 	brne	800096ee <_vfprintf_r+0x1efe>
80009278:	fa c3 f9 e0 	sub	r3,sp,-1568
8000927c:	fa f2 06 ac 	ld.w	r2,sp[1708]
80009280:	5c 32       	neg	r2
80009282:	58 02       	cp.w	r2,0
80009284:	e0 89 00 1d 	brgt	800092be <_vfprintf_r+0x1ace>
80009288:	c3 d8       	rjmp	80009302 <_vfprintf_r+0x1b12>
8000928a:	2f 09       	sub	r9,-16
8000928c:	2f f8       	sub	r8,-1
8000928e:	31 0e       	mov	lr,16
80009290:	fb 49 06 90 	st.w	sp[1680],r9
80009294:	87 00       	st.w	r3[0x0],r0
80009296:	87 1e       	st.w	r3[0x4],lr
80009298:	fb 48 06 8c 	st.w	sp[1676],r8
8000929c:	58 78       	cp.w	r8,7
8000929e:	e0 89 00 04 	brgt	800092a6 <_vfprintf_r+0x1ab6>
800092a2:	2f 83       	sub	r3,-8
800092a4:	c0 b8       	rjmp	800092ba <_vfprintf_r+0x1aca>
800092a6:	fa ca f9 78 	sub	r10,sp,-1672
800092aa:	02 9b       	mov	r11,r1
800092ac:	08 9c       	mov	r12,r4
800092ae:	fe b0 f2 93 	rcall	800077d4 <__sprint_r>
800092b2:	e0 81 02 1e 	brne	800096ee <_vfprintf_r+0x1efe>
800092b6:	fa c3 f9 e0 	sub	r3,sp,-1568
800092ba:	21 02       	sub	r2,16
800092bc:	c0 38       	rjmp	800092c2 <_vfprintf_r+0x1ad2>
800092be:	fe c0 c2 d2 	sub	r0,pc,-15662
800092c2:	fa f9 06 90 	ld.w	r9,sp[1680]
800092c6:	fa f8 06 8c 	ld.w	r8,sp[1676]
800092ca:	fe ca c2 de 	sub	r10,pc,-15650
800092ce:	59 02       	cp.w	r2,16
800092d0:	fe 99 ff dd 	brgt	8000928a <_vfprintf_r+0x1a9a>
800092d4:	04 09       	add	r9,r2
800092d6:	2f f8       	sub	r8,-1
800092d8:	87 0a       	st.w	r3[0x0],r10
800092da:	fb 49 06 90 	st.w	sp[1680],r9
800092de:	87 12       	st.w	r3[0x4],r2
800092e0:	fb 48 06 8c 	st.w	sp[1676],r8
800092e4:	58 78       	cp.w	r8,7
800092e6:	e0 89 00 04 	brgt	800092ee <_vfprintf_r+0x1afe>
800092ea:	2f 83       	sub	r3,-8
800092ec:	c0 b8       	rjmp	80009302 <_vfprintf_r+0x1b12>
800092ee:	fa ca f9 78 	sub	r10,sp,-1672
800092f2:	02 9b       	mov	r11,r1
800092f4:	08 9c       	mov	r12,r4
800092f6:	fe b0 f2 6f 	rcall	800077d4 <__sprint_r>
800092fa:	e0 81 01 fa 	brne	800096ee <_vfprintf_r+0x1efe>
800092fe:	fa c3 f9 e0 	sub	r3,sp,-1568
80009302:	40 6c       	lddsp	r12,sp[0x18]
80009304:	fa f8 06 90 	ld.w	r8,sp[1680]
80009308:	87 06       	st.w	r3[0x0],r6
8000930a:	87 1c       	st.w	r3[0x4],r12
8000930c:	18 08       	add	r8,r12
8000930e:	cb 98       	rjmp	80009480 <_vfprintf_r+0x1c90>
80009310:	fa f9 06 90 	ld.w	r9,sp[1680]
80009314:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009318:	40 6b       	lddsp	r11,sp[0x18]
8000931a:	16 3a       	cp.w	r10,r11
8000931c:	c6 f5       	brlt	800093fa <_vfprintf_r+0x1c0a>
8000931e:	16 09       	add	r9,r11
80009320:	2f f8       	sub	r8,-1
80009322:	87 06       	st.w	r3[0x0],r6
80009324:	fb 49 06 90 	st.w	sp[1680],r9
80009328:	87 1b       	st.w	r3[0x4],r11
8000932a:	fb 48 06 8c 	st.w	sp[1676],r8
8000932e:	58 78       	cp.w	r8,7
80009330:	e0 89 00 04 	brgt	80009338 <_vfprintf_r+0x1b48>
80009334:	2f 83       	sub	r3,-8
80009336:	c0 b8       	rjmp	8000934c <_vfprintf_r+0x1b5c>
80009338:	fa ca f9 78 	sub	r10,sp,-1672
8000933c:	02 9b       	mov	r11,r1
8000933e:	08 9c       	mov	r12,r4
80009340:	fe b0 f2 4a 	rcall	800077d4 <__sprint_r>
80009344:	e0 81 01 d5 	brne	800096ee <_vfprintf_r+0x1efe>
80009348:	fa c3 f9 e0 	sub	r3,sp,-1568
8000934c:	fa f6 06 ac 	ld.w	r6,sp[1708]
80009350:	40 6a       	lddsp	r10,sp[0x18]
80009352:	14 16       	sub	r6,r10
80009354:	58 06       	cp.w	r6,0
80009356:	e0 89 00 1c 	brgt	8000938e <_vfprintf_r+0x1b9e>
8000935a:	c3 d8       	rjmp	800093d4 <_vfprintf_r+0x1be4>
8000935c:	2f 09       	sub	r9,-16
8000935e:	2f f8       	sub	r8,-1
80009360:	fb 49 06 90 	st.w	sp[1680],r9
80009364:	87 02       	st.w	r3[0x0],r2
80009366:	87 10       	st.w	r3[0x4],r0
80009368:	fb 48 06 8c 	st.w	sp[1676],r8
8000936c:	58 78       	cp.w	r8,7
8000936e:	e0 89 00 04 	brgt	80009376 <_vfprintf_r+0x1b86>
80009372:	2f 83       	sub	r3,-8
80009374:	c0 b8       	rjmp	8000938a <_vfprintf_r+0x1b9a>
80009376:	fa ca f9 78 	sub	r10,sp,-1672
8000937a:	02 9b       	mov	r11,r1
8000937c:	08 9c       	mov	r12,r4
8000937e:	fe b0 f2 2b 	rcall	800077d4 <__sprint_r>
80009382:	e0 81 01 b6 	brne	800096ee <_vfprintf_r+0x1efe>
80009386:	fa c3 f9 e0 	sub	r3,sp,-1568
8000938a:	21 06       	sub	r6,16
8000938c:	c0 48       	rjmp	80009394 <_vfprintf_r+0x1ba4>
8000938e:	fe c2 c3 a2 	sub	r2,pc,-15454
80009392:	31 00       	mov	r0,16
80009394:	fa f9 06 90 	ld.w	r9,sp[1680]
80009398:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000939c:	fe ca c3 b0 	sub	r10,pc,-15440
800093a0:	59 06       	cp.w	r6,16
800093a2:	fe 99 ff dd 	brgt	8000935c <_vfprintf_r+0x1b6c>
800093a6:	0c 09       	add	r9,r6
800093a8:	2f f8       	sub	r8,-1
800093aa:	87 0a       	st.w	r3[0x0],r10
800093ac:	fb 49 06 90 	st.w	sp[1680],r9
800093b0:	87 16       	st.w	r3[0x4],r6
800093b2:	fb 48 06 8c 	st.w	sp[1676],r8
800093b6:	58 78       	cp.w	r8,7
800093b8:	e0 89 00 04 	brgt	800093c0 <_vfprintf_r+0x1bd0>
800093bc:	2f 83       	sub	r3,-8
800093be:	c0 b8       	rjmp	800093d4 <_vfprintf_r+0x1be4>
800093c0:	fa ca f9 78 	sub	r10,sp,-1672
800093c4:	02 9b       	mov	r11,r1
800093c6:	08 9c       	mov	r12,r4
800093c8:	fe b0 f2 06 	rcall	800077d4 <__sprint_r>
800093cc:	e0 81 01 91 	brne	800096ee <_vfprintf_r+0x1efe>
800093d0:	fa c3 f9 e0 	sub	r3,sp,-1568
800093d4:	ed b5 00 00 	bld	r5,0x0
800093d8:	e0 81 01 20 	brne	80009618 <_vfprintf_r+0x1e28>
800093dc:	40 c9       	lddsp	r9,sp[0x30]
800093de:	fa f8 06 90 	ld.w	r8,sp[1680]
800093e2:	2f f8       	sub	r8,-1
800093e4:	87 09       	st.w	r3[0x0],r9
800093e6:	fb 48 06 90 	st.w	sp[1680],r8
800093ea:	30 19       	mov	r9,1
800093ec:	fa f8 06 8c 	ld.w	r8,sp[1676]
800093f0:	87 19       	st.w	r3[0x4],r9
800093f2:	2f f8       	sub	r8,-1
800093f4:	fb 48 06 8c 	st.w	sp[1676],r8
800093f8:	c0 29       	rjmp	800095fc <_vfprintf_r+0x1e0c>
800093fa:	14 09       	add	r9,r10
800093fc:	2f f8       	sub	r8,-1
800093fe:	fb 49 06 90 	st.w	sp[1680],r9
80009402:	87 06       	st.w	r3[0x0],r6
80009404:	87 1a       	st.w	r3[0x4],r10
80009406:	fb 48 06 8c 	st.w	sp[1676],r8
8000940a:	58 78       	cp.w	r8,7
8000940c:	e0 89 00 04 	brgt	80009414 <_vfprintf_r+0x1c24>
80009410:	2f 83       	sub	r3,-8
80009412:	c0 b8       	rjmp	80009428 <_vfprintf_r+0x1c38>
80009414:	fa ca f9 78 	sub	r10,sp,-1672
80009418:	02 9b       	mov	r11,r1
8000941a:	08 9c       	mov	r12,r4
8000941c:	fe b0 f1 dc 	rcall	800077d4 <__sprint_r>
80009420:	e0 81 01 67 	brne	800096ee <_vfprintf_r+0x1efe>
80009424:	fa c3 f9 e0 	sub	r3,sp,-1568
80009428:	40 c8       	lddsp	r8,sp[0x30]
8000942a:	87 08       	st.w	r3[0x0],r8
8000942c:	fa f8 06 90 	ld.w	r8,sp[1680]
80009430:	2f f8       	sub	r8,-1
80009432:	30 19       	mov	r9,1
80009434:	fb 48 06 90 	st.w	sp[1680],r8
80009438:	87 19       	st.w	r3[0x4],r9
8000943a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000943e:	2f f8       	sub	r8,-1
80009440:	fb 48 06 8c 	st.w	sp[1676],r8
80009444:	fa f2 06 ac 	ld.w	r2,sp[1708]
80009448:	58 78       	cp.w	r8,7
8000944a:	e0 89 00 04 	brgt	80009452 <_vfprintf_r+0x1c62>
8000944e:	2f 83       	sub	r3,-8
80009450:	c0 b8       	rjmp	80009466 <_vfprintf_r+0x1c76>
80009452:	fa ca f9 78 	sub	r10,sp,-1672
80009456:	02 9b       	mov	r11,r1
80009458:	08 9c       	mov	r12,r4
8000945a:	fe b0 f1 bd 	rcall	800077d4 <__sprint_r>
8000945e:	e0 81 01 48 	brne	800096ee <_vfprintf_r+0x1efe>
80009462:	fa c3 f9 e0 	sub	r3,sp,-1568
80009466:	04 06       	add	r6,r2
80009468:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000946c:	87 06       	st.w	r3[0x0],r6
8000946e:	fa f9 06 90 	ld.w	r9,sp[1680]
80009472:	40 66       	lddsp	r6,sp[0x18]
80009474:	40 6e       	lddsp	lr,sp[0x18]
80009476:	10 16       	sub	r6,r8
80009478:	f2 08 01 08 	sub	r8,r9,r8
8000947c:	87 16       	st.w	r3[0x4],r6
8000947e:	1c 08       	add	r8,lr
80009480:	fb 48 06 90 	st.w	sp[1680],r8
80009484:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009488:	2f f8       	sub	r8,-1
8000948a:	fb 48 06 8c 	st.w	sp[1676],r8
8000948e:	cb 78       	rjmp	800095fc <_vfprintf_r+0x1e0c>
80009490:	40 6c       	lddsp	r12,sp[0x18]
80009492:	58 1c       	cp.w	r12,1
80009494:	e0 89 00 06 	brgt	800094a0 <_vfprintf_r+0x1cb0>
80009498:	ed b5 00 00 	bld	r5,0x0
8000949c:	e0 81 00 85 	brne	800095a6 <_vfprintf_r+0x1db6>
800094a0:	fa f8 06 90 	ld.w	r8,sp[1680]
800094a4:	2f f8       	sub	r8,-1
800094a6:	30 19       	mov	r9,1
800094a8:	fb 48 06 90 	st.w	sp[1680],r8
800094ac:	87 06       	st.w	r3[0x0],r6
800094ae:	fa f8 06 8c 	ld.w	r8,sp[1676]
800094b2:	87 19       	st.w	r3[0x4],r9
800094b4:	2f f8       	sub	r8,-1
800094b6:	fb 48 06 8c 	st.w	sp[1676],r8
800094ba:	58 78       	cp.w	r8,7
800094bc:	e0 89 00 04 	brgt	800094c4 <_vfprintf_r+0x1cd4>
800094c0:	2f 83       	sub	r3,-8
800094c2:	c0 b8       	rjmp	800094d8 <_vfprintf_r+0x1ce8>
800094c4:	fa ca f9 78 	sub	r10,sp,-1672
800094c8:	02 9b       	mov	r11,r1
800094ca:	08 9c       	mov	r12,r4
800094cc:	fe b0 f1 84 	rcall	800077d4 <__sprint_r>
800094d0:	e0 81 01 0f 	brne	800096ee <_vfprintf_r+0x1efe>
800094d4:	fa c3 f9 e0 	sub	r3,sp,-1568
800094d8:	fa f8 06 90 	ld.w	r8,sp[1680]
800094dc:	2f f8       	sub	r8,-1
800094de:	40 cb       	lddsp	r11,sp[0x30]
800094e0:	fb 48 06 90 	st.w	sp[1680],r8
800094e4:	30 19       	mov	r9,1
800094e6:	fa f8 06 8c 	ld.w	r8,sp[1676]
800094ea:	87 0b       	st.w	r3[0x0],r11
800094ec:	2f f8       	sub	r8,-1
800094ee:	87 19       	st.w	r3[0x4],r9
800094f0:	fb 48 06 8c 	st.w	sp[1676],r8
800094f4:	58 78       	cp.w	r8,7
800094f6:	e0 89 00 05 	brgt	80009500 <_vfprintf_r+0x1d10>
800094fa:	2f 83       	sub	r3,-8
800094fc:	c0 c8       	rjmp	80009514 <_vfprintf_r+0x1d24>
800094fe:	d7 03       	nop
80009500:	fa ca f9 78 	sub	r10,sp,-1672
80009504:	02 9b       	mov	r11,r1
80009506:	08 9c       	mov	r12,r4
80009508:	fe b0 f1 66 	rcall	800077d4 <__sprint_r>
8000950c:	e0 81 00 f1 	brne	800096ee <_vfprintf_r+0x1efe>
80009510:	fa c3 f9 e0 	sub	r3,sp,-1568
80009514:	30 08       	mov	r8,0
80009516:	30 09       	mov	r9,0
80009518:	40 5b       	lddsp	r11,sp[0x14]
8000951a:	40 7a       	lddsp	r10,sp[0x1c]
8000951c:	e0 a0 17 3d 	rcall	8000c396 <__avr32_f64_cmp_eq>
80009520:	40 68       	lddsp	r8,sp[0x18]
80009522:	20 18       	sub	r8,1
80009524:	58 0c       	cp.w	r12,0
80009526:	c0 d1       	brne	80009540 <_vfprintf_r+0x1d50>
80009528:	2f f6       	sub	r6,-1
8000952a:	87 18       	st.w	r3[0x4],r8
8000952c:	87 06       	st.w	r3[0x0],r6
8000952e:	fa f6 06 90 	ld.w	r6,sp[1680]
80009532:	10 06       	add	r6,r8
80009534:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009538:	fb 46 06 90 	st.w	sp[1680],r6
8000953c:	2f f8       	sub	r8,-1
8000953e:	c3 18       	rjmp	800095a0 <_vfprintf_r+0x1db0>
80009540:	10 96       	mov	r6,r8
80009542:	58 08       	cp.w	r8,0
80009544:	e0 89 00 1c 	brgt	8000957c <_vfprintf_r+0x1d8c>
80009548:	c4 b8       	rjmp	800095de <_vfprintf_r+0x1dee>
8000954a:	2f 09       	sub	r9,-16
8000954c:	2f f8       	sub	r8,-1
8000954e:	fb 49 06 90 	st.w	sp[1680],r9
80009552:	87 02       	st.w	r3[0x0],r2
80009554:	87 10       	st.w	r3[0x4],r0
80009556:	fb 48 06 8c 	st.w	sp[1676],r8
8000955a:	58 78       	cp.w	r8,7
8000955c:	e0 89 00 04 	brgt	80009564 <_vfprintf_r+0x1d74>
80009560:	2f 83       	sub	r3,-8
80009562:	c0 b8       	rjmp	80009578 <_vfprintf_r+0x1d88>
80009564:	fa ca f9 78 	sub	r10,sp,-1672
80009568:	02 9b       	mov	r11,r1
8000956a:	08 9c       	mov	r12,r4
8000956c:	fe b0 f1 34 	rcall	800077d4 <__sprint_r>
80009570:	e0 81 00 bf 	brne	800096ee <_vfprintf_r+0x1efe>
80009574:	fa c3 f9 e0 	sub	r3,sp,-1568
80009578:	21 06       	sub	r6,16
8000957a:	c0 48       	rjmp	80009582 <_vfprintf_r+0x1d92>
8000957c:	fe c2 c5 90 	sub	r2,pc,-14960
80009580:	31 00       	mov	r0,16
80009582:	fa f9 06 90 	ld.w	r9,sp[1680]
80009586:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000958a:	fe ca c5 9e 	sub	r10,pc,-14946
8000958e:	59 06       	cp.w	r6,16
80009590:	fe 99 ff dd 	brgt	8000954a <_vfprintf_r+0x1d5a>
80009594:	0c 09       	add	r9,r6
80009596:	87 0a       	st.w	r3[0x0],r10
80009598:	fb 49 06 90 	st.w	sp[1680],r9
8000959c:	2f f8       	sub	r8,-1
8000959e:	87 16       	st.w	r3[0x4],r6
800095a0:	fb 48 06 8c 	st.w	sp[1676],r8
800095a4:	c0 e8       	rjmp	800095c0 <_vfprintf_r+0x1dd0>
800095a6:	fa f8 06 90 	ld.w	r8,sp[1680]
800095aa:	2f f8       	sub	r8,-1
800095ac:	30 19       	mov	r9,1
800095ae:	fb 48 06 90 	st.w	sp[1680],r8
800095b2:	87 06       	st.w	r3[0x0],r6
800095b4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800095b8:	87 19       	st.w	r3[0x4],r9
800095ba:	2f f8       	sub	r8,-1
800095bc:	fb 48 06 8c 	st.w	sp[1676],r8
800095c0:	58 78       	cp.w	r8,7
800095c2:	e0 89 00 04 	brgt	800095ca <_vfprintf_r+0x1dda>
800095c6:	2f 83       	sub	r3,-8
800095c8:	c0 b8       	rjmp	800095de <_vfprintf_r+0x1dee>
800095ca:	fa ca f9 78 	sub	r10,sp,-1672
800095ce:	02 9b       	mov	r11,r1
800095d0:	08 9c       	mov	r12,r4
800095d2:	fe b0 f1 01 	rcall	800077d4 <__sprint_r>
800095d6:	e0 81 00 8c 	brne	800096ee <_vfprintf_r+0x1efe>
800095da:	fa c3 f9 e0 	sub	r3,sp,-1568
800095de:	40 ea       	lddsp	r10,sp[0x38]
800095e0:	fa f8 06 90 	ld.w	r8,sp[1680]
800095e4:	14 08       	add	r8,r10
800095e6:	fa c9 f9 64 	sub	r9,sp,-1692
800095ea:	fb 48 06 90 	st.w	sp[1680],r8
800095ee:	87 1a       	st.w	r3[0x4],r10
800095f0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800095f4:	87 09       	st.w	r3[0x0],r9
800095f6:	2f f8       	sub	r8,-1
800095f8:	fb 48 06 8c 	st.w	sp[1676],r8
800095fc:	58 78       	cp.w	r8,7
800095fe:	e0 89 00 04 	brgt	80009606 <_vfprintf_r+0x1e16>
80009602:	2f 83       	sub	r3,-8
80009604:	c0 a8       	rjmp	80009618 <_vfprintf_r+0x1e28>
80009606:	fa ca f9 78 	sub	r10,sp,-1672
8000960a:	02 9b       	mov	r11,r1
8000960c:	08 9c       	mov	r12,r4
8000960e:	fe b0 f0 e3 	rcall	800077d4 <__sprint_r>
80009612:	c6 e1       	brne	800096ee <_vfprintf_r+0x1efe>
80009614:	fa c3 f9 e0 	sub	r3,sp,-1568
80009618:	e2 15 00 04 	andl	r5,0x4,COH
8000961c:	c3 f0       	breq	8000969a <_vfprintf_r+0x1eaa>
8000961e:	40 86       	lddsp	r6,sp[0x20]
80009620:	40 39       	lddsp	r9,sp[0xc]
80009622:	12 16       	sub	r6,r9
80009624:	58 06       	cp.w	r6,0
80009626:	e0 89 00 1a 	brgt	8000965a <_vfprintf_r+0x1e6a>
8000962a:	c3 88       	rjmp	8000969a <_vfprintf_r+0x1eaa>
8000962c:	2f 09       	sub	r9,-16
8000962e:	2f f8       	sub	r8,-1
80009630:	fb 49 06 90 	st.w	sp[1680],r9
80009634:	87 05       	st.w	r3[0x0],r5
80009636:	87 12       	st.w	r3[0x4],r2
80009638:	fb 48 06 8c 	st.w	sp[1676],r8
8000963c:	58 78       	cp.w	r8,7
8000963e:	e0 89 00 04 	brgt	80009646 <_vfprintf_r+0x1e56>
80009642:	2f 83       	sub	r3,-8
80009644:	c0 98       	rjmp	80009656 <_vfprintf_r+0x1e66>
80009646:	00 9a       	mov	r10,r0
80009648:	02 9b       	mov	r11,r1
8000964a:	08 9c       	mov	r12,r4
8000964c:	fe b0 f0 c4 	rcall	800077d4 <__sprint_r>
80009650:	c4 f1       	brne	800096ee <_vfprintf_r+0x1efe>
80009652:	fa c3 f9 e0 	sub	r3,sp,-1568
80009656:	21 06       	sub	r6,16
80009658:	c0 68       	rjmp	80009664 <_vfprintf_r+0x1e74>
8000965a:	fe c5 c6 7e 	sub	r5,pc,-14722
8000965e:	31 02       	mov	r2,16
80009660:	fa c0 f9 78 	sub	r0,sp,-1672
80009664:	fa f9 06 90 	ld.w	r9,sp[1680]
80009668:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000966c:	fe ca c6 90 	sub	r10,pc,-14704
80009670:	59 06       	cp.w	r6,16
80009672:	fe 99 ff dd 	brgt	8000962c <_vfprintf_r+0x1e3c>
80009676:	0c 09       	add	r9,r6
80009678:	2f f8       	sub	r8,-1
8000967a:	87 0a       	st.w	r3[0x0],r10
8000967c:	87 16       	st.w	r3[0x4],r6
8000967e:	fb 49 06 90 	st.w	sp[1680],r9
80009682:	fb 48 06 8c 	st.w	sp[1676],r8
80009686:	58 78       	cp.w	r8,7
80009688:	e0 8a 00 09 	brle	8000969a <_vfprintf_r+0x1eaa>
8000968c:	fa ca f9 78 	sub	r10,sp,-1672
80009690:	02 9b       	mov	r11,r1
80009692:	08 9c       	mov	r12,r4
80009694:	fe b0 f0 a0 	rcall	800077d4 <__sprint_r>
80009698:	c2 b1       	brne	800096ee <_vfprintf_r+0x1efe>
8000969a:	40 bc       	lddsp	r12,sp[0x2c]
8000969c:	40 36       	lddsp	r6,sp[0xc]
8000969e:	40 8e       	lddsp	lr,sp[0x20]
800096a0:	ec 0e 0c 48 	max	r8,r6,lr
800096a4:	10 0c       	add	r12,r8
800096a6:	50 bc       	stdsp	sp[0x2c],r12
800096a8:	fa f8 06 90 	ld.w	r8,sp[1680]
800096ac:	58 08       	cp.w	r8,0
800096ae:	c0 80       	breq	800096be <_vfprintf_r+0x1ece>
800096b0:	fa ca f9 78 	sub	r10,sp,-1672
800096b4:	02 9b       	mov	r11,r1
800096b6:	08 9c       	mov	r12,r4
800096b8:	fe b0 f0 8e 	rcall	800077d4 <__sprint_r>
800096bc:	c1 91       	brne	800096ee <_vfprintf_r+0x1efe>
800096be:	30 0b       	mov	r11,0
800096c0:	fa c3 f9 e0 	sub	r3,sp,-1568
800096c4:	fb 4b 06 8c 	st.w	sp[1676],r11
800096c8:	fe 9f f1 22 	bral	8000790c <_vfprintf_r+0x11c>
800096cc:	08 95       	mov	r5,r4
800096ce:	fa f8 06 90 	ld.w	r8,sp[1680]
800096d2:	58 08       	cp.w	r8,0
800096d4:	c0 80       	breq	800096e4 <_vfprintf_r+0x1ef4>
800096d6:	08 9c       	mov	r12,r4
800096d8:	fa ca f9 78 	sub	r10,sp,-1672
800096dc:	02 9b       	mov	r11,r1
800096de:	fe b0 f0 7b 	rcall	800077d4 <__sprint_r>
800096e2:	c0 61       	brne	800096ee <_vfprintf_r+0x1efe>
800096e4:	30 08       	mov	r8,0
800096e6:	fb 48 06 8c 	st.w	sp[1676],r8
800096ea:	c0 28       	rjmp	800096ee <_vfprintf_r+0x1efe>
800096ec:	40 41       	lddsp	r1,sp[0x10]
800096ee:	82 68       	ld.sh	r8,r1[0xc]
800096f0:	ed b8 00 06 	bld	r8,0x6
800096f4:	c0 31       	brne	800096fa <_vfprintf_r+0x1f0a>
800096f6:	3f fa       	mov	r10,-1
800096f8:	50 ba       	stdsp	sp[0x2c],r10
800096fa:	40 bc       	lddsp	r12,sp[0x2c]
800096fc:	fe 3d f9 44 	sub	sp,-1724
80009700:	d8 32       	popm	r0-r7,pc
80009702:	d7 03       	nop

80009704 <__swsetup_r>:
80009704:	d4 21       	pushm	r4-r7,lr
80009706:	e0 68 00 f8 	mov	r8,248
8000970a:	18 96       	mov	r6,r12
8000970c:	16 97       	mov	r7,r11
8000970e:	70 0c       	ld.w	r12,r8[0x0]
80009710:	58 0c       	cp.w	r12,0
80009712:	c0 60       	breq	8000971e <__swsetup_r+0x1a>
80009714:	78 68       	ld.w	r8,r12[0x18]
80009716:	58 08       	cp.w	r8,0
80009718:	c0 31       	brne	8000971e <__swsetup_r+0x1a>
8000971a:	e0 a0 07 b9 	rcall	8000a68c <__sinit>
8000971e:	fe c8 c6 12 	sub	r8,pc,-14830
80009722:	10 37       	cp.w	r7,r8
80009724:	c0 61       	brne	80009730 <__swsetup_r+0x2c>
80009726:	e0 68 00 f8 	mov	r8,248
8000972a:	70 08       	ld.w	r8,r8[0x0]
8000972c:	70 07       	ld.w	r7,r8[0x0]
8000972e:	c1 28       	rjmp	80009752 <__swsetup_r+0x4e>
80009730:	fe c8 c6 04 	sub	r8,pc,-14844
80009734:	10 37       	cp.w	r7,r8
80009736:	c0 61       	brne	80009742 <__swsetup_r+0x3e>
80009738:	e0 68 00 f8 	mov	r8,248
8000973c:	70 08       	ld.w	r8,r8[0x0]
8000973e:	70 17       	ld.w	r7,r8[0x4]
80009740:	c0 98       	rjmp	80009752 <__swsetup_r+0x4e>
80009742:	fe c8 c5 f6 	sub	r8,pc,-14858
80009746:	10 37       	cp.w	r7,r8
80009748:	c0 51       	brne	80009752 <__swsetup_r+0x4e>
8000974a:	e0 68 00 f8 	mov	r8,248
8000974e:	70 08       	ld.w	r8,r8[0x0]
80009750:	70 27       	ld.w	r7,r8[0x8]
80009752:	8e 68       	ld.sh	r8,r7[0xc]
80009754:	ed b8 00 03 	bld	r8,0x3
80009758:	c1 e0       	breq	80009794 <__swsetup_r+0x90>
8000975a:	ed b8 00 04 	bld	r8,0x4
8000975e:	c3 e1       	brne	800097da <__swsetup_r+0xd6>
80009760:	ed b8 00 02 	bld	r8,0x2
80009764:	c1 51       	brne	8000978e <__swsetup_r+0x8a>
80009766:	6e db       	ld.w	r11,r7[0x34]
80009768:	58 0b       	cp.w	r11,0
8000976a:	c0 a0       	breq	8000977e <__swsetup_r+0x7a>
8000976c:	ee c8 ff bc 	sub	r8,r7,-68
80009770:	10 3b       	cp.w	r11,r8
80009772:	c0 40       	breq	8000977a <__swsetup_r+0x76>
80009774:	0c 9c       	mov	r12,r6
80009776:	e0 a0 08 25 	rcall	8000a7c0 <_free_r>
8000977a:	30 08       	mov	r8,0
8000977c:	8f d8       	st.w	r7[0x34],r8
8000977e:	8e 68       	ld.sh	r8,r7[0xc]
80009780:	e0 18 ff db 	andl	r8,0xffdb
80009784:	ae 68       	st.h	r7[0xc],r8
80009786:	30 08       	mov	r8,0
80009788:	8f 18       	st.w	r7[0x4],r8
8000978a:	6e 48       	ld.w	r8,r7[0x10]
8000978c:	8f 08       	st.w	r7[0x0],r8
8000978e:	8e 68       	ld.sh	r8,r7[0xc]
80009790:	a3 b8       	sbr	r8,0x3
80009792:	ae 68       	st.h	r7[0xc],r8
80009794:	6e 48       	ld.w	r8,r7[0x10]
80009796:	58 08       	cp.w	r8,0
80009798:	c0 b1       	brne	800097ae <__swsetup_r+0xaa>
8000979a:	8e 68       	ld.sh	r8,r7[0xc]
8000979c:	e2 18 02 80 	andl	r8,0x280,COH
800097a0:	e0 48 02 00 	cp.w	r8,512
800097a4:	c0 50       	breq	800097ae <__swsetup_r+0xaa>
800097a6:	0c 9c       	mov	r12,r6
800097a8:	0e 9b       	mov	r11,r7
800097aa:	e0 a0 0a 4b 	rcall	8000ac40 <__smakebuf_r>
800097ae:	8e 69       	ld.sh	r9,r7[0xc]
800097b0:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
800097b4:	c0 70       	breq	800097c2 <__swsetup_r+0xbe>
800097b6:	30 08       	mov	r8,0
800097b8:	8f 28       	st.w	r7[0x8],r8
800097ba:	6e 58       	ld.w	r8,r7[0x14]
800097bc:	5c 38       	neg	r8
800097be:	8f 68       	st.w	r7[0x18],r8
800097c0:	c0 68       	rjmp	800097cc <__swsetup_r+0xc8>
800097c2:	ed b9 00 01 	bld	r9,0x1
800097c6:	ef f8 10 05 	ld.wne	r8,r7[0x14]
800097ca:	8f 28       	st.w	r7[0x8],r8
800097cc:	6e 48       	ld.w	r8,r7[0x10]
800097ce:	58 08       	cp.w	r8,0
800097d0:	c0 61       	brne	800097dc <__swsetup_r+0xd8>
800097d2:	8e 68       	ld.sh	r8,r7[0xc]
800097d4:	ed b8 00 07 	bld	r8,0x7
800097d8:	c0 21       	brne	800097dc <__swsetup_r+0xd8>
800097da:	dc 2a       	popm	r4-r7,pc,r12=-1
800097dc:	d8 2a       	popm	r4-r7,pc,r12=0
800097de:	d7 03       	nop

800097e0 <quorem>:
800097e0:	d4 31       	pushm	r0-r7,lr
800097e2:	20 2d       	sub	sp,8
800097e4:	18 97       	mov	r7,r12
800097e6:	78 48       	ld.w	r8,r12[0x10]
800097e8:	76 46       	ld.w	r6,r11[0x10]
800097ea:	0c 38       	cp.w	r8,r6
800097ec:	c0 34       	brge	800097f2 <quorem+0x12>
800097ee:	30 0c       	mov	r12,0
800097f0:	c8 58       	rjmp	800098fa <quorem+0x11a>
800097f2:	ec c2 ff fc 	sub	r2,r6,-4
800097f6:	f6 c3 ff ec 	sub	r3,r11,-20
800097fa:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
800097fe:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
80009802:	2f f9       	sub	r9,-1
80009804:	20 16       	sub	r6,1
80009806:	f8 09 0d 08 	divu	r8,r12,r9
8000980a:	f6 02 00 22 	add	r2,r11,r2<<0x2
8000980e:	ee c4 ff ec 	sub	r4,r7,-20
80009812:	10 95       	mov	r5,r8
80009814:	58 08       	cp.w	r8,0
80009816:	c4 10       	breq	80009898 <quorem+0xb8>
80009818:	30 09       	mov	r9,0
8000981a:	06 9a       	mov	r10,r3
8000981c:	08 98       	mov	r8,r4
8000981e:	12 91       	mov	r1,r9
80009820:	50 0b       	stdsp	sp[0x0],r11
80009822:	70 0e       	ld.w	lr,r8[0x0]
80009824:	b1 8e       	lsr	lr,0x10
80009826:	50 1e       	stdsp	sp[0x4],lr
80009828:	15 0e       	ld.w	lr,r10++
8000982a:	fc 00 16 10 	lsr	r0,lr,0x10
8000982e:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80009832:	ea 0e 03 41 	mac	r1,r5,lr
80009836:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
8000983a:	b1 81       	lsr	r1,0x10
8000983c:	40 1b       	lddsp	r11,sp[0x4]
8000983e:	ea 00 02 40 	mul	r0,r5,r0
80009842:	e2 00 00 00 	add	r0,r1,r0
80009846:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
8000984a:	02 1b       	sub	r11,r1
8000984c:	50 1b       	stdsp	sp[0x4],r11
8000984e:	70 0b       	ld.w	r11,r8[0x0]
80009850:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
80009854:	02 09       	add	r9,r1
80009856:	f2 0e 01 0e 	sub	lr,r9,lr
8000985a:	b0 1e       	st.h	r8[0x2],lr
8000985c:	fc 09 14 10 	asr	r9,lr,0x10
80009860:	40 1e       	lddsp	lr,sp[0x4]
80009862:	fc 09 00 09 	add	r9,lr,r9
80009866:	b0 09       	st.h	r8[0x0],r9
80009868:	e0 01 16 10 	lsr	r1,r0,0x10
8000986c:	2f c8       	sub	r8,-4
8000986e:	b1 49       	asr	r9,0x10
80009870:	04 3a       	cp.w	r10,r2
80009872:	fe 98 ff d8 	brls	80009822 <quorem+0x42>
80009876:	40 0b       	lddsp	r11,sp[0x0]
80009878:	58 0c       	cp.w	r12,0
8000987a:	c0 f1       	brne	80009898 <quorem+0xb8>
8000987c:	ec c8 ff fb 	sub	r8,r6,-5
80009880:	ee 08 00 28 	add	r8,r7,r8<<0x2
80009884:	c0 28       	rjmp	80009888 <quorem+0xa8>
80009886:	20 16       	sub	r6,1
80009888:	20 48       	sub	r8,4
8000988a:	08 38       	cp.w	r8,r4
8000988c:	e0 88 00 05 	brls	80009896 <quorem+0xb6>
80009890:	70 09       	ld.w	r9,r8[0x0]
80009892:	58 09       	cp.w	r9,0
80009894:	cf 90       	breq	80009886 <quorem+0xa6>
80009896:	8f 46       	st.w	r7[0x10],r6
80009898:	0e 9c       	mov	r12,r7
8000989a:	e0 a0 0c fb 	rcall	8000b290 <__mcmp>
8000989e:	c2 d5       	brlt	800098f8 <quorem+0x118>
800098a0:	2f f5       	sub	r5,-1
800098a2:	08 98       	mov	r8,r4
800098a4:	30 09       	mov	r9,0
800098a6:	07 0b       	ld.w	r11,r3++
800098a8:	f6 0a 16 10 	lsr	r10,r11,0x10
800098ac:	70 0c       	ld.w	r12,r8[0x0]
800098ae:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
800098b2:	f8 0e 16 10 	lsr	lr,r12,0x10
800098b6:	14 1e       	sub	lr,r10
800098b8:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
800098bc:	16 1a       	sub	r10,r11
800098be:	12 0a       	add	r10,r9
800098c0:	b0 1a       	st.h	r8[0x2],r10
800098c2:	b1 4a       	asr	r10,0x10
800098c4:	fc 0a 00 09 	add	r9,lr,r10
800098c8:	b0 09       	st.h	r8[0x0],r9
800098ca:	2f c8       	sub	r8,-4
800098cc:	b1 49       	asr	r9,0x10
800098ce:	04 33       	cp.w	r3,r2
800098d0:	fe 98 ff eb 	brls	800098a6 <quorem+0xc6>
800098d4:	ec c8 ff fb 	sub	r8,r6,-5
800098d8:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
800098dc:	58 09       	cp.w	r9,0
800098de:	c0 d1       	brne	800098f8 <quorem+0x118>
800098e0:	ee 08 00 28 	add	r8,r7,r8<<0x2
800098e4:	c0 28       	rjmp	800098e8 <quorem+0x108>
800098e6:	20 16       	sub	r6,1
800098e8:	20 48       	sub	r8,4
800098ea:	08 38       	cp.w	r8,r4
800098ec:	e0 88 00 05 	brls	800098f6 <quorem+0x116>
800098f0:	70 09       	ld.w	r9,r8[0x0]
800098f2:	58 09       	cp.w	r9,0
800098f4:	cf 90       	breq	800098e6 <quorem+0x106>
800098f6:	8f 46       	st.w	r7[0x10],r6
800098f8:	0a 9c       	mov	r12,r5
800098fa:	2f ed       	sub	sp,-8
800098fc:	d8 32       	popm	r0-r7,pc
800098fe:	d7 03       	nop

80009900 <_dtoa_r>:
80009900:	d4 31       	pushm	r0-r7,lr
80009902:	21 ad       	sub	sp,104
80009904:	fa c4 ff 74 	sub	r4,sp,-140
80009908:	18 97       	mov	r7,r12
8000990a:	16 95       	mov	r5,r11
8000990c:	68 2c       	ld.w	r12,r4[0x8]
8000990e:	50 c9       	stdsp	sp[0x30],r9
80009910:	68 16       	ld.w	r6,r4[0x4]
80009912:	68 09       	ld.w	r9,r4[0x0]
80009914:	50 e8       	stdsp	sp[0x38],r8
80009916:	14 94       	mov	r4,r10
80009918:	51 2c       	stdsp	sp[0x48],r12
8000991a:	fa e5 00 08 	st.d	sp[8],r4
8000991e:	51 59       	stdsp	sp[0x54],r9
80009920:	6e 95       	ld.w	r5,r7[0x24]
80009922:	58 05       	cp.w	r5,0
80009924:	c0 91       	brne	80009936 <_dtoa_r+0x36>
80009926:	31 0c       	mov	r12,16
80009928:	e0 a0 09 ea 	rcall	8000acfc <malloc>
8000992c:	99 35       	st.w	r12[0xc],r5
8000992e:	8f 9c       	st.w	r7[0x24],r12
80009930:	99 15       	st.w	r12[0x4],r5
80009932:	99 25       	st.w	r12[0x8],r5
80009934:	99 05       	st.w	r12[0x0],r5
80009936:	6e 99       	ld.w	r9,r7[0x24]
80009938:	72 08       	ld.w	r8,r9[0x0]
8000993a:	58 08       	cp.w	r8,0
8000993c:	c0 f0       	breq	8000995a <_dtoa_r+0x5a>
8000993e:	72 1a       	ld.w	r10,r9[0x4]
80009940:	91 1a       	st.w	r8[0x4],r10
80009942:	30 1a       	mov	r10,1
80009944:	72 19       	ld.w	r9,r9[0x4]
80009946:	f4 09 09 49 	lsl	r9,r10,r9
8000994a:	10 9b       	mov	r11,r8
8000994c:	91 29       	st.w	r8[0x8],r9
8000994e:	0e 9c       	mov	r12,r7
80009950:	e0 a0 0c ba 	rcall	8000b2c4 <_Bfree>
80009954:	6e 98       	ld.w	r8,r7[0x24]
80009956:	30 09       	mov	r9,0
80009958:	91 09       	st.w	r8[0x0],r9
8000995a:	40 28       	lddsp	r8,sp[0x8]
8000995c:	10 94       	mov	r4,r8
8000995e:	58 08       	cp.w	r8,0
80009960:	c0 64       	brge	8000996c <_dtoa_r+0x6c>
80009962:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
80009966:	50 28       	stdsp	sp[0x8],r8
80009968:	30 18       	mov	r8,1
8000996a:	c0 28       	rjmp	8000996e <_dtoa_r+0x6e>
8000996c:	30 08       	mov	r8,0
8000996e:	8d 08       	st.w	r6[0x0],r8
80009970:	fc 1c 7f f0 	movh	r12,0x7ff0
80009974:	40 26       	lddsp	r6,sp[0x8]
80009976:	0c 98       	mov	r8,r6
80009978:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000997c:	18 38       	cp.w	r8,r12
8000997e:	c2 01       	brne	800099be <_dtoa_r+0xbe>
80009980:	e0 68 27 0f 	mov	r8,9999
80009984:	41 5b       	lddsp	r11,sp[0x54]
80009986:	97 08       	st.w	r11[0x0],r8
80009988:	40 3a       	lddsp	r10,sp[0xc]
8000998a:	58 0a       	cp.w	r10,0
8000998c:	c0 71       	brne	8000999a <_dtoa_r+0x9a>
8000998e:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
80009992:	c0 41       	brne	8000999a <_dtoa_r+0x9a>
80009994:	fe cc c8 98 	sub	r12,pc,-14184
80009998:	c0 38       	rjmp	8000999e <_dtoa_r+0x9e>
8000999a:	fe cc c8 92 	sub	r12,pc,-14190
8000999e:	41 29       	lddsp	r9,sp[0x48]
800099a0:	58 09       	cp.w	r9,0
800099a2:	e0 80 05 9a 	breq	8000a4d6 <_dtoa_r+0xbd6>
800099a6:	f8 c8 ff fd 	sub	r8,r12,-3
800099aa:	f8 c9 ff f8 	sub	r9,r12,-8
800099ae:	11 8b       	ld.ub	r11,r8[0x0]
800099b0:	30 0a       	mov	r10,0
800099b2:	41 25       	lddsp	r5,sp[0x48]
800099b4:	f4 0b 18 00 	cp.b	r11,r10
800099b8:	f2 08 17 10 	movne	r8,r9
800099bc:	c1 68       	rjmp	800099e8 <_dtoa_r+0xe8>
800099be:	fa ea 00 08 	ld.d	r10,sp[8]
800099c2:	30 08       	mov	r8,0
800099c4:	fa eb 00 3c 	st.d	sp[60],r10
800099c8:	30 09       	mov	r9,0
800099ca:	e0 a0 14 e6 	rcall	8000c396 <__avr32_f64_cmp_eq>
800099ce:	c1 00       	breq	800099ee <_dtoa_r+0xee>
800099d0:	30 18       	mov	r8,1
800099d2:	41 5a       	lddsp	r10,sp[0x54]
800099d4:	95 08       	st.w	r10[0x0],r8
800099d6:	fe cc c9 fe 	sub	r12,pc,-13826
800099da:	41 29       	lddsp	r9,sp[0x48]
800099dc:	f8 08 00 08 	add	r8,r12,r8
800099e0:	58 09       	cp.w	r9,0
800099e2:	e0 80 05 7a 	breq	8000a4d6 <_dtoa_r+0xbd6>
800099e6:	12 95       	mov	r5,r9
800099e8:	8b 08       	st.w	r5[0x0],r8
800099ea:	e0 8f 05 76 	bral	8000a4d6 <_dtoa_r+0xbd6>
800099ee:	fa c8 ff 9c 	sub	r8,sp,-100
800099f2:	fa c9 ff a0 	sub	r9,sp,-96
800099f6:	fa ea 00 3c 	ld.d	r10,sp[60]
800099fa:	0e 9c       	mov	r12,r7
800099fc:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
80009a00:	e0 a0 0c b4 	rcall	8000b368 <__d2b>
80009a04:	18 93       	mov	r3,r12
80009a06:	58 05       	cp.w	r5,0
80009a08:	c0 d0       	breq	80009a22 <_dtoa_r+0x122>
80009a0a:	fa ea 00 3c 	ld.d	r10,sp[60]
80009a0e:	30 04       	mov	r4,0
80009a10:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
80009a14:	ea c5 03 ff 	sub	r5,r5,1023
80009a18:	10 9b       	mov	r11,r8
80009a1a:	51 74       	stdsp	sp[0x5c],r4
80009a1c:	ea 1b 3f f0 	orh	r11,0x3ff0
80009a20:	c2 58       	rjmp	80009a6a <_dtoa_r+0x16a>
80009a22:	41 88       	lddsp	r8,sp[0x60]
80009a24:	41 9c       	lddsp	r12,sp[0x64]
80009a26:	10 0c       	add	r12,r8
80009a28:	f8 c5 fb ce 	sub	r5,r12,-1074
80009a2c:	e0 45 00 20 	cp.w	r5,32
80009a30:	e0 8a 00 0e 	brle	80009a4c <_dtoa_r+0x14c>
80009a34:	f8 cc fb ee 	sub	r12,r12,-1042
80009a38:	40 3b       	lddsp	r11,sp[0xc]
80009a3a:	ea 08 11 40 	rsub	r8,r5,64
80009a3e:	f6 0c 0a 4c 	lsr	r12,r11,r12
80009a42:	ec 08 09 46 	lsl	r6,r6,r8
80009a46:	0c 4c       	or	r12,r6
80009a48:	c0 78       	rjmp	80009a56 <_dtoa_r+0x156>
80009a4a:	d7 03       	nop
80009a4c:	ea 0c 11 20 	rsub	r12,r5,32
80009a50:	40 3a       	lddsp	r10,sp[0xc]
80009a52:	f4 0c 09 4c 	lsl	r12,r10,r12
80009a56:	e0 a0 14 2c 	rcall	8000c2ae <__avr32_u32_to_f64>
80009a5a:	fc 18 fe 10 	movh	r8,0xfe10
80009a5e:	30 19       	mov	r9,1
80009a60:	ea c5 04 33 	sub	r5,r5,1075
80009a64:	f0 0b 00 0b 	add	r11,r8,r11
80009a68:	51 79       	stdsp	sp[0x5c],r9
80009a6a:	30 08       	mov	r8,0
80009a6c:	fc 19 3f f8 	movh	r9,0x3ff8
80009a70:	e0 a0 12 b4 	rcall	8000bfd8 <__avr32_f64_sub>
80009a74:	e0 68 43 61 	mov	r8,17249
80009a78:	ea 18 63 6f 	orh	r8,0x636f
80009a7c:	e0 69 87 a7 	mov	r9,34727
80009a80:	ea 19 3f d2 	orh	r9,0x3fd2
80009a84:	e0 a0 11 be 	rcall	8000be00 <__avr32_f64_mul>
80009a88:	e0 68 c8 b3 	mov	r8,51379
80009a8c:	ea 18 8b 60 	orh	r8,0x8b60
80009a90:	e0 69 8a 28 	mov	r9,35368
80009a94:	ea 19 3f c6 	orh	r9,0x3fc6
80009a98:	e0 a0 13 6e 	rcall	8000c174 <__avr32_f64_add>
80009a9c:	0a 9c       	mov	r12,r5
80009a9e:	14 90       	mov	r0,r10
80009aa0:	16 91       	mov	r1,r11
80009aa2:	e0 a0 14 0a 	rcall	8000c2b6 <__avr32_s32_to_f64>
80009aa6:	e0 68 79 fb 	mov	r8,31227
80009aaa:	ea 18 50 9f 	orh	r8,0x509f
80009aae:	e0 69 44 13 	mov	r9,17427
80009ab2:	ea 19 3f d3 	orh	r9,0x3fd3
80009ab6:	e0 a0 11 a5 	rcall	8000be00 <__avr32_f64_mul>
80009aba:	14 98       	mov	r8,r10
80009abc:	16 99       	mov	r9,r11
80009abe:	00 9a       	mov	r10,r0
80009ac0:	02 9b       	mov	r11,r1
80009ac2:	e0 a0 13 59 	rcall	8000c174 <__avr32_f64_add>
80009ac6:	14 90       	mov	r0,r10
80009ac8:	16 91       	mov	r1,r11
80009aca:	e0 a0 13 df 	rcall	8000c288 <__avr32_f64_to_s32>
80009ace:	30 08       	mov	r8,0
80009ad0:	18 96       	mov	r6,r12
80009ad2:	30 09       	mov	r9,0
80009ad4:	00 9a       	mov	r10,r0
80009ad6:	02 9b       	mov	r11,r1
80009ad8:	e0 a0 14 a6 	rcall	8000c424 <__avr32_f64_cmp_lt>
80009adc:	c0 c0       	breq	80009af4 <_dtoa_r+0x1f4>
80009ade:	0c 9c       	mov	r12,r6
80009ae0:	e0 a0 13 eb 	rcall	8000c2b6 <__avr32_s32_to_f64>
80009ae4:	14 98       	mov	r8,r10
80009ae6:	16 99       	mov	r9,r11
80009ae8:	00 9a       	mov	r10,r0
80009aea:	02 9b       	mov	r11,r1
80009aec:	e0 a0 14 55 	rcall	8000c396 <__avr32_f64_cmp_eq>
80009af0:	f7 b6 00 01 	subeq	r6,1
80009af4:	59 66       	cp.w	r6,22
80009af6:	e0 88 00 05 	brls	80009b00 <_dtoa_r+0x200>
80009afa:	30 18       	mov	r8,1
80009afc:	51 48       	stdsp	sp[0x50],r8
80009afe:	c1 38       	rjmp	80009b24 <_dtoa_r+0x224>
80009b00:	fe c8 c9 40 	sub	r8,pc,-14016
80009b04:	fa ea 00 3c 	ld.d	r10,sp[60]
80009b08:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80009b0c:	e0 a0 14 8c 	rcall	8000c424 <__avr32_f64_cmp_lt>
80009b10:	f9 b4 00 00 	moveq	r4,0
80009b14:	fb f4 0a 14 	st.weq	sp[0x50],r4
80009b18:	f7 b6 01 01 	subne	r6,1
80009b1c:	f9 bc 01 00 	movne	r12,0
80009b20:	fb fc 1a 14 	st.wne	sp[0x50],r12
80009b24:	41 90       	lddsp	r0,sp[0x64]
80009b26:	20 10       	sub	r0,1
80009b28:	0a 10       	sub	r0,r5
80009b2a:	c0 46       	brmi	80009b32 <_dtoa_r+0x232>
80009b2c:	50 40       	stdsp	sp[0x10],r0
80009b2e:	30 00       	mov	r0,0
80009b30:	c0 48       	rjmp	80009b38 <_dtoa_r+0x238>
80009b32:	30 0b       	mov	r11,0
80009b34:	5c 30       	neg	r0
80009b36:	50 4b       	stdsp	sp[0x10],r11
80009b38:	ec 02 11 00 	rsub	r2,r6,0
80009b3c:	58 06       	cp.w	r6,0
80009b3e:	fb fa 40 04 	ld.wge	r10,sp[0x10]
80009b42:	f5 d6 e4 0a 	addge	r10,r10,r6
80009b46:	fb fa 4a 04 	st.wge	sp[0x10],r10
80009b4a:	fb f6 4a 11 	st.wge	sp[0x44],r6
80009b4e:	f9 b2 04 00 	movge	r2,0
80009b52:	e1 d6 e5 10 	sublt	r0,r0,r6
80009b56:	f9 b9 05 00 	movlt	r9,0
80009b5a:	fb f9 5a 11 	st.wlt	sp[0x44],r9
80009b5e:	40 c8       	lddsp	r8,sp[0x30]
80009b60:	58 98       	cp.w	r8,9
80009b62:	e0 8b 00 20 	brhi	80009ba2 <_dtoa_r+0x2a2>
80009b66:	58 58       	cp.w	r8,5
80009b68:	f9 b4 0a 01 	movle	r4,1
80009b6c:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
80009b70:	f7 b5 09 04 	subgt	r5,4
80009b74:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
80009b78:	f9 b4 09 00 	movgt	r4,0
80009b7c:	40 cc       	lddsp	r12,sp[0x30]
80009b7e:	58 3c       	cp.w	r12,3
80009b80:	c2 d0       	breq	80009bda <_dtoa_r+0x2da>
80009b82:	e0 89 00 05 	brgt	80009b8c <_dtoa_r+0x28c>
80009b86:	58 2c       	cp.w	r12,2
80009b88:	c1 01       	brne	80009ba8 <_dtoa_r+0x2a8>
80009b8a:	c1 88       	rjmp	80009bba <_dtoa_r+0x2ba>
80009b8c:	40 cb       	lddsp	r11,sp[0x30]
80009b8e:	58 4b       	cp.w	r11,4
80009b90:	c0 60       	breq	80009b9c <_dtoa_r+0x29c>
80009b92:	58 5b       	cp.w	r11,5
80009b94:	c0 a1       	brne	80009ba8 <_dtoa_r+0x2a8>
80009b96:	30 1a       	mov	r10,1
80009b98:	50 da       	stdsp	sp[0x34],r10
80009b9a:	c2 28       	rjmp	80009bde <_dtoa_r+0x2de>
80009b9c:	30 19       	mov	r9,1
80009b9e:	50 d9       	stdsp	sp[0x34],r9
80009ba0:	c0 f8       	rjmp	80009bbe <_dtoa_r+0x2be>
80009ba2:	30 08       	mov	r8,0
80009ba4:	30 14       	mov	r4,1
80009ba6:	50 c8       	stdsp	sp[0x30],r8
80009ba8:	3f f5       	mov	r5,-1
80009baa:	30 1c       	mov	r12,1
80009bac:	30 0b       	mov	r11,0
80009bae:	50 95       	stdsp	sp[0x24],r5
80009bb0:	50 dc       	stdsp	sp[0x34],r12
80009bb2:	0a 91       	mov	r1,r5
80009bb4:	31 28       	mov	r8,18
80009bb6:	50 eb       	stdsp	sp[0x38],r11
80009bb8:	c2 08       	rjmp	80009bf8 <_dtoa_r+0x2f8>
80009bba:	30 0a       	mov	r10,0
80009bbc:	50 da       	stdsp	sp[0x34],r10
80009bbe:	40 e9       	lddsp	r9,sp[0x38]
80009bc0:	58 09       	cp.w	r9,0
80009bc2:	e0 89 00 07 	brgt	80009bd0 <_dtoa_r+0x2d0>
80009bc6:	30 18       	mov	r8,1
80009bc8:	50 98       	stdsp	sp[0x24],r8
80009bca:	10 91       	mov	r1,r8
80009bcc:	50 e8       	stdsp	sp[0x38],r8
80009bce:	c1 58       	rjmp	80009bf8 <_dtoa_r+0x2f8>
80009bd0:	40 e5       	lddsp	r5,sp[0x38]
80009bd2:	50 95       	stdsp	sp[0x24],r5
80009bd4:	0a 91       	mov	r1,r5
80009bd6:	0a 98       	mov	r8,r5
80009bd8:	c1 08       	rjmp	80009bf8 <_dtoa_r+0x2f8>
80009bda:	30 0c       	mov	r12,0
80009bdc:	50 dc       	stdsp	sp[0x34],r12
80009bde:	40 eb       	lddsp	r11,sp[0x38]
80009be0:	ec 0b 00 0b 	add	r11,r6,r11
80009be4:	50 9b       	stdsp	sp[0x24],r11
80009be6:	16 98       	mov	r8,r11
80009be8:	2f f8       	sub	r8,-1
80009bea:	58 08       	cp.w	r8,0
80009bec:	e0 89 00 05 	brgt	80009bf6 <_dtoa_r+0x2f6>
80009bf0:	10 91       	mov	r1,r8
80009bf2:	30 18       	mov	r8,1
80009bf4:	c0 28       	rjmp	80009bf8 <_dtoa_r+0x2f8>
80009bf6:	10 91       	mov	r1,r8
80009bf8:	30 09       	mov	r9,0
80009bfa:	6e 9a       	ld.w	r10,r7[0x24]
80009bfc:	95 19       	st.w	r10[0x4],r9
80009bfe:	30 49       	mov	r9,4
80009c00:	c0 68       	rjmp	80009c0c <_dtoa_r+0x30c>
80009c02:	d7 03       	nop
80009c04:	6a 1a       	ld.w	r10,r5[0x4]
80009c06:	a1 79       	lsl	r9,0x1
80009c08:	2f fa       	sub	r10,-1
80009c0a:	8b 1a       	st.w	r5[0x4],r10
80009c0c:	6e 95       	ld.w	r5,r7[0x24]
80009c0e:	f2 ca ff ec 	sub	r10,r9,-20
80009c12:	10 3a       	cp.w	r10,r8
80009c14:	fe 98 ff f8 	brls	80009c04 <_dtoa_r+0x304>
80009c18:	6a 1b       	ld.w	r11,r5[0x4]
80009c1a:	0e 9c       	mov	r12,r7
80009c1c:	e0 a0 0b 6e 	rcall	8000b2f8 <_Balloc>
80009c20:	58 e1       	cp.w	r1,14
80009c22:	5f 88       	srls	r8
80009c24:	8b 0c       	st.w	r5[0x0],r12
80009c26:	f1 e4 00 04 	and	r4,r8,r4
80009c2a:	6e 98       	ld.w	r8,r7[0x24]
80009c2c:	70 08       	ld.w	r8,r8[0x0]
80009c2e:	50 88       	stdsp	sp[0x20],r8
80009c30:	e0 80 01 82 	breq	80009f34 <_dtoa_r+0x634>
80009c34:	58 06       	cp.w	r6,0
80009c36:	e0 8a 00 43 	brle	80009cbc <_dtoa_r+0x3bc>
80009c3a:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
80009c3e:	fe c8 ca 7e 	sub	r8,pc,-13698
80009c42:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
80009c46:	fa e5 00 18 	st.d	sp[24],r4
80009c4a:	ec 04 14 04 	asr	r4,r6,0x4
80009c4e:	ed b4 00 04 	bld	r4,0x4
80009c52:	c0 30       	breq	80009c58 <_dtoa_r+0x358>
80009c54:	30 25       	mov	r5,2
80009c56:	c1 08       	rjmp	80009c76 <_dtoa_r+0x376>
80009c58:	fe c8 c9 d0 	sub	r8,pc,-13872
80009c5c:	f0 e8 00 20 	ld.d	r8,r8[32]
80009c60:	fa ea 00 3c 	ld.d	r10,sp[60]
80009c64:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
80009c68:	e0 a0 14 12 	rcall	8000c48c <__avr32_f64_div>
80009c6c:	30 35       	mov	r5,3
80009c6e:	14 98       	mov	r8,r10
80009c70:	16 99       	mov	r9,r11
80009c72:	fa e9 00 08 	st.d	sp[8],r8
80009c76:	fe cc c9 ee 	sub	r12,pc,-13842
80009c7a:	50 a3       	stdsp	sp[0x28],r3
80009c7c:	0c 93       	mov	r3,r6
80009c7e:	18 96       	mov	r6,r12
80009c80:	c0 f8       	rjmp	80009c9e <_dtoa_r+0x39e>
80009c82:	fa ea 00 18 	ld.d	r10,sp[24]
80009c86:	ed b4 00 00 	bld	r4,0x0
80009c8a:	c0 81       	brne	80009c9a <_dtoa_r+0x39a>
80009c8c:	ec e8 00 00 	ld.d	r8,r6[0]
80009c90:	2f f5       	sub	r5,-1
80009c92:	e0 a0 10 b7 	rcall	8000be00 <__avr32_f64_mul>
80009c96:	fa eb 00 18 	st.d	sp[24],r10
80009c9a:	a1 54       	asr	r4,0x1
80009c9c:	2f 86       	sub	r6,-8
80009c9e:	58 04       	cp.w	r4,0
80009ca0:	cf 11       	brne	80009c82 <_dtoa_r+0x382>
80009ca2:	fa e8 00 18 	ld.d	r8,sp[24]
80009ca6:	fa ea 00 08 	ld.d	r10,sp[8]
80009caa:	06 96       	mov	r6,r3
80009cac:	e0 a0 13 f0 	rcall	8000c48c <__avr32_f64_div>
80009cb0:	40 a3       	lddsp	r3,sp[0x28]
80009cb2:	14 98       	mov	r8,r10
80009cb4:	16 99       	mov	r9,r11
80009cb6:	fa e9 00 08 	st.d	sp[8],r8
80009cba:	c2 f8       	rjmp	80009d18 <_dtoa_r+0x418>
80009cbc:	ec 08 11 00 	rsub	r8,r6,0
80009cc0:	c0 31       	brne	80009cc6 <_dtoa_r+0x3c6>
80009cc2:	30 25       	mov	r5,2
80009cc4:	c2 a8       	rjmp	80009d18 <_dtoa_r+0x418>
80009cc6:	fe cc ca 3e 	sub	r12,pc,-13762
80009cca:	f0 04 14 04 	asr	r4,r8,0x4
80009cce:	50 1c       	stdsp	sp[0x4],r12
80009cd0:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80009cd4:	fe c9 cb 14 	sub	r9,pc,-13548
80009cd8:	fa ea 00 3c 	ld.d	r10,sp[60]
80009cdc:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80009ce0:	e0 a0 10 90 	rcall	8000be00 <__avr32_f64_mul>
80009ce4:	40 1c       	lddsp	r12,sp[0x4]
80009ce6:	50 63       	stdsp	sp[0x18],r3
80009ce8:	30 25       	mov	r5,2
80009cea:	0c 93       	mov	r3,r6
80009cec:	fa eb 00 08 	st.d	sp[8],r10
80009cf0:	18 96       	mov	r6,r12
80009cf2:	c0 f8       	rjmp	80009d10 <_dtoa_r+0x410>
80009cf4:	fa ea 00 08 	ld.d	r10,sp[8]
80009cf8:	ed b4 00 00 	bld	r4,0x0
80009cfc:	c0 81       	brne	80009d0c <_dtoa_r+0x40c>
80009cfe:	ec e8 00 00 	ld.d	r8,r6[0]
80009d02:	2f f5       	sub	r5,-1
80009d04:	e0 a0 10 7e 	rcall	8000be00 <__avr32_f64_mul>
80009d08:	fa eb 00 08 	st.d	sp[8],r10
80009d0c:	a1 54       	asr	r4,0x1
80009d0e:	2f 86       	sub	r6,-8
80009d10:	58 04       	cp.w	r4,0
80009d12:	cf 11       	brne	80009cf4 <_dtoa_r+0x3f4>
80009d14:	06 96       	mov	r6,r3
80009d16:	40 63       	lddsp	r3,sp[0x18]
80009d18:	41 4a       	lddsp	r10,sp[0x50]
80009d1a:	58 0a       	cp.w	r10,0
80009d1c:	c2 a0       	breq	80009d70 <_dtoa_r+0x470>
80009d1e:	fa e8 00 08 	ld.d	r8,sp[8]
80009d22:	58 01       	cp.w	r1,0
80009d24:	5f 94       	srgt	r4
80009d26:	fa e9 00 18 	st.d	sp[24],r8
80009d2a:	30 08       	mov	r8,0
80009d2c:	fc 19 3f f0 	movh	r9,0x3ff0
80009d30:	fa ea 00 18 	ld.d	r10,sp[24]
80009d34:	e0 a0 13 78 	rcall	8000c424 <__avr32_f64_cmp_lt>
80009d38:	f9 bc 00 00 	moveq	r12,0
80009d3c:	f9 bc 01 01 	movne	r12,1
80009d40:	e9 ec 00 0c 	and	r12,r4,r12
80009d44:	c1 60       	breq	80009d70 <_dtoa_r+0x470>
80009d46:	40 98       	lddsp	r8,sp[0x24]
80009d48:	58 08       	cp.w	r8,0
80009d4a:	e0 8a 00 f1 	brle	80009f2c <_dtoa_r+0x62c>
80009d4e:	30 08       	mov	r8,0
80009d50:	fc 19 40 24 	movh	r9,0x4024
80009d54:	ec c4 00 01 	sub	r4,r6,1
80009d58:	fa ea 00 18 	ld.d	r10,sp[24]
80009d5c:	2f f5       	sub	r5,-1
80009d5e:	50 64       	stdsp	sp[0x18],r4
80009d60:	e0 a0 10 50 	rcall	8000be00 <__avr32_f64_mul>
80009d64:	40 94       	lddsp	r4,sp[0x24]
80009d66:	14 98       	mov	r8,r10
80009d68:	16 99       	mov	r9,r11
80009d6a:	fa e9 00 08 	st.d	sp[8],r8
80009d6e:	c0 38       	rjmp	80009d74 <_dtoa_r+0x474>
80009d70:	50 66       	stdsp	sp[0x18],r6
80009d72:	02 94       	mov	r4,r1
80009d74:	0a 9c       	mov	r12,r5
80009d76:	e0 a0 12 a0 	rcall	8000c2b6 <__avr32_s32_to_f64>
80009d7a:	fa e8 00 08 	ld.d	r8,sp[8]
80009d7e:	e0 a0 10 41 	rcall	8000be00 <__avr32_f64_mul>
80009d82:	30 08       	mov	r8,0
80009d84:	fc 19 40 1c 	movh	r9,0x401c
80009d88:	e0 a0 11 f6 	rcall	8000c174 <__avr32_f64_add>
80009d8c:	14 98       	mov	r8,r10
80009d8e:	16 99       	mov	r9,r11
80009d90:	fa e9 00 28 	st.d	sp[40],r8
80009d94:	fc 18 fc c0 	movh	r8,0xfcc0
80009d98:	40 a5       	lddsp	r5,sp[0x28]
80009d9a:	10 05       	add	r5,r8
80009d9c:	50 a5       	stdsp	sp[0x28],r5
80009d9e:	58 04       	cp.w	r4,0
80009da0:	c2 11       	brne	80009de2 <_dtoa_r+0x4e2>
80009da2:	fa ea 00 08 	ld.d	r10,sp[8]
80009da6:	30 08       	mov	r8,0
80009da8:	fc 19 40 14 	movh	r9,0x4014
80009dac:	e0 a0 11 16 	rcall	8000bfd8 <__avr32_f64_sub>
80009db0:	40 bc       	lddsp	r12,sp[0x2c]
80009db2:	fa eb 00 08 	st.d	sp[8],r10
80009db6:	14 98       	mov	r8,r10
80009db8:	16 99       	mov	r9,r11
80009dba:	18 9a       	mov	r10,r12
80009dbc:	0a 9b       	mov	r11,r5
80009dbe:	e0 a0 13 33 	rcall	8000c424 <__avr32_f64_cmp_lt>
80009dc2:	e0 81 02 54 	brne	8000a26a <_dtoa_r+0x96a>
80009dc6:	0a 98       	mov	r8,r5
80009dc8:	40 b9       	lddsp	r9,sp[0x2c]
80009dca:	ee 18 80 00 	eorh	r8,0x8000
80009dce:	fa ea 00 08 	ld.d	r10,sp[8]
80009dd2:	10 95       	mov	r5,r8
80009dd4:	12 98       	mov	r8,r9
80009dd6:	0a 99       	mov	r9,r5
80009dd8:	e0 a0 13 26 	rcall	8000c424 <__avr32_f64_cmp_lt>
80009ddc:	e0 81 02 3e 	brne	8000a258 <_dtoa_r+0x958>
80009de0:	ca 68       	rjmp	80009f2c <_dtoa_r+0x62c>
80009de2:	fe c9 cc 22 	sub	r9,pc,-13278
80009de6:	e8 c8 00 01 	sub	r8,r4,1
80009dea:	40 d5       	lddsp	r5,sp[0x34]
80009dec:	58 05       	cp.w	r5,0
80009dee:	c4 f0       	breq	80009e8c <_dtoa_r+0x58c>
80009df0:	30 0c       	mov	r12,0
80009df2:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80009df6:	51 3c       	stdsp	sp[0x4c],r12
80009df8:	30 0a       	mov	r10,0
80009dfa:	fc 1b 3f e0 	movh	r11,0x3fe0
80009dfe:	e0 a0 13 47 	rcall	8000c48c <__avr32_f64_div>
80009e02:	fa e8 00 28 	ld.d	r8,sp[40]
80009e06:	40 85       	lddsp	r5,sp[0x20]
80009e08:	e0 a0 10 e8 	rcall	8000bfd8 <__avr32_f64_sub>
80009e0c:	fa eb 00 28 	st.d	sp[40],r10
80009e10:	fa ea 00 08 	ld.d	r10,sp[8]
80009e14:	e0 a0 12 3a 	rcall	8000c288 <__avr32_f64_to_s32>
80009e18:	51 6c       	stdsp	sp[0x58],r12
80009e1a:	e0 a0 12 4e 	rcall	8000c2b6 <__avr32_s32_to_f64>
80009e1e:	14 98       	mov	r8,r10
80009e20:	16 99       	mov	r9,r11
80009e22:	fa ea 00 08 	ld.d	r10,sp[8]
80009e26:	e0 a0 10 d9 	rcall	8000bfd8 <__avr32_f64_sub>
80009e2a:	fa eb 00 08 	st.d	sp[8],r10
80009e2e:	41 68       	lddsp	r8,sp[0x58]
80009e30:	2d 08       	sub	r8,-48
80009e32:	0a c8       	st.b	r5++,r8
80009e34:	41 39       	lddsp	r9,sp[0x4c]
80009e36:	2f f9       	sub	r9,-1
80009e38:	51 39       	stdsp	sp[0x4c],r9
80009e3a:	fa e8 00 28 	ld.d	r8,sp[40]
80009e3e:	e0 a0 12 f3 	rcall	8000c424 <__avr32_f64_cmp_lt>
80009e42:	e0 81 03 39 	brne	8000a4b4 <_dtoa_r+0xbb4>
80009e46:	fa e8 00 08 	ld.d	r8,sp[8]
80009e4a:	30 0a       	mov	r10,0
80009e4c:	fc 1b 3f f0 	movh	r11,0x3ff0
80009e50:	e0 a0 10 c4 	rcall	8000bfd8 <__avr32_f64_sub>
80009e54:	fa e8 00 28 	ld.d	r8,sp[40]
80009e58:	e0 a0 12 e6 	rcall	8000c424 <__avr32_f64_cmp_lt>
80009e5c:	fa ea 00 28 	ld.d	r10,sp[40]
80009e60:	30 08       	mov	r8,0
80009e62:	fc 19 40 24 	movh	r9,0x4024
80009e66:	e0 81 00 da 	brne	8000a01a <_dtoa_r+0x71a>
80009e6a:	41 3c       	lddsp	r12,sp[0x4c]
80009e6c:	08 3c       	cp.w	r12,r4
80009e6e:	c5 f4       	brge	80009f2c <_dtoa_r+0x62c>
80009e70:	e0 a0 0f c8 	rcall	8000be00 <__avr32_f64_mul>
80009e74:	30 08       	mov	r8,0
80009e76:	fa eb 00 28 	st.d	sp[40],r10
80009e7a:	fc 19 40 24 	movh	r9,0x4024
80009e7e:	fa ea 00 08 	ld.d	r10,sp[8]
80009e82:	e0 a0 0f bf 	rcall	8000be00 <__avr32_f64_mul>
80009e86:	fa eb 00 08 	st.d	sp[8],r10
80009e8a:	cc 3b       	rjmp	80009e10 <_dtoa_r+0x510>
80009e8c:	40 85       	lddsp	r5,sp[0x20]
80009e8e:	08 05       	add	r5,r4
80009e90:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
80009e94:	51 35       	stdsp	sp[0x4c],r5
80009e96:	fa e8 00 28 	ld.d	r8,sp[40]
80009e9a:	40 85       	lddsp	r5,sp[0x20]
80009e9c:	e0 a0 0f b2 	rcall	8000be00 <__avr32_f64_mul>
80009ea0:	fa eb 00 28 	st.d	sp[40],r10
80009ea4:	fa ea 00 08 	ld.d	r10,sp[8]
80009ea8:	e0 a0 11 f0 	rcall	8000c288 <__avr32_f64_to_s32>
80009eac:	51 6c       	stdsp	sp[0x58],r12
80009eae:	e0 a0 12 04 	rcall	8000c2b6 <__avr32_s32_to_f64>
80009eb2:	14 98       	mov	r8,r10
80009eb4:	16 99       	mov	r9,r11
80009eb6:	fa ea 00 08 	ld.d	r10,sp[8]
80009eba:	e0 a0 10 8f 	rcall	8000bfd8 <__avr32_f64_sub>
80009ebe:	fa eb 00 08 	st.d	sp[8],r10
80009ec2:	41 68       	lddsp	r8,sp[0x58]
80009ec4:	2d 08       	sub	r8,-48
80009ec6:	0a c8       	st.b	r5++,r8
80009ec8:	41 3c       	lddsp	r12,sp[0x4c]
80009eca:	18 35       	cp.w	r5,r12
80009ecc:	c2 81       	brne	80009f1c <_dtoa_r+0x61c>
80009ece:	30 08       	mov	r8,0
80009ed0:	fc 19 3f e0 	movh	r9,0x3fe0
80009ed4:	fa ea 00 28 	ld.d	r10,sp[40]
80009ed8:	e0 a0 11 4e 	rcall	8000c174 <__avr32_f64_add>
80009edc:	40 85       	lddsp	r5,sp[0x20]
80009ede:	fa e8 00 08 	ld.d	r8,sp[8]
80009ee2:	08 05       	add	r5,r4
80009ee4:	e0 a0 12 a0 	rcall	8000c424 <__avr32_f64_cmp_lt>
80009ee8:	e0 81 00 99 	brne	8000a01a <_dtoa_r+0x71a>
80009eec:	fa e8 00 28 	ld.d	r8,sp[40]
80009ef0:	30 0a       	mov	r10,0
80009ef2:	fc 1b 3f e0 	movh	r11,0x3fe0
80009ef6:	e0 a0 10 71 	rcall	8000bfd8 <__avr32_f64_sub>
80009efa:	14 98       	mov	r8,r10
80009efc:	16 99       	mov	r9,r11
80009efe:	fa ea 00 08 	ld.d	r10,sp[8]
80009f02:	e0 a0 12 91 	rcall	8000c424 <__avr32_f64_cmp_lt>
80009f06:	c1 30       	breq	80009f2c <_dtoa_r+0x62c>
80009f08:	33 09       	mov	r9,48
80009f0a:	0a 98       	mov	r8,r5
80009f0c:	11 7a       	ld.ub	r10,--r8
80009f0e:	f2 0a 18 00 	cp.b	r10,r9
80009f12:	e0 81 02 d1 	brne	8000a4b4 <_dtoa_r+0xbb4>
80009f16:	10 95       	mov	r5,r8
80009f18:	cf 9b       	rjmp	80009f0a <_dtoa_r+0x60a>
80009f1a:	d7 03       	nop
80009f1c:	30 08       	mov	r8,0
80009f1e:	fc 19 40 24 	movh	r9,0x4024
80009f22:	e0 a0 0f 6f 	rcall	8000be00 <__avr32_f64_mul>
80009f26:	fa eb 00 08 	st.d	sp[8],r10
80009f2a:	cb db       	rjmp	80009ea4 <_dtoa_r+0x5a4>
80009f2c:	fa ea 00 3c 	ld.d	r10,sp[60]
80009f30:	fa eb 00 08 	st.d	sp[8],r10
80009f34:	58 e6       	cp.w	r6,14
80009f36:	5f ab       	srle	r11
80009f38:	41 8a       	lddsp	r10,sp[0x60]
80009f3a:	30 08       	mov	r8,0
80009f3c:	f4 09 11 ff 	rsub	r9,r10,-1
80009f40:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
80009f44:	f0 09 18 00 	cp.b	r9,r8
80009f48:	e0 80 00 82 	breq	8000a04c <_dtoa_r+0x74c>
80009f4c:	40 ea       	lddsp	r10,sp[0x38]
80009f4e:	58 01       	cp.w	r1,0
80009f50:	5f a9       	srle	r9
80009f52:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
80009f56:	fe ca cd 96 	sub	r10,pc,-12906
80009f5a:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
80009f5e:	fa e5 00 10 	st.d	sp[16],r4
80009f62:	f0 09 18 00 	cp.b	r9,r8
80009f66:	c1 40       	breq	80009f8e <_dtoa_r+0x68e>
80009f68:	58 01       	cp.w	r1,0
80009f6a:	e0 81 01 77 	brne	8000a258 <_dtoa_r+0x958>
80009f6e:	30 08       	mov	r8,0
80009f70:	fc 19 40 14 	movh	r9,0x4014
80009f74:	08 9a       	mov	r10,r4
80009f76:	0a 9b       	mov	r11,r5
80009f78:	e0 a0 0f 44 	rcall	8000be00 <__avr32_f64_mul>
80009f7c:	fa e8 00 08 	ld.d	r8,sp[8]
80009f80:	e0 a0 12 1e 	rcall	8000c3bc <__avr32_f64_cmp_ge>
80009f84:	e0 81 01 6a 	brne	8000a258 <_dtoa_r+0x958>
80009f88:	02 92       	mov	r2,r1
80009f8a:	e0 8f 01 72 	bral	8000a26e <_dtoa_r+0x96e>
80009f8e:	40 85       	lddsp	r5,sp[0x20]
80009f90:	30 14       	mov	r4,1
80009f92:	fa e8 00 10 	ld.d	r8,sp[16]
80009f96:	fa ea 00 08 	ld.d	r10,sp[8]
80009f9a:	e0 a0 12 79 	rcall	8000c48c <__avr32_f64_div>
80009f9e:	e0 a0 11 75 	rcall	8000c288 <__avr32_f64_to_s32>
80009fa2:	18 92       	mov	r2,r12
80009fa4:	e0 a0 11 89 	rcall	8000c2b6 <__avr32_s32_to_f64>
80009fa8:	fa e8 00 10 	ld.d	r8,sp[16]
80009fac:	e0 a0 0f 2a 	rcall	8000be00 <__avr32_f64_mul>
80009fb0:	14 98       	mov	r8,r10
80009fb2:	16 99       	mov	r9,r11
80009fb4:	fa ea 00 08 	ld.d	r10,sp[8]
80009fb8:	e0 a0 10 10 	rcall	8000bfd8 <__avr32_f64_sub>
80009fbc:	fa eb 00 08 	st.d	sp[8],r10
80009fc0:	e4 c8 ff d0 	sub	r8,r2,-48
80009fc4:	0a c8       	st.b	r5++,r8
80009fc6:	fc 19 40 24 	movh	r9,0x4024
80009fca:	30 08       	mov	r8,0
80009fcc:	02 34       	cp.w	r4,r1
80009fce:	c3 31       	brne	8000a034 <_dtoa_r+0x734>
80009fd0:	fa e8 00 08 	ld.d	r8,sp[8]
80009fd4:	e0 a0 10 d0 	rcall	8000c174 <__avr32_f64_add>
80009fd8:	16 91       	mov	r1,r11
80009fda:	14 90       	mov	r0,r10
80009fdc:	14 98       	mov	r8,r10
80009fde:	02 99       	mov	r9,r1
80009fe0:	fa ea 00 10 	ld.d	r10,sp[16]
80009fe4:	e0 a0 12 20 	rcall	8000c424 <__avr32_f64_cmp_lt>
80009fe8:	c1 a1       	brne	8000a01c <_dtoa_r+0x71c>
80009fea:	fa e8 00 10 	ld.d	r8,sp[16]
80009fee:	00 9a       	mov	r10,r0
80009ff0:	02 9b       	mov	r11,r1
80009ff2:	e0 a0 11 d2 	rcall	8000c396 <__avr32_f64_cmp_eq>
80009ff6:	e0 80 02 5e 	breq	8000a4b2 <_dtoa_r+0xbb2>
80009ffa:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
80009ffe:	c0 f1       	brne	8000a01c <_dtoa_r+0x71c>
8000a000:	e0 8f 02 59 	bral	8000a4b2 <_dtoa_r+0xbb2>
8000a004:	40 8a       	lddsp	r10,sp[0x20]
8000a006:	14 38       	cp.w	r8,r10
8000a008:	c0 30       	breq	8000a00e <_dtoa_r+0x70e>
8000a00a:	10 95       	mov	r5,r8
8000a00c:	c0 98       	rjmp	8000a01e <_dtoa_r+0x71e>
8000a00e:	33 08       	mov	r8,48
8000a010:	40 89       	lddsp	r9,sp[0x20]
8000a012:	2f f6       	sub	r6,-1
8000a014:	b2 88       	st.b	r9[0x0],r8
8000a016:	40 88       	lddsp	r8,sp[0x20]
8000a018:	c0 88       	rjmp	8000a028 <_dtoa_r+0x728>
8000a01a:	40 66       	lddsp	r6,sp[0x18]
8000a01c:	33 99       	mov	r9,57
8000a01e:	0a 98       	mov	r8,r5
8000a020:	11 7a       	ld.ub	r10,--r8
8000a022:	f2 0a 18 00 	cp.b	r10,r9
8000a026:	ce f0       	breq	8000a004 <_dtoa_r+0x704>
8000a028:	50 66       	stdsp	sp[0x18],r6
8000a02a:	11 89       	ld.ub	r9,r8[0x0]
8000a02c:	2f f9       	sub	r9,-1
8000a02e:	b0 89       	st.b	r8[0x0],r9
8000a030:	e0 8f 02 42 	bral	8000a4b4 <_dtoa_r+0xbb4>
8000a034:	e0 a0 0e e6 	rcall	8000be00 <__avr32_f64_mul>
8000a038:	2f f4       	sub	r4,-1
8000a03a:	fa eb 00 08 	st.d	sp[8],r10
8000a03e:	30 08       	mov	r8,0
8000a040:	30 09       	mov	r9,0
8000a042:	e0 a0 11 aa 	rcall	8000c396 <__avr32_f64_cmp_eq>
8000a046:	ca 60       	breq	80009f92 <_dtoa_r+0x692>
8000a048:	e0 8f 02 35 	bral	8000a4b2 <_dtoa_r+0xbb2>
8000a04c:	40 d8       	lddsp	r8,sp[0x34]
8000a04e:	58 08       	cp.w	r8,0
8000a050:	c0 51       	brne	8000a05a <_dtoa_r+0x75a>
8000a052:	04 98       	mov	r8,r2
8000a054:	00 95       	mov	r5,r0
8000a056:	40 d4       	lddsp	r4,sp[0x34]
8000a058:	c3 78       	rjmp	8000a0c6 <_dtoa_r+0x7c6>
8000a05a:	40 c5       	lddsp	r5,sp[0x30]
8000a05c:	58 15       	cp.w	r5,1
8000a05e:	e0 89 00 0f 	brgt	8000a07c <_dtoa_r+0x77c>
8000a062:	41 74       	lddsp	r4,sp[0x5c]
8000a064:	58 04       	cp.w	r4,0
8000a066:	c0 40       	breq	8000a06e <_dtoa_r+0x76e>
8000a068:	f4 c9 fb cd 	sub	r9,r10,-1075
8000a06c:	c0 48       	rjmp	8000a074 <_dtoa_r+0x774>
8000a06e:	41 99       	lddsp	r9,sp[0x64]
8000a070:	f2 09 11 36 	rsub	r9,r9,54
8000a074:	04 98       	mov	r8,r2
8000a076:	00 95       	mov	r5,r0
8000a078:	c1 c8       	rjmp	8000a0b0 <_dtoa_r+0x7b0>
8000a07a:	d7 03       	nop
8000a07c:	e2 c8 00 01 	sub	r8,r1,1
8000a080:	58 01       	cp.w	r1,0
8000a082:	e0 05 17 40 	movge	r5,r0
8000a086:	e2 09 17 40 	movge	r9,r1
8000a08a:	e1 d1 e5 15 	sublt	r5,r0,r1
8000a08e:	f9 b9 05 00 	movlt	r9,0
8000a092:	10 32       	cp.w	r2,r8
8000a094:	e5 d8 e4 18 	subge	r8,r2,r8
8000a098:	f1 d2 e5 18 	sublt	r8,r8,r2
8000a09c:	e5 d8 e5 02 	addlt	r2,r2,r8
8000a0a0:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
8000a0a4:	f9 d8 e5 0c 	addlt	r12,r12,r8
8000a0a8:	fb fc 5a 11 	st.wlt	sp[0x44],r12
8000a0ac:	f9 b8 05 00 	movlt	r8,0
8000a0b0:	40 4b       	lddsp	r11,sp[0x10]
8000a0b2:	12 0b       	add	r11,r9
8000a0b4:	50 08       	stdsp	sp[0x0],r8
8000a0b6:	50 4b       	stdsp	sp[0x10],r11
8000a0b8:	12 00       	add	r0,r9
8000a0ba:	30 1b       	mov	r11,1
8000a0bc:	0e 9c       	mov	r12,r7
8000a0be:	e0 a0 0a d1 	rcall	8000b660 <__i2b>
8000a0c2:	40 08       	lddsp	r8,sp[0x0]
8000a0c4:	18 94       	mov	r4,r12
8000a0c6:	40 4a       	lddsp	r10,sp[0x10]
8000a0c8:	58 05       	cp.w	r5,0
8000a0ca:	5f 99       	srgt	r9
8000a0cc:	58 0a       	cp.w	r10,0
8000a0ce:	5f 9a       	srgt	r10
8000a0d0:	f5 e9 00 09 	and	r9,r10,r9
8000a0d4:	c0 80       	breq	8000a0e4 <_dtoa_r+0x7e4>
8000a0d6:	40 4c       	lddsp	r12,sp[0x10]
8000a0d8:	f8 05 0d 49 	min	r9,r12,r5
8000a0dc:	12 1c       	sub	r12,r9
8000a0de:	12 10       	sub	r0,r9
8000a0e0:	50 4c       	stdsp	sp[0x10],r12
8000a0e2:	12 15       	sub	r5,r9
8000a0e4:	58 02       	cp.w	r2,0
8000a0e6:	e0 8a 00 27 	brle	8000a134 <_dtoa_r+0x834>
8000a0ea:	40 db       	lddsp	r11,sp[0x34]
8000a0ec:	58 0b       	cp.w	r11,0
8000a0ee:	c1 d0       	breq	8000a128 <_dtoa_r+0x828>
8000a0f0:	58 08       	cp.w	r8,0
8000a0f2:	e0 8a 00 17 	brle	8000a120 <_dtoa_r+0x820>
8000a0f6:	10 9a       	mov	r10,r8
8000a0f8:	50 08       	stdsp	sp[0x0],r8
8000a0fa:	08 9b       	mov	r11,r4
8000a0fc:	0e 9c       	mov	r12,r7
8000a0fe:	e0 a0 0a f7 	rcall	8000b6ec <__pow5mult>
8000a102:	06 9a       	mov	r10,r3
8000a104:	18 9b       	mov	r11,r12
8000a106:	18 94       	mov	r4,r12
8000a108:	0e 9c       	mov	r12,r7
8000a10a:	e0 a0 0a 2b 	rcall	8000b560 <__multiply>
8000a10e:	18 99       	mov	r9,r12
8000a110:	06 9b       	mov	r11,r3
8000a112:	50 19       	stdsp	sp[0x4],r9
8000a114:	0e 9c       	mov	r12,r7
8000a116:	e0 a0 08 d7 	rcall	8000b2c4 <_Bfree>
8000a11a:	40 19       	lddsp	r9,sp[0x4]
8000a11c:	40 08       	lddsp	r8,sp[0x0]
8000a11e:	12 93       	mov	r3,r9
8000a120:	e4 08 01 0a 	sub	r10,r2,r8
8000a124:	c0 80       	breq	8000a134 <_dtoa_r+0x834>
8000a126:	c0 28       	rjmp	8000a12a <_dtoa_r+0x82a>
8000a128:	04 9a       	mov	r10,r2
8000a12a:	06 9b       	mov	r11,r3
8000a12c:	0e 9c       	mov	r12,r7
8000a12e:	e0 a0 0a df 	rcall	8000b6ec <__pow5mult>
8000a132:	18 93       	mov	r3,r12
8000a134:	30 1b       	mov	r11,1
8000a136:	0e 9c       	mov	r12,r7
8000a138:	e0 a0 0a 94 	rcall	8000b660 <__i2b>
8000a13c:	41 1a       	lddsp	r10,sp[0x44]
8000a13e:	18 92       	mov	r2,r12
8000a140:	58 0a       	cp.w	r10,0
8000a142:	e0 8a 00 07 	brle	8000a150 <_dtoa_r+0x850>
8000a146:	18 9b       	mov	r11,r12
8000a148:	0e 9c       	mov	r12,r7
8000a14a:	e0 a0 0a d1 	rcall	8000b6ec <__pow5mult>
8000a14e:	18 92       	mov	r2,r12
8000a150:	40 c9       	lddsp	r9,sp[0x30]
8000a152:	58 19       	cp.w	r9,1
8000a154:	e0 89 00 14 	brgt	8000a17c <_dtoa_r+0x87c>
8000a158:	40 38       	lddsp	r8,sp[0xc]
8000a15a:	58 08       	cp.w	r8,0
8000a15c:	c1 01       	brne	8000a17c <_dtoa_r+0x87c>
8000a15e:	40 29       	lddsp	r9,sp[0x8]
8000a160:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
8000a164:	c0 c1       	brne	8000a17c <_dtoa_r+0x87c>
8000a166:	12 98       	mov	r8,r9
8000a168:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000a16c:	c0 80       	breq	8000a17c <_dtoa_r+0x87c>
8000a16e:	40 4c       	lddsp	r12,sp[0x10]
8000a170:	30 1b       	mov	r11,1
8000a172:	2f fc       	sub	r12,-1
8000a174:	2f f0       	sub	r0,-1
8000a176:	50 4c       	stdsp	sp[0x10],r12
8000a178:	50 6b       	stdsp	sp[0x18],r11
8000a17a:	c0 38       	rjmp	8000a180 <_dtoa_r+0x880>
8000a17c:	30 0a       	mov	r10,0
8000a17e:	50 6a       	stdsp	sp[0x18],r10
8000a180:	41 19       	lddsp	r9,sp[0x44]
8000a182:	58 09       	cp.w	r9,0
8000a184:	c0 31       	brne	8000a18a <_dtoa_r+0x88a>
8000a186:	30 1c       	mov	r12,1
8000a188:	c0 98       	rjmp	8000a19a <_dtoa_r+0x89a>
8000a18a:	64 48       	ld.w	r8,r2[0x10]
8000a18c:	2f c8       	sub	r8,-4
8000a18e:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
8000a192:	e0 a0 08 08 	rcall	8000b1a2 <__hi0bits>
8000a196:	f8 0c 11 20 	rsub	r12,r12,32
8000a19a:	40 4b       	lddsp	r11,sp[0x10]
8000a19c:	f8 0b 00 08 	add	r8,r12,r11
8000a1a0:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000a1a4:	c0 c0       	breq	8000a1bc <_dtoa_r+0x8bc>
8000a1a6:	f0 08 11 20 	rsub	r8,r8,32
8000a1aa:	58 48       	cp.w	r8,4
8000a1ac:	e0 8a 00 06 	brle	8000a1b8 <_dtoa_r+0x8b8>
8000a1b0:	20 48       	sub	r8,4
8000a1b2:	10 0b       	add	r11,r8
8000a1b4:	50 4b       	stdsp	sp[0x10],r11
8000a1b6:	c0 78       	rjmp	8000a1c4 <_dtoa_r+0x8c4>
8000a1b8:	58 48       	cp.w	r8,4
8000a1ba:	c0 70       	breq	8000a1c8 <_dtoa_r+0x8c8>
8000a1bc:	40 4a       	lddsp	r10,sp[0x10]
8000a1be:	2e 48       	sub	r8,-28
8000a1c0:	10 0a       	add	r10,r8
8000a1c2:	50 4a       	stdsp	sp[0x10],r10
8000a1c4:	10 00       	add	r0,r8
8000a1c6:	10 05       	add	r5,r8
8000a1c8:	58 00       	cp.w	r0,0
8000a1ca:	e0 8a 00 08 	brle	8000a1da <_dtoa_r+0x8da>
8000a1ce:	06 9b       	mov	r11,r3
8000a1d0:	00 9a       	mov	r10,r0
8000a1d2:	0e 9c       	mov	r12,r7
8000a1d4:	e0 a0 09 82 	rcall	8000b4d8 <__lshift>
8000a1d8:	18 93       	mov	r3,r12
8000a1da:	40 49       	lddsp	r9,sp[0x10]
8000a1dc:	58 09       	cp.w	r9,0
8000a1de:	e0 8a 00 08 	brle	8000a1ee <_dtoa_r+0x8ee>
8000a1e2:	04 9b       	mov	r11,r2
8000a1e4:	12 9a       	mov	r10,r9
8000a1e6:	0e 9c       	mov	r12,r7
8000a1e8:	e0 a0 09 78 	rcall	8000b4d8 <__lshift>
8000a1ec:	18 92       	mov	r2,r12
8000a1ee:	41 48       	lddsp	r8,sp[0x50]
8000a1f0:	58 08       	cp.w	r8,0
8000a1f2:	c1 b0       	breq	8000a228 <_dtoa_r+0x928>
8000a1f4:	04 9b       	mov	r11,r2
8000a1f6:	06 9c       	mov	r12,r3
8000a1f8:	e0 a0 08 4c 	rcall	8000b290 <__mcmp>
8000a1fc:	c1 64       	brge	8000a228 <_dtoa_r+0x928>
8000a1fe:	06 9b       	mov	r11,r3
8000a200:	30 09       	mov	r9,0
8000a202:	30 aa       	mov	r10,10
8000a204:	0e 9c       	mov	r12,r7
8000a206:	e0 a0 0a 35 	rcall	8000b670 <__multadd>
8000a20a:	20 16       	sub	r6,1
8000a20c:	18 93       	mov	r3,r12
8000a20e:	40 dc       	lddsp	r12,sp[0x34]
8000a210:	58 0c       	cp.w	r12,0
8000a212:	c0 31       	brne	8000a218 <_dtoa_r+0x918>
8000a214:	40 91       	lddsp	r1,sp[0x24]
8000a216:	c0 98       	rjmp	8000a228 <_dtoa_r+0x928>
8000a218:	08 9b       	mov	r11,r4
8000a21a:	40 91       	lddsp	r1,sp[0x24]
8000a21c:	30 09       	mov	r9,0
8000a21e:	30 aa       	mov	r10,10
8000a220:	0e 9c       	mov	r12,r7
8000a222:	e0 a0 0a 27 	rcall	8000b670 <__multadd>
8000a226:	18 94       	mov	r4,r12
8000a228:	58 01       	cp.w	r1,0
8000a22a:	5f a9       	srle	r9
8000a22c:	40 cb       	lddsp	r11,sp[0x30]
8000a22e:	58 2b       	cp.w	r11,2
8000a230:	5f 98       	srgt	r8
8000a232:	f3 e8 00 08 	and	r8,r9,r8
8000a236:	c2 50       	breq	8000a280 <_dtoa_r+0x980>
8000a238:	58 01       	cp.w	r1,0
8000a23a:	c1 11       	brne	8000a25c <_dtoa_r+0x95c>
8000a23c:	04 9b       	mov	r11,r2
8000a23e:	02 99       	mov	r9,r1
8000a240:	30 5a       	mov	r10,5
8000a242:	0e 9c       	mov	r12,r7
8000a244:	e0 a0 0a 16 	rcall	8000b670 <__multadd>
8000a248:	18 92       	mov	r2,r12
8000a24a:	18 9b       	mov	r11,r12
8000a24c:	06 9c       	mov	r12,r3
8000a24e:	e0 a0 08 21 	rcall	8000b290 <__mcmp>
8000a252:	e0 89 00 0f 	brgt	8000a270 <_dtoa_r+0x970>
8000a256:	c0 38       	rjmp	8000a25c <_dtoa_r+0x95c>
8000a258:	30 02       	mov	r2,0
8000a25a:	04 94       	mov	r4,r2
8000a25c:	40 ea       	lddsp	r10,sp[0x38]
8000a25e:	30 09       	mov	r9,0
8000a260:	5c da       	com	r10
8000a262:	40 85       	lddsp	r5,sp[0x20]
8000a264:	50 6a       	stdsp	sp[0x18],r10
8000a266:	50 49       	stdsp	sp[0x10],r9
8000a268:	c0 f9       	rjmp	8000a486 <_dtoa_r+0xb86>
8000a26a:	08 92       	mov	r2,r4
8000a26c:	40 66       	lddsp	r6,sp[0x18]
8000a26e:	04 94       	mov	r4,r2
8000a270:	2f f6       	sub	r6,-1
8000a272:	50 66       	stdsp	sp[0x18],r6
8000a274:	33 18       	mov	r8,49
8000a276:	40 85       	lddsp	r5,sp[0x20]
8000a278:	0a c8       	st.b	r5++,r8
8000a27a:	30 08       	mov	r8,0
8000a27c:	50 48       	stdsp	sp[0x10],r8
8000a27e:	c0 49       	rjmp	8000a486 <_dtoa_r+0xb86>
8000a280:	40 dc       	lddsp	r12,sp[0x34]
8000a282:	58 0c       	cp.w	r12,0
8000a284:	e0 80 00 b5 	breq	8000a3ee <_dtoa_r+0xaee>
8000a288:	58 05       	cp.w	r5,0
8000a28a:	e0 8a 00 08 	brle	8000a29a <_dtoa_r+0x99a>
8000a28e:	08 9b       	mov	r11,r4
8000a290:	0a 9a       	mov	r10,r5
8000a292:	0e 9c       	mov	r12,r7
8000a294:	e0 a0 09 22 	rcall	8000b4d8 <__lshift>
8000a298:	18 94       	mov	r4,r12
8000a29a:	40 6b       	lddsp	r11,sp[0x18]
8000a29c:	58 0b       	cp.w	r11,0
8000a29e:	c0 31       	brne	8000a2a4 <_dtoa_r+0x9a4>
8000a2a0:	08 9c       	mov	r12,r4
8000a2a2:	c1 38       	rjmp	8000a2c8 <_dtoa_r+0x9c8>
8000a2a4:	68 1b       	ld.w	r11,r4[0x4]
8000a2a6:	0e 9c       	mov	r12,r7
8000a2a8:	e0 a0 08 28 	rcall	8000b2f8 <_Balloc>
8000a2ac:	68 4a       	ld.w	r10,r4[0x10]
8000a2ae:	18 95       	mov	r5,r12
8000a2b0:	e8 cb ff f4 	sub	r11,r4,-12
8000a2b4:	2f ea       	sub	r10,-2
8000a2b6:	2f 4c       	sub	r12,-12
8000a2b8:	a3 6a       	lsl	r10,0x2
8000a2ba:	fe b0 e8 43 	rcall	80007340 <memcpy>
8000a2be:	0a 9b       	mov	r11,r5
8000a2c0:	30 1a       	mov	r10,1
8000a2c2:	0e 9c       	mov	r12,r7
8000a2c4:	e0 a0 09 0a 	rcall	8000b4d8 <__lshift>
8000a2c8:	50 44       	stdsp	sp[0x10],r4
8000a2ca:	40 3a       	lddsp	r10,sp[0xc]
8000a2cc:	30 19       	mov	r9,1
8000a2ce:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
8000a2d2:	18 94       	mov	r4,r12
8000a2d4:	50 da       	stdsp	sp[0x34],r10
8000a2d6:	40 85       	lddsp	r5,sp[0x20]
8000a2d8:	50 99       	stdsp	sp[0x24],r9
8000a2da:	50 26       	stdsp	sp[0x8],r6
8000a2dc:	50 e1       	stdsp	sp[0x38],r1
8000a2de:	04 9b       	mov	r11,r2
8000a2e0:	06 9c       	mov	r12,r3
8000a2e2:	fe b0 fa 7f 	rcall	800097e0 <quorem>
8000a2e6:	40 4b       	lddsp	r11,sp[0x10]
8000a2e8:	f8 c0 ff d0 	sub	r0,r12,-48
8000a2ec:	06 9c       	mov	r12,r3
8000a2ee:	e0 a0 07 d1 	rcall	8000b290 <__mcmp>
8000a2f2:	08 9a       	mov	r10,r4
8000a2f4:	50 6c       	stdsp	sp[0x18],r12
8000a2f6:	04 9b       	mov	r11,r2
8000a2f8:	0e 9c       	mov	r12,r7
8000a2fa:	e0 a0 08 87 	rcall	8000b408 <__mdiff>
8000a2fe:	18 91       	mov	r1,r12
8000a300:	78 38       	ld.w	r8,r12[0xc]
8000a302:	58 08       	cp.w	r8,0
8000a304:	c0 30       	breq	8000a30a <_dtoa_r+0xa0a>
8000a306:	30 16       	mov	r6,1
8000a308:	c0 68       	rjmp	8000a314 <_dtoa_r+0xa14>
8000a30a:	18 9b       	mov	r11,r12
8000a30c:	06 9c       	mov	r12,r3
8000a30e:	e0 a0 07 c1 	rcall	8000b290 <__mcmp>
8000a312:	18 96       	mov	r6,r12
8000a314:	0e 9c       	mov	r12,r7
8000a316:	02 9b       	mov	r11,r1
8000a318:	e0 a0 07 d6 	rcall	8000b2c4 <_Bfree>
8000a31c:	40 cc       	lddsp	r12,sp[0x30]
8000a31e:	ed ec 10 08 	or	r8,r6,r12
8000a322:	c0 d1       	brne	8000a33c <_dtoa_r+0xa3c>
8000a324:	40 db       	lddsp	r11,sp[0x34]
8000a326:	58 0b       	cp.w	r11,0
8000a328:	c0 a1       	brne	8000a33c <_dtoa_r+0xa3c>
8000a32a:	40 26       	lddsp	r6,sp[0x8]
8000a32c:	e0 40 00 39 	cp.w	r0,57
8000a330:	c3 00       	breq	8000a390 <_dtoa_r+0xa90>
8000a332:	40 6a       	lddsp	r10,sp[0x18]
8000a334:	58 0a       	cp.w	r10,0
8000a336:	e0 89 00 24 	brgt	8000a37e <_dtoa_r+0xa7e>
8000a33a:	c2 f8       	rjmp	8000a398 <_dtoa_r+0xa98>
8000a33c:	40 69       	lddsp	r9,sp[0x18]
8000a33e:	58 09       	cp.w	r9,0
8000a340:	c0 85       	brlt	8000a350 <_dtoa_r+0xa50>
8000a342:	12 98       	mov	r8,r9
8000a344:	40 cc       	lddsp	r12,sp[0x30]
8000a346:	18 48       	or	r8,r12
8000a348:	c1 d1       	brne	8000a382 <_dtoa_r+0xa82>
8000a34a:	40 db       	lddsp	r11,sp[0x34]
8000a34c:	58 0b       	cp.w	r11,0
8000a34e:	c1 a1       	brne	8000a382 <_dtoa_r+0xa82>
8000a350:	0c 99       	mov	r9,r6
8000a352:	40 26       	lddsp	r6,sp[0x8]
8000a354:	58 09       	cp.w	r9,0
8000a356:	e0 8a 00 21 	brle	8000a398 <_dtoa_r+0xa98>
8000a35a:	06 9b       	mov	r11,r3
8000a35c:	30 1a       	mov	r10,1
8000a35e:	0e 9c       	mov	r12,r7
8000a360:	e0 a0 08 bc 	rcall	8000b4d8 <__lshift>
8000a364:	04 9b       	mov	r11,r2
8000a366:	18 93       	mov	r3,r12
8000a368:	e0 a0 07 94 	rcall	8000b290 <__mcmp>
8000a36c:	e0 89 00 06 	brgt	8000a378 <_dtoa_r+0xa78>
8000a370:	c1 41       	brne	8000a398 <_dtoa_r+0xa98>
8000a372:	ed b0 00 00 	bld	r0,0x0
8000a376:	c1 11       	brne	8000a398 <_dtoa_r+0xa98>
8000a378:	e0 40 00 39 	cp.w	r0,57
8000a37c:	c0 a0       	breq	8000a390 <_dtoa_r+0xa90>
8000a37e:	2f f0       	sub	r0,-1
8000a380:	c0 c8       	rjmp	8000a398 <_dtoa_r+0xa98>
8000a382:	58 06       	cp.w	r6,0
8000a384:	e0 8a 00 0c 	brle	8000a39c <_dtoa_r+0xa9c>
8000a388:	40 26       	lddsp	r6,sp[0x8]
8000a38a:	e0 40 00 39 	cp.w	r0,57
8000a38e:	c0 41       	brne	8000a396 <_dtoa_r+0xa96>
8000a390:	33 98       	mov	r8,57
8000a392:	0a c8       	st.b	r5++,r8
8000a394:	c6 78       	rjmp	8000a462 <_dtoa_r+0xb62>
8000a396:	2f f0       	sub	r0,-1
8000a398:	0a c0       	st.b	r5++,r0
8000a39a:	c7 58       	rjmp	8000a484 <_dtoa_r+0xb84>
8000a39c:	0a c0       	st.b	r5++,r0
8000a39e:	40 9a       	lddsp	r10,sp[0x24]
8000a3a0:	40 e9       	lddsp	r9,sp[0x38]
8000a3a2:	12 3a       	cp.w	r10,r9
8000a3a4:	c4 30       	breq	8000a42a <_dtoa_r+0xb2a>
8000a3a6:	06 9b       	mov	r11,r3
8000a3a8:	30 09       	mov	r9,0
8000a3aa:	30 aa       	mov	r10,10
8000a3ac:	0e 9c       	mov	r12,r7
8000a3ae:	e0 a0 09 61 	rcall	8000b670 <__multadd>
8000a3b2:	40 48       	lddsp	r8,sp[0x10]
8000a3b4:	18 93       	mov	r3,r12
8000a3b6:	08 38       	cp.w	r8,r4
8000a3b8:	c0 91       	brne	8000a3ca <_dtoa_r+0xaca>
8000a3ba:	10 9b       	mov	r11,r8
8000a3bc:	30 09       	mov	r9,0
8000a3be:	30 aa       	mov	r10,10
8000a3c0:	0e 9c       	mov	r12,r7
8000a3c2:	e0 a0 09 57 	rcall	8000b670 <__multadd>
8000a3c6:	50 4c       	stdsp	sp[0x10],r12
8000a3c8:	c0 e8       	rjmp	8000a3e4 <_dtoa_r+0xae4>
8000a3ca:	40 4b       	lddsp	r11,sp[0x10]
8000a3cc:	30 09       	mov	r9,0
8000a3ce:	30 aa       	mov	r10,10
8000a3d0:	0e 9c       	mov	r12,r7
8000a3d2:	e0 a0 09 4f 	rcall	8000b670 <__multadd>
8000a3d6:	08 9b       	mov	r11,r4
8000a3d8:	50 4c       	stdsp	sp[0x10],r12
8000a3da:	30 09       	mov	r9,0
8000a3dc:	30 aa       	mov	r10,10
8000a3de:	0e 9c       	mov	r12,r7
8000a3e0:	e0 a0 09 48 	rcall	8000b670 <__multadd>
8000a3e4:	18 94       	mov	r4,r12
8000a3e6:	40 9c       	lddsp	r12,sp[0x24]
8000a3e8:	2f fc       	sub	r12,-1
8000a3ea:	50 9c       	stdsp	sp[0x24],r12
8000a3ec:	c7 9b       	rjmp	8000a2de <_dtoa_r+0x9de>
8000a3ee:	30 18       	mov	r8,1
8000a3f0:	06 90       	mov	r0,r3
8000a3f2:	40 85       	lddsp	r5,sp[0x20]
8000a3f4:	08 93       	mov	r3,r4
8000a3f6:	0c 94       	mov	r4,r6
8000a3f8:	10 96       	mov	r6,r8
8000a3fa:	04 9b       	mov	r11,r2
8000a3fc:	00 9c       	mov	r12,r0
8000a3fe:	fe b0 f9 f1 	rcall	800097e0 <quorem>
8000a402:	2d 0c       	sub	r12,-48
8000a404:	0a cc       	st.b	r5++,r12
8000a406:	02 36       	cp.w	r6,r1
8000a408:	c0 a4       	brge	8000a41c <_dtoa_r+0xb1c>
8000a40a:	00 9b       	mov	r11,r0
8000a40c:	30 09       	mov	r9,0
8000a40e:	30 aa       	mov	r10,10
8000a410:	0e 9c       	mov	r12,r7
8000a412:	2f f6       	sub	r6,-1
8000a414:	e0 a0 09 2e 	rcall	8000b670 <__multadd>
8000a418:	18 90       	mov	r0,r12
8000a41a:	cf 0b       	rjmp	8000a3fa <_dtoa_r+0xafa>
8000a41c:	08 96       	mov	r6,r4
8000a41e:	30 0b       	mov	r11,0
8000a420:	06 94       	mov	r4,r3
8000a422:	50 4b       	stdsp	sp[0x10],r11
8000a424:	00 93       	mov	r3,r0
8000a426:	18 90       	mov	r0,r12
8000a428:	c0 28       	rjmp	8000a42c <_dtoa_r+0xb2c>
8000a42a:	40 26       	lddsp	r6,sp[0x8]
8000a42c:	06 9b       	mov	r11,r3
8000a42e:	30 1a       	mov	r10,1
8000a430:	0e 9c       	mov	r12,r7
8000a432:	e0 a0 08 53 	rcall	8000b4d8 <__lshift>
8000a436:	04 9b       	mov	r11,r2
8000a438:	18 93       	mov	r3,r12
8000a43a:	e0 a0 07 2b 	rcall	8000b290 <__mcmp>
8000a43e:	e0 89 00 12 	brgt	8000a462 <_dtoa_r+0xb62>
8000a442:	c1 b1       	brne	8000a478 <_dtoa_r+0xb78>
8000a444:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
8000a448:	c0 d1       	brne	8000a462 <_dtoa_r+0xb62>
8000a44a:	c1 78       	rjmp	8000a478 <_dtoa_r+0xb78>
8000a44c:	40 89       	lddsp	r9,sp[0x20]
8000a44e:	12 38       	cp.w	r8,r9
8000a450:	c0 30       	breq	8000a456 <_dtoa_r+0xb56>
8000a452:	10 95       	mov	r5,r8
8000a454:	c0 88       	rjmp	8000a464 <_dtoa_r+0xb64>
8000a456:	2f f6       	sub	r6,-1
8000a458:	50 66       	stdsp	sp[0x18],r6
8000a45a:	33 18       	mov	r8,49
8000a45c:	40 8c       	lddsp	r12,sp[0x20]
8000a45e:	b8 88       	st.b	r12[0x0],r8
8000a460:	c1 38       	rjmp	8000a486 <_dtoa_r+0xb86>
8000a462:	33 9a       	mov	r10,57
8000a464:	0a 98       	mov	r8,r5
8000a466:	11 79       	ld.ub	r9,--r8
8000a468:	f4 09 18 00 	cp.b	r9,r10
8000a46c:	cf 00       	breq	8000a44c <_dtoa_r+0xb4c>
8000a46e:	2f f9       	sub	r9,-1
8000a470:	b0 89       	st.b	r8[0x0],r9
8000a472:	c0 98       	rjmp	8000a484 <_dtoa_r+0xb84>
8000a474:	10 95       	mov	r5,r8
8000a476:	c0 28       	rjmp	8000a47a <_dtoa_r+0xb7a>
8000a478:	33 09       	mov	r9,48
8000a47a:	0a 98       	mov	r8,r5
8000a47c:	11 7a       	ld.ub	r10,--r8
8000a47e:	f2 0a 18 00 	cp.b	r10,r9
8000a482:	cf 90       	breq	8000a474 <_dtoa_r+0xb74>
8000a484:	50 66       	stdsp	sp[0x18],r6
8000a486:	04 9b       	mov	r11,r2
8000a488:	0e 9c       	mov	r12,r7
8000a48a:	e0 a0 07 1d 	rcall	8000b2c4 <_Bfree>
8000a48e:	58 04       	cp.w	r4,0
8000a490:	c1 20       	breq	8000a4b4 <_dtoa_r+0xbb4>
8000a492:	40 4b       	lddsp	r11,sp[0x10]
8000a494:	08 3b       	cp.w	r11,r4
8000a496:	5f 19       	srne	r9
8000a498:	58 0b       	cp.w	r11,0
8000a49a:	5f 18       	srne	r8
8000a49c:	f3 e8 00 08 	and	r8,r9,r8
8000a4a0:	c0 40       	breq	8000a4a8 <_dtoa_r+0xba8>
8000a4a2:	0e 9c       	mov	r12,r7
8000a4a4:	e0 a0 07 10 	rcall	8000b2c4 <_Bfree>
8000a4a8:	08 9b       	mov	r11,r4
8000a4aa:	0e 9c       	mov	r12,r7
8000a4ac:	e0 a0 07 0c 	rcall	8000b2c4 <_Bfree>
8000a4b0:	c0 28       	rjmp	8000a4b4 <_dtoa_r+0xbb4>
8000a4b2:	50 66       	stdsp	sp[0x18],r6
8000a4b4:	0e 9c       	mov	r12,r7
8000a4b6:	06 9b       	mov	r11,r3
8000a4b8:	e0 a0 07 06 	rcall	8000b2c4 <_Bfree>
8000a4bc:	30 08       	mov	r8,0
8000a4be:	aa 88       	st.b	r5[0x0],r8
8000a4c0:	40 68       	lddsp	r8,sp[0x18]
8000a4c2:	41 5a       	lddsp	r10,sp[0x54]
8000a4c4:	2f f8       	sub	r8,-1
8000a4c6:	41 29       	lddsp	r9,sp[0x48]
8000a4c8:	95 08       	st.w	r10[0x0],r8
8000a4ca:	40 8c       	lddsp	r12,sp[0x20]
8000a4cc:	58 09       	cp.w	r9,0
8000a4ce:	fb f8 10 12 	ld.wne	r8,sp[0x48]
8000a4d2:	f1 f5 1a 00 	st.wne	r8[0x0],r5
8000a4d6:	2e 6d       	sub	sp,-104
8000a4d8:	d8 32       	popm	r0-r7,pc
8000a4da:	d7 03       	nop

8000a4dc <_fflush_r>:
8000a4dc:	d4 21       	pushm	r4-r7,lr
8000a4de:	16 97       	mov	r7,r11
8000a4e0:	18 96       	mov	r6,r12
8000a4e2:	76 48       	ld.w	r8,r11[0x10]
8000a4e4:	58 08       	cp.w	r8,0
8000a4e6:	c7 f0       	breq	8000a5e4 <_fflush_r+0x108>
8000a4e8:	58 0c       	cp.w	r12,0
8000a4ea:	c0 50       	breq	8000a4f4 <_fflush_r+0x18>
8000a4ec:	78 68       	ld.w	r8,r12[0x18]
8000a4ee:	58 08       	cp.w	r8,0
8000a4f0:	c0 21       	brne	8000a4f4 <_fflush_r+0x18>
8000a4f2:	cc dc       	rcall	8000a68c <__sinit>
8000a4f4:	fe c8 d3 e8 	sub	r8,pc,-11288
8000a4f8:	10 37       	cp.w	r7,r8
8000a4fa:	c0 31       	brne	8000a500 <_fflush_r+0x24>
8000a4fc:	6c 07       	ld.w	r7,r6[0x0]
8000a4fe:	c0 c8       	rjmp	8000a516 <_fflush_r+0x3a>
8000a500:	fe c8 d3 d4 	sub	r8,pc,-11308
8000a504:	10 37       	cp.w	r7,r8
8000a506:	c0 31       	brne	8000a50c <_fflush_r+0x30>
8000a508:	6c 17       	ld.w	r7,r6[0x4]
8000a50a:	c0 68       	rjmp	8000a516 <_fflush_r+0x3a>
8000a50c:	fe c8 d3 c0 	sub	r8,pc,-11328
8000a510:	10 37       	cp.w	r7,r8
8000a512:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000a516:	8e 6a       	ld.sh	r10,r7[0xc]
8000a518:	14 98       	mov	r8,r10
8000a51a:	ed ba 00 03 	bld	r10,0x3
8000a51e:	c4 20       	breq	8000a5a2 <_fflush_r+0xc6>
8000a520:	ab ba       	sbr	r10,0xb
8000a522:	ae 6a       	st.h	r7[0xc],r10
8000a524:	6e 18       	ld.w	r8,r7[0x4]
8000a526:	58 08       	cp.w	r8,0
8000a528:	e0 89 00 06 	brgt	8000a534 <_fflush_r+0x58>
8000a52c:	6f 08       	ld.w	r8,r7[0x40]
8000a52e:	58 08       	cp.w	r8,0
8000a530:	e0 8a 00 5a 	brle	8000a5e4 <_fflush_r+0x108>
8000a534:	6e b8       	ld.w	r8,r7[0x2c]
8000a536:	58 08       	cp.w	r8,0
8000a538:	c5 60       	breq	8000a5e4 <_fflush_r+0x108>
8000a53a:	e2 1a 10 00 	andl	r10,0x1000,COH
8000a53e:	c0 30       	breq	8000a544 <_fflush_r+0x68>
8000a540:	6f 55       	ld.w	r5,r7[0x54]
8000a542:	c0 f8       	rjmp	8000a560 <_fflush_r+0x84>
8000a544:	30 19       	mov	r9,1
8000a546:	6e 8b       	ld.w	r11,r7[0x20]
8000a548:	0c 9c       	mov	r12,r6
8000a54a:	5d 18       	icall	r8
8000a54c:	18 95       	mov	r5,r12
8000a54e:	5b fc       	cp.w	r12,-1
8000a550:	c0 81       	brne	8000a560 <_fflush_r+0x84>
8000a552:	6c 38       	ld.w	r8,r6[0xc]
8000a554:	59 d8       	cp.w	r8,29
8000a556:	c4 70       	breq	8000a5e4 <_fflush_r+0x108>
8000a558:	8e 68       	ld.sh	r8,r7[0xc]
8000a55a:	a7 a8       	sbr	r8,0x6
8000a55c:	ae 68       	st.h	r7[0xc],r8
8000a55e:	d8 22       	popm	r4-r7,pc
8000a560:	8e 68       	ld.sh	r8,r7[0xc]
8000a562:	ed b8 00 02 	bld	r8,0x2
8000a566:	c0 91       	brne	8000a578 <_fflush_r+0x9c>
8000a568:	6e 18       	ld.w	r8,r7[0x4]
8000a56a:	10 15       	sub	r5,r8
8000a56c:	6e d8       	ld.w	r8,r7[0x34]
8000a56e:	58 08       	cp.w	r8,0
8000a570:	ef f8 10 10 	ld.wne	r8,r7[0x40]
8000a574:	eb d8 e1 15 	subne	r5,r5,r8
8000a578:	6e b8       	ld.w	r8,r7[0x2c]
8000a57a:	0c 9c       	mov	r12,r6
8000a57c:	30 09       	mov	r9,0
8000a57e:	0a 9a       	mov	r10,r5
8000a580:	6e 8b       	ld.w	r11,r7[0x20]
8000a582:	5d 18       	icall	r8
8000a584:	8e 68       	ld.sh	r8,r7[0xc]
8000a586:	0a 3c       	cp.w	r12,r5
8000a588:	c2 61       	brne	8000a5d4 <_fflush_r+0xf8>
8000a58a:	ab d8       	cbr	r8,0xb
8000a58c:	30 0c       	mov	r12,0
8000a58e:	6e 49       	ld.w	r9,r7[0x10]
8000a590:	ae 68       	st.h	r7[0xc],r8
8000a592:	8f 1c       	st.w	r7[0x4],r12
8000a594:	8f 09       	st.w	r7[0x0],r9
8000a596:	ed b8 00 0c 	bld	r8,0xc
8000a59a:	c2 51       	brne	8000a5e4 <_fflush_r+0x108>
8000a59c:	ef 45 00 54 	st.w	r7[84],r5
8000a5a0:	d8 22       	popm	r4-r7,pc
8000a5a2:	6e 45       	ld.w	r5,r7[0x10]
8000a5a4:	58 05       	cp.w	r5,0
8000a5a6:	c1 f0       	breq	8000a5e4 <_fflush_r+0x108>
8000a5a8:	6e 04       	ld.w	r4,r7[0x0]
8000a5aa:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
8000a5ae:	8f 05       	st.w	r7[0x0],r5
8000a5b0:	f9 b8 01 00 	movne	r8,0
8000a5b4:	ef f8 00 05 	ld.weq	r8,r7[0x14]
8000a5b8:	0a 14       	sub	r4,r5
8000a5ba:	8f 28       	st.w	r7[0x8],r8
8000a5bc:	c1 18       	rjmp	8000a5de <_fflush_r+0x102>
8000a5be:	08 99       	mov	r9,r4
8000a5c0:	0a 9a       	mov	r10,r5
8000a5c2:	6e a8       	ld.w	r8,r7[0x28]
8000a5c4:	6e 8b       	ld.w	r11,r7[0x20]
8000a5c6:	0c 9c       	mov	r12,r6
8000a5c8:	5d 18       	icall	r8
8000a5ca:	18 14       	sub	r4,r12
8000a5cc:	58 0c       	cp.w	r12,0
8000a5ce:	e0 89 00 07 	brgt	8000a5dc <_fflush_r+0x100>
8000a5d2:	8e 68       	ld.sh	r8,r7[0xc]
8000a5d4:	a7 a8       	sbr	r8,0x6
8000a5d6:	3f fc       	mov	r12,-1
8000a5d8:	ae 68       	st.h	r7[0xc],r8
8000a5da:	d8 22       	popm	r4-r7,pc
8000a5dc:	18 05       	add	r5,r12
8000a5de:	58 04       	cp.w	r4,0
8000a5e0:	fe 99 ff ef 	brgt	8000a5be <_fflush_r+0xe2>
8000a5e4:	d8 2a       	popm	r4-r7,pc,r12=0
8000a5e6:	d7 03       	nop

8000a5e8 <__sfp_lock_acquire>:
8000a5e8:	5e fc       	retal	r12

8000a5ea <__sfp_lock_release>:
8000a5ea:	5e fc       	retal	r12

8000a5ec <_cleanup_r>:
8000a5ec:	d4 01       	pushm	lr
8000a5ee:	fe cb e8 6a 	sub	r11,pc,-6038
8000a5f2:	e0 a0 02 fd 	rcall	8000abec <_fwalk>
8000a5f6:	d8 02       	popm	pc

8000a5f8 <__sfmoreglue>:
8000a5f8:	d4 21       	pushm	r4-r7,lr
8000a5fa:	16 95       	mov	r5,r11
8000a5fc:	f6 06 10 5c 	mul	r6,r11,92
8000a600:	ec cb ff f4 	sub	r11,r6,-12
8000a604:	e0 a0 03 84 	rcall	8000ad0c <_malloc_r>
8000a608:	18 97       	mov	r7,r12
8000a60a:	c0 90       	breq	8000a61c <__sfmoreglue+0x24>
8000a60c:	99 15       	st.w	r12[0x4],r5
8000a60e:	30 0b       	mov	r11,0
8000a610:	2f 4c       	sub	r12,-12
8000a612:	0c 9a       	mov	r10,r6
8000a614:	8f 2c       	st.w	r7[0x8],r12
8000a616:	8f 0b       	st.w	r7[0x0],r11
8000a618:	e0 a0 05 bc 	rcall	8000b190 <memset>
8000a61c:	0e 9c       	mov	r12,r7
8000a61e:	d8 22       	popm	r4-r7,pc

8000a620 <__sfp>:
8000a620:	d4 21       	pushm	r4-r7,lr
8000a622:	fe c8 d4 b2 	sub	r8,pc,-11086
8000a626:	18 96       	mov	r6,r12
8000a628:	70 07       	ld.w	r7,r8[0x0]
8000a62a:	6e 68       	ld.w	r8,r7[0x18]
8000a62c:	58 08       	cp.w	r8,0
8000a62e:	c0 31       	brne	8000a634 <__sfp+0x14>
8000a630:	0e 9c       	mov	r12,r7
8000a632:	c2 dc       	rcall	8000a68c <__sinit>
8000a634:	ee c7 ff 28 	sub	r7,r7,-216
8000a638:	30 05       	mov	r5,0
8000a63a:	6e 2c       	ld.w	r12,r7[0x8]
8000a63c:	6e 18       	ld.w	r8,r7[0x4]
8000a63e:	c0 68       	rjmp	8000a64a <__sfp+0x2a>
8000a640:	98 69       	ld.sh	r9,r12[0xc]
8000a642:	ea 09 19 00 	cp.h	r9,r5
8000a646:	c1 10       	breq	8000a668 <__sfp+0x48>
8000a648:	2a 4c       	sub	r12,-92
8000a64a:	20 18       	sub	r8,1
8000a64c:	cf a7       	brpl	8000a640 <__sfp+0x20>
8000a64e:	6e 08       	ld.w	r8,r7[0x0]
8000a650:	58 08       	cp.w	r8,0
8000a652:	c0 61       	brne	8000a65e <__sfp+0x3e>
8000a654:	30 4b       	mov	r11,4
8000a656:	0c 9c       	mov	r12,r6
8000a658:	cd 0f       	rcall	8000a5f8 <__sfmoreglue>
8000a65a:	8f 0c       	st.w	r7[0x0],r12
8000a65c:	c0 30       	breq	8000a662 <__sfp+0x42>
8000a65e:	6e 07       	ld.w	r7,r7[0x0]
8000a660:	ce db       	rjmp	8000a63a <__sfp+0x1a>
8000a662:	30 c8       	mov	r8,12
8000a664:	8d 38       	st.w	r6[0xc],r8
8000a666:	d8 22       	popm	r4-r7,pc
8000a668:	30 08       	mov	r8,0
8000a66a:	f9 48 00 4c 	st.w	r12[76],r8
8000a66e:	99 08       	st.w	r12[0x0],r8
8000a670:	99 28       	st.w	r12[0x8],r8
8000a672:	99 18       	st.w	r12[0x4],r8
8000a674:	99 48       	st.w	r12[0x10],r8
8000a676:	99 58       	st.w	r12[0x14],r8
8000a678:	99 68       	st.w	r12[0x18],r8
8000a67a:	99 d8       	st.w	r12[0x34],r8
8000a67c:	99 e8       	st.w	r12[0x38],r8
8000a67e:	f9 48 00 48 	st.w	r12[72],r8
8000a682:	3f f8       	mov	r8,-1
8000a684:	b8 78       	st.h	r12[0xe],r8
8000a686:	30 18       	mov	r8,1
8000a688:	b8 68       	st.h	r12[0xc],r8
8000a68a:	d8 22       	popm	r4-r7,pc

8000a68c <__sinit>:
8000a68c:	d4 21       	pushm	r4-r7,lr
8000a68e:	18 96       	mov	r6,r12
8000a690:	78 67       	ld.w	r7,r12[0x18]
8000a692:	58 07       	cp.w	r7,0
8000a694:	c4 91       	brne	8000a726 <__sinit+0x9a>
8000a696:	fe c8 00 aa 	sub	r8,pc,170
8000a69a:	30 15       	mov	r5,1
8000a69c:	99 a8       	st.w	r12[0x28],r8
8000a69e:	f9 47 00 d8 	st.w	r12[216],r7
8000a6a2:	f9 47 00 dc 	st.w	r12[220],r7
8000a6a6:	f9 47 00 e0 	st.w	r12[224],r7
8000a6aa:	99 65       	st.w	r12[0x18],r5
8000a6ac:	cb af       	rcall	8000a620 <__sfp>
8000a6ae:	8d 0c       	st.w	r6[0x0],r12
8000a6b0:	0c 9c       	mov	r12,r6
8000a6b2:	cb 7f       	rcall	8000a620 <__sfp>
8000a6b4:	8d 1c       	st.w	r6[0x4],r12
8000a6b6:	0c 9c       	mov	r12,r6
8000a6b8:	cb 4f       	rcall	8000a620 <__sfp>
8000a6ba:	6c 09       	ld.w	r9,r6[0x0]
8000a6bc:	30 48       	mov	r8,4
8000a6be:	93 07       	st.w	r9[0x0],r7
8000a6c0:	b2 68       	st.h	r9[0xc],r8
8000a6c2:	93 17       	st.w	r9[0x4],r7
8000a6c4:	93 27       	st.w	r9[0x8],r7
8000a6c6:	6c 18       	ld.w	r8,r6[0x4]
8000a6c8:	b2 77       	st.h	r9[0xe],r7
8000a6ca:	93 47       	st.w	r9[0x10],r7
8000a6cc:	93 57       	st.w	r9[0x14],r7
8000a6ce:	93 67       	st.w	r9[0x18],r7
8000a6d0:	93 89       	st.w	r9[0x20],r9
8000a6d2:	91 07       	st.w	r8[0x0],r7
8000a6d4:	91 17       	st.w	r8[0x4],r7
8000a6d6:	91 27       	st.w	r8[0x8],r7
8000a6d8:	fe ce eb e4 	sub	lr,pc,-5148
8000a6dc:	fe cb ec 14 	sub	r11,pc,-5100
8000a6e0:	93 9e       	st.w	r9[0x24],lr
8000a6e2:	93 ab       	st.w	r9[0x28],r11
8000a6e4:	fe ca ec 3c 	sub	r10,pc,-5060
8000a6e8:	fe c4 ec 48 	sub	r4,pc,-5048
8000a6ec:	93 ba       	st.w	r9[0x2c],r10
8000a6ee:	93 c4       	st.w	r9[0x30],r4
8000a6f0:	30 99       	mov	r9,9
8000a6f2:	b0 69       	st.h	r8[0xc],r9
8000a6f4:	b0 75       	st.h	r8[0xe],r5
8000a6f6:	91 c4       	st.w	r8[0x30],r4
8000a6f8:	91 47       	st.w	r8[0x10],r7
8000a6fa:	91 57       	st.w	r8[0x14],r7
8000a6fc:	91 67       	st.w	r8[0x18],r7
8000a6fe:	91 88       	st.w	r8[0x20],r8
8000a700:	91 9e       	st.w	r8[0x24],lr
8000a702:	91 ab       	st.w	r8[0x28],r11
8000a704:	91 ba       	st.w	r8[0x2c],r10
8000a706:	8d 2c       	st.w	r6[0x8],r12
8000a708:	31 28       	mov	r8,18
8000a70a:	99 07       	st.w	r12[0x0],r7
8000a70c:	b8 68       	st.h	r12[0xc],r8
8000a70e:	99 17       	st.w	r12[0x4],r7
8000a710:	99 27       	st.w	r12[0x8],r7
8000a712:	30 28       	mov	r8,2
8000a714:	b8 78       	st.h	r12[0xe],r8
8000a716:	99 c4       	st.w	r12[0x30],r4
8000a718:	99 67       	st.w	r12[0x18],r7
8000a71a:	99 9e       	st.w	r12[0x24],lr
8000a71c:	99 ab       	st.w	r12[0x28],r11
8000a71e:	99 ba       	st.w	r12[0x2c],r10
8000a720:	99 47       	st.w	r12[0x10],r7
8000a722:	99 57       	st.w	r12[0x14],r7
8000a724:	99 8c       	st.w	r12[0x20],r12
8000a726:	d8 22       	popm	r4-r7,pc

8000a728 <_malloc_trim_r>:
8000a728:	d4 21       	pushm	r4-r7,lr
8000a72a:	16 95       	mov	r5,r11
8000a72c:	18 97       	mov	r7,r12
8000a72e:	e0 a0 05 38 	rcall	8000b19e <__malloc_lock>
8000a732:	e0 64 00 fc 	mov	r4,252
8000a736:	68 28       	ld.w	r8,r4[0x8]
8000a738:	70 16       	ld.w	r6,r8[0x4]
8000a73a:	e0 16 ff fc 	andl	r6,0xfffc
8000a73e:	ec c8 ff 91 	sub	r8,r6,-111
8000a742:	f0 05 01 05 	sub	r5,r8,r5
8000a746:	e0 15 ff 80 	andl	r5,0xff80
8000a74a:	ea c5 00 80 	sub	r5,r5,128
8000a74e:	e0 45 00 7f 	cp.w	r5,127
8000a752:	e0 8a 00 25 	brle	8000a79c <_malloc_trim_r+0x74>
8000a756:	30 0b       	mov	r11,0
8000a758:	0e 9c       	mov	r12,r7
8000a75a:	e0 a0 09 93 	rcall	8000ba80 <_sbrk_r>
8000a75e:	68 28       	ld.w	r8,r4[0x8]
8000a760:	0c 08       	add	r8,r6
8000a762:	10 3c       	cp.w	r12,r8
8000a764:	c1 c1       	brne	8000a79c <_malloc_trim_r+0x74>
8000a766:	ea 0b 11 00 	rsub	r11,r5,0
8000a76a:	0e 9c       	mov	r12,r7
8000a76c:	e0 a0 09 8a 	rcall	8000ba80 <_sbrk_r>
8000a770:	5b fc       	cp.w	r12,-1
8000a772:	c1 91       	brne	8000a7a4 <_malloc_trim_r+0x7c>
8000a774:	30 0b       	mov	r11,0
8000a776:	0e 9c       	mov	r12,r7
8000a778:	e0 a0 09 84 	rcall	8000ba80 <_sbrk_r>
8000a77c:	68 28       	ld.w	r8,r4[0x8]
8000a77e:	f8 08 01 09 	sub	r9,r12,r8
8000a782:	58 f9       	cp.w	r9,15
8000a784:	e0 8a 00 0c 	brle	8000a79c <_malloc_trim_r+0x74>
8000a788:	a1 a9       	sbr	r9,0x0
8000a78a:	91 19       	st.w	r8[0x4],r9
8000a78c:	e0 68 05 08 	mov	r8,1288
8000a790:	70 09       	ld.w	r9,r8[0x0]
8000a792:	e0 68 06 38 	mov	r8,1592
8000a796:	f8 09 01 09 	sub	r9,r12,r9
8000a79a:	91 09       	st.w	r8[0x0],r9
8000a79c:	0e 9c       	mov	r12,r7
8000a79e:	e0 a0 05 01 	rcall	8000b1a0 <__malloc_unlock>
8000a7a2:	d8 2a       	popm	r4-r7,pc,r12=0
8000a7a4:	68 28       	ld.w	r8,r4[0x8]
8000a7a6:	0a 16       	sub	r6,r5
8000a7a8:	a1 a6       	sbr	r6,0x0
8000a7aa:	91 16       	st.w	r8[0x4],r6
8000a7ac:	e0 68 06 38 	mov	r8,1592
8000a7b0:	70 09       	ld.w	r9,r8[0x0]
8000a7b2:	0a 19       	sub	r9,r5
8000a7b4:	0e 9c       	mov	r12,r7
8000a7b6:	91 09       	st.w	r8[0x0],r9
8000a7b8:	e0 a0 04 f4 	rcall	8000b1a0 <__malloc_unlock>
8000a7bc:	da 2a       	popm	r4-r7,pc,r12=1
8000a7be:	d7 03       	nop

8000a7c0 <_free_r>:
8000a7c0:	d4 21       	pushm	r4-r7,lr
8000a7c2:	16 96       	mov	r6,r11
8000a7c4:	18 97       	mov	r7,r12
8000a7c6:	58 0b       	cp.w	r11,0
8000a7c8:	e0 80 00 c0 	breq	8000a948 <_free_r+0x188>
8000a7cc:	e0 a0 04 e9 	rcall	8000b19e <__malloc_lock>
8000a7d0:	20 86       	sub	r6,8
8000a7d2:	e0 6a 00 fc 	mov	r10,252
8000a7d6:	6c 18       	ld.w	r8,r6[0x4]
8000a7d8:	74 2e       	ld.w	lr,r10[0x8]
8000a7da:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
8000a7de:	a1 c8       	cbr	r8,0x0
8000a7e0:	ec 08 00 09 	add	r9,r6,r8
8000a7e4:	72 1b       	ld.w	r11,r9[0x4]
8000a7e6:	e0 1b ff fc 	andl	r11,0xfffc
8000a7ea:	1c 39       	cp.w	r9,lr
8000a7ec:	c1 e1       	brne	8000a828 <_free_r+0x68>
8000a7ee:	f6 08 00 08 	add	r8,r11,r8
8000a7f2:	58 0c       	cp.w	r12,0
8000a7f4:	c0 81       	brne	8000a804 <_free_r+0x44>
8000a7f6:	6c 09       	ld.w	r9,r6[0x0]
8000a7f8:	12 16       	sub	r6,r9
8000a7fa:	12 08       	add	r8,r9
8000a7fc:	6c 3b       	ld.w	r11,r6[0xc]
8000a7fe:	6c 29       	ld.w	r9,r6[0x8]
8000a800:	97 29       	st.w	r11[0x8],r9
8000a802:	93 3b       	st.w	r9[0xc],r11
8000a804:	10 99       	mov	r9,r8
8000a806:	95 26       	st.w	r10[0x8],r6
8000a808:	a1 a9       	sbr	r9,0x0
8000a80a:	8d 19       	st.w	r6[0x4],r9
8000a80c:	e0 69 05 04 	mov	r9,1284
8000a810:	72 09       	ld.w	r9,r9[0x0]
8000a812:	12 38       	cp.w	r8,r9
8000a814:	c0 63       	brcs	8000a820 <_free_r+0x60>
8000a816:	e0 68 06 34 	mov	r8,1588
8000a81a:	0e 9c       	mov	r12,r7
8000a81c:	70 0b       	ld.w	r11,r8[0x0]
8000a81e:	c8 5f       	rcall	8000a728 <_malloc_trim_r>
8000a820:	0e 9c       	mov	r12,r7
8000a822:	e0 a0 04 bf 	rcall	8000b1a0 <__malloc_unlock>
8000a826:	d8 22       	popm	r4-r7,pc
8000a828:	93 1b       	st.w	r9[0x4],r11
8000a82a:	58 0c       	cp.w	r12,0
8000a82c:	c0 30       	breq	8000a832 <_free_r+0x72>
8000a82e:	30 0c       	mov	r12,0
8000a830:	c1 08       	rjmp	8000a850 <_free_r+0x90>
8000a832:	6c 0e       	ld.w	lr,r6[0x0]
8000a834:	f4 c5 ff f8 	sub	r5,r10,-8
8000a838:	1c 16       	sub	r6,lr
8000a83a:	1c 08       	add	r8,lr
8000a83c:	6c 2e       	ld.w	lr,r6[0x8]
8000a83e:	0a 3e       	cp.w	lr,r5
8000a840:	f9 bc 00 01 	moveq	r12,1
8000a844:	ed f5 10 03 	ld.wne	r5,r6[0xc]
8000a848:	eb fe 1a 02 	st.wne	r5[0x8],lr
8000a84c:	fd f5 1a 03 	st.wne	lr[0xc],r5
8000a850:	f2 0b 00 0e 	add	lr,r9,r11
8000a854:	7c 1e       	ld.w	lr,lr[0x4]
8000a856:	ed be 00 00 	bld	lr,0x0
8000a85a:	c1 40       	breq	8000a882 <_free_r+0xc2>
8000a85c:	16 08       	add	r8,r11
8000a85e:	58 0c       	cp.w	r12,0
8000a860:	c0 d1       	brne	8000a87a <_free_r+0xba>
8000a862:	e0 6e 00 fc 	mov	lr,252
8000a866:	72 2b       	ld.w	r11,r9[0x8]
8000a868:	2f 8e       	sub	lr,-8
8000a86a:	1c 3b       	cp.w	r11,lr
8000a86c:	c0 71       	brne	8000a87a <_free_r+0xba>
8000a86e:	97 36       	st.w	r11[0xc],r6
8000a870:	97 26       	st.w	r11[0x8],r6
8000a872:	8d 2b       	st.w	r6[0x8],r11
8000a874:	8d 3b       	st.w	r6[0xc],r11
8000a876:	30 1c       	mov	r12,1
8000a878:	c0 58       	rjmp	8000a882 <_free_r+0xc2>
8000a87a:	72 2b       	ld.w	r11,r9[0x8]
8000a87c:	72 39       	ld.w	r9,r9[0xc]
8000a87e:	93 2b       	st.w	r9[0x8],r11
8000a880:	97 39       	st.w	r11[0xc],r9
8000a882:	10 99       	mov	r9,r8
8000a884:	ec 08 09 08 	st.w	r6[r8],r8
8000a888:	a1 a9       	sbr	r9,0x0
8000a88a:	8d 19       	st.w	r6[0x4],r9
8000a88c:	58 0c       	cp.w	r12,0
8000a88e:	c5 a1       	brne	8000a942 <_free_r+0x182>
8000a890:	e0 48 01 ff 	cp.w	r8,511
8000a894:	e0 8b 00 13 	brhi	8000a8ba <_free_r+0xfa>
8000a898:	a3 98       	lsr	r8,0x3
8000a89a:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000a89e:	72 2b       	ld.w	r11,r9[0x8]
8000a8a0:	8d 39       	st.w	r6[0xc],r9
8000a8a2:	8d 2b       	st.w	r6[0x8],r11
8000a8a4:	97 36       	st.w	r11[0xc],r6
8000a8a6:	93 26       	st.w	r9[0x8],r6
8000a8a8:	a3 48       	asr	r8,0x2
8000a8aa:	74 19       	ld.w	r9,r10[0x4]
8000a8ac:	30 1b       	mov	r11,1
8000a8ae:	f6 08 09 48 	lsl	r8,r11,r8
8000a8b2:	f3 e8 10 08 	or	r8,r9,r8
8000a8b6:	95 18       	st.w	r10[0x4],r8
8000a8b8:	c4 58       	rjmp	8000a942 <_free_r+0x182>
8000a8ba:	f0 0b 16 09 	lsr	r11,r8,0x9
8000a8be:	58 4b       	cp.w	r11,4
8000a8c0:	e0 8b 00 06 	brhi	8000a8cc <_free_r+0x10c>
8000a8c4:	f0 0b 16 06 	lsr	r11,r8,0x6
8000a8c8:	2c 8b       	sub	r11,-56
8000a8ca:	c2 08       	rjmp	8000a90a <_free_r+0x14a>
8000a8cc:	59 4b       	cp.w	r11,20
8000a8ce:	e0 8b 00 04 	brhi	8000a8d6 <_free_r+0x116>
8000a8d2:	2a 5b       	sub	r11,-91
8000a8d4:	c1 b8       	rjmp	8000a90a <_free_r+0x14a>
8000a8d6:	e0 4b 00 54 	cp.w	r11,84
8000a8da:	e0 8b 00 06 	brhi	8000a8e6 <_free_r+0x126>
8000a8de:	f0 0b 16 0c 	lsr	r11,r8,0xc
8000a8e2:	29 2b       	sub	r11,-110
8000a8e4:	c1 38       	rjmp	8000a90a <_free_r+0x14a>
8000a8e6:	e0 4b 01 54 	cp.w	r11,340
8000a8ea:	e0 8b 00 06 	brhi	8000a8f6 <_free_r+0x136>
8000a8ee:	f0 0b 16 0f 	lsr	r11,r8,0xf
8000a8f2:	28 9b       	sub	r11,-119
8000a8f4:	c0 b8       	rjmp	8000a90a <_free_r+0x14a>
8000a8f6:	e0 4b 05 54 	cp.w	r11,1364
8000a8fa:	e0 88 00 05 	brls	8000a904 <_free_r+0x144>
8000a8fe:	37 eb       	mov	r11,126
8000a900:	c0 58       	rjmp	8000a90a <_free_r+0x14a>
8000a902:	d7 03       	nop
8000a904:	f0 0b 16 12 	lsr	r11,r8,0x12
8000a908:	28 4b       	sub	r11,-124
8000a90a:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
8000a90e:	78 29       	ld.w	r9,r12[0x8]
8000a910:	18 39       	cp.w	r9,r12
8000a912:	c0 e1       	brne	8000a92e <_free_r+0x16e>
8000a914:	74 18       	ld.w	r8,r10[0x4]
8000a916:	a3 4b       	asr	r11,0x2
8000a918:	30 1c       	mov	r12,1
8000a91a:	f8 0b 09 4b 	lsl	r11,r12,r11
8000a91e:	f1 eb 10 0b 	or	r11,r8,r11
8000a922:	12 98       	mov	r8,r9
8000a924:	95 1b       	st.w	r10[0x4],r11
8000a926:	c0 a8       	rjmp	8000a93a <_free_r+0x17a>
8000a928:	72 29       	ld.w	r9,r9[0x8]
8000a92a:	18 39       	cp.w	r9,r12
8000a92c:	c0 60       	breq	8000a938 <_free_r+0x178>
8000a92e:	72 1a       	ld.w	r10,r9[0x4]
8000a930:	e0 1a ff fc 	andl	r10,0xfffc
8000a934:	14 38       	cp.w	r8,r10
8000a936:	cf 93       	brcs	8000a928 <_free_r+0x168>
8000a938:	72 38       	ld.w	r8,r9[0xc]
8000a93a:	8d 38       	st.w	r6[0xc],r8
8000a93c:	8d 29       	st.w	r6[0x8],r9
8000a93e:	93 36       	st.w	r9[0xc],r6
8000a940:	91 26       	st.w	r8[0x8],r6
8000a942:	0e 9c       	mov	r12,r7
8000a944:	e0 a0 04 2e 	rcall	8000b1a0 <__malloc_unlock>
8000a948:	d8 22       	popm	r4-r7,pc
8000a94a:	d7 03       	nop

8000a94c <__sfvwrite_r>:
8000a94c:	d4 31       	pushm	r0-r7,lr
8000a94e:	20 3d       	sub	sp,12
8000a950:	14 94       	mov	r4,r10
8000a952:	18 95       	mov	r5,r12
8000a954:	16 97       	mov	r7,r11
8000a956:	74 28       	ld.w	r8,r10[0x8]
8000a958:	58 08       	cp.w	r8,0
8000a95a:	e0 80 01 45 	breq	8000abe4 <__sfvwrite_r+0x298>
8000a95e:	96 68       	ld.sh	r8,r11[0xc]
8000a960:	ed b8 00 03 	bld	r8,0x3
8000a964:	c0 41       	brne	8000a96c <__sfvwrite_r+0x20>
8000a966:	76 48       	ld.w	r8,r11[0x10]
8000a968:	58 08       	cp.w	r8,0
8000a96a:	c0 c1       	brne	8000a982 <__sfvwrite_r+0x36>
8000a96c:	0e 9b       	mov	r11,r7
8000a96e:	0a 9c       	mov	r12,r5
8000a970:	fe b0 f6 ca 	rcall	80009704 <__swsetup_r>
8000a974:	c0 70       	breq	8000a982 <__sfvwrite_r+0x36>
8000a976:	8e 68       	ld.sh	r8,r7[0xc]
8000a978:	a7 a8       	sbr	r8,0x6
8000a97a:	ae 68       	st.h	r7[0xc],r8
8000a97c:	30 98       	mov	r8,9
8000a97e:	8b 38       	st.w	r5[0xc],r8
8000a980:	c3 09       	rjmp	8000abe0 <__sfvwrite_r+0x294>
8000a982:	8e 63       	ld.sh	r3,r7[0xc]
8000a984:	68 00       	ld.w	r0,r4[0x0]
8000a986:	06 96       	mov	r6,r3
8000a988:	e2 16 00 02 	andl	r6,0x2,COH
8000a98c:	c2 10       	breq	8000a9ce <__sfvwrite_r+0x82>
8000a98e:	30 03       	mov	r3,0
8000a990:	e0 62 04 00 	mov	r2,1024
8000a994:	06 96       	mov	r6,r3
8000a996:	c0 48       	rjmp	8000a99e <__sfvwrite_r+0x52>
8000a998:	60 03       	ld.w	r3,r0[0x0]
8000a99a:	60 16       	ld.w	r6,r0[0x4]
8000a99c:	2f 80       	sub	r0,-8
8000a99e:	58 06       	cp.w	r6,0
8000a9a0:	cf c0       	breq	8000a998 <__sfvwrite_r+0x4c>
8000a9a2:	e0 46 04 00 	cp.w	r6,1024
8000a9a6:	ec 09 17 80 	movls	r9,r6
8000a9aa:	e4 09 17 b0 	movhi	r9,r2
8000a9ae:	06 9a       	mov	r10,r3
8000a9b0:	6e a8       	ld.w	r8,r7[0x28]
8000a9b2:	6e 8b       	ld.w	r11,r7[0x20]
8000a9b4:	0a 9c       	mov	r12,r5
8000a9b6:	5d 18       	icall	r8
8000a9b8:	18 16       	sub	r6,r12
8000a9ba:	58 0c       	cp.w	r12,0
8000a9bc:	e0 8a 01 0f 	brle	8000abda <__sfvwrite_r+0x28e>
8000a9c0:	68 28       	ld.w	r8,r4[0x8]
8000a9c2:	18 18       	sub	r8,r12
8000a9c4:	89 28       	st.w	r4[0x8],r8
8000a9c6:	e0 80 01 0f 	breq	8000abe4 <__sfvwrite_r+0x298>
8000a9ca:	18 03       	add	r3,r12
8000a9cc:	ce 9b       	rjmp	8000a99e <__sfvwrite_r+0x52>
8000a9ce:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
8000a9d2:	c0 70       	breq	8000a9e0 <__sfvwrite_r+0x94>
8000a9d4:	50 06       	stdsp	sp[0x0],r6
8000a9d6:	0c 93       	mov	r3,r6
8000a9d8:	0c 91       	mov	r1,r6
8000a9da:	50 15       	stdsp	sp[0x4],r5
8000a9dc:	08 92       	mov	r2,r4
8000a9de:	c9 e8       	rjmp	8000ab1a <__sfvwrite_r+0x1ce>
8000a9e0:	06 96       	mov	r6,r3
8000a9e2:	08 91       	mov	r1,r4
8000a9e4:	c0 48       	rjmp	8000a9ec <__sfvwrite_r+0xa0>
8000a9e6:	60 03       	ld.w	r3,r0[0x0]
8000a9e8:	60 16       	ld.w	r6,r0[0x4]
8000a9ea:	2f 80       	sub	r0,-8
8000a9ec:	58 06       	cp.w	r6,0
8000a9ee:	cf c0       	breq	8000a9e6 <__sfvwrite_r+0x9a>
8000a9f0:	8e 68       	ld.sh	r8,r7[0xc]
8000a9f2:	6e 24       	ld.w	r4,r7[0x8]
8000a9f4:	10 99       	mov	r9,r8
8000a9f6:	e2 19 02 00 	andl	r9,0x200,COH
8000a9fa:	c5 50       	breq	8000aaa4 <__sfvwrite_r+0x158>
8000a9fc:	08 36       	cp.w	r6,r4
8000a9fe:	c4 33       	brcs	8000aa84 <__sfvwrite_r+0x138>
8000aa00:	10 99       	mov	r9,r8
8000aa02:	e2 19 04 80 	andl	r9,0x480,COH
8000aa06:	c3 f0       	breq	8000aa84 <__sfvwrite_r+0x138>
8000aa08:	6e 4b       	ld.w	r11,r7[0x10]
8000aa0a:	6e 09       	ld.w	r9,r7[0x0]
8000aa0c:	16 19       	sub	r9,r11
8000aa0e:	50 09       	stdsp	sp[0x0],r9
8000aa10:	6e 59       	ld.w	r9,r7[0x14]
8000aa12:	10 9c       	mov	r12,r8
8000aa14:	f2 09 00 1a 	add	r10,r9,r9<<0x1
8000aa18:	30 28       	mov	r8,2
8000aa1a:	f4 08 0c 08 	divs	r8,r10,r8
8000aa1e:	fa e9 00 04 	st.d	sp[4],r8
8000aa22:	10 94       	mov	r4,r8
8000aa24:	40 09       	lddsp	r9,sp[0x0]
8000aa26:	e2 1c 04 00 	andl	r12,0x400,COH
8000aa2a:	2f f9       	sub	r9,-1
8000aa2c:	0c 09       	add	r9,r6
8000aa2e:	12 38       	cp.w	r8,r9
8000aa30:	f2 04 17 30 	movlo	r4,r9
8000aa34:	58 0c       	cp.w	r12,0
8000aa36:	c1 00       	breq	8000aa56 <__sfvwrite_r+0x10a>
8000aa38:	08 9b       	mov	r11,r4
8000aa3a:	0a 9c       	mov	r12,r5
8000aa3c:	c6 8d       	rcall	8000ad0c <_malloc_r>
8000aa3e:	18 92       	mov	r2,r12
8000aa40:	c1 40       	breq	8000aa68 <__sfvwrite_r+0x11c>
8000aa42:	40 0a       	lddsp	r10,sp[0x0]
8000aa44:	6e 4b       	ld.w	r11,r7[0x10]
8000aa46:	fe b0 e4 7d 	rcall	80007340 <memcpy>
8000aa4a:	8e 68       	ld.sh	r8,r7[0xc]
8000aa4c:	e0 18 fb 7f 	andl	r8,0xfb7f
8000aa50:	a7 b8       	sbr	r8,0x7
8000aa52:	ae 68       	st.h	r7[0xc],r8
8000aa54:	c0 d8       	rjmp	8000aa6e <__sfvwrite_r+0x122>
8000aa56:	08 9a       	mov	r10,r4
8000aa58:	0a 9c       	mov	r12,r5
8000aa5a:	e0 a0 06 8f 	rcall	8000b778 <_realloc_r>
8000aa5e:	18 92       	mov	r2,r12
8000aa60:	c0 71       	brne	8000aa6e <__sfvwrite_r+0x122>
8000aa62:	6e 4b       	ld.w	r11,r7[0x10]
8000aa64:	0a 9c       	mov	r12,r5
8000aa66:	ca de       	rcall	8000a7c0 <_free_r>
8000aa68:	30 c8       	mov	r8,12
8000aa6a:	8b 38       	st.w	r5[0xc],r8
8000aa6c:	cb 78       	rjmp	8000abda <__sfvwrite_r+0x28e>
8000aa6e:	40 0a       	lddsp	r10,sp[0x0]
8000aa70:	40 09       	lddsp	r9,sp[0x0]
8000aa72:	e8 0a 01 0a 	sub	r10,r4,r10
8000aa76:	e4 09 00 08 	add	r8,r2,r9
8000aa7a:	8f 54       	st.w	r7[0x14],r4
8000aa7c:	8f 2a       	st.w	r7[0x8],r10
8000aa7e:	8f 08       	st.w	r7[0x0],r8
8000aa80:	8f 42       	st.w	r7[0x10],r2
8000aa82:	0c 94       	mov	r4,r6
8000aa84:	08 36       	cp.w	r6,r4
8000aa86:	ec 04 17 30 	movlo	r4,r6
8000aa8a:	06 9b       	mov	r11,r3
8000aa8c:	08 9a       	mov	r10,r4
8000aa8e:	6e 0c       	ld.w	r12,r7[0x0]
8000aa90:	e0 a0 03 61 	rcall	8000b152 <memmove>
8000aa94:	6e 08       	ld.w	r8,r7[0x0]
8000aa96:	08 08       	add	r8,r4
8000aa98:	8f 08       	st.w	r7[0x0],r8
8000aa9a:	6e 28       	ld.w	r8,r7[0x8]
8000aa9c:	08 18       	sub	r8,r4
8000aa9e:	0c 94       	mov	r4,r6
8000aaa0:	8f 28       	st.w	r7[0x8],r8
8000aaa2:	c3 08       	rjmp	8000ab02 <__sfvwrite_r+0x1b6>
8000aaa4:	08 36       	cp.w	r6,r4
8000aaa6:	5f ba       	srhi	r10
8000aaa8:	6e 0c       	ld.w	r12,r7[0x0]
8000aaaa:	6e 48       	ld.w	r8,r7[0x10]
8000aaac:	10 3c       	cp.w	r12,r8
8000aaae:	5f b8       	srhi	r8
8000aab0:	f5 e8 00 08 	and	r8,r10,r8
8000aab4:	f2 08 18 00 	cp.b	r8,r9
8000aab8:	c0 e0       	breq	8000aad4 <__sfvwrite_r+0x188>
8000aaba:	06 9b       	mov	r11,r3
8000aabc:	08 9a       	mov	r10,r4
8000aabe:	e0 a0 03 4a 	rcall	8000b152 <memmove>
8000aac2:	6e 08       	ld.w	r8,r7[0x0]
8000aac4:	08 08       	add	r8,r4
8000aac6:	0e 9b       	mov	r11,r7
8000aac8:	8f 08       	st.w	r7[0x0],r8
8000aaca:	0a 9c       	mov	r12,r5
8000aacc:	fe b0 fd 08 	rcall	8000a4dc <_fflush_r>
8000aad0:	c1 90       	breq	8000ab02 <__sfvwrite_r+0x1b6>
8000aad2:	c8 48       	rjmp	8000abda <__sfvwrite_r+0x28e>
8000aad4:	6e 59       	ld.w	r9,r7[0x14]
8000aad6:	12 36       	cp.w	r6,r9
8000aad8:	c0 a3       	brcs	8000aaec <__sfvwrite_r+0x1a0>
8000aada:	6e a8       	ld.w	r8,r7[0x28]
8000aadc:	06 9a       	mov	r10,r3
8000aade:	6e 8b       	ld.w	r11,r7[0x20]
8000aae0:	0a 9c       	mov	r12,r5
8000aae2:	5d 18       	icall	r8
8000aae4:	18 94       	mov	r4,r12
8000aae6:	e0 89 00 0e 	brgt	8000ab02 <__sfvwrite_r+0x1b6>
8000aaea:	c7 88       	rjmp	8000abda <__sfvwrite_r+0x28e>
8000aaec:	0c 9a       	mov	r10,r6
8000aaee:	06 9b       	mov	r11,r3
8000aaf0:	e0 a0 03 31 	rcall	8000b152 <memmove>
8000aaf4:	6e 08       	ld.w	r8,r7[0x0]
8000aaf6:	0c 08       	add	r8,r6
8000aaf8:	0c 94       	mov	r4,r6
8000aafa:	8f 08       	st.w	r7[0x0],r8
8000aafc:	6e 28       	ld.w	r8,r7[0x8]
8000aafe:	0c 18       	sub	r8,r6
8000ab00:	8f 28       	st.w	r7[0x8],r8
8000ab02:	62 28       	ld.w	r8,r1[0x8]
8000ab04:	08 18       	sub	r8,r4
8000ab06:	83 28       	st.w	r1[0x8],r8
8000ab08:	c6 e0       	breq	8000abe4 <__sfvwrite_r+0x298>
8000ab0a:	08 16       	sub	r6,r4
8000ab0c:	08 03       	add	r3,r4
8000ab0e:	c6 fb       	rjmp	8000a9ec <__sfvwrite_r+0xa0>
8000ab10:	60 03       	ld.w	r3,r0[0x0]
8000ab12:	60 11       	ld.w	r1,r0[0x4]
8000ab14:	30 08       	mov	r8,0
8000ab16:	2f 80       	sub	r0,-8
8000ab18:	50 08       	stdsp	sp[0x0],r8
8000ab1a:	58 01       	cp.w	r1,0
8000ab1c:	cf a0       	breq	8000ab10 <__sfvwrite_r+0x1c4>
8000ab1e:	40 0a       	lddsp	r10,sp[0x0]
8000ab20:	58 0a       	cp.w	r10,0
8000ab22:	c1 51       	brne	8000ab4c <__sfvwrite_r+0x200>
8000ab24:	e2 c6 ff ff 	sub	r6,r1,-1
8000ab28:	02 9a       	mov	r10,r1
8000ab2a:	30 ab       	mov	r11,10
8000ab2c:	06 9c       	mov	r12,r3
8000ab2e:	e0 a0 03 07 	rcall	8000b13c <memchr>
8000ab32:	f8 c8 ff ff 	sub	r8,r12,-1
8000ab36:	58 0c       	cp.w	r12,0
8000ab38:	f1 d3 e1 16 	subne	r6,r8,r3
8000ab3c:	f9 b9 01 01 	movne	r9,1
8000ab40:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000ab44:	f9 b8 00 01 	moveq	r8,1
8000ab48:	fb f8 0a 00 	st.weq	sp[0x0],r8
8000ab4c:	02 36       	cp.w	r6,r1
8000ab4e:	ec 04 17 80 	movls	r4,r6
8000ab52:	e2 04 17 b0 	movhi	r4,r1
8000ab56:	6e 59       	ld.w	r9,r7[0x14]
8000ab58:	6e 25       	ld.w	r5,r7[0x8]
8000ab5a:	f2 05 00 05 	add	r5,r9,r5
8000ab5e:	0a 34       	cp.w	r4,r5
8000ab60:	5f 9a       	srgt	r10
8000ab62:	6e 0c       	ld.w	r12,r7[0x0]
8000ab64:	6e 48       	ld.w	r8,r7[0x10]
8000ab66:	10 3c       	cp.w	r12,r8
8000ab68:	5f b8       	srhi	r8
8000ab6a:	f5 e8 00 08 	and	r8,r10,r8
8000ab6e:	30 0a       	mov	r10,0
8000ab70:	f4 08 18 00 	cp.b	r8,r10
8000ab74:	c0 e0       	breq	8000ab90 <__sfvwrite_r+0x244>
8000ab76:	06 9b       	mov	r11,r3
8000ab78:	0a 9a       	mov	r10,r5
8000ab7a:	e0 a0 02 ec 	rcall	8000b152 <memmove>
8000ab7e:	6e 08       	ld.w	r8,r7[0x0]
8000ab80:	0a 08       	add	r8,r5
8000ab82:	0e 9b       	mov	r11,r7
8000ab84:	8f 08       	st.w	r7[0x0],r8
8000ab86:	40 1c       	lddsp	r12,sp[0x4]
8000ab88:	fe b0 fc aa 	rcall	8000a4dc <_fflush_r>
8000ab8c:	c1 80       	breq	8000abbc <__sfvwrite_r+0x270>
8000ab8e:	c2 68       	rjmp	8000abda <__sfvwrite_r+0x28e>
8000ab90:	12 34       	cp.w	r4,r9
8000ab92:	c0 a5       	brlt	8000aba6 <__sfvwrite_r+0x25a>
8000ab94:	6e a8       	ld.w	r8,r7[0x28]
8000ab96:	06 9a       	mov	r10,r3
8000ab98:	6e 8b       	ld.w	r11,r7[0x20]
8000ab9a:	40 1c       	lddsp	r12,sp[0x4]
8000ab9c:	5d 18       	icall	r8
8000ab9e:	18 95       	mov	r5,r12
8000aba0:	e0 89 00 0e 	brgt	8000abbc <__sfvwrite_r+0x270>
8000aba4:	c1 b8       	rjmp	8000abda <__sfvwrite_r+0x28e>
8000aba6:	08 9a       	mov	r10,r4
8000aba8:	06 9b       	mov	r11,r3
8000abaa:	e0 a0 02 d4 	rcall	8000b152 <memmove>
8000abae:	6e 08       	ld.w	r8,r7[0x0]
8000abb0:	08 08       	add	r8,r4
8000abb2:	08 95       	mov	r5,r4
8000abb4:	8f 08       	st.w	r7[0x0],r8
8000abb6:	6e 28       	ld.w	r8,r7[0x8]
8000abb8:	08 18       	sub	r8,r4
8000abba:	8f 28       	st.w	r7[0x8],r8
8000abbc:	0a 16       	sub	r6,r5
8000abbe:	c0 71       	brne	8000abcc <__sfvwrite_r+0x280>
8000abc0:	0e 9b       	mov	r11,r7
8000abc2:	40 1c       	lddsp	r12,sp[0x4]
8000abc4:	fe b0 fc 8c 	rcall	8000a4dc <_fflush_r>
8000abc8:	c0 91       	brne	8000abda <__sfvwrite_r+0x28e>
8000abca:	50 06       	stdsp	sp[0x0],r6
8000abcc:	64 28       	ld.w	r8,r2[0x8]
8000abce:	0a 18       	sub	r8,r5
8000abd0:	85 28       	st.w	r2[0x8],r8
8000abd2:	c0 90       	breq	8000abe4 <__sfvwrite_r+0x298>
8000abd4:	0a 11       	sub	r1,r5
8000abd6:	0a 03       	add	r3,r5
8000abd8:	ca 1b       	rjmp	8000ab1a <__sfvwrite_r+0x1ce>
8000abda:	8e 68       	ld.sh	r8,r7[0xc]
8000abdc:	a7 a8       	sbr	r8,0x6
8000abde:	ae 68       	st.h	r7[0xc],r8
8000abe0:	3f fc       	mov	r12,-1
8000abe2:	c0 28       	rjmp	8000abe6 <__sfvwrite_r+0x29a>
8000abe4:	30 0c       	mov	r12,0
8000abe6:	2f dd       	sub	sp,-12
8000abe8:	d8 32       	popm	r0-r7,pc
8000abea:	d7 03       	nop

8000abec <_fwalk>:
8000abec:	d4 31       	pushm	r0-r7,lr
8000abee:	30 05       	mov	r5,0
8000abf0:	16 91       	mov	r1,r11
8000abf2:	f8 c7 ff 28 	sub	r7,r12,-216
8000abf6:	0a 92       	mov	r2,r5
8000abf8:	fe b0 fc f8 	rcall	8000a5e8 <__sfp_lock_acquire>
8000abfc:	3f f3       	mov	r3,-1
8000abfe:	c1 68       	rjmp	8000ac2a <_fwalk+0x3e>
8000ac00:	6e 26       	ld.w	r6,r7[0x8]
8000ac02:	6e 14       	ld.w	r4,r7[0x4]
8000ac04:	2f 46       	sub	r6,-12
8000ac06:	c0 c8       	rjmp	8000ac1e <_fwalk+0x32>
8000ac08:	8c 08       	ld.sh	r8,r6[0x0]
8000ac0a:	e4 08 19 00 	cp.h	r8,r2
8000ac0e:	c0 70       	breq	8000ac1c <_fwalk+0x30>
8000ac10:	8c 18       	ld.sh	r8,r6[0x2]
8000ac12:	e6 08 19 00 	cp.h	r8,r3
8000ac16:	c0 30       	breq	8000ac1c <_fwalk+0x30>
8000ac18:	5d 11       	icall	r1
8000ac1a:	18 45       	or	r5,r12
8000ac1c:	2a 46       	sub	r6,-92
8000ac1e:	20 14       	sub	r4,1
8000ac20:	ec cc 00 0c 	sub	r12,r6,12
8000ac24:	58 04       	cp.w	r4,0
8000ac26:	cf 14       	brge	8000ac08 <_fwalk+0x1c>
8000ac28:	6e 07       	ld.w	r7,r7[0x0]
8000ac2a:	58 07       	cp.w	r7,0
8000ac2c:	ce a1       	brne	8000ac00 <_fwalk+0x14>
8000ac2e:	fe b0 fc de 	rcall	8000a5ea <__sfp_lock_release>
8000ac32:	0a 9c       	mov	r12,r5
8000ac34:	d8 32       	popm	r0-r7,pc
8000ac36:	d7 03       	nop

8000ac38 <_localeconv_r>:
8000ac38:	fe cc da c4 	sub	r12,pc,-9532
8000ac3c:	5e fc       	retal	r12
8000ac3e:	d7 03       	nop

8000ac40 <__smakebuf_r>:
8000ac40:	d4 21       	pushm	r4-r7,lr
8000ac42:	20 fd       	sub	sp,60
8000ac44:	96 68       	ld.sh	r8,r11[0xc]
8000ac46:	16 97       	mov	r7,r11
8000ac48:	18 96       	mov	r6,r12
8000ac4a:	e2 18 00 02 	andl	r8,0x2,COH
8000ac4e:	c3 c1       	brne	8000acc6 <__smakebuf_r+0x86>
8000ac50:	96 7b       	ld.sh	r11,r11[0xe]
8000ac52:	f0 0b 19 00 	cp.h	r11,r8
8000ac56:	c0 55       	brlt	8000ac60 <__smakebuf_r+0x20>
8000ac58:	1a 9a       	mov	r10,sp
8000ac5a:	e0 a0 08 9d 	rcall	8000bd94 <_fstat_r>
8000ac5e:	c0 f4       	brge	8000ac7c <__smakebuf_r+0x3c>
8000ac60:	8e 65       	ld.sh	r5,r7[0xc]
8000ac62:	0a 98       	mov	r8,r5
8000ac64:	ab b8       	sbr	r8,0xb
8000ac66:	e2 15 00 80 	andl	r5,0x80,COH
8000ac6a:	ae 68       	st.h	r7[0xc],r8
8000ac6c:	30 04       	mov	r4,0
8000ac6e:	e0 68 04 00 	mov	r8,1024
8000ac72:	f9 b5 01 40 	movne	r5,64
8000ac76:	f0 05 17 00 	moveq	r5,r8
8000ac7a:	c1 c8       	rjmp	8000acb2 <__smakebuf_r+0x72>
8000ac7c:	40 18       	lddsp	r8,sp[0x4]
8000ac7e:	e2 18 f0 00 	andl	r8,0xf000,COH
8000ac82:	e0 48 20 00 	cp.w	r8,8192
8000ac86:	5f 04       	sreq	r4
8000ac88:	e0 48 80 00 	cp.w	r8,32768
8000ac8c:	c0 e1       	brne	8000aca8 <__smakebuf_r+0x68>
8000ac8e:	6e b9       	ld.w	r9,r7[0x2c]
8000ac90:	fe c8 f1 e8 	sub	r8,pc,-3608
8000ac94:	10 39       	cp.w	r9,r8
8000ac96:	c0 91       	brne	8000aca8 <__smakebuf_r+0x68>
8000ac98:	8e 68       	ld.sh	r8,r7[0xc]
8000ac9a:	e0 65 04 00 	mov	r5,1024
8000ac9e:	ab a8       	sbr	r8,0xa
8000aca0:	ef 45 00 50 	st.w	r7[80],r5
8000aca4:	ae 68       	st.h	r7[0xc],r8
8000aca6:	c0 68       	rjmp	8000acb2 <__smakebuf_r+0x72>
8000aca8:	8e 68       	ld.sh	r8,r7[0xc]
8000acaa:	e0 65 04 00 	mov	r5,1024
8000acae:	ab b8       	sbr	r8,0xb
8000acb0:	ae 68       	st.h	r7[0xc],r8
8000acb2:	0a 9b       	mov	r11,r5
8000acb4:	0c 9c       	mov	r12,r6
8000acb6:	c2 bc       	rcall	8000ad0c <_malloc_r>
8000acb8:	8e 68       	ld.sh	r8,r7[0xc]
8000acba:	c0 d1       	brne	8000acd4 <__smakebuf_r+0x94>
8000acbc:	ed b8 00 09 	bld	r8,0x9
8000acc0:	c1 b0       	breq	8000acf6 <__smakebuf_r+0xb6>
8000acc2:	a1 b8       	sbr	r8,0x1
8000acc4:	ae 68       	st.h	r7[0xc],r8
8000acc6:	ee c8 ff b9 	sub	r8,r7,-71
8000acca:	8f 48       	st.w	r7[0x10],r8
8000accc:	8f 08       	st.w	r7[0x0],r8
8000acce:	30 18       	mov	r8,1
8000acd0:	8f 58       	st.w	r7[0x14],r8
8000acd2:	c1 28       	rjmp	8000acf6 <__smakebuf_r+0xb6>
8000acd4:	a7 b8       	sbr	r8,0x7
8000acd6:	8f 4c       	st.w	r7[0x10],r12
8000acd8:	ae 68       	st.h	r7[0xc],r8
8000acda:	8f 55       	st.w	r7[0x14],r5
8000acdc:	fe c8 06 f0 	sub	r8,pc,1776
8000ace0:	8f 0c       	st.w	r7[0x0],r12
8000ace2:	8d a8       	st.w	r6[0x28],r8
8000ace4:	58 04       	cp.w	r4,0
8000ace6:	c0 80       	breq	8000acf6 <__smakebuf_r+0xb6>
8000ace8:	8e 7c       	ld.sh	r12,r7[0xe]
8000acea:	e0 a0 07 47 	rcall	8000bb78 <isatty>
8000acee:	c0 40       	breq	8000acf6 <__smakebuf_r+0xb6>
8000acf0:	8e 68       	ld.sh	r8,r7[0xc]
8000acf2:	a1 a8       	sbr	r8,0x0
8000acf4:	ae 68       	st.h	r7[0xc],r8
8000acf6:	2f 1d       	sub	sp,-60
8000acf8:	d8 22       	popm	r4-r7,pc
8000acfa:	d7 03       	nop

8000acfc <malloc>:
8000acfc:	d4 01       	pushm	lr
8000acfe:	e0 68 00 f8 	mov	r8,248
8000ad02:	18 9b       	mov	r11,r12
8000ad04:	70 0c       	ld.w	r12,r8[0x0]
8000ad06:	c0 3c       	rcall	8000ad0c <_malloc_r>
8000ad08:	d8 02       	popm	pc
8000ad0a:	d7 03       	nop

8000ad0c <_malloc_r>:
8000ad0c:	d4 31       	pushm	r0-r7,lr
8000ad0e:	f6 c8 ff f5 	sub	r8,r11,-11
8000ad12:	18 95       	mov	r5,r12
8000ad14:	10 97       	mov	r7,r8
8000ad16:	e0 17 ff f8 	andl	r7,0xfff8
8000ad1a:	59 68       	cp.w	r8,22
8000ad1c:	f9 b7 08 10 	movls	r7,16
8000ad20:	16 37       	cp.w	r7,r11
8000ad22:	5f 38       	srlo	r8
8000ad24:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
8000ad28:	c0 50       	breq	8000ad32 <_malloc_r+0x26>
8000ad2a:	30 c8       	mov	r8,12
8000ad2c:	99 38       	st.w	r12[0xc],r8
8000ad2e:	e0 8f 01 f7 	bral	8000b11c <_malloc_r+0x410>
8000ad32:	e0 a0 02 36 	rcall	8000b19e <__malloc_lock>
8000ad36:	e0 47 01 f7 	cp.w	r7,503
8000ad3a:	e0 8b 00 1d 	brhi	8000ad74 <_malloc_r+0x68>
8000ad3e:	ee 03 16 03 	lsr	r3,r7,0x3
8000ad42:	e0 68 00 fc 	mov	r8,252
8000ad46:	f0 03 00 38 	add	r8,r8,r3<<0x3
8000ad4a:	70 36       	ld.w	r6,r8[0xc]
8000ad4c:	10 36       	cp.w	r6,r8
8000ad4e:	c0 61       	brne	8000ad5a <_malloc_r+0x4e>
8000ad50:	ec c8 ff f8 	sub	r8,r6,-8
8000ad54:	70 36       	ld.w	r6,r8[0xc]
8000ad56:	10 36       	cp.w	r6,r8
8000ad58:	c0 c0       	breq	8000ad70 <_malloc_r+0x64>
8000ad5a:	6c 18       	ld.w	r8,r6[0x4]
8000ad5c:	e0 18 ff fc 	andl	r8,0xfffc
8000ad60:	6c 3a       	ld.w	r10,r6[0xc]
8000ad62:	ec 08 00 09 	add	r9,r6,r8
8000ad66:	0a 9c       	mov	r12,r5
8000ad68:	6c 28       	ld.w	r8,r6[0x8]
8000ad6a:	95 28       	st.w	r10[0x8],r8
8000ad6c:	91 3a       	st.w	r8[0xc],r10
8000ad6e:	c4 78       	rjmp	8000adfc <_malloc_r+0xf0>
8000ad70:	2f e3       	sub	r3,-2
8000ad72:	c4 d8       	rjmp	8000ae0c <_malloc_r+0x100>
8000ad74:	ee 03 16 09 	lsr	r3,r7,0x9
8000ad78:	c0 41       	brne	8000ad80 <_malloc_r+0x74>
8000ad7a:	ee 03 16 03 	lsr	r3,r7,0x3
8000ad7e:	c2 68       	rjmp	8000adca <_malloc_r+0xbe>
8000ad80:	58 43       	cp.w	r3,4
8000ad82:	e0 8b 00 06 	brhi	8000ad8e <_malloc_r+0x82>
8000ad86:	ee 03 16 06 	lsr	r3,r7,0x6
8000ad8a:	2c 83       	sub	r3,-56
8000ad8c:	c1 f8       	rjmp	8000adca <_malloc_r+0xbe>
8000ad8e:	59 43       	cp.w	r3,20
8000ad90:	e0 8b 00 04 	brhi	8000ad98 <_malloc_r+0x8c>
8000ad94:	2a 53       	sub	r3,-91
8000ad96:	c1 a8       	rjmp	8000adca <_malloc_r+0xbe>
8000ad98:	e0 43 00 54 	cp.w	r3,84
8000ad9c:	e0 8b 00 06 	brhi	8000ada8 <_malloc_r+0x9c>
8000ada0:	ee 03 16 0c 	lsr	r3,r7,0xc
8000ada4:	29 23       	sub	r3,-110
8000ada6:	c1 28       	rjmp	8000adca <_malloc_r+0xbe>
8000ada8:	e0 43 01 54 	cp.w	r3,340
8000adac:	e0 8b 00 06 	brhi	8000adb8 <_malloc_r+0xac>
8000adb0:	ee 03 16 0f 	lsr	r3,r7,0xf
8000adb4:	28 93       	sub	r3,-119
8000adb6:	c0 a8       	rjmp	8000adca <_malloc_r+0xbe>
8000adb8:	e0 43 05 54 	cp.w	r3,1364
8000adbc:	e0 88 00 04 	brls	8000adc4 <_malloc_r+0xb8>
8000adc0:	37 e3       	mov	r3,126
8000adc2:	c0 48       	rjmp	8000adca <_malloc_r+0xbe>
8000adc4:	ee 03 16 12 	lsr	r3,r7,0x12
8000adc8:	28 43       	sub	r3,-124
8000adca:	e0 6a 00 fc 	mov	r10,252
8000adce:	f4 03 00 3a 	add	r10,r10,r3<<0x3
8000add2:	74 36       	ld.w	r6,r10[0xc]
8000add4:	c1 98       	rjmp	8000ae06 <_malloc_r+0xfa>
8000add6:	6c 19       	ld.w	r9,r6[0x4]
8000add8:	e0 19 ff fc 	andl	r9,0xfffc
8000addc:	f2 07 01 0b 	sub	r11,r9,r7
8000ade0:	58 fb       	cp.w	r11,15
8000ade2:	e0 8a 00 04 	brle	8000adea <_malloc_r+0xde>
8000ade6:	20 13       	sub	r3,1
8000ade8:	c1 18       	rjmp	8000ae0a <_malloc_r+0xfe>
8000adea:	6c 38       	ld.w	r8,r6[0xc]
8000adec:	58 0b       	cp.w	r11,0
8000adee:	c0 b5       	brlt	8000ae04 <_malloc_r+0xf8>
8000adf0:	6c 2a       	ld.w	r10,r6[0x8]
8000adf2:	ec 09 00 09 	add	r9,r6,r9
8000adf6:	0a 9c       	mov	r12,r5
8000adf8:	91 2a       	st.w	r8[0x8],r10
8000adfa:	95 38       	st.w	r10[0xc],r8
8000adfc:	72 18       	ld.w	r8,r9[0x4]
8000adfe:	a1 a8       	sbr	r8,0x0
8000ae00:	93 18       	st.w	r9[0x4],r8
8000ae02:	cb c8       	rjmp	8000af7a <_malloc_r+0x26e>
8000ae04:	10 96       	mov	r6,r8
8000ae06:	14 36       	cp.w	r6,r10
8000ae08:	ce 71       	brne	8000add6 <_malloc_r+0xca>
8000ae0a:	2f f3       	sub	r3,-1
8000ae0c:	e0 6a 00 fc 	mov	r10,252
8000ae10:	f4 cc ff f8 	sub	r12,r10,-8
8000ae14:	78 26       	ld.w	r6,r12[0x8]
8000ae16:	18 36       	cp.w	r6,r12
8000ae18:	c6 c0       	breq	8000aef0 <_malloc_r+0x1e4>
8000ae1a:	6c 19       	ld.w	r9,r6[0x4]
8000ae1c:	e0 19 ff fc 	andl	r9,0xfffc
8000ae20:	f2 07 01 08 	sub	r8,r9,r7
8000ae24:	58 f8       	cp.w	r8,15
8000ae26:	e0 89 00 8f 	brgt	8000af44 <_malloc_r+0x238>
8000ae2a:	99 3c       	st.w	r12[0xc],r12
8000ae2c:	99 2c       	st.w	r12[0x8],r12
8000ae2e:	58 08       	cp.w	r8,0
8000ae30:	c0 55       	brlt	8000ae3a <_malloc_r+0x12e>
8000ae32:	ec 09 00 09 	add	r9,r6,r9
8000ae36:	0a 9c       	mov	r12,r5
8000ae38:	ce 2b       	rjmp	8000adfc <_malloc_r+0xf0>
8000ae3a:	e0 49 01 ff 	cp.w	r9,511
8000ae3e:	e0 8b 00 13 	brhi	8000ae64 <_malloc_r+0x158>
8000ae42:	a3 99       	lsr	r9,0x3
8000ae44:	f4 09 00 38 	add	r8,r10,r9<<0x3
8000ae48:	70 2b       	ld.w	r11,r8[0x8]
8000ae4a:	8d 38       	st.w	r6[0xc],r8
8000ae4c:	8d 2b       	st.w	r6[0x8],r11
8000ae4e:	97 36       	st.w	r11[0xc],r6
8000ae50:	91 26       	st.w	r8[0x8],r6
8000ae52:	a3 49       	asr	r9,0x2
8000ae54:	74 18       	ld.w	r8,r10[0x4]
8000ae56:	30 1b       	mov	r11,1
8000ae58:	f6 09 09 49 	lsl	r9,r11,r9
8000ae5c:	f1 e9 10 09 	or	r9,r8,r9
8000ae60:	95 19       	st.w	r10[0x4],r9
8000ae62:	c4 78       	rjmp	8000aef0 <_malloc_r+0x1e4>
8000ae64:	f2 0a 16 09 	lsr	r10,r9,0x9
8000ae68:	58 4a       	cp.w	r10,4
8000ae6a:	e0 8b 00 07 	brhi	8000ae78 <_malloc_r+0x16c>
8000ae6e:	f2 0a 16 06 	lsr	r10,r9,0x6
8000ae72:	2c 8a       	sub	r10,-56
8000ae74:	c2 08       	rjmp	8000aeb4 <_malloc_r+0x1a8>
8000ae76:	d7 03       	nop
8000ae78:	59 4a       	cp.w	r10,20
8000ae7a:	e0 8b 00 04 	brhi	8000ae82 <_malloc_r+0x176>
8000ae7e:	2a 5a       	sub	r10,-91
8000ae80:	c1 a8       	rjmp	8000aeb4 <_malloc_r+0x1a8>
8000ae82:	e0 4a 00 54 	cp.w	r10,84
8000ae86:	e0 8b 00 06 	brhi	8000ae92 <_malloc_r+0x186>
8000ae8a:	f2 0a 16 0c 	lsr	r10,r9,0xc
8000ae8e:	29 2a       	sub	r10,-110
8000ae90:	c1 28       	rjmp	8000aeb4 <_malloc_r+0x1a8>
8000ae92:	e0 4a 01 54 	cp.w	r10,340
8000ae96:	e0 8b 00 06 	brhi	8000aea2 <_malloc_r+0x196>
8000ae9a:	f2 0a 16 0f 	lsr	r10,r9,0xf
8000ae9e:	28 9a       	sub	r10,-119
8000aea0:	c0 a8       	rjmp	8000aeb4 <_malloc_r+0x1a8>
8000aea2:	e0 4a 05 54 	cp.w	r10,1364
8000aea6:	e0 88 00 04 	brls	8000aeae <_malloc_r+0x1a2>
8000aeaa:	37 ea       	mov	r10,126
8000aeac:	c0 48       	rjmp	8000aeb4 <_malloc_r+0x1a8>
8000aeae:	f2 0a 16 12 	lsr	r10,r9,0x12
8000aeb2:	28 4a       	sub	r10,-124
8000aeb4:	e0 6b 00 fc 	mov	r11,252
8000aeb8:	f6 0a 00 34 	add	r4,r11,r10<<0x3
8000aebc:	68 28       	ld.w	r8,r4[0x8]
8000aebe:	08 38       	cp.w	r8,r4
8000aec0:	c0 e1       	brne	8000aedc <_malloc_r+0x1d0>
8000aec2:	76 19       	ld.w	r9,r11[0x4]
8000aec4:	a3 4a       	asr	r10,0x2
8000aec6:	30 1e       	mov	lr,1
8000aec8:	fc 0a 09 4a 	lsl	r10,lr,r10
8000aecc:	f3 ea 10 0a 	or	r10,r9,r10
8000aed0:	10 99       	mov	r9,r8
8000aed2:	97 1a       	st.w	r11[0x4],r10
8000aed4:	c0 a8       	rjmp	8000aee8 <_malloc_r+0x1dc>
8000aed6:	70 28       	ld.w	r8,r8[0x8]
8000aed8:	08 38       	cp.w	r8,r4
8000aeda:	c0 60       	breq	8000aee6 <_malloc_r+0x1da>
8000aedc:	70 1a       	ld.w	r10,r8[0x4]
8000aede:	e0 1a ff fc 	andl	r10,0xfffc
8000aee2:	14 39       	cp.w	r9,r10
8000aee4:	cf 93       	brcs	8000aed6 <_malloc_r+0x1ca>
8000aee6:	70 39       	ld.w	r9,r8[0xc]
8000aee8:	8d 39       	st.w	r6[0xc],r9
8000aeea:	8d 28       	st.w	r6[0x8],r8
8000aeec:	91 36       	st.w	r8[0xc],r6
8000aeee:	93 26       	st.w	r9[0x8],r6
8000aef0:	e6 08 14 02 	asr	r8,r3,0x2
8000aef4:	30 1b       	mov	r11,1
8000aef6:	e0 64 00 fc 	mov	r4,252
8000aefa:	f6 08 09 4b 	lsl	r11,r11,r8
8000aefe:	68 18       	ld.w	r8,r4[0x4]
8000af00:	10 3b       	cp.w	r11,r8
8000af02:	e0 8b 00 69 	brhi	8000afd4 <_malloc_r+0x2c8>
8000af06:	f7 e8 00 09 	and	r9,r11,r8
8000af0a:	c0 b1       	brne	8000af20 <_malloc_r+0x214>
8000af0c:	e0 13 ff fc 	andl	r3,0xfffc
8000af10:	a1 7b       	lsl	r11,0x1
8000af12:	2f c3       	sub	r3,-4
8000af14:	c0 38       	rjmp	8000af1a <_malloc_r+0x20e>
8000af16:	2f c3       	sub	r3,-4
8000af18:	a1 7b       	lsl	r11,0x1
8000af1a:	f7 e8 00 09 	and	r9,r11,r8
8000af1e:	cf c0       	breq	8000af16 <_malloc_r+0x20a>
8000af20:	e8 03 00 3e 	add	lr,r4,r3<<0x3
8000af24:	06 92       	mov	r2,r3
8000af26:	1c 91       	mov	r1,lr
8000af28:	62 36       	ld.w	r6,r1[0xc]
8000af2a:	c2 d8       	rjmp	8000af84 <_malloc_r+0x278>
8000af2c:	6c 1a       	ld.w	r10,r6[0x4]
8000af2e:	e0 1a ff fc 	andl	r10,0xfffc
8000af32:	f4 07 01 08 	sub	r8,r10,r7
8000af36:	58 f8       	cp.w	r8,15
8000af38:	e0 8a 00 15 	brle	8000af62 <_malloc_r+0x256>
8000af3c:	6c 3a       	ld.w	r10,r6[0xc]
8000af3e:	6c 29       	ld.w	r9,r6[0x8]
8000af40:	95 29       	st.w	r10[0x8],r9
8000af42:	93 3a       	st.w	r9[0xc],r10
8000af44:	0e 99       	mov	r9,r7
8000af46:	ec 07 00 07 	add	r7,r6,r7
8000af4a:	a1 a9       	sbr	r9,0x0
8000af4c:	99 37       	st.w	r12[0xc],r7
8000af4e:	99 27       	st.w	r12[0x8],r7
8000af50:	8d 19       	st.w	r6[0x4],r9
8000af52:	ee 08 09 08 	st.w	r7[r8],r8
8000af56:	8f 2c       	st.w	r7[0x8],r12
8000af58:	8f 3c       	st.w	r7[0xc],r12
8000af5a:	a1 a8       	sbr	r8,0x0
8000af5c:	0a 9c       	mov	r12,r5
8000af5e:	8f 18       	st.w	r7[0x4],r8
8000af60:	c0 d8       	rjmp	8000af7a <_malloc_r+0x26e>
8000af62:	6c 39       	ld.w	r9,r6[0xc]
8000af64:	58 08       	cp.w	r8,0
8000af66:	c0 e5       	brlt	8000af82 <_malloc_r+0x276>
8000af68:	ec 0a 00 0a 	add	r10,r6,r10
8000af6c:	74 18       	ld.w	r8,r10[0x4]
8000af6e:	a1 a8       	sbr	r8,0x0
8000af70:	0a 9c       	mov	r12,r5
8000af72:	95 18       	st.w	r10[0x4],r8
8000af74:	6c 28       	ld.w	r8,r6[0x8]
8000af76:	93 28       	st.w	r9[0x8],r8
8000af78:	91 39       	st.w	r8[0xc],r9
8000af7a:	c1 3d       	rcall	8000b1a0 <__malloc_unlock>
8000af7c:	ec cc ff f8 	sub	r12,r6,-8
8000af80:	d8 32       	popm	r0-r7,pc
8000af82:	12 96       	mov	r6,r9
8000af84:	02 36       	cp.w	r6,r1
8000af86:	cd 31       	brne	8000af2c <_malloc_r+0x220>
8000af88:	2f f2       	sub	r2,-1
8000af8a:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
8000af8e:	c0 30       	breq	8000af94 <_malloc_r+0x288>
8000af90:	2f 81       	sub	r1,-8
8000af92:	cc bb       	rjmp	8000af28 <_malloc_r+0x21c>
8000af94:	1c 98       	mov	r8,lr
8000af96:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
8000af9a:	c0 81       	brne	8000afaa <_malloc_r+0x29e>
8000af9c:	68 19       	ld.w	r9,r4[0x4]
8000af9e:	f6 08 11 ff 	rsub	r8,r11,-1
8000afa2:	f3 e8 00 08 	and	r8,r9,r8
8000afa6:	89 18       	st.w	r4[0x4],r8
8000afa8:	c0 78       	rjmp	8000afb6 <_malloc_r+0x2aa>
8000afaa:	f0 c9 00 08 	sub	r9,r8,8
8000afae:	20 13       	sub	r3,1
8000afb0:	70 08       	ld.w	r8,r8[0x0]
8000afb2:	12 38       	cp.w	r8,r9
8000afb4:	cf 10       	breq	8000af96 <_malloc_r+0x28a>
8000afb6:	a1 7b       	lsl	r11,0x1
8000afb8:	68 18       	ld.w	r8,r4[0x4]
8000afba:	10 3b       	cp.w	r11,r8
8000afbc:	e0 8b 00 0c 	brhi	8000afd4 <_malloc_r+0x2c8>
8000afc0:	58 0b       	cp.w	r11,0
8000afc2:	c0 90       	breq	8000afd4 <_malloc_r+0x2c8>
8000afc4:	04 93       	mov	r3,r2
8000afc6:	c0 38       	rjmp	8000afcc <_malloc_r+0x2c0>
8000afc8:	2f c3       	sub	r3,-4
8000afca:	a1 7b       	lsl	r11,0x1
8000afcc:	f7 e8 00 09 	and	r9,r11,r8
8000afd0:	ca 81       	brne	8000af20 <_malloc_r+0x214>
8000afd2:	cf bb       	rjmp	8000afc8 <_malloc_r+0x2bc>
8000afd4:	68 23       	ld.w	r3,r4[0x8]
8000afd6:	66 12       	ld.w	r2,r3[0x4]
8000afd8:	e0 12 ff fc 	andl	r2,0xfffc
8000afdc:	0e 32       	cp.w	r2,r7
8000afde:	5f 39       	srlo	r9
8000afe0:	e4 07 01 08 	sub	r8,r2,r7
8000afe4:	58 f8       	cp.w	r8,15
8000afe6:	5f aa       	srle	r10
8000afe8:	f5 e9 10 09 	or	r9,r10,r9
8000afec:	e0 80 00 9a 	breq	8000b120 <_malloc_r+0x414>
8000aff0:	e0 68 06 34 	mov	r8,1588
8000aff4:	70 01       	ld.w	r1,r8[0x0]
8000aff6:	e0 68 05 08 	mov	r8,1288
8000affa:	2f 01       	sub	r1,-16
8000affc:	70 08       	ld.w	r8,r8[0x0]
8000affe:	0e 01       	add	r1,r7
8000b000:	5b f8       	cp.w	r8,-1
8000b002:	c0 40       	breq	8000b00a <_malloc_r+0x2fe>
8000b004:	28 11       	sub	r1,-127
8000b006:	e0 11 ff 80 	andl	r1,0xff80
8000b00a:	02 9b       	mov	r11,r1
8000b00c:	0a 9c       	mov	r12,r5
8000b00e:	e0 a0 05 39 	rcall	8000ba80 <_sbrk_r>
8000b012:	18 96       	mov	r6,r12
8000b014:	5b fc       	cp.w	r12,-1
8000b016:	c7 50       	breq	8000b100 <_malloc_r+0x3f4>
8000b018:	e6 02 00 08 	add	r8,r3,r2
8000b01c:	10 3c       	cp.w	r12,r8
8000b01e:	c0 32       	brcc	8000b024 <_malloc_r+0x318>
8000b020:	08 33       	cp.w	r3,r4
8000b022:	c6 f1       	brne	8000b100 <_malloc_r+0x3f4>
8000b024:	e0 6a 06 38 	mov	r10,1592
8000b028:	74 09       	ld.w	r9,r10[0x0]
8000b02a:	e2 09 00 09 	add	r9,r1,r9
8000b02e:	95 09       	st.w	r10[0x0],r9
8000b030:	10 36       	cp.w	r6,r8
8000b032:	c0 a1       	brne	8000b046 <_malloc_r+0x33a>
8000b034:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
8000b038:	c0 71       	brne	8000b046 <_malloc_r+0x33a>
8000b03a:	e2 02 00 02 	add	r2,r1,r2
8000b03e:	68 28       	ld.w	r8,r4[0x8]
8000b040:	a1 a2       	sbr	r2,0x0
8000b042:	91 12       	st.w	r8[0x4],r2
8000b044:	c4 f8       	rjmp	8000b0e2 <_malloc_r+0x3d6>
8000b046:	e0 6a 05 08 	mov	r10,1288
8000b04a:	74 0b       	ld.w	r11,r10[0x0]
8000b04c:	5b fb       	cp.w	r11,-1
8000b04e:	c0 31       	brne	8000b054 <_malloc_r+0x348>
8000b050:	95 06       	st.w	r10[0x0],r6
8000b052:	c0 78       	rjmp	8000b060 <_malloc_r+0x354>
8000b054:	ec 09 00 09 	add	r9,r6,r9
8000b058:	e0 6a 06 38 	mov	r10,1592
8000b05c:	10 19       	sub	r9,r8
8000b05e:	95 09       	st.w	r10[0x0],r9
8000b060:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
8000b064:	f0 09 11 08 	rsub	r9,r8,8
8000b068:	58 08       	cp.w	r8,0
8000b06a:	f2 08 17 10 	movne	r8,r9
8000b06e:	ed d8 e1 06 	addne	r6,r6,r8
8000b072:	28 08       	sub	r8,-128
8000b074:	ec 01 00 01 	add	r1,r6,r1
8000b078:	0a 9c       	mov	r12,r5
8000b07a:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
8000b07e:	f0 01 01 01 	sub	r1,r8,r1
8000b082:	02 9b       	mov	r11,r1
8000b084:	e0 a0 04 fe 	rcall	8000ba80 <_sbrk_r>
8000b088:	e0 68 06 38 	mov	r8,1592
8000b08c:	5b fc       	cp.w	r12,-1
8000b08e:	ec 0c 17 00 	moveq	r12,r6
8000b092:	f9 b1 00 00 	moveq	r1,0
8000b096:	70 09       	ld.w	r9,r8[0x0]
8000b098:	0c 1c       	sub	r12,r6
8000b09a:	89 26       	st.w	r4[0x8],r6
8000b09c:	02 0c       	add	r12,r1
8000b09e:	12 01       	add	r1,r9
8000b0a0:	a1 ac       	sbr	r12,0x0
8000b0a2:	91 01       	st.w	r8[0x0],r1
8000b0a4:	8d 1c       	st.w	r6[0x4],r12
8000b0a6:	08 33       	cp.w	r3,r4
8000b0a8:	c1 d0       	breq	8000b0e2 <_malloc_r+0x3d6>
8000b0aa:	58 f2       	cp.w	r2,15
8000b0ac:	e0 8b 00 05 	brhi	8000b0b6 <_malloc_r+0x3aa>
8000b0b0:	30 18       	mov	r8,1
8000b0b2:	8d 18       	st.w	r6[0x4],r8
8000b0b4:	c2 68       	rjmp	8000b100 <_malloc_r+0x3f4>
8000b0b6:	30 59       	mov	r9,5
8000b0b8:	20 c2       	sub	r2,12
8000b0ba:	e0 12 ff f8 	andl	r2,0xfff8
8000b0be:	e6 02 00 08 	add	r8,r3,r2
8000b0c2:	91 29       	st.w	r8[0x8],r9
8000b0c4:	91 19       	st.w	r8[0x4],r9
8000b0c6:	66 18       	ld.w	r8,r3[0x4]
8000b0c8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000b0cc:	e5 e8 10 08 	or	r8,r2,r8
8000b0d0:	87 18       	st.w	r3[0x4],r8
8000b0d2:	58 f2       	cp.w	r2,15
8000b0d4:	e0 88 00 07 	brls	8000b0e2 <_malloc_r+0x3d6>
8000b0d8:	e6 cb ff f8 	sub	r11,r3,-8
8000b0dc:	0a 9c       	mov	r12,r5
8000b0de:	fe b0 fb 71 	rcall	8000a7c0 <_free_r>
8000b0e2:	e0 69 06 30 	mov	r9,1584
8000b0e6:	72 0a       	ld.w	r10,r9[0x0]
8000b0e8:	e0 68 06 38 	mov	r8,1592
8000b0ec:	70 08       	ld.w	r8,r8[0x0]
8000b0ee:	14 38       	cp.w	r8,r10
8000b0f0:	f3 f8 ba 00 	st.whi	r9[0x0],r8
8000b0f4:	e0 69 06 2c 	mov	r9,1580
8000b0f8:	72 0a       	ld.w	r10,r9[0x0]
8000b0fa:	14 38       	cp.w	r8,r10
8000b0fc:	f3 f8 ba 00 	st.whi	r9[0x0],r8
8000b100:	68 28       	ld.w	r8,r4[0x8]
8000b102:	70 18       	ld.w	r8,r8[0x4]
8000b104:	e0 18 ff fc 	andl	r8,0xfffc
8000b108:	0e 38       	cp.w	r8,r7
8000b10a:	5f 39       	srlo	r9
8000b10c:	0e 18       	sub	r8,r7
8000b10e:	58 f8       	cp.w	r8,15
8000b110:	5f aa       	srle	r10
8000b112:	f5 e9 10 09 	or	r9,r10,r9
8000b116:	c0 50       	breq	8000b120 <_malloc_r+0x414>
8000b118:	0a 9c       	mov	r12,r5
8000b11a:	c4 3c       	rcall	8000b1a0 <__malloc_unlock>
8000b11c:	d8 3a       	popm	r0-r7,pc,r12=0
8000b11e:	d7 03       	nop
8000b120:	68 26       	ld.w	r6,r4[0x8]
8000b122:	a1 a8       	sbr	r8,0x0
8000b124:	0e 99       	mov	r9,r7
8000b126:	a1 a9       	sbr	r9,0x0
8000b128:	8d 19       	st.w	r6[0x4],r9
8000b12a:	ec 07 00 07 	add	r7,r6,r7
8000b12e:	0a 9c       	mov	r12,r5
8000b130:	89 27       	st.w	r4[0x8],r7
8000b132:	8f 18       	st.w	r7[0x4],r8
8000b134:	c3 6c       	rcall	8000b1a0 <__malloc_unlock>
8000b136:	ec cc ff f8 	sub	r12,r6,-8
8000b13a:	d8 32       	popm	r0-r7,pc

8000b13c <memchr>:
8000b13c:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
8000b140:	c0 68       	rjmp	8000b14c <memchr+0x10>
8000b142:	20 1a       	sub	r10,1
8000b144:	19 88       	ld.ub	r8,r12[0x0]
8000b146:	16 38       	cp.w	r8,r11
8000b148:	5e 0c       	reteq	r12
8000b14a:	2f fc       	sub	r12,-1
8000b14c:	58 0a       	cp.w	r10,0
8000b14e:	cf a1       	brne	8000b142 <memchr+0x6>
8000b150:	5e fa       	retal	r10

8000b152 <memmove>:
8000b152:	d4 01       	pushm	lr
8000b154:	18 3b       	cp.w	r11,r12
8000b156:	c1 92       	brcc	8000b188 <memmove+0x36>
8000b158:	f6 0a 00 09 	add	r9,r11,r10
8000b15c:	12 3c       	cp.w	r12,r9
8000b15e:	c1 52       	brcc	8000b188 <memmove+0x36>
8000b160:	f8 0a 00 0b 	add	r11,r12,r10
8000b164:	30 08       	mov	r8,0
8000b166:	c0 68       	rjmp	8000b172 <memmove+0x20>
8000b168:	f2 08 07 0e 	ld.ub	lr,r9[r8]
8000b16c:	20 1a       	sub	r10,1
8000b16e:	f6 08 0b 0e 	st.b	r11[r8],lr
8000b172:	20 18       	sub	r8,1
8000b174:	58 0a       	cp.w	r10,0
8000b176:	cf 91       	brne	8000b168 <memmove+0x16>
8000b178:	d8 02       	popm	pc
8000b17a:	f6 08 07 09 	ld.ub	r9,r11[r8]
8000b17e:	20 1a       	sub	r10,1
8000b180:	f8 08 0b 09 	st.b	r12[r8],r9
8000b184:	2f f8       	sub	r8,-1
8000b186:	c0 28       	rjmp	8000b18a <memmove+0x38>
8000b188:	30 08       	mov	r8,0
8000b18a:	58 0a       	cp.w	r10,0
8000b18c:	cf 71       	brne	8000b17a <memmove+0x28>
8000b18e:	d8 02       	popm	pc

8000b190 <memset>:
8000b190:	18 98       	mov	r8,r12
8000b192:	c0 38       	rjmp	8000b198 <memset+0x8>
8000b194:	10 cb       	st.b	r8++,r11
8000b196:	20 1a       	sub	r10,1
8000b198:	58 0a       	cp.w	r10,0
8000b19a:	cf d1       	brne	8000b194 <memset+0x4>
8000b19c:	5e fc       	retal	r12

8000b19e <__malloc_lock>:
8000b19e:	5e fc       	retal	r12

8000b1a0 <__malloc_unlock>:
8000b1a0:	5e fc       	retal	r12

8000b1a2 <__hi0bits>:
8000b1a2:	18 98       	mov	r8,r12
8000b1a4:	e0 1c 00 00 	andl	r12,0x0
8000b1a8:	f0 09 15 10 	lsl	r9,r8,0x10
8000b1ac:	58 0c       	cp.w	r12,0
8000b1ae:	f2 08 17 00 	moveq	r8,r9
8000b1b2:	f9 bc 00 10 	moveq	r12,16
8000b1b6:	f9 bc 01 00 	movne	r12,0
8000b1ba:	10 9a       	mov	r10,r8
8000b1bc:	f0 09 15 08 	lsl	r9,r8,0x8
8000b1c0:	e6 1a ff 00 	andh	r10,0xff00,COH
8000b1c4:	f7 bc 00 f8 	subeq	r12,-8
8000b1c8:	f2 08 17 00 	moveq	r8,r9
8000b1cc:	10 9a       	mov	r10,r8
8000b1ce:	f0 09 15 04 	lsl	r9,r8,0x4
8000b1d2:	e6 1a f0 00 	andh	r10,0xf000,COH
8000b1d6:	f7 bc 00 fc 	subeq	r12,-4
8000b1da:	f2 08 17 00 	moveq	r8,r9
8000b1de:	10 9a       	mov	r10,r8
8000b1e0:	f0 09 15 02 	lsl	r9,r8,0x2
8000b1e4:	e6 1a c0 00 	andh	r10,0xc000,COH
8000b1e8:	f7 bc 00 fe 	subeq	r12,-2
8000b1ec:	f2 08 17 00 	moveq	r8,r9
8000b1f0:	58 08       	cp.w	r8,0
8000b1f2:	5e 5c       	retlt	r12
8000b1f4:	ed b8 00 1e 	bld	r8,0x1e
8000b1f8:	f9 bc 01 20 	movne	r12,32
8000b1fc:	f7 bc 00 ff 	subeq	r12,-1
8000b200:	5e fc       	retal	r12

8000b202 <__lo0bits>:
8000b202:	18 99       	mov	r9,r12
8000b204:	78 08       	ld.w	r8,r12[0x0]
8000b206:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
8000b20a:	c1 50       	breq	8000b234 <__lo0bits+0x32>
8000b20c:	ed b8 00 00 	bld	r8,0x0
8000b210:	c0 21       	brne	8000b214 <__lo0bits+0x12>
8000b212:	5e fd       	retal	0
8000b214:	10 9b       	mov	r11,r8
8000b216:	f0 0a 16 01 	lsr	r10,r8,0x1
8000b21a:	e2 1b 00 02 	andl	r11,0x2,COH
8000b21e:	a3 88       	lsr	r8,0x2
8000b220:	58 0b       	cp.w	r11,0
8000b222:	f3 fa 1a 00 	st.wne	r9[0x0],r10
8000b226:	f9 bc 01 01 	movne	r12,1
8000b22a:	f3 f8 0a 00 	st.weq	r9[0x0],r8
8000b22e:	f9 bc 00 02 	moveq	r12,2
8000b232:	5e fc       	retal	r12
8000b234:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
8000b238:	f0 0b 16 10 	lsr	r11,r8,0x10
8000b23c:	58 0a       	cp.w	r10,0
8000b23e:	f6 08 17 00 	moveq	r8,r11
8000b242:	f9 bc 00 10 	moveq	r12,16
8000b246:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
8000b24a:	f0 0a 16 08 	lsr	r10,r8,0x8
8000b24e:	58 0b       	cp.w	r11,0
8000b250:	f7 bc 00 f8 	subeq	r12,-8
8000b254:	f4 08 17 00 	moveq	r8,r10
8000b258:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
8000b25c:	f0 0a 16 04 	lsr	r10,r8,0x4
8000b260:	58 0b       	cp.w	r11,0
8000b262:	f7 bc 00 fc 	subeq	r12,-4
8000b266:	f4 08 17 00 	moveq	r8,r10
8000b26a:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
8000b26e:	f0 0a 16 02 	lsr	r10,r8,0x2
8000b272:	58 0b       	cp.w	r11,0
8000b274:	f7 bc 00 fe 	subeq	r12,-2
8000b278:	f4 08 17 00 	moveq	r8,r10
8000b27c:	ed b8 00 00 	bld	r8,0x0
8000b280:	c0 60       	breq	8000b28c <__lo0bits+0x8a>
8000b282:	a1 98       	lsr	r8,0x1
8000b284:	c0 31       	brne	8000b28a <__lo0bits+0x88>
8000b286:	32 0c       	mov	r12,32
8000b288:	5e fc       	retal	r12
8000b28a:	2f fc       	sub	r12,-1
8000b28c:	93 08       	st.w	r9[0x0],r8
8000b28e:	5e fc       	retal	r12

8000b290 <__mcmp>:
8000b290:	d4 01       	pushm	lr
8000b292:	18 98       	mov	r8,r12
8000b294:	76 49       	ld.w	r9,r11[0x10]
8000b296:	78 4c       	ld.w	r12,r12[0x10]
8000b298:	12 1c       	sub	r12,r9
8000b29a:	c1 31       	brne	8000b2c0 <__mcmp+0x30>
8000b29c:	2f b9       	sub	r9,-5
8000b29e:	a3 69       	lsl	r9,0x2
8000b2a0:	12 0b       	add	r11,r9
8000b2a2:	f0 09 00 09 	add	r9,r8,r9
8000b2a6:	2e c8       	sub	r8,-20
8000b2a8:	13 4e       	ld.w	lr,--r9
8000b2aa:	17 4a       	ld.w	r10,--r11
8000b2ac:	14 3e       	cp.w	lr,r10
8000b2ae:	c0 60       	breq	8000b2ba <__mcmp+0x2a>
8000b2b0:	f9 bc 03 ff 	movlo	r12,-1
8000b2b4:	f9 bc 02 01 	movhs	r12,1
8000b2b8:	d8 02       	popm	pc
8000b2ba:	10 39       	cp.w	r9,r8
8000b2bc:	fe 9b ff f6 	brhi	8000b2a8 <__mcmp+0x18>
8000b2c0:	d8 02       	popm	pc
8000b2c2:	d7 03       	nop

8000b2c4 <_Bfree>:
8000b2c4:	d4 21       	pushm	r4-r7,lr
8000b2c6:	18 97       	mov	r7,r12
8000b2c8:	16 95       	mov	r5,r11
8000b2ca:	78 96       	ld.w	r6,r12[0x24]
8000b2cc:	58 06       	cp.w	r6,0
8000b2ce:	c0 91       	brne	8000b2e0 <_Bfree+0x1c>
8000b2d0:	31 0c       	mov	r12,16
8000b2d2:	fe b0 fd 15 	rcall	8000acfc <malloc>
8000b2d6:	99 36       	st.w	r12[0xc],r6
8000b2d8:	8f 9c       	st.w	r7[0x24],r12
8000b2da:	99 16       	st.w	r12[0x4],r6
8000b2dc:	99 26       	st.w	r12[0x8],r6
8000b2de:	99 06       	st.w	r12[0x0],r6
8000b2e0:	58 05       	cp.w	r5,0
8000b2e2:	c0 90       	breq	8000b2f4 <_Bfree+0x30>
8000b2e4:	6a 19       	ld.w	r9,r5[0x4]
8000b2e6:	6e 98       	ld.w	r8,r7[0x24]
8000b2e8:	70 38       	ld.w	r8,r8[0xc]
8000b2ea:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
8000b2ee:	8b 0a       	st.w	r5[0x0],r10
8000b2f0:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
8000b2f4:	d8 22       	popm	r4-r7,pc
8000b2f6:	d7 03       	nop

8000b2f8 <_Balloc>:
8000b2f8:	d4 21       	pushm	r4-r7,lr
8000b2fa:	18 97       	mov	r7,r12
8000b2fc:	16 96       	mov	r6,r11
8000b2fe:	78 95       	ld.w	r5,r12[0x24]
8000b300:	58 05       	cp.w	r5,0
8000b302:	c0 91       	brne	8000b314 <_Balloc+0x1c>
8000b304:	31 0c       	mov	r12,16
8000b306:	fe b0 fc fb 	rcall	8000acfc <malloc>
8000b30a:	99 35       	st.w	r12[0xc],r5
8000b30c:	8f 9c       	st.w	r7[0x24],r12
8000b30e:	99 15       	st.w	r12[0x4],r5
8000b310:	99 25       	st.w	r12[0x8],r5
8000b312:	99 05       	st.w	r12[0x0],r5
8000b314:	6e 95       	ld.w	r5,r7[0x24]
8000b316:	6a 38       	ld.w	r8,r5[0xc]
8000b318:	58 08       	cp.w	r8,0
8000b31a:	c0 b1       	brne	8000b330 <_Balloc+0x38>
8000b31c:	31 0a       	mov	r10,16
8000b31e:	30 4b       	mov	r11,4
8000b320:	0e 9c       	mov	r12,r7
8000b322:	e0 a0 04 93 	rcall	8000bc48 <_calloc_r>
8000b326:	8b 3c       	st.w	r5[0xc],r12
8000b328:	6e 98       	ld.w	r8,r7[0x24]
8000b32a:	70 3c       	ld.w	r12,r8[0xc]
8000b32c:	58 0c       	cp.w	r12,0
8000b32e:	c1 b0       	breq	8000b364 <_Balloc+0x6c>
8000b330:	6e 98       	ld.w	r8,r7[0x24]
8000b332:	70 38       	ld.w	r8,r8[0xc]
8000b334:	f0 06 00 28 	add	r8,r8,r6<<0x2
8000b338:	70 0c       	ld.w	r12,r8[0x0]
8000b33a:	58 0c       	cp.w	r12,0
8000b33c:	c0 40       	breq	8000b344 <_Balloc+0x4c>
8000b33e:	78 09       	ld.w	r9,r12[0x0]
8000b340:	91 09       	st.w	r8[0x0],r9
8000b342:	c0 e8       	rjmp	8000b35e <_Balloc+0x66>
8000b344:	0e 9c       	mov	r12,r7
8000b346:	30 17       	mov	r7,1
8000b348:	0e 9b       	mov	r11,r7
8000b34a:	ee 06 09 47 	lsl	r7,r7,r6
8000b34e:	ee ca ff fb 	sub	r10,r7,-5
8000b352:	a3 6a       	lsl	r10,0x2
8000b354:	e0 a0 04 7a 	rcall	8000bc48 <_calloc_r>
8000b358:	c0 60       	breq	8000b364 <_Balloc+0x6c>
8000b35a:	99 16       	st.w	r12[0x4],r6
8000b35c:	99 27       	st.w	r12[0x8],r7
8000b35e:	30 08       	mov	r8,0
8000b360:	99 38       	st.w	r12[0xc],r8
8000b362:	99 48       	st.w	r12[0x10],r8
8000b364:	d8 22       	popm	r4-r7,pc
8000b366:	d7 03       	nop

8000b368 <__d2b>:
8000b368:	d4 31       	pushm	r0-r7,lr
8000b36a:	20 2d       	sub	sp,8
8000b36c:	16 93       	mov	r3,r11
8000b36e:	12 96       	mov	r6,r9
8000b370:	10 95       	mov	r5,r8
8000b372:	14 92       	mov	r2,r10
8000b374:	30 1b       	mov	r11,1
8000b376:	cc 1f       	rcall	8000b2f8 <_Balloc>
8000b378:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
8000b37c:	50 09       	stdsp	sp[0x0],r9
8000b37e:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
8000b382:	b5 a9       	sbr	r9,0x14
8000b384:	f0 01 16 14 	lsr	r1,r8,0x14
8000b388:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000b38c:	18 94       	mov	r4,r12
8000b38e:	58 02       	cp.w	r2,0
8000b390:	c1 d0       	breq	8000b3ca <__d2b+0x62>
8000b392:	fa cc ff f8 	sub	r12,sp,-8
8000b396:	18 d2       	st.w	--r12,r2
8000b398:	c3 5f       	rcall	8000b202 <__lo0bits>
8000b39a:	40 18       	lddsp	r8,sp[0x4]
8000b39c:	c0 d0       	breq	8000b3b6 <__d2b+0x4e>
8000b39e:	40 09       	lddsp	r9,sp[0x0]
8000b3a0:	f8 0a 11 20 	rsub	r10,r12,32
8000b3a4:	f2 0a 09 4a 	lsl	r10,r9,r10
8000b3a8:	f5 e8 10 08 	or	r8,r10,r8
8000b3ac:	89 58       	st.w	r4[0x14],r8
8000b3ae:	f2 0c 0a 49 	lsr	r9,r9,r12
8000b3b2:	50 09       	stdsp	sp[0x0],r9
8000b3b4:	c0 28       	rjmp	8000b3b8 <__d2b+0x50>
8000b3b6:	89 58       	st.w	r4[0x14],r8
8000b3b8:	40 08       	lddsp	r8,sp[0x0]
8000b3ba:	58 08       	cp.w	r8,0
8000b3bc:	f9 b3 01 02 	movne	r3,2
8000b3c0:	f9 b3 00 01 	moveq	r3,1
8000b3c4:	89 68       	st.w	r4[0x18],r8
8000b3c6:	89 43       	st.w	r4[0x10],r3
8000b3c8:	c0 88       	rjmp	8000b3d8 <__d2b+0x70>
8000b3ca:	1a 9c       	mov	r12,sp
8000b3cc:	c1 bf       	rcall	8000b202 <__lo0bits>
8000b3ce:	30 13       	mov	r3,1
8000b3d0:	40 08       	lddsp	r8,sp[0x0]
8000b3d2:	2e 0c       	sub	r12,-32
8000b3d4:	89 43       	st.w	r4[0x10],r3
8000b3d6:	89 58       	st.w	r4[0x14],r8
8000b3d8:	58 01       	cp.w	r1,0
8000b3da:	c0 90       	breq	8000b3ec <__d2b+0x84>
8000b3dc:	e2 c1 04 33 	sub	r1,r1,1075
8000b3e0:	18 01       	add	r1,r12
8000b3e2:	8d 01       	st.w	r6[0x0],r1
8000b3e4:	f8 0c 11 35 	rsub	r12,r12,53
8000b3e8:	8b 0c       	st.w	r5[0x0],r12
8000b3ea:	c0 c8       	rjmp	8000b402 <__d2b+0x9a>
8000b3ec:	e6 c8 ff fc 	sub	r8,r3,-4
8000b3f0:	f8 cc 04 32 	sub	r12,r12,1074
8000b3f4:	a5 73       	lsl	r3,0x5
8000b3f6:	8d 0c       	st.w	r6[0x0],r12
8000b3f8:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
8000b3fc:	cd 3e       	rcall	8000b1a2 <__hi0bits>
8000b3fe:	18 13       	sub	r3,r12
8000b400:	8b 03       	st.w	r5[0x0],r3
8000b402:	08 9c       	mov	r12,r4
8000b404:	2f ed       	sub	sp,-8
8000b406:	d8 32       	popm	r0-r7,pc

8000b408 <__mdiff>:
8000b408:	d4 31       	pushm	r0-r7,lr
8000b40a:	74 48       	ld.w	r8,r10[0x10]
8000b40c:	76 45       	ld.w	r5,r11[0x10]
8000b40e:	16 97       	mov	r7,r11
8000b410:	14 96       	mov	r6,r10
8000b412:	10 15       	sub	r5,r8
8000b414:	c1 31       	brne	8000b43a <__mdiff+0x32>
8000b416:	2f b8       	sub	r8,-5
8000b418:	ee ce ff ec 	sub	lr,r7,-20
8000b41c:	a3 68       	lsl	r8,0x2
8000b41e:	f4 08 00 0b 	add	r11,r10,r8
8000b422:	ee 08 00 08 	add	r8,r7,r8
8000b426:	11 4a       	ld.w	r10,--r8
8000b428:	17 49       	ld.w	r9,--r11
8000b42a:	12 3a       	cp.w	r10,r9
8000b42c:	c0 30       	breq	8000b432 <__mdiff+0x2a>
8000b42e:	c0 e2       	brcc	8000b44a <__mdiff+0x42>
8000b430:	c0 78       	rjmp	8000b43e <__mdiff+0x36>
8000b432:	1c 38       	cp.w	r8,lr
8000b434:	fe 9b ff f9 	brhi	8000b426 <__mdiff+0x1e>
8000b438:	c4 98       	rjmp	8000b4ca <__mdiff+0xc2>
8000b43a:	58 05       	cp.w	r5,0
8000b43c:	c0 64       	brge	8000b448 <__mdiff+0x40>
8000b43e:	0e 98       	mov	r8,r7
8000b440:	30 15       	mov	r5,1
8000b442:	0c 97       	mov	r7,r6
8000b444:	10 96       	mov	r6,r8
8000b446:	c0 28       	rjmp	8000b44a <__mdiff+0x42>
8000b448:	30 05       	mov	r5,0
8000b44a:	6e 1b       	ld.w	r11,r7[0x4]
8000b44c:	c5 6f       	rcall	8000b2f8 <_Balloc>
8000b44e:	6e 49       	ld.w	r9,r7[0x10]
8000b450:	6c 44       	ld.w	r4,r6[0x10]
8000b452:	99 35       	st.w	r12[0xc],r5
8000b454:	2f b4       	sub	r4,-5
8000b456:	f2 c5 ff fb 	sub	r5,r9,-5
8000b45a:	ec 04 00 24 	add	r4,r6,r4<<0x2
8000b45e:	ee 05 00 25 	add	r5,r7,r5<<0x2
8000b462:	2e c6       	sub	r6,-20
8000b464:	2e c7       	sub	r7,-20
8000b466:	f8 c8 ff ec 	sub	r8,r12,-20
8000b46a:	30 0a       	mov	r10,0
8000b46c:	0f 0e       	ld.w	lr,r7++
8000b46e:	0d 0b       	ld.w	r11,r6++
8000b470:	fc 02 16 10 	lsr	r2,lr,0x10
8000b474:	f6 03 16 10 	lsr	r3,r11,0x10
8000b478:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000b47c:	e4 03 01 03 	sub	r3,r2,r3
8000b480:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000b484:	fc 0b 01 0b 	sub	r11,lr,r11
8000b488:	f6 0a 00 0a 	add	r10,r11,r10
8000b48c:	b0 1a       	st.h	r8[0x2],r10
8000b48e:	b1 4a       	asr	r10,0x10
8000b490:	e6 0a 00 0a 	add	r10,r3,r10
8000b494:	b0 0a       	st.h	r8[0x0],r10
8000b496:	2f c8       	sub	r8,-4
8000b498:	b1 4a       	asr	r10,0x10
8000b49a:	08 36       	cp.w	r6,r4
8000b49c:	ce 83       	brcs	8000b46c <__mdiff+0x64>
8000b49e:	c0 d8       	rjmp	8000b4b8 <__mdiff+0xb0>
8000b4a0:	0f 0b       	ld.w	r11,r7++
8000b4a2:	f6 0e 16 10 	lsr	lr,r11,0x10
8000b4a6:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000b4aa:	16 0a       	add	r10,r11
8000b4ac:	b0 1a       	st.h	r8[0x2],r10
8000b4ae:	b1 4a       	asr	r10,0x10
8000b4b0:	1c 0a       	add	r10,lr
8000b4b2:	b0 0a       	st.h	r8[0x0],r10
8000b4b4:	2f c8       	sub	r8,-4
8000b4b6:	b1 4a       	asr	r10,0x10
8000b4b8:	0a 37       	cp.w	r7,r5
8000b4ba:	cf 33       	brcs	8000b4a0 <__mdiff+0x98>
8000b4bc:	c0 28       	rjmp	8000b4c0 <__mdiff+0xb8>
8000b4be:	20 19       	sub	r9,1
8000b4c0:	11 4a       	ld.w	r10,--r8
8000b4c2:	58 0a       	cp.w	r10,0
8000b4c4:	cf d0       	breq	8000b4be <__mdiff+0xb6>
8000b4c6:	99 49       	st.w	r12[0x10],r9
8000b4c8:	d8 32       	popm	r0-r7,pc
8000b4ca:	30 0b       	mov	r11,0
8000b4cc:	c1 6f       	rcall	8000b2f8 <_Balloc>
8000b4ce:	30 18       	mov	r8,1
8000b4d0:	99 48       	st.w	r12[0x10],r8
8000b4d2:	30 08       	mov	r8,0
8000b4d4:	99 58       	st.w	r12[0x14],r8
8000b4d6:	d8 32       	popm	r0-r7,pc

8000b4d8 <__lshift>:
8000b4d8:	d4 31       	pushm	r0-r7,lr
8000b4da:	16 97       	mov	r7,r11
8000b4dc:	76 46       	ld.w	r6,r11[0x10]
8000b4de:	f4 02 14 05 	asr	r2,r10,0x5
8000b4e2:	2f f6       	sub	r6,-1
8000b4e4:	14 93       	mov	r3,r10
8000b4e6:	18 94       	mov	r4,r12
8000b4e8:	04 06       	add	r6,r2
8000b4ea:	76 1b       	ld.w	r11,r11[0x4]
8000b4ec:	6e 28       	ld.w	r8,r7[0x8]
8000b4ee:	c0 38       	rjmp	8000b4f4 <__lshift+0x1c>
8000b4f0:	2f fb       	sub	r11,-1
8000b4f2:	a1 78       	lsl	r8,0x1
8000b4f4:	10 36       	cp.w	r6,r8
8000b4f6:	fe 99 ff fd 	brgt	8000b4f0 <__lshift+0x18>
8000b4fa:	08 9c       	mov	r12,r4
8000b4fc:	cf ee       	rcall	8000b2f8 <_Balloc>
8000b4fe:	30 09       	mov	r9,0
8000b500:	18 95       	mov	r5,r12
8000b502:	f8 c8 ff ec 	sub	r8,r12,-20
8000b506:	12 9a       	mov	r10,r9
8000b508:	c0 38       	rjmp	8000b50e <__lshift+0x36>
8000b50a:	10 aa       	st.w	r8++,r10
8000b50c:	2f f9       	sub	r9,-1
8000b50e:	04 39       	cp.w	r9,r2
8000b510:	cf d5       	brlt	8000b50a <__lshift+0x32>
8000b512:	6e 4b       	ld.w	r11,r7[0x10]
8000b514:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
8000b518:	2f bb       	sub	r11,-5
8000b51a:	ee c9 ff ec 	sub	r9,r7,-20
8000b51e:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
8000b522:	58 03       	cp.w	r3,0
8000b524:	c1 30       	breq	8000b54a <__lshift+0x72>
8000b526:	e6 0c 11 20 	rsub	r12,r3,32
8000b52a:	30 0a       	mov	r10,0
8000b52c:	72 02       	ld.w	r2,r9[0x0]
8000b52e:	e4 03 09 42 	lsl	r2,r2,r3
8000b532:	04 4a       	or	r10,r2
8000b534:	10 aa       	st.w	r8++,r10
8000b536:	13 0a       	ld.w	r10,r9++
8000b538:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000b53c:	16 39       	cp.w	r9,r11
8000b53e:	cf 73       	brcs	8000b52c <__lshift+0x54>
8000b540:	91 0a       	st.w	r8[0x0],r10
8000b542:	58 0a       	cp.w	r10,0
8000b544:	c0 70       	breq	8000b552 <__lshift+0x7a>
8000b546:	2f f6       	sub	r6,-1
8000b548:	c0 58       	rjmp	8000b552 <__lshift+0x7a>
8000b54a:	13 0a       	ld.w	r10,r9++
8000b54c:	10 aa       	st.w	r8++,r10
8000b54e:	16 39       	cp.w	r9,r11
8000b550:	cf d3       	brcs	8000b54a <__lshift+0x72>
8000b552:	08 9c       	mov	r12,r4
8000b554:	20 16       	sub	r6,1
8000b556:	0e 9b       	mov	r11,r7
8000b558:	8b 46       	st.w	r5[0x10],r6
8000b55a:	cb 5e       	rcall	8000b2c4 <_Bfree>
8000b55c:	0a 9c       	mov	r12,r5
8000b55e:	d8 32       	popm	r0-r7,pc

8000b560 <__multiply>:
8000b560:	d4 31       	pushm	r0-r7,lr
8000b562:	20 2d       	sub	sp,8
8000b564:	76 49       	ld.w	r9,r11[0x10]
8000b566:	74 48       	ld.w	r8,r10[0x10]
8000b568:	16 96       	mov	r6,r11
8000b56a:	14 95       	mov	r5,r10
8000b56c:	10 39       	cp.w	r9,r8
8000b56e:	ec 08 17 50 	movlt	r8,r6
8000b572:	ea 06 17 50 	movlt	r6,r5
8000b576:	f0 05 17 50 	movlt	r5,r8
8000b57a:	6c 28       	ld.w	r8,r6[0x8]
8000b57c:	76 43       	ld.w	r3,r11[0x10]
8000b57e:	74 42       	ld.w	r2,r10[0x10]
8000b580:	76 1b       	ld.w	r11,r11[0x4]
8000b582:	e4 03 00 07 	add	r7,r2,r3
8000b586:	10 37       	cp.w	r7,r8
8000b588:	f7 bb 09 ff 	subgt	r11,-1
8000b58c:	cb 6e       	rcall	8000b2f8 <_Balloc>
8000b58e:	ee c4 ff fb 	sub	r4,r7,-5
8000b592:	f8 c9 ff ec 	sub	r9,r12,-20
8000b596:	f8 04 00 24 	add	r4,r12,r4<<0x2
8000b59a:	30 0a       	mov	r10,0
8000b59c:	12 98       	mov	r8,r9
8000b59e:	c0 28       	rjmp	8000b5a2 <__multiply+0x42>
8000b5a0:	10 aa       	st.w	r8++,r10
8000b5a2:	08 38       	cp.w	r8,r4
8000b5a4:	cf e3       	brcs	8000b5a0 <__multiply+0x40>
8000b5a6:	2f b3       	sub	r3,-5
8000b5a8:	2f b2       	sub	r2,-5
8000b5aa:	ec 03 00 23 	add	r3,r6,r3<<0x2
8000b5ae:	ea 02 00 22 	add	r2,r5,r2<<0x2
8000b5b2:	ec cb ff ec 	sub	r11,r6,-20
8000b5b6:	50 12       	stdsp	sp[0x4],r2
8000b5b8:	ea ca ff ec 	sub	r10,r5,-20
8000b5bc:	c4 48       	rjmp	8000b644 <__multiply+0xe4>
8000b5be:	94 95       	ld.uh	r5,r10[0x2]
8000b5c0:	58 05       	cp.w	r5,0
8000b5c2:	c2 00       	breq	8000b602 <__multiply+0xa2>
8000b5c4:	12 98       	mov	r8,r9
8000b5c6:	16 96       	mov	r6,r11
8000b5c8:	30 0e       	mov	lr,0
8000b5ca:	50 09       	stdsp	sp[0x0],r9
8000b5cc:	0d 02       	ld.w	r2,r6++
8000b5ce:	e4 00 16 10 	lsr	r0,r2,0x10
8000b5d2:	70 01       	ld.w	r1,r8[0x0]
8000b5d4:	70 09       	ld.w	r9,r8[0x0]
8000b5d6:	b1 81       	lsr	r1,0x10
8000b5d8:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
8000b5dc:	e0 05 03 41 	mac	r1,r0,r5
8000b5e0:	ab 32       	mul	r2,r5
8000b5e2:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
8000b5e6:	00 02       	add	r2,r0
8000b5e8:	e4 0e 00 0e 	add	lr,r2,lr
8000b5ec:	b0 1e       	st.h	r8[0x2],lr
8000b5ee:	b1 8e       	lsr	lr,0x10
8000b5f0:	1c 01       	add	r1,lr
8000b5f2:	b0 01       	st.h	r8[0x0],r1
8000b5f4:	e2 0e 16 10 	lsr	lr,r1,0x10
8000b5f8:	2f c8       	sub	r8,-4
8000b5fa:	06 36       	cp.w	r6,r3
8000b5fc:	ce 83       	brcs	8000b5cc <__multiply+0x6c>
8000b5fe:	40 09       	lddsp	r9,sp[0x0]
8000b600:	91 0e       	st.w	r8[0x0],lr
8000b602:	94 86       	ld.uh	r6,r10[0x0]
8000b604:	58 06       	cp.w	r6,0
8000b606:	c1 d0       	breq	8000b640 <__multiply+0xe0>
8000b608:	72 02       	ld.w	r2,r9[0x0]
8000b60a:	12 98       	mov	r8,r9
8000b60c:	16 9e       	mov	lr,r11
8000b60e:	30 05       	mov	r5,0
8000b610:	b0 12       	st.h	r8[0x2],r2
8000b612:	1d 01       	ld.w	r1,lr++
8000b614:	90 82       	ld.uh	r2,r8[0x0]
8000b616:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
8000b61a:	ad 30       	mul	r0,r6
8000b61c:	e0 02 00 02 	add	r2,r0,r2
8000b620:	e4 05 00 05 	add	r5,r2,r5
8000b624:	b0 05       	st.h	r8[0x0],r5
8000b626:	b1 85       	lsr	r5,0x10
8000b628:	b1 81       	lsr	r1,0x10
8000b62a:	2f c8       	sub	r8,-4
8000b62c:	ad 31       	mul	r1,r6
8000b62e:	90 92       	ld.uh	r2,r8[0x2]
8000b630:	e2 02 00 02 	add	r2,r1,r2
8000b634:	0a 02       	add	r2,r5
8000b636:	e4 05 16 10 	lsr	r5,r2,0x10
8000b63a:	06 3e       	cp.w	lr,r3
8000b63c:	ce a3       	brcs	8000b610 <__multiply+0xb0>
8000b63e:	91 02       	st.w	r8[0x0],r2
8000b640:	2f ca       	sub	r10,-4
8000b642:	2f c9       	sub	r9,-4
8000b644:	40 18       	lddsp	r8,sp[0x4]
8000b646:	10 3a       	cp.w	r10,r8
8000b648:	cb b3       	brcs	8000b5be <__multiply+0x5e>
8000b64a:	c0 28       	rjmp	8000b64e <__multiply+0xee>
8000b64c:	20 17       	sub	r7,1
8000b64e:	58 07       	cp.w	r7,0
8000b650:	e0 8a 00 05 	brle	8000b65a <__multiply+0xfa>
8000b654:	09 48       	ld.w	r8,--r4
8000b656:	58 08       	cp.w	r8,0
8000b658:	cf a0       	breq	8000b64c <__multiply+0xec>
8000b65a:	99 47       	st.w	r12[0x10],r7
8000b65c:	2f ed       	sub	sp,-8
8000b65e:	d8 32       	popm	r0-r7,pc

8000b660 <__i2b>:
8000b660:	d4 21       	pushm	r4-r7,lr
8000b662:	16 97       	mov	r7,r11
8000b664:	30 1b       	mov	r11,1
8000b666:	c4 9e       	rcall	8000b2f8 <_Balloc>
8000b668:	30 19       	mov	r9,1
8000b66a:	99 57       	st.w	r12[0x14],r7
8000b66c:	99 49       	st.w	r12[0x10],r9
8000b66e:	d8 22       	popm	r4-r7,pc

8000b670 <__multadd>:
8000b670:	d4 31       	pushm	r0-r7,lr
8000b672:	30 08       	mov	r8,0
8000b674:	12 95       	mov	r5,r9
8000b676:	16 97       	mov	r7,r11
8000b678:	18 96       	mov	r6,r12
8000b67a:	76 44       	ld.w	r4,r11[0x10]
8000b67c:	f6 c9 ff ec 	sub	r9,r11,-20
8000b680:	72 0b       	ld.w	r11,r9[0x0]
8000b682:	f6 0c 16 10 	lsr	r12,r11,0x10
8000b686:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000b68a:	f4 0c 02 4c 	mul	r12,r10,r12
8000b68e:	f4 0b 03 45 	mac	r5,r10,r11
8000b692:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
8000b696:	b1 85       	lsr	r5,0x10
8000b698:	18 05       	add	r5,r12
8000b69a:	ea 0c 15 10 	lsl	r12,r5,0x10
8000b69e:	f8 0b 00 0b 	add	r11,r12,r11
8000b6a2:	12 ab       	st.w	r9++,r11
8000b6a4:	2f f8       	sub	r8,-1
8000b6a6:	b1 85       	lsr	r5,0x10
8000b6a8:	08 38       	cp.w	r8,r4
8000b6aa:	ce b5       	brlt	8000b680 <__multadd+0x10>
8000b6ac:	58 05       	cp.w	r5,0
8000b6ae:	c1 c0       	breq	8000b6e6 <__multadd+0x76>
8000b6b0:	6e 28       	ld.w	r8,r7[0x8]
8000b6b2:	10 34       	cp.w	r4,r8
8000b6b4:	c1 35       	brlt	8000b6da <__multadd+0x6a>
8000b6b6:	6e 1b       	ld.w	r11,r7[0x4]
8000b6b8:	0c 9c       	mov	r12,r6
8000b6ba:	2f fb       	sub	r11,-1
8000b6bc:	c1 ee       	rcall	8000b2f8 <_Balloc>
8000b6be:	6e 4a       	ld.w	r10,r7[0x10]
8000b6c0:	ee cb ff f4 	sub	r11,r7,-12
8000b6c4:	18 93       	mov	r3,r12
8000b6c6:	2f ea       	sub	r10,-2
8000b6c8:	2f 4c       	sub	r12,-12
8000b6ca:	a3 6a       	lsl	r10,0x2
8000b6cc:	fe b0 de 3a 	rcall	80007340 <memcpy>
8000b6d0:	0e 9b       	mov	r11,r7
8000b6d2:	0c 9c       	mov	r12,r6
8000b6d4:	fe b0 fd f8 	rcall	8000b2c4 <_Bfree>
8000b6d8:	06 97       	mov	r7,r3
8000b6da:	e8 c8 ff ff 	sub	r8,r4,-1
8000b6de:	2f b4       	sub	r4,-5
8000b6e0:	8f 48       	st.w	r7[0x10],r8
8000b6e2:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
8000b6e6:	0e 9c       	mov	r12,r7
8000b6e8:	d8 32       	popm	r0-r7,pc
8000b6ea:	d7 03       	nop

8000b6ec <__pow5mult>:
8000b6ec:	d4 31       	pushm	r0-r7,lr
8000b6ee:	14 96       	mov	r6,r10
8000b6f0:	18 97       	mov	r7,r12
8000b6f2:	16 94       	mov	r4,r11
8000b6f4:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
8000b6f8:	c0 90       	breq	8000b70a <__pow5mult+0x1e>
8000b6fa:	20 18       	sub	r8,1
8000b6fc:	fe c9 e5 48 	sub	r9,pc,-6840
8000b700:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
8000b704:	30 09       	mov	r9,0
8000b706:	cb 5f       	rcall	8000b670 <__multadd>
8000b708:	18 94       	mov	r4,r12
8000b70a:	a3 46       	asr	r6,0x2
8000b70c:	c3 40       	breq	8000b774 <__pow5mult+0x88>
8000b70e:	6e 95       	ld.w	r5,r7[0x24]
8000b710:	58 05       	cp.w	r5,0
8000b712:	c0 91       	brne	8000b724 <__pow5mult+0x38>
8000b714:	31 0c       	mov	r12,16
8000b716:	fe b0 fa f3 	rcall	8000acfc <malloc>
8000b71a:	99 35       	st.w	r12[0xc],r5
8000b71c:	8f 9c       	st.w	r7[0x24],r12
8000b71e:	99 15       	st.w	r12[0x4],r5
8000b720:	99 25       	st.w	r12[0x8],r5
8000b722:	99 05       	st.w	r12[0x0],r5
8000b724:	6e 93       	ld.w	r3,r7[0x24]
8000b726:	66 25       	ld.w	r5,r3[0x8]
8000b728:	58 05       	cp.w	r5,0
8000b72a:	c0 c1       	brne	8000b742 <__pow5mult+0x56>
8000b72c:	e0 6b 02 71 	mov	r11,625
8000b730:	0e 9c       	mov	r12,r7
8000b732:	c9 7f       	rcall	8000b660 <__i2b>
8000b734:	87 2c       	st.w	r3[0x8],r12
8000b736:	30 08       	mov	r8,0
8000b738:	18 95       	mov	r5,r12
8000b73a:	99 08       	st.w	r12[0x0],r8
8000b73c:	c0 38       	rjmp	8000b742 <__pow5mult+0x56>
8000b73e:	06 9c       	mov	r12,r3
8000b740:	18 95       	mov	r5,r12
8000b742:	ed b6 00 00 	bld	r6,0x0
8000b746:	c0 b1       	brne	8000b75c <__pow5mult+0x70>
8000b748:	08 9b       	mov	r11,r4
8000b74a:	0a 9a       	mov	r10,r5
8000b74c:	0e 9c       	mov	r12,r7
8000b74e:	c0 9f       	rcall	8000b560 <__multiply>
8000b750:	08 9b       	mov	r11,r4
8000b752:	18 93       	mov	r3,r12
8000b754:	0e 9c       	mov	r12,r7
8000b756:	06 94       	mov	r4,r3
8000b758:	fe b0 fd b6 	rcall	8000b2c4 <_Bfree>
8000b75c:	a1 56       	asr	r6,0x1
8000b75e:	c0 b0       	breq	8000b774 <__pow5mult+0x88>
8000b760:	6a 03       	ld.w	r3,r5[0x0]
8000b762:	58 03       	cp.w	r3,0
8000b764:	ce d1       	brne	8000b73e <__pow5mult+0x52>
8000b766:	0a 9a       	mov	r10,r5
8000b768:	0a 9b       	mov	r11,r5
8000b76a:	0e 9c       	mov	r12,r7
8000b76c:	cf ae       	rcall	8000b560 <__multiply>
8000b76e:	8b 0c       	st.w	r5[0x0],r12
8000b770:	99 03       	st.w	r12[0x0],r3
8000b772:	ce 7b       	rjmp	8000b740 <__pow5mult+0x54>
8000b774:	08 9c       	mov	r12,r4
8000b776:	d8 32       	popm	r0-r7,pc

8000b778 <_realloc_r>:
8000b778:	d4 31       	pushm	r0-r7,lr
8000b77a:	20 1d       	sub	sp,4
8000b77c:	16 94       	mov	r4,r11
8000b77e:	18 92       	mov	r2,r12
8000b780:	14 9b       	mov	r11,r10
8000b782:	58 04       	cp.w	r4,0
8000b784:	c0 51       	brne	8000b78e <_realloc_r+0x16>
8000b786:	fe b0 fa c3 	rcall	8000ad0c <_malloc_r>
8000b78a:	18 95       	mov	r5,r12
8000b78c:	c5 39       	rjmp	8000ba32 <_realloc_r+0x2ba>
8000b78e:	50 0a       	stdsp	sp[0x0],r10
8000b790:	fe b0 fd 07 	rcall	8000b19e <__malloc_lock>
8000b794:	40 0b       	lddsp	r11,sp[0x0]
8000b796:	f6 c8 ff f5 	sub	r8,r11,-11
8000b79a:	e8 c1 00 08 	sub	r1,r4,8
8000b79e:	10 96       	mov	r6,r8
8000b7a0:	62 1c       	ld.w	r12,r1[0x4]
8000b7a2:	e0 16 ff f8 	andl	r6,0xfff8
8000b7a6:	59 68       	cp.w	r8,22
8000b7a8:	f9 b6 08 10 	movls	r6,16
8000b7ac:	16 36       	cp.w	r6,r11
8000b7ae:	5f 38       	srlo	r8
8000b7b0:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
8000b7b4:	c0 50       	breq	8000b7be <_realloc_r+0x46>
8000b7b6:	30 c8       	mov	r8,12
8000b7b8:	30 05       	mov	r5,0
8000b7ba:	85 38       	st.w	r2[0xc],r8
8000b7bc:	c3 b9       	rjmp	8000ba32 <_realloc_r+0x2ba>
8000b7be:	18 90       	mov	r0,r12
8000b7c0:	e0 10 ff fc 	andl	r0,0xfffc
8000b7c4:	0c 30       	cp.w	r0,r6
8000b7c6:	e0 84 01 0b 	brge	8000b9dc <_realloc_r+0x264>
8000b7ca:	e0 68 00 fc 	mov	r8,252
8000b7ce:	e2 00 00 09 	add	r9,r1,r0
8000b7d2:	70 25       	ld.w	r5,r8[0x8]
8000b7d4:	0a 39       	cp.w	r9,r5
8000b7d6:	c0 90       	breq	8000b7e8 <_realloc_r+0x70>
8000b7d8:	72 1a       	ld.w	r10,r9[0x4]
8000b7da:	a1 ca       	cbr	r10,0x0
8000b7dc:	f2 0a 00 0a 	add	r10,r9,r10
8000b7e0:	74 1a       	ld.w	r10,r10[0x4]
8000b7e2:	ed ba 00 00 	bld	r10,0x0
8000b7e6:	c2 20       	breq	8000b82a <_realloc_r+0xb2>
8000b7e8:	72 1a       	ld.w	r10,r9[0x4]
8000b7ea:	e0 1a ff fc 	andl	r10,0xfffc
8000b7ee:	f4 00 00 03 	add	r3,r10,r0
8000b7f2:	0a 39       	cp.w	r9,r5
8000b7f4:	c1 31       	brne	8000b81a <_realloc_r+0xa2>
8000b7f6:	ec c7 ff f0 	sub	r7,r6,-16
8000b7fa:	0e 33       	cp.w	r3,r7
8000b7fc:	c1 95       	brlt	8000b82e <_realloc_r+0xb6>
8000b7fe:	e2 06 00 09 	add	r9,r1,r6
8000b802:	0c 13       	sub	r3,r6
8000b804:	a1 a3       	sbr	r3,0x0
8000b806:	93 13       	st.w	r9[0x4],r3
8000b808:	91 29       	st.w	r8[0x8],r9
8000b80a:	04 9c       	mov	r12,r2
8000b80c:	62 18       	ld.w	r8,r1[0x4]
8000b80e:	08 95       	mov	r5,r4
8000b810:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000b814:	10 46       	or	r6,r8
8000b816:	83 16       	st.w	r1[0x4],r6
8000b818:	c0 b9       	rjmp	8000ba2e <_realloc_r+0x2b6>
8000b81a:	0c 33       	cp.w	r3,r6
8000b81c:	c0 95       	brlt	8000b82e <_realloc_r+0xb6>
8000b81e:	72 28       	ld.w	r8,r9[0x8]
8000b820:	02 97       	mov	r7,r1
8000b822:	72 39       	ld.w	r9,r9[0xc]
8000b824:	93 28       	st.w	r9[0x8],r8
8000b826:	91 39       	st.w	r8[0xc],r9
8000b828:	cd c8       	rjmp	8000b9e0 <_realloc_r+0x268>
8000b82a:	30 0a       	mov	r10,0
8000b82c:	14 99       	mov	r9,r10
8000b82e:	ed bc 00 00 	bld	r12,0x0
8000b832:	e0 80 00 95 	breq	8000b95c <_realloc_r+0x1e4>
8000b836:	62 07       	ld.w	r7,r1[0x0]
8000b838:	e2 07 01 07 	sub	r7,r1,r7
8000b83c:	6e 1c       	ld.w	r12,r7[0x4]
8000b83e:	e0 1c ff fc 	andl	r12,0xfffc
8000b842:	58 09       	cp.w	r9,0
8000b844:	c5 60       	breq	8000b8f0 <_realloc_r+0x178>
8000b846:	f8 00 00 03 	add	r3,r12,r0
8000b84a:	0a 39       	cp.w	r9,r5
8000b84c:	c4 81       	brne	8000b8dc <_realloc_r+0x164>
8000b84e:	14 03       	add	r3,r10
8000b850:	ec c9 ff f0 	sub	r9,r6,-16
8000b854:	12 33       	cp.w	r3,r9
8000b856:	c4 d5       	brlt	8000b8f0 <_realloc_r+0x178>
8000b858:	6e 3a       	ld.w	r10,r7[0xc]
8000b85a:	6e 29       	ld.w	r9,r7[0x8]
8000b85c:	95 29       	st.w	r10[0x8],r9
8000b85e:	93 3a       	st.w	r9[0xc],r10
8000b860:	ee c5 ff f8 	sub	r5,r7,-8
8000b864:	e0 ca 00 04 	sub	r10,r0,4
8000b868:	e0 4a 00 24 	cp.w	r10,36
8000b86c:	e0 8b 00 25 	brhi	8000b8b6 <_realloc_r+0x13e>
8000b870:	0a 99       	mov	r9,r5
8000b872:	59 3a       	cp.w	r10,19
8000b874:	e0 88 00 1a 	brls	8000b8a8 <_realloc_r+0x130>
8000b878:	09 09       	ld.w	r9,r4++
8000b87a:	8b 09       	st.w	r5[0x0],r9
8000b87c:	09 09       	ld.w	r9,r4++
8000b87e:	8f 39       	st.w	r7[0xc],r9
8000b880:	ee c9 ff f0 	sub	r9,r7,-16
8000b884:	59 ba       	cp.w	r10,27
8000b886:	e0 88 00 11 	brls	8000b8a8 <_realloc_r+0x130>
8000b88a:	09 0b       	ld.w	r11,r4++
8000b88c:	93 0b       	st.w	r9[0x0],r11
8000b88e:	09 09       	ld.w	r9,r4++
8000b890:	8f 59       	st.w	r7[0x14],r9
8000b892:	ee c9 ff e8 	sub	r9,r7,-24
8000b896:	e0 4a 00 24 	cp.w	r10,36
8000b89a:	c0 71       	brne	8000b8a8 <_realloc_r+0x130>
8000b89c:	09 0a       	ld.w	r10,r4++
8000b89e:	93 0a       	st.w	r9[0x0],r10
8000b8a0:	ee c9 ff e0 	sub	r9,r7,-32
8000b8a4:	09 0a       	ld.w	r10,r4++
8000b8a6:	8f 7a       	st.w	r7[0x1c],r10
8000b8a8:	09 0a       	ld.w	r10,r4++
8000b8aa:	12 aa       	st.w	r9++,r10
8000b8ac:	68 0a       	ld.w	r10,r4[0x0]
8000b8ae:	93 0a       	st.w	r9[0x0],r10
8000b8b0:	68 1a       	ld.w	r10,r4[0x4]
8000b8b2:	93 1a       	st.w	r9[0x4],r10
8000b8b4:	c0 78       	rjmp	8000b8c2 <_realloc_r+0x14a>
8000b8b6:	50 08       	stdsp	sp[0x0],r8
8000b8b8:	08 9b       	mov	r11,r4
8000b8ba:	0a 9c       	mov	r12,r5
8000b8bc:	fe b0 fc 4b 	rcall	8000b152 <memmove>
8000b8c0:	40 08       	lddsp	r8,sp[0x0]
8000b8c2:	ee 06 00 09 	add	r9,r7,r6
8000b8c6:	0c 13       	sub	r3,r6
8000b8c8:	a1 a3       	sbr	r3,0x0
8000b8ca:	93 13       	st.w	r9[0x4],r3
8000b8cc:	91 29       	st.w	r8[0x8],r9
8000b8ce:	04 9c       	mov	r12,r2
8000b8d0:	6e 18       	ld.w	r8,r7[0x4]
8000b8d2:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000b8d6:	10 46       	or	r6,r8
8000b8d8:	8f 16       	st.w	r7[0x4],r6
8000b8da:	ca a8       	rjmp	8000ba2e <_realloc_r+0x2b6>
8000b8dc:	14 03       	add	r3,r10
8000b8de:	0c 33       	cp.w	r3,r6
8000b8e0:	c0 85       	brlt	8000b8f0 <_realloc_r+0x178>
8000b8e2:	72 28       	ld.w	r8,r9[0x8]
8000b8e4:	72 39       	ld.w	r9,r9[0xc]
8000b8e6:	93 28       	st.w	r9[0x8],r8
8000b8e8:	91 39       	st.w	r8[0xc],r9
8000b8ea:	6e 28       	ld.w	r8,r7[0x8]
8000b8ec:	6e 39       	ld.w	r9,r7[0xc]
8000b8ee:	c0 78       	rjmp	8000b8fc <_realloc_r+0x184>
8000b8f0:	f8 00 00 03 	add	r3,r12,r0
8000b8f4:	0c 33       	cp.w	r3,r6
8000b8f6:	c3 35       	brlt	8000b95c <_realloc_r+0x1e4>
8000b8f8:	6e 39       	ld.w	r9,r7[0xc]
8000b8fa:	6e 28       	ld.w	r8,r7[0x8]
8000b8fc:	93 28       	st.w	r9[0x8],r8
8000b8fe:	91 39       	st.w	r8[0xc],r9
8000b900:	e0 ca 00 04 	sub	r10,r0,4
8000b904:	ee cc ff f8 	sub	r12,r7,-8
8000b908:	e0 4a 00 24 	cp.w	r10,36
8000b90c:	e0 8b 00 24 	brhi	8000b954 <_realloc_r+0x1dc>
8000b910:	59 3a       	cp.w	r10,19
8000b912:	e0 88 00 1a 	brls	8000b946 <_realloc_r+0x1ce>
8000b916:	09 08       	ld.w	r8,r4++
8000b918:	99 08       	st.w	r12[0x0],r8
8000b91a:	09 08       	ld.w	r8,r4++
8000b91c:	8f 38       	st.w	r7[0xc],r8
8000b91e:	ee cc ff f0 	sub	r12,r7,-16
8000b922:	59 ba       	cp.w	r10,27
8000b924:	e0 88 00 11 	brls	8000b946 <_realloc_r+0x1ce>
8000b928:	09 08       	ld.w	r8,r4++
8000b92a:	99 08       	st.w	r12[0x0],r8
8000b92c:	09 08       	ld.w	r8,r4++
8000b92e:	8f 58       	st.w	r7[0x14],r8
8000b930:	ee cc ff e8 	sub	r12,r7,-24
8000b934:	e0 4a 00 24 	cp.w	r10,36
8000b938:	c0 71       	brne	8000b946 <_realloc_r+0x1ce>
8000b93a:	09 08       	ld.w	r8,r4++
8000b93c:	99 08       	st.w	r12[0x0],r8
8000b93e:	ee cc ff e0 	sub	r12,r7,-32
8000b942:	09 08       	ld.w	r8,r4++
8000b944:	8f 78       	st.w	r7[0x1c],r8
8000b946:	09 08       	ld.w	r8,r4++
8000b948:	18 a8       	st.w	r12++,r8
8000b94a:	68 08       	ld.w	r8,r4[0x0]
8000b94c:	99 08       	st.w	r12[0x0],r8
8000b94e:	68 18       	ld.w	r8,r4[0x4]
8000b950:	99 18       	st.w	r12[0x4],r8
8000b952:	c4 78       	rjmp	8000b9e0 <_realloc_r+0x268>
8000b954:	08 9b       	mov	r11,r4
8000b956:	fe b0 fb fe 	rcall	8000b152 <memmove>
8000b95a:	c4 38       	rjmp	8000b9e0 <_realloc_r+0x268>
8000b95c:	04 9c       	mov	r12,r2
8000b95e:	fe b0 f9 d7 	rcall	8000ad0c <_malloc_r>
8000b962:	18 95       	mov	r5,r12
8000b964:	c3 a0       	breq	8000b9d8 <_realloc_r+0x260>
8000b966:	62 18       	ld.w	r8,r1[0x4]
8000b968:	f8 c9 00 08 	sub	r9,r12,8
8000b96c:	a1 c8       	cbr	r8,0x0
8000b96e:	e2 08 00 08 	add	r8,r1,r8
8000b972:	10 39       	cp.w	r9,r8
8000b974:	c0 71       	brne	8000b982 <_realloc_r+0x20a>
8000b976:	72 13       	ld.w	r3,r9[0x4]
8000b978:	02 97       	mov	r7,r1
8000b97a:	e0 13 ff fc 	andl	r3,0xfffc
8000b97e:	00 03       	add	r3,r0
8000b980:	c3 08       	rjmp	8000b9e0 <_realloc_r+0x268>
8000b982:	e0 ca 00 04 	sub	r10,r0,4
8000b986:	e0 4a 00 24 	cp.w	r10,36
8000b98a:	e0 8b 00 20 	brhi	8000b9ca <_realloc_r+0x252>
8000b98e:	08 99       	mov	r9,r4
8000b990:	18 98       	mov	r8,r12
8000b992:	59 3a       	cp.w	r10,19
8000b994:	e0 88 00 14 	brls	8000b9bc <_realloc_r+0x244>
8000b998:	13 0b       	ld.w	r11,r9++
8000b99a:	10 ab       	st.w	r8++,r11
8000b99c:	13 0b       	ld.w	r11,r9++
8000b99e:	10 ab       	st.w	r8++,r11
8000b9a0:	59 ba       	cp.w	r10,27
8000b9a2:	e0 88 00 0d 	brls	8000b9bc <_realloc_r+0x244>
8000b9a6:	13 0b       	ld.w	r11,r9++
8000b9a8:	10 ab       	st.w	r8++,r11
8000b9aa:	13 0b       	ld.w	r11,r9++
8000b9ac:	10 ab       	st.w	r8++,r11
8000b9ae:	e0 4a 00 24 	cp.w	r10,36
8000b9b2:	c0 51       	brne	8000b9bc <_realloc_r+0x244>
8000b9b4:	13 0a       	ld.w	r10,r9++
8000b9b6:	10 aa       	st.w	r8++,r10
8000b9b8:	13 0a       	ld.w	r10,r9++
8000b9ba:	10 aa       	st.w	r8++,r10
8000b9bc:	13 0a       	ld.w	r10,r9++
8000b9be:	10 aa       	st.w	r8++,r10
8000b9c0:	72 0a       	ld.w	r10,r9[0x0]
8000b9c2:	91 0a       	st.w	r8[0x0],r10
8000b9c4:	72 19       	ld.w	r9,r9[0x4]
8000b9c6:	91 19       	st.w	r8[0x4],r9
8000b9c8:	c0 48       	rjmp	8000b9d0 <_realloc_r+0x258>
8000b9ca:	08 9b       	mov	r11,r4
8000b9cc:	fe b0 fb c3 	rcall	8000b152 <memmove>
8000b9d0:	08 9b       	mov	r11,r4
8000b9d2:	04 9c       	mov	r12,r2
8000b9d4:	fe b0 f6 f6 	rcall	8000a7c0 <_free_r>
8000b9d8:	04 9c       	mov	r12,r2
8000b9da:	c2 a8       	rjmp	8000ba2e <_realloc_r+0x2b6>
8000b9dc:	00 93       	mov	r3,r0
8000b9de:	02 97       	mov	r7,r1
8000b9e0:	e6 06 01 09 	sub	r9,r3,r6
8000b9e4:	6e 18       	ld.w	r8,r7[0x4]
8000b9e6:	58 f9       	cp.w	r9,15
8000b9e8:	e0 88 00 16 	brls	8000ba14 <_realloc_r+0x29c>
8000b9ec:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000b9f0:	ed e8 10 08 	or	r8,r6,r8
8000b9f4:	8f 18       	st.w	r7[0x4],r8
8000b9f6:	12 98       	mov	r8,r9
8000b9f8:	a1 a8       	sbr	r8,0x0
8000b9fa:	ee 06 00 0b 	add	r11,r7,r6
8000b9fe:	f6 09 00 09 	add	r9,r11,r9
8000ba02:	97 18       	st.w	r11[0x4],r8
8000ba04:	72 18       	ld.w	r8,r9[0x4]
8000ba06:	a1 a8       	sbr	r8,0x0
8000ba08:	2f 8b       	sub	r11,-8
8000ba0a:	93 18       	st.w	r9[0x4],r8
8000ba0c:	04 9c       	mov	r12,r2
8000ba0e:	fe b0 f6 d9 	rcall	8000a7c0 <_free_r>
8000ba12:	c0 b8       	rjmp	8000ba28 <_realloc_r+0x2b0>
8000ba14:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000ba18:	e7 e8 10 08 	or	r8,r3,r8
8000ba1c:	8f 18       	st.w	r7[0x4],r8
8000ba1e:	ee 03 00 03 	add	r3,r7,r3
8000ba22:	66 18       	ld.w	r8,r3[0x4]
8000ba24:	a1 a8       	sbr	r8,0x0
8000ba26:	87 18       	st.w	r3[0x4],r8
8000ba28:	04 9c       	mov	r12,r2
8000ba2a:	ee c5 ff f8 	sub	r5,r7,-8
8000ba2e:	fe b0 fb b9 	rcall	8000b1a0 <__malloc_unlock>
8000ba32:	0a 9c       	mov	r12,r5
8000ba34:	2f fd       	sub	sp,-4
8000ba36:	d8 32       	popm	r0-r7,pc

8000ba38 <__isinfd>:
8000ba38:	14 98       	mov	r8,r10
8000ba3a:	fc 19 7f f0 	movh	r9,0x7ff0
8000ba3e:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000ba42:	f0 0b 11 00 	rsub	r11,r8,0
8000ba46:	f7 e8 10 08 	or	r8,r11,r8
8000ba4a:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
8000ba4e:	f2 08 01 08 	sub	r8,r9,r8
8000ba52:	f0 0c 11 00 	rsub	r12,r8,0
8000ba56:	f9 e8 10 08 	or	r8,r12,r8
8000ba5a:	f0 0c 14 1f 	asr	r12,r8,0x1f
8000ba5e:	2f fc       	sub	r12,-1
8000ba60:	5e fc       	retal	r12

8000ba62 <__isnand>:
8000ba62:	14 98       	mov	r8,r10
8000ba64:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000ba68:	f0 0c 11 00 	rsub	r12,r8,0
8000ba6c:	10 4c       	or	r12,r8
8000ba6e:	fc 18 7f f0 	movh	r8,0x7ff0
8000ba72:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
8000ba76:	f0 0c 01 0c 	sub	r12,r8,r12
8000ba7a:	bf 9c       	lsr	r12,0x1f
8000ba7c:	5e fc       	retal	r12
8000ba7e:	d7 03       	nop

8000ba80 <_sbrk_r>:
8000ba80:	d4 21       	pushm	r4-r7,lr
8000ba82:	30 08       	mov	r8,0
8000ba84:	18 97       	mov	r7,r12
8000ba86:	e0 66 07 70 	mov	r6,1904
8000ba8a:	16 9c       	mov	r12,r11
8000ba8c:	8d 08       	st.w	r6[0x0],r8
8000ba8e:	ca fc       	rcall	8000bbec <_sbrk>
8000ba90:	5b fc       	cp.w	r12,-1
8000ba92:	c0 51       	brne	8000ba9c <_sbrk_r+0x1c>
8000ba94:	6c 08       	ld.w	r8,r6[0x0]
8000ba96:	58 08       	cp.w	r8,0
8000ba98:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000ba9c:	d8 22       	popm	r4-r7,pc
8000ba9e:	d7 03       	nop

8000baa0 <__sclose>:
8000baa0:	d4 01       	pushm	lr
8000baa2:	96 7b       	ld.sh	r11,r11[0xe]
8000baa4:	cf ec       	rcall	8000bca0 <_close_r>
8000baa6:	d8 02       	popm	pc

8000baa8 <__sseek>:
8000baa8:	d4 21       	pushm	r4-r7,lr
8000baaa:	16 97       	mov	r7,r11
8000baac:	96 7b       	ld.sh	r11,r11[0xe]
8000baae:	c8 5d       	rcall	8000bdb8 <_lseek_r>
8000bab0:	8e 68       	ld.sh	r8,r7[0xc]
8000bab2:	10 99       	mov	r9,r8
8000bab4:	ad c8       	cbr	r8,0xc
8000bab6:	ad a9       	sbr	r9,0xc
8000bab8:	5b fc       	cp.w	r12,-1
8000baba:	ef f8 0c 06 	st.heq	r7[0xc],r8
8000babe:	ef f9 1c 06 	st.hne	r7[0xc],r9
8000bac2:	ef fc 1a 15 	st.wne	r7[0x54],r12
8000bac6:	d8 22       	popm	r4-r7,pc

8000bac8 <__swrite>:
8000bac8:	d4 21       	pushm	r4-r7,lr
8000baca:	96 68       	ld.sh	r8,r11[0xc]
8000bacc:	16 97       	mov	r7,r11
8000bace:	14 95       	mov	r5,r10
8000bad0:	12 94       	mov	r4,r9
8000bad2:	e2 18 01 00 	andl	r8,0x100,COH
8000bad6:	18 96       	mov	r6,r12
8000bad8:	c0 50       	breq	8000bae2 <__swrite+0x1a>
8000bada:	30 29       	mov	r9,2
8000badc:	30 0a       	mov	r10,0
8000bade:	96 7b       	ld.sh	r11,r11[0xe]
8000bae0:	c6 cd       	rcall	8000bdb8 <_lseek_r>
8000bae2:	8e 68       	ld.sh	r8,r7[0xc]
8000bae4:	ad c8       	cbr	r8,0xc
8000bae6:	08 99       	mov	r9,r4
8000bae8:	0a 9a       	mov	r10,r5
8000baea:	8e 7b       	ld.sh	r11,r7[0xe]
8000baec:	0c 9c       	mov	r12,r6
8000baee:	ae 68       	st.h	r7[0xc],r8
8000baf0:	c9 ac       	rcall	8000bc24 <_write_r>
8000baf2:	d8 22       	popm	r4-r7,pc

8000baf4 <__sread>:
8000baf4:	d4 21       	pushm	r4-r7,lr
8000baf6:	16 97       	mov	r7,r11
8000baf8:	96 7b       	ld.sh	r11,r11[0xe]
8000bafa:	c7 1d       	rcall	8000bddc <_read_r>
8000bafc:	c0 65       	brlt	8000bb08 <__sread+0x14>
8000bafe:	6f 58       	ld.w	r8,r7[0x54]
8000bb00:	18 08       	add	r8,r12
8000bb02:	ef 48 00 54 	st.w	r7[84],r8
8000bb06:	d8 22       	popm	r4-r7,pc
8000bb08:	8e 68       	ld.sh	r8,r7[0xc]
8000bb0a:	ad c8       	cbr	r8,0xc
8000bb0c:	ae 68       	st.h	r7[0xc],r8
8000bb0e:	d8 22       	popm	r4-r7,pc

8000bb10 <strlen>:
8000bb10:	30 09       	mov	r9,0
8000bb12:	18 98       	mov	r8,r12
8000bb14:	c0 28       	rjmp	8000bb18 <strlen+0x8>
8000bb16:	2f f8       	sub	r8,-1
8000bb18:	11 8a       	ld.ub	r10,r8[0x0]
8000bb1a:	f2 0a 18 00 	cp.b	r10,r9
8000bb1e:	cf c1       	brne	8000bb16 <strlen+0x6>
8000bb20:	f0 0c 01 0c 	sub	r12,r8,r12
8000bb24:	5e fc       	retal	r12
8000bb26:	d7 03       	nop

8000bb28 <_close>:
8000bb28:	30 28       	mov	r8,2
8000bb2a:	d6 73       	breakpoint
8000bb2c:	3f fc       	mov	r12,-1
8000bb2e:	35 8b       	mov	r11,88
8000bb30:	58 0c       	cp.w	r12,0
8000bb32:	5e 4c       	retge	r12
8000bb34:	e0 6a 07 70 	mov	r10,1904
8000bb38:	95 0b       	st.w	r10[0x0],r11
8000bb3a:	5e fc       	retal	r12

8000bb3c <_lseek>:
8000bb3c:	30 58       	mov	r8,5
8000bb3e:	d6 73       	breakpoint
8000bb40:	3f fc       	mov	r12,-1
8000bb42:	35 8b       	mov	r11,88
8000bb44:	58 0c       	cp.w	r12,0
8000bb46:	5e 4c       	retge	r12
8000bb48:	e0 6a 07 70 	mov	r10,1904
8000bb4c:	95 0b       	st.w	r10[0x0],r11
8000bb4e:	5e fc       	retal	r12

8000bb50 <_read>:
8000bb50:	30 38       	mov	r8,3
8000bb52:	d6 73       	breakpoint
8000bb54:	3f fc       	mov	r12,-1
8000bb56:	35 8b       	mov	r11,88
8000bb58:	58 0c       	cp.w	r12,0
8000bb5a:	5e 4c       	retge	r12
8000bb5c:	e0 6a 07 70 	mov	r10,1904
8000bb60:	95 0b       	st.w	r10[0x0],r11
8000bb62:	5e fc       	retal	r12

8000bb64 <_write>:
8000bb64:	30 48       	mov	r8,4
8000bb66:	d6 73       	breakpoint
8000bb68:	3f fc       	mov	r12,-1
8000bb6a:	35 8b       	mov	r11,88
8000bb6c:	58 0c       	cp.w	r12,0
8000bb6e:	5e 4c       	retge	r12
8000bb70:	e0 6a 07 70 	mov	r10,1904
8000bb74:	95 0b       	st.w	r10[0x0],r11
8000bb76:	5e fc       	retal	r12

8000bb78 <isatty>:
8000bb78:	30 b8       	mov	r8,11
8000bb7a:	d6 73       	breakpoint
8000bb7c:	3f fc       	mov	r12,-1
8000bb7e:	35 8b       	mov	r11,88
8000bb80:	58 0c       	cp.w	r12,0
8000bb82:	5e 4c       	retge	r12
8000bb84:	e0 6a 07 70 	mov	r10,1904
8000bb88:	95 0b       	st.w	r10[0x0],r11
8000bb8a:	5e fc       	retal	r12

8000bb8c <_fstat_host>:
8000bb8c:	30 98       	mov	r8,9
8000bb8e:	d6 73       	breakpoint
8000bb90:	3f fc       	mov	r12,-1
8000bb92:	35 8b       	mov	r11,88
8000bb94:	58 0c       	cp.w	r12,0
8000bb96:	5e 4c       	retge	r12
8000bb98:	e0 6a 07 70 	mov	r10,1904
8000bb9c:	95 0b       	st.w	r10[0x0],r11
8000bb9e:	5e fc       	retal	r12

8000bba0 <_fstat>:
8000bba0:	d4 21       	pushm	r4-r7,lr
8000bba2:	21 0d       	sub	sp,64
8000bba4:	16 97       	mov	r7,r11
8000bba6:	1a 9b       	mov	r11,sp
8000bba8:	cf 2f       	rcall	8000bb8c <_fstat_host>
8000bbaa:	c0 34       	brge	8000bbb0 <_fstat+0x10>
8000bbac:	3f fc       	mov	r12,-1
8000bbae:	c1 c8       	rjmp	8000bbe6 <_fstat+0x46>
8000bbb0:	40 08       	lddsp	r8,sp[0x0]
8000bbb2:	ae 08       	st.h	r7[0x0],r8
8000bbb4:	40 18       	lddsp	r8,sp[0x4]
8000bbb6:	ae 18       	st.h	r7[0x2],r8
8000bbb8:	40 28       	lddsp	r8,sp[0x8]
8000bbba:	8f 18       	st.w	r7[0x4],r8
8000bbbc:	40 38       	lddsp	r8,sp[0xc]
8000bbbe:	ae 48       	st.h	r7[0x8],r8
8000bbc0:	40 48       	lddsp	r8,sp[0x10]
8000bbc2:	ae 58       	st.h	r7[0xa],r8
8000bbc4:	40 58       	lddsp	r8,sp[0x14]
8000bbc6:	ae 68       	st.h	r7[0xc],r8
8000bbc8:	40 68       	lddsp	r8,sp[0x18]
8000bbca:	ae 78       	st.h	r7[0xe],r8
8000bbcc:	40 88       	lddsp	r8,sp[0x20]
8000bbce:	8f 48       	st.w	r7[0x10],r8
8000bbd0:	40 a8       	lddsp	r8,sp[0x28]
8000bbd2:	8f b8       	st.w	r7[0x2c],r8
8000bbd4:	40 c8       	lddsp	r8,sp[0x30]
8000bbd6:	8f c8       	st.w	r7[0x30],r8
8000bbd8:	40 d8       	lddsp	r8,sp[0x34]
8000bbda:	8f 58       	st.w	r7[0x14],r8
8000bbdc:	40 e8       	lddsp	r8,sp[0x38]
8000bbde:	30 0c       	mov	r12,0
8000bbe0:	8f 78       	st.w	r7[0x1c],r8
8000bbe2:	40 f8       	lddsp	r8,sp[0x3c]
8000bbe4:	8f 98       	st.w	r7[0x24],r8
8000bbe6:	2f 0d       	sub	sp,-64
8000bbe8:	d8 22       	popm	r4-r7,pc
8000bbea:	d7 03       	nop

8000bbec <_sbrk>:
8000bbec:	d4 01       	pushm	lr
8000bbee:	e0 68 06 60 	mov	r8,1632
8000bbf2:	70 09       	ld.w	r9,r8[0x0]
8000bbf4:	58 09       	cp.w	r9,0
8000bbf6:	c0 41       	brne	8000bbfe <_sbrk+0x12>
8000bbf8:	e0 69 07 78 	mov	r9,1912
8000bbfc:	91 09       	st.w	r8[0x0],r9
8000bbfe:	e0 69 06 60 	mov	r9,1632
8000bc02:	e0 6a 30 00 	mov	r10,12288
8000bc06:	72 08       	ld.w	r8,r9[0x0]
8000bc08:	f0 0c 00 0c 	add	r12,r8,r12
8000bc0c:	14 3c       	cp.w	r12,r10
8000bc0e:	e0 8b 00 04 	brhi	8000bc16 <_sbrk+0x2a>
8000bc12:	93 0c       	st.w	r9[0x0],r12
8000bc14:	c0 58       	rjmp	8000bc1e <_sbrk+0x32>
8000bc16:	c5 5c       	rcall	8000bcc0 <__errno>
8000bc18:	30 c8       	mov	r8,12
8000bc1a:	99 08       	st.w	r12[0x0],r8
8000bc1c:	3f f8       	mov	r8,-1
8000bc1e:	10 9c       	mov	r12,r8
8000bc20:	d8 02       	popm	pc
8000bc22:	d7 03       	nop

8000bc24 <_write_r>:
8000bc24:	d4 21       	pushm	r4-r7,lr
8000bc26:	16 98       	mov	r8,r11
8000bc28:	18 97       	mov	r7,r12
8000bc2a:	10 9c       	mov	r12,r8
8000bc2c:	30 08       	mov	r8,0
8000bc2e:	14 9b       	mov	r11,r10
8000bc30:	e0 66 07 70 	mov	r6,1904
8000bc34:	12 9a       	mov	r10,r9
8000bc36:	8d 08       	st.w	r6[0x0],r8
8000bc38:	c9 6f       	rcall	8000bb64 <_write>
8000bc3a:	5b fc       	cp.w	r12,-1
8000bc3c:	c0 51       	brne	8000bc46 <_write_r+0x22>
8000bc3e:	6c 08       	ld.w	r8,r6[0x0]
8000bc40:	58 08       	cp.w	r8,0
8000bc42:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000bc46:	d8 22       	popm	r4-r7,pc

8000bc48 <_calloc_r>:
8000bc48:	d4 21       	pushm	r4-r7,lr
8000bc4a:	f4 0b 02 4b 	mul	r11,r10,r11
8000bc4e:	fe b0 f8 5f 	rcall	8000ad0c <_malloc_r>
8000bc52:	18 97       	mov	r7,r12
8000bc54:	c2 30       	breq	8000bc9a <_calloc_r+0x52>
8000bc56:	f8 fa ff fc 	ld.w	r10,r12[-4]
8000bc5a:	e0 1a ff fc 	andl	r10,0xfffc
8000bc5e:	20 4a       	sub	r10,4
8000bc60:	e0 4a 00 24 	cp.w	r10,36
8000bc64:	e0 8b 00 18 	brhi	8000bc94 <_calloc_r+0x4c>
8000bc68:	18 98       	mov	r8,r12
8000bc6a:	59 3a       	cp.w	r10,19
8000bc6c:	e0 88 00 0f 	brls	8000bc8a <_calloc_r+0x42>
8000bc70:	30 09       	mov	r9,0
8000bc72:	10 a9       	st.w	r8++,r9
8000bc74:	10 a9       	st.w	r8++,r9
8000bc76:	59 ba       	cp.w	r10,27
8000bc78:	e0 88 00 09 	brls	8000bc8a <_calloc_r+0x42>
8000bc7c:	10 a9       	st.w	r8++,r9
8000bc7e:	10 a9       	st.w	r8++,r9
8000bc80:	e0 4a 00 24 	cp.w	r10,36
8000bc84:	c0 31       	brne	8000bc8a <_calloc_r+0x42>
8000bc86:	10 a9       	st.w	r8++,r9
8000bc88:	10 a9       	st.w	r8++,r9
8000bc8a:	30 09       	mov	r9,0
8000bc8c:	10 a9       	st.w	r8++,r9
8000bc8e:	91 19       	st.w	r8[0x4],r9
8000bc90:	91 09       	st.w	r8[0x0],r9
8000bc92:	c0 48       	rjmp	8000bc9a <_calloc_r+0x52>
8000bc94:	30 0b       	mov	r11,0
8000bc96:	fe b0 fa 7d 	rcall	8000b190 <memset>
8000bc9a:	0e 9c       	mov	r12,r7
8000bc9c:	d8 22       	popm	r4-r7,pc
8000bc9e:	d7 03       	nop

8000bca0 <_close_r>:
8000bca0:	d4 21       	pushm	r4-r7,lr
8000bca2:	30 08       	mov	r8,0
8000bca4:	18 97       	mov	r7,r12
8000bca6:	e0 66 07 70 	mov	r6,1904
8000bcaa:	16 9c       	mov	r12,r11
8000bcac:	8d 08       	st.w	r6[0x0],r8
8000bcae:	c3 df       	rcall	8000bb28 <_close>
8000bcb0:	5b fc       	cp.w	r12,-1
8000bcb2:	c0 51       	brne	8000bcbc <_close_r+0x1c>
8000bcb4:	6c 08       	ld.w	r8,r6[0x0]
8000bcb6:	58 08       	cp.w	r8,0
8000bcb8:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000bcbc:	d8 22       	popm	r4-r7,pc
8000bcbe:	d7 03       	nop

8000bcc0 <__errno>:
8000bcc0:	e0 68 00 f8 	mov	r8,248
8000bcc4:	70 0c       	ld.w	r12,r8[0x0]
8000bcc6:	2f 4c       	sub	r12,-12
8000bcc8:	5e fc       	retal	r12
8000bcca:	d7 03       	nop

8000bccc <_fclose_r>:
8000bccc:	d4 21       	pushm	r4-r7,lr
8000bcce:	18 96       	mov	r6,r12
8000bcd0:	16 97       	mov	r7,r11
8000bcd2:	58 0b       	cp.w	r11,0
8000bcd4:	c0 31       	brne	8000bcda <_fclose_r+0xe>
8000bcd6:	16 95       	mov	r5,r11
8000bcd8:	c5 38       	rjmp	8000bd7e <_fclose_r+0xb2>
8000bcda:	fe b0 f4 87 	rcall	8000a5e8 <__sfp_lock_acquire>
8000bcde:	58 06       	cp.w	r6,0
8000bce0:	c0 70       	breq	8000bcee <_fclose_r+0x22>
8000bce2:	6c 68       	ld.w	r8,r6[0x18]
8000bce4:	58 08       	cp.w	r8,0
8000bce6:	c0 41       	brne	8000bcee <_fclose_r+0x22>
8000bce8:	0c 9c       	mov	r12,r6
8000bcea:	fe b0 f4 d1 	rcall	8000a68c <__sinit>
8000bcee:	fe c8 eb e2 	sub	r8,pc,-5150
8000bcf2:	10 37       	cp.w	r7,r8
8000bcf4:	c0 31       	brne	8000bcfa <_fclose_r+0x2e>
8000bcf6:	6c 07       	ld.w	r7,r6[0x0]
8000bcf8:	c0 c8       	rjmp	8000bd10 <_fclose_r+0x44>
8000bcfa:	fe c8 eb ce 	sub	r8,pc,-5170
8000bcfe:	10 37       	cp.w	r7,r8
8000bd00:	c0 31       	brne	8000bd06 <_fclose_r+0x3a>
8000bd02:	6c 17       	ld.w	r7,r6[0x4]
8000bd04:	c0 68       	rjmp	8000bd10 <_fclose_r+0x44>
8000bd06:	fe c8 eb ba 	sub	r8,pc,-5190
8000bd0a:	10 37       	cp.w	r7,r8
8000bd0c:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000bd10:	8e 69       	ld.sh	r9,r7[0xc]
8000bd12:	30 08       	mov	r8,0
8000bd14:	f0 09 19 00 	cp.h	r9,r8
8000bd18:	c0 51       	brne	8000bd22 <_fclose_r+0x56>
8000bd1a:	fe b0 f4 68 	rcall	8000a5ea <__sfp_lock_release>
8000bd1e:	30 05       	mov	r5,0
8000bd20:	c2 f8       	rjmp	8000bd7e <_fclose_r+0xb2>
8000bd22:	0e 9b       	mov	r11,r7
8000bd24:	0c 9c       	mov	r12,r6
8000bd26:	fe b0 f3 db 	rcall	8000a4dc <_fflush_r>
8000bd2a:	6e c8       	ld.w	r8,r7[0x30]
8000bd2c:	18 95       	mov	r5,r12
8000bd2e:	58 08       	cp.w	r8,0
8000bd30:	c0 60       	breq	8000bd3c <_fclose_r+0x70>
8000bd32:	6e 8b       	ld.w	r11,r7[0x20]
8000bd34:	0c 9c       	mov	r12,r6
8000bd36:	5d 18       	icall	r8
8000bd38:	f9 b5 05 ff 	movlt	r5,-1
8000bd3c:	8e 68       	ld.sh	r8,r7[0xc]
8000bd3e:	ed b8 00 07 	bld	r8,0x7
8000bd42:	c0 51       	brne	8000bd4c <_fclose_r+0x80>
8000bd44:	6e 4b       	ld.w	r11,r7[0x10]
8000bd46:	0c 9c       	mov	r12,r6
8000bd48:	fe b0 f5 3c 	rcall	8000a7c0 <_free_r>
8000bd4c:	6e db       	ld.w	r11,r7[0x34]
8000bd4e:	58 0b       	cp.w	r11,0
8000bd50:	c0 a0       	breq	8000bd64 <_fclose_r+0x98>
8000bd52:	ee c8 ff bc 	sub	r8,r7,-68
8000bd56:	10 3b       	cp.w	r11,r8
8000bd58:	c0 40       	breq	8000bd60 <_fclose_r+0x94>
8000bd5a:	0c 9c       	mov	r12,r6
8000bd5c:	fe b0 f5 32 	rcall	8000a7c0 <_free_r>
8000bd60:	30 08       	mov	r8,0
8000bd62:	8f d8       	st.w	r7[0x34],r8
8000bd64:	6f 2b       	ld.w	r11,r7[0x48]
8000bd66:	58 0b       	cp.w	r11,0
8000bd68:	c0 70       	breq	8000bd76 <_fclose_r+0xaa>
8000bd6a:	0c 9c       	mov	r12,r6
8000bd6c:	fe b0 f5 2a 	rcall	8000a7c0 <_free_r>
8000bd70:	30 08       	mov	r8,0
8000bd72:	ef 48 00 48 	st.w	r7[72],r8
8000bd76:	30 08       	mov	r8,0
8000bd78:	ae 68       	st.h	r7[0xc],r8
8000bd7a:	fe b0 f4 38 	rcall	8000a5ea <__sfp_lock_release>
8000bd7e:	0a 9c       	mov	r12,r5
8000bd80:	d8 22       	popm	r4-r7,pc
8000bd82:	d7 03       	nop

8000bd84 <fclose>:
8000bd84:	d4 01       	pushm	lr
8000bd86:	e0 68 00 f8 	mov	r8,248
8000bd8a:	18 9b       	mov	r11,r12
8000bd8c:	70 0c       	ld.w	r12,r8[0x0]
8000bd8e:	c9 ff       	rcall	8000bccc <_fclose_r>
8000bd90:	d8 02       	popm	pc
8000bd92:	d7 03       	nop

8000bd94 <_fstat_r>:
8000bd94:	d4 21       	pushm	r4-r7,lr
8000bd96:	16 98       	mov	r8,r11
8000bd98:	18 97       	mov	r7,r12
8000bd9a:	10 9c       	mov	r12,r8
8000bd9c:	30 08       	mov	r8,0
8000bd9e:	e0 66 07 70 	mov	r6,1904
8000bda2:	14 9b       	mov	r11,r10
8000bda4:	8d 08       	st.w	r6[0x0],r8
8000bda6:	cf de       	rcall	8000bba0 <_fstat>
8000bda8:	5b fc       	cp.w	r12,-1
8000bdaa:	c0 51       	brne	8000bdb4 <_fstat_r+0x20>
8000bdac:	6c 08       	ld.w	r8,r6[0x0]
8000bdae:	58 08       	cp.w	r8,0
8000bdb0:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000bdb4:	d8 22       	popm	r4-r7,pc
8000bdb6:	d7 03       	nop

8000bdb8 <_lseek_r>:
8000bdb8:	d4 21       	pushm	r4-r7,lr
8000bdba:	16 98       	mov	r8,r11
8000bdbc:	18 97       	mov	r7,r12
8000bdbe:	10 9c       	mov	r12,r8
8000bdc0:	30 08       	mov	r8,0
8000bdc2:	14 9b       	mov	r11,r10
8000bdc4:	e0 66 07 70 	mov	r6,1904
8000bdc8:	12 9a       	mov	r10,r9
8000bdca:	8d 08       	st.w	r6[0x0],r8
8000bdcc:	cb 8e       	rcall	8000bb3c <_lseek>
8000bdce:	5b fc       	cp.w	r12,-1
8000bdd0:	c0 51       	brne	8000bdda <_lseek_r+0x22>
8000bdd2:	6c 08       	ld.w	r8,r6[0x0]
8000bdd4:	58 08       	cp.w	r8,0
8000bdd6:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000bdda:	d8 22       	popm	r4-r7,pc

8000bddc <_read_r>:
8000bddc:	d4 21       	pushm	r4-r7,lr
8000bdde:	16 98       	mov	r8,r11
8000bde0:	18 97       	mov	r7,r12
8000bde2:	10 9c       	mov	r12,r8
8000bde4:	30 08       	mov	r8,0
8000bde6:	14 9b       	mov	r11,r10
8000bde8:	e0 66 07 70 	mov	r6,1904
8000bdec:	12 9a       	mov	r10,r9
8000bdee:	8d 08       	st.w	r6[0x0],r8
8000bdf0:	cb 0e       	rcall	8000bb50 <_read>
8000bdf2:	5b fc       	cp.w	r12,-1
8000bdf4:	c0 51       	brne	8000bdfe <_read_r+0x22>
8000bdf6:	6c 08       	ld.w	r8,r6[0x0]
8000bdf8:	58 08       	cp.w	r8,0
8000bdfa:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000bdfe:	d8 22       	popm	r4-r7,pc

8000be00 <__avr32_f64_mul>:
8000be00:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
8000be04:	e0 80 00 dc 	breq	8000bfbc <__avr32_f64_mul_op1_zero>
8000be08:	d4 21       	pushm	r4-r7,lr
8000be0a:	f7 e9 20 0e 	eor	lr,r11,r9
8000be0e:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000be12:	30 15       	mov	r5,1
8000be14:	c4 30       	breq	8000be9a <__avr32_f64_mul_op1_subnormal>
8000be16:	ab 6b       	lsl	r11,0xa
8000be18:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
8000be1c:	ab 6a       	lsl	r10,0xa
8000be1e:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
8000be22:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000be26:	c5 c0       	breq	8000bede <__avr32_f64_mul_op2_subnormal>
8000be28:	a1 78       	lsl	r8,0x1
8000be2a:	5c f9       	rol	r9
8000be2c:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
8000be30:	e0 47 07 ff 	cp.w	r7,2047
8000be34:	c7 70       	breq	8000bf22 <__avr32_f64_mul_op_nan_or_inf>
8000be36:	e0 46 07 ff 	cp.w	r6,2047
8000be3a:	c7 40       	breq	8000bf22 <__avr32_f64_mul_op_nan_or_inf>
8000be3c:	ee 06 00 0c 	add	r12,r7,r6
8000be40:	e0 2c 03 fe 	sub	r12,1022
8000be44:	f6 08 06 44 	mulu.d	r4,r11,r8
8000be48:	f4 09 07 44 	macu.d	r4,r10,r9
8000be4c:	f4 08 06 46 	mulu.d	r6,r10,r8
8000be50:	f6 09 06 4a 	mulu.d	r10,r11,r9
8000be54:	08 07       	add	r7,r4
8000be56:	f4 05 00 4a 	adc	r10,r10,r5
8000be5a:	5c 0b       	acr	r11
8000be5c:	ed bb 00 14 	bld	r11,0x14
8000be60:	c0 50       	breq	8000be6a <__avr32_f64_mul+0x6a>
8000be62:	a1 77       	lsl	r7,0x1
8000be64:	5c fa       	rol	r10
8000be66:	5c fb       	rol	r11
8000be68:	20 1c       	sub	r12,1
8000be6a:	58 0c       	cp.w	r12,0
8000be6c:	e0 8a 00 6f 	brle	8000bf4a <__avr32_f64_mul_res_subnormal>
8000be70:	e0 4c 07 ff 	cp.w	r12,2047
8000be74:	e0 84 00 9c 	brge	8000bfac <__avr32_f64_mul_res_inf>
8000be78:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
8000be7c:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
8000be80:	ef e6 12 17 	or	r7,r7,r6>>0x1
8000be84:	ee 17 80 00 	eorh	r7,0x8000
8000be88:	f1 b7 04 20 	satu	r7,0x1
8000be8c:	0e 0a       	add	r10,r7
8000be8e:	5c 0b       	acr	r11
8000be90:	ed be 00 1f 	bld	lr,0x1f
8000be94:	ef bb 00 1f 	bst	r11,0x1f
8000be98:	d8 22       	popm	r4-r7,pc

8000be9a <__avr32_f64_mul_op1_subnormal>:
8000be9a:	e4 1b 00 0f 	andh	r11,0xf
8000be9e:	f4 0c 12 00 	clz	r12,r10
8000bea2:	f6 06 12 00 	clz	r6,r11
8000bea6:	f7 bc 03 e1 	sublo	r12,-31
8000beaa:	f8 06 17 30 	movlo	r6,r12
8000beae:	f7 b6 02 01 	subhs	r6,1
8000beb2:	e0 46 00 20 	cp.w	r6,32
8000beb6:	c0 d4       	brge	8000bed0 <__avr32_f64_mul_op1_subnormal+0x36>
8000beb8:	ec 0c 11 20 	rsub	r12,r6,32
8000bebc:	f6 06 09 4b 	lsl	r11,r11,r6
8000bec0:	f4 0c 0a 4c 	lsr	r12,r10,r12
8000bec4:	18 4b       	or	r11,r12
8000bec6:	f4 06 09 4a 	lsl	r10,r10,r6
8000beca:	20 b6       	sub	r6,11
8000becc:	0c 17       	sub	r7,r6
8000bece:	ca ab       	rjmp	8000be22 <__avr32_f64_mul+0x22>
8000bed0:	f4 06 09 4b 	lsl	r11,r10,r6
8000bed4:	c6 40       	breq	8000bf9c <__avr32_f64_mul_res_zero>
8000bed6:	30 0a       	mov	r10,0
8000bed8:	20 b6       	sub	r6,11
8000beda:	0c 17       	sub	r7,r6
8000bedc:	ca 3b       	rjmp	8000be22 <__avr32_f64_mul+0x22>

8000bede <__avr32_f64_mul_op2_subnormal>:
8000bede:	e4 19 00 0f 	andh	r9,0xf
8000bee2:	f0 0c 12 00 	clz	r12,r8
8000bee6:	f2 05 12 00 	clz	r5,r9
8000beea:	f7 bc 03 ea 	sublo	r12,-22
8000beee:	f8 05 17 30 	movlo	r5,r12
8000bef2:	f7 b5 02 0a 	subhs	r5,10
8000bef6:	e0 45 00 20 	cp.w	r5,32
8000befa:	c0 d4       	brge	8000bf14 <__avr32_f64_mul_op2_subnormal+0x36>
8000befc:	ea 0c 11 20 	rsub	r12,r5,32
8000bf00:	f2 05 09 49 	lsl	r9,r9,r5
8000bf04:	f0 0c 0a 4c 	lsr	r12,r8,r12
8000bf08:	18 49       	or	r9,r12
8000bf0a:	f0 05 09 48 	lsl	r8,r8,r5
8000bf0e:	20 25       	sub	r5,2
8000bf10:	0a 16       	sub	r6,r5
8000bf12:	c8 fb       	rjmp	8000be30 <__avr32_f64_mul+0x30>
8000bf14:	f0 05 09 49 	lsl	r9,r8,r5
8000bf18:	c4 20       	breq	8000bf9c <__avr32_f64_mul_res_zero>
8000bf1a:	30 08       	mov	r8,0
8000bf1c:	20 25       	sub	r5,2
8000bf1e:	0a 16       	sub	r6,r5
8000bf20:	c8 8b       	rjmp	8000be30 <__avr32_f64_mul+0x30>

8000bf22 <__avr32_f64_mul_op_nan_or_inf>:
8000bf22:	e4 19 00 0f 	andh	r9,0xf
8000bf26:	e4 1b 00 0f 	andh	r11,0xf
8000bf2a:	14 4b       	or	r11,r10
8000bf2c:	10 49       	or	r9,r8
8000bf2e:	e0 47 07 ff 	cp.w	r7,2047
8000bf32:	c0 91       	brne	8000bf44 <__avr32_f64_mul_op1_not_naninf>
8000bf34:	58 0b       	cp.w	r11,0
8000bf36:	c3 81       	brne	8000bfa6 <__avr32_f64_mul_res_nan>
8000bf38:	e0 46 07 ff 	cp.w	r6,2047
8000bf3c:	c3 81       	brne	8000bfac <__avr32_f64_mul_res_inf>
8000bf3e:	58 09       	cp.w	r9,0
8000bf40:	c3 60       	breq	8000bfac <__avr32_f64_mul_res_inf>
8000bf42:	c3 28       	rjmp	8000bfa6 <__avr32_f64_mul_res_nan>

8000bf44 <__avr32_f64_mul_op1_not_naninf>:
8000bf44:	58 09       	cp.w	r9,0
8000bf46:	c3 30       	breq	8000bfac <__avr32_f64_mul_res_inf>
8000bf48:	c2 f8       	rjmp	8000bfa6 <__avr32_f64_mul_res_nan>

8000bf4a <__avr32_f64_mul_res_subnormal>:
8000bf4a:	5c 3c       	neg	r12
8000bf4c:	2f fc       	sub	r12,-1
8000bf4e:	f1 bc 04 c0 	satu	r12,0x6
8000bf52:	e0 4c 00 20 	cp.w	r12,32
8000bf56:	c1 14       	brge	8000bf78 <__avr32_f64_mul_res_subnormal+0x2e>
8000bf58:	f8 08 11 20 	rsub	r8,r12,32
8000bf5c:	0e 46       	or	r6,r7
8000bf5e:	ee 0c 0a 47 	lsr	r7,r7,r12
8000bf62:	f4 08 09 49 	lsl	r9,r10,r8
8000bf66:	12 47       	or	r7,r9
8000bf68:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000bf6c:	f6 08 09 49 	lsl	r9,r11,r8
8000bf70:	12 4a       	or	r10,r9
8000bf72:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000bf76:	c8 3b       	rjmp	8000be7c <__avr32_f64_mul+0x7c>
8000bf78:	f8 08 11 20 	rsub	r8,r12,32
8000bf7c:	f9 b9 00 00 	moveq	r9,0
8000bf80:	c0 30       	breq	8000bf86 <__avr32_f64_mul_res_subnormal+0x3c>
8000bf82:	f6 08 09 49 	lsl	r9,r11,r8
8000bf86:	0e 46       	or	r6,r7
8000bf88:	ed ea 10 16 	or	r6,r6,r10<<0x1
8000bf8c:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000bf90:	f3 ea 10 07 	or	r7,r9,r10
8000bf94:	f6 0c 0a 4a 	lsr	r10,r11,r12
8000bf98:	30 0b       	mov	r11,0
8000bf9a:	c7 1b       	rjmp	8000be7c <__avr32_f64_mul+0x7c>

8000bf9c <__avr32_f64_mul_res_zero>:
8000bf9c:	1c 9b       	mov	r11,lr
8000bf9e:	e6 1b 80 00 	andh	r11,0x8000,COH
8000bfa2:	30 0a       	mov	r10,0
8000bfa4:	d8 22       	popm	r4-r7,pc

8000bfa6 <__avr32_f64_mul_res_nan>:
8000bfa6:	3f fb       	mov	r11,-1
8000bfa8:	3f fa       	mov	r10,-1
8000bfaa:	d8 22       	popm	r4-r7,pc

8000bfac <__avr32_f64_mul_res_inf>:
8000bfac:	f0 6b 00 00 	mov	r11,-1048576
8000bfb0:	ed be 00 1f 	bld	lr,0x1f
8000bfb4:	ef bb 00 1f 	bst	r11,0x1f
8000bfb8:	30 0a       	mov	r10,0
8000bfba:	d8 22       	popm	r4-r7,pc

8000bfbc <__avr32_f64_mul_op1_zero>:
8000bfbc:	f7 e9 20 0b 	eor	r11,r11,r9
8000bfc0:	e6 1b 80 00 	andh	r11,0x8000,COH
8000bfc4:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
8000bfc8:	e0 4c 07 ff 	cp.w	r12,2047
8000bfcc:	5e 1c       	retne	r12
8000bfce:	3f fa       	mov	r10,-1
8000bfd0:	3f fb       	mov	r11,-1
8000bfd2:	5e fc       	retal	r12

8000bfd4 <__avr32_f64_sub_from_add>:
8000bfd4:	ee 19 80 00 	eorh	r9,0x8000

8000bfd8 <__avr32_f64_sub>:
8000bfd8:	f7 e9 20 0c 	eor	r12,r11,r9
8000bfdc:	e0 86 00 ca 	brmi	8000c170 <__avr32_f64_add_from_sub>
8000bfe0:	eb cd 40 e0 	pushm	r5-r7,lr
8000bfe4:	16 9c       	mov	r12,r11
8000bfe6:	e6 1c 80 00 	andh	r12,0x8000,COH
8000bfea:	bf db       	cbr	r11,0x1f
8000bfec:	bf d9       	cbr	r9,0x1f
8000bfee:	10 3a       	cp.w	r10,r8
8000bff0:	f2 0b 13 00 	cpc	r11,r9
8000bff4:	c0 92       	brcc	8000c006 <__avr32_f64_sub+0x2e>
8000bff6:	16 97       	mov	r7,r11
8000bff8:	12 9b       	mov	r11,r9
8000bffa:	0e 99       	mov	r9,r7
8000bffc:	14 97       	mov	r7,r10
8000bffe:	10 9a       	mov	r10,r8
8000c000:	0e 98       	mov	r8,r7
8000c002:	ee 1c 80 00 	eorh	r12,0x8000
8000c006:	f6 07 16 14 	lsr	r7,r11,0x14
8000c00a:	ab 7b       	lsl	r11,0xb
8000c00c:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000c010:	ab 7a       	lsl	r10,0xb
8000c012:	bf bb       	sbr	r11,0x1f
8000c014:	f2 06 16 14 	lsr	r6,r9,0x14
8000c018:	c4 40       	breq	8000c0a0 <__avr32_f64_sub_opL_subnormal>
8000c01a:	ab 79       	lsl	r9,0xb
8000c01c:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000c020:	ab 78       	lsl	r8,0xb
8000c022:	bf b9       	sbr	r9,0x1f

8000c024 <__avr32_f64_sub_opL_subnormal_done>:
8000c024:	e0 47 07 ff 	cp.w	r7,2047
8000c028:	c4 f0       	breq	8000c0c6 <__avr32_f64_sub_opH_nan_or_inf>
8000c02a:	0e 26       	rsub	r6,r7
8000c02c:	c1 20       	breq	8000c050 <__avr32_f64_sub_shift_done>
8000c02e:	ec 05 11 20 	rsub	r5,r6,32
8000c032:	e0 46 00 20 	cp.w	r6,32
8000c036:	c7 c2       	brcc	8000c12e <__avr32_f64_sub_longshift>
8000c038:	f0 05 09 4e 	lsl	lr,r8,r5
8000c03c:	f2 05 09 45 	lsl	r5,r9,r5
8000c040:	f0 06 0a 48 	lsr	r8,r8,r6
8000c044:	f2 06 0a 49 	lsr	r9,r9,r6
8000c048:	0a 48       	or	r8,r5
8000c04a:	58 0e       	cp.w	lr,0
8000c04c:	5f 1e       	srne	lr
8000c04e:	1c 48       	or	r8,lr

8000c050 <__avr32_f64_sub_shift_done>:
8000c050:	10 1a       	sub	r10,r8
8000c052:	f6 09 01 4b 	sbc	r11,r11,r9
8000c056:	f6 06 12 00 	clz	r6,r11
8000c05a:	c0 e0       	breq	8000c076 <__avr32_f64_sub_longnormalize_done>
8000c05c:	c7 83       	brcs	8000c14c <__avr32_f64_sub_longnormalize>
8000c05e:	ec 0e 11 20 	rsub	lr,r6,32
8000c062:	f6 06 09 4b 	lsl	r11,r11,r6
8000c066:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000c06a:	1c 4b       	or	r11,lr
8000c06c:	f4 06 09 4a 	lsl	r10,r10,r6
8000c070:	0c 17       	sub	r7,r6
8000c072:	e0 8a 00 39 	brle	8000c0e4 <__avr32_f64_sub_subnormal_result>

8000c076 <__avr32_f64_sub_longnormalize_done>:
8000c076:	f4 09 15 15 	lsl	r9,r10,0x15
8000c07a:	ab 9a       	lsr	r10,0xb
8000c07c:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000c080:	ab 9b       	lsr	r11,0xb
8000c082:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000c086:	18 4b       	or	r11,r12

8000c088 <__avr32_f64_sub_round>:
8000c088:	fc 17 80 00 	movh	r7,0x8000
8000c08c:	ed ba 00 00 	bld	r10,0x0
8000c090:	f7 b7 01 ff 	subne	r7,-1
8000c094:	0e 39       	cp.w	r9,r7
8000c096:	5f 29       	srhs	r9
8000c098:	12 0a       	add	r10,r9
8000c09a:	5c 0b       	acr	r11
8000c09c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c0a0 <__avr32_f64_sub_opL_subnormal>:
8000c0a0:	ab 79       	lsl	r9,0xb
8000c0a2:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000c0a6:	ab 78       	lsl	r8,0xb
8000c0a8:	f3 e8 10 0e 	or	lr,r9,r8
8000c0ac:	f9 b6 01 01 	movne	r6,1
8000c0b0:	ee 0e 11 00 	rsub	lr,r7,0
8000c0b4:	f9 b7 00 01 	moveq	r7,1
8000c0b8:	ef bb 00 1f 	bst	r11,0x1f
8000c0bc:	f7 ea 10 0e 	or	lr,r11,r10
8000c0c0:	f9 b7 00 00 	moveq	r7,0
8000c0c4:	cb 0b       	rjmp	8000c024 <__avr32_f64_sub_opL_subnormal_done>

8000c0c6 <__avr32_f64_sub_opH_nan_or_inf>:
8000c0c6:	bf db       	cbr	r11,0x1f
8000c0c8:	f7 ea 10 0e 	or	lr,r11,r10
8000c0cc:	c0 81       	brne	8000c0dc <__avr32_f64_sub_return_nan>
8000c0ce:	e0 46 07 ff 	cp.w	r6,2047
8000c0d2:	c0 50       	breq	8000c0dc <__avr32_f64_sub_return_nan>
8000c0d4:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
8000c0d8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c0dc <__avr32_f64_sub_return_nan>:
8000c0dc:	3f fa       	mov	r10,-1
8000c0de:	3f fb       	mov	r11,-1
8000c0e0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c0e4 <__avr32_f64_sub_subnormal_result>:
8000c0e4:	5c 37       	neg	r7
8000c0e6:	2f f7       	sub	r7,-1
8000c0e8:	f1 b7 04 c0 	satu	r7,0x6
8000c0ec:	e0 47 00 20 	cp.w	r7,32
8000c0f0:	c1 14       	brge	8000c112 <__avr32_f64_sub_subnormal_result+0x2e>
8000c0f2:	ee 08 11 20 	rsub	r8,r7,32
8000c0f6:	f4 08 09 49 	lsl	r9,r10,r8
8000c0fa:	5f 16       	srne	r6
8000c0fc:	f4 07 0a 4a 	lsr	r10,r10,r7
8000c100:	0c 4a       	or	r10,r6
8000c102:	f6 08 09 49 	lsl	r9,r11,r8
8000c106:	f5 e9 10 0a 	or	r10,r10,r9
8000c10a:	f4 07 0a 4b 	lsr	r11,r10,r7
8000c10e:	30 07       	mov	r7,0
8000c110:	cb 3b       	rjmp	8000c076 <__avr32_f64_sub_longnormalize_done>
8000c112:	ee 08 11 40 	rsub	r8,r7,64
8000c116:	f6 08 09 49 	lsl	r9,r11,r8
8000c11a:	14 49       	or	r9,r10
8000c11c:	5f 16       	srne	r6
8000c11e:	f6 07 0a 4a 	lsr	r10,r11,r7
8000c122:	0c 4a       	or	r10,r6
8000c124:	30 0b       	mov	r11,0
8000c126:	30 07       	mov	r7,0
8000c128:	ca 7b       	rjmp	8000c076 <__avr32_f64_sub_longnormalize_done>
8000c12a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c12e <__avr32_f64_sub_longshift>:
8000c12e:	f1 b6 04 c0 	satu	r6,0x6
8000c132:	f0 0e 17 00 	moveq	lr,r8
8000c136:	c0 40       	breq	8000c13e <__avr32_f64_sub_longshift+0x10>
8000c138:	f2 05 09 4e 	lsl	lr,r9,r5
8000c13c:	10 4e       	or	lr,r8
8000c13e:	f2 06 0a 48 	lsr	r8,r9,r6
8000c142:	30 09       	mov	r9,0
8000c144:	58 0e       	cp.w	lr,0
8000c146:	5f 1e       	srne	lr
8000c148:	1c 48       	or	r8,lr
8000c14a:	c8 3b       	rjmp	8000c050 <__avr32_f64_sub_shift_done>

8000c14c <__avr32_f64_sub_longnormalize>:
8000c14c:	f4 06 12 00 	clz	r6,r10
8000c150:	f9 b7 03 00 	movlo	r7,0
8000c154:	f9 b6 03 00 	movlo	r6,0
8000c158:	f9 bc 03 00 	movlo	r12,0
8000c15c:	f7 b6 02 e0 	subhs	r6,-32
8000c160:	f4 06 09 4b 	lsl	r11,r10,r6
8000c164:	30 0a       	mov	r10,0
8000c166:	0c 17       	sub	r7,r6
8000c168:	fe 9a ff be 	brle	8000c0e4 <__avr32_f64_sub_subnormal_result>
8000c16c:	c8 5b       	rjmp	8000c076 <__avr32_f64_sub_longnormalize_done>
8000c16e:	d7 03       	nop

8000c170 <__avr32_f64_add_from_sub>:
8000c170:	ee 19 80 00 	eorh	r9,0x8000

8000c174 <__avr32_f64_add>:
8000c174:	f7 e9 20 0c 	eor	r12,r11,r9
8000c178:	fe 96 ff 2e 	brmi	8000bfd4 <__avr32_f64_sub_from_add>
8000c17c:	eb cd 40 e0 	pushm	r5-r7,lr
8000c180:	16 9c       	mov	r12,r11
8000c182:	e6 1c 80 00 	andh	r12,0x8000,COH
8000c186:	bf db       	cbr	r11,0x1f
8000c188:	bf d9       	cbr	r9,0x1f
8000c18a:	12 3b       	cp.w	r11,r9
8000c18c:	c0 72       	brcc	8000c19a <__avr32_f64_add+0x26>
8000c18e:	16 97       	mov	r7,r11
8000c190:	12 9b       	mov	r11,r9
8000c192:	0e 99       	mov	r9,r7
8000c194:	14 97       	mov	r7,r10
8000c196:	10 9a       	mov	r10,r8
8000c198:	0e 98       	mov	r8,r7
8000c19a:	30 0e       	mov	lr,0
8000c19c:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000c1a0:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
8000c1a4:	b5 ab       	sbr	r11,0x14
8000c1a6:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000c1aa:	c6 20       	breq	8000c26e <__avr32_f64_add_op2_subnormal>
8000c1ac:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
8000c1b0:	b5 a9       	sbr	r9,0x14
8000c1b2:	e0 47 07 ff 	cp.w	r7,2047
8000c1b6:	c2 80       	breq	8000c206 <__avr32_f64_add_opH_nan_or_inf>
8000c1b8:	0e 26       	rsub	r6,r7
8000c1ba:	c1 20       	breq	8000c1de <__avr32_f64_add_shift_done>
8000c1bc:	e0 46 00 36 	cp.w	r6,54
8000c1c0:	c1 52       	brcc	8000c1ea <__avr32_f64_add_res_of_done>
8000c1c2:	ec 05 11 20 	rsub	r5,r6,32
8000c1c6:	e0 46 00 20 	cp.w	r6,32
8000c1ca:	c3 52       	brcc	8000c234 <__avr32_f64_add_longshift>
8000c1cc:	f0 05 09 4e 	lsl	lr,r8,r5
8000c1d0:	f2 05 09 45 	lsl	r5,r9,r5
8000c1d4:	f0 06 0a 48 	lsr	r8,r8,r6
8000c1d8:	f2 06 0a 49 	lsr	r9,r9,r6
8000c1dc:	0a 48       	or	r8,r5

8000c1de <__avr32_f64_add_shift_done>:
8000c1de:	10 0a       	add	r10,r8
8000c1e0:	f6 09 00 4b 	adc	r11,r11,r9
8000c1e4:	ed bb 00 15 	bld	r11,0x15
8000c1e8:	c3 40       	breq	8000c250 <__avr32_f64_add_res_of>

8000c1ea <__avr32_f64_add_res_of_done>:
8000c1ea:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000c1ee:	18 4b       	or	r11,r12

8000c1f0 <__avr32_f64_add_round>:
8000c1f0:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
8000c1f4:	18 4e       	or	lr,r12
8000c1f6:	ee 1e 80 00 	eorh	lr,0x8000
8000c1fa:	f1 be 04 20 	satu	lr,0x1
8000c1fe:	1c 0a       	add	r10,lr
8000c200:	5c 0b       	acr	r11
8000c202:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c206 <__avr32_f64_add_opH_nan_or_inf>:
8000c206:	b5 cb       	cbr	r11,0x14
8000c208:	f7 ea 10 0e 	or	lr,r11,r10
8000c20c:	c1 01       	brne	8000c22c <__avr32_f64_add_return_nan>
8000c20e:	e0 46 07 ff 	cp.w	r6,2047
8000c212:	c0 30       	breq	8000c218 <__avr32_f64_add_opL_nan_or_inf>
8000c214:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c218 <__avr32_f64_add_opL_nan_or_inf>:
8000c218:	b5 c9       	cbr	r9,0x14
8000c21a:	f3 e8 10 0e 	or	lr,r9,r8
8000c21e:	c0 71       	brne	8000c22c <__avr32_f64_add_return_nan>
8000c220:	30 0a       	mov	r10,0
8000c222:	fc 1b 7f f0 	movh	r11,0x7ff0
8000c226:	18 4b       	or	r11,r12
8000c228:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c22c <__avr32_f64_add_return_nan>:
8000c22c:	3f fa       	mov	r10,-1
8000c22e:	3f fb       	mov	r11,-1
8000c230:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c234 <__avr32_f64_add_longshift>:
8000c234:	f1 b6 04 c0 	satu	r6,0x6
8000c238:	f0 0e 17 00 	moveq	lr,r8
8000c23c:	c0 60       	breq	8000c248 <__avr32_f64_add_longshift+0x14>
8000c23e:	f2 05 09 4e 	lsl	lr,r9,r5
8000c242:	58 08       	cp.w	r8,0
8000c244:	5f 18       	srne	r8
8000c246:	10 4e       	or	lr,r8
8000c248:	f2 06 0a 48 	lsr	r8,r9,r6
8000c24c:	30 09       	mov	r9,0
8000c24e:	cc 8b       	rjmp	8000c1de <__avr32_f64_add_shift_done>

8000c250 <__avr32_f64_add_res_of>:
8000c250:	fd ee 10 1e 	or	lr,lr,lr<<0x1
8000c254:	a1 9b       	lsr	r11,0x1
8000c256:	5d 0a       	ror	r10
8000c258:	5d 0e       	ror	lr
8000c25a:	2f f7       	sub	r7,-1
8000c25c:	e0 47 07 ff 	cp.w	r7,2047
8000c260:	f9 ba 00 00 	moveq	r10,0
8000c264:	f9 bb 00 00 	moveq	r11,0
8000c268:	f9 be 00 00 	moveq	lr,0
8000c26c:	cb fb       	rjmp	8000c1ea <__avr32_f64_add_res_of_done>

8000c26e <__avr32_f64_add_op2_subnormal>:
8000c26e:	30 16       	mov	r6,1
8000c270:	58 07       	cp.w	r7,0
8000c272:	ca 01       	brne	8000c1b2 <__avr32_f64_add+0x3e>
8000c274:	b5 cb       	cbr	r11,0x14
8000c276:	10 0a       	add	r10,r8
8000c278:	f6 09 00 4b 	adc	r11,r11,r9
8000c27c:	18 4b       	or	r11,r12
8000c27e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000c282:	d7 03       	nop

8000c284 <__avr32_f64_to_u32>:
8000c284:	58 0b       	cp.w	r11,0
8000c286:	5e 6d       	retmi	0

8000c288 <__avr32_f64_to_s32>:
8000c288:	f6 0c 15 01 	lsl	r12,r11,0x1
8000c28c:	b5 9c       	lsr	r12,0x15
8000c28e:	e0 2c 03 ff 	sub	r12,1023
8000c292:	5e 3d       	retlo	0
8000c294:	f8 0c 11 1f 	rsub	r12,r12,31
8000c298:	16 99       	mov	r9,r11
8000c29a:	ab 7b       	lsl	r11,0xb
8000c29c:	bf bb       	sbr	r11,0x1f
8000c29e:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000c2a2:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000c2a6:	a1 79       	lsl	r9,0x1
8000c2a8:	5e 2b       	reths	r11
8000c2aa:	5c 3b       	neg	r11
8000c2ac:	5e fb       	retal	r11

8000c2ae <__avr32_u32_to_f64>:
8000c2ae:	f8 cb 00 00 	sub	r11,r12,0
8000c2b2:	30 0c       	mov	r12,0
8000c2b4:	c0 38       	rjmp	8000c2ba <__avr32_s32_to_f64+0x4>

8000c2b6 <__avr32_s32_to_f64>:
8000c2b6:	18 9b       	mov	r11,r12
8000c2b8:	5c 4b       	abs	r11
8000c2ba:	30 0a       	mov	r10,0
8000c2bc:	5e 0b       	reteq	r11
8000c2be:	d4 01       	pushm	lr
8000c2c0:	e0 69 04 1e 	mov	r9,1054
8000c2c4:	f6 08 12 00 	clz	r8,r11
8000c2c8:	c1 70       	breq	8000c2f6 <__avr32_s32_to_f64+0x40>
8000c2ca:	c0 c3       	brcs	8000c2e2 <__avr32_s32_to_f64+0x2c>
8000c2cc:	f0 0e 11 20 	rsub	lr,r8,32
8000c2d0:	f6 08 09 4b 	lsl	r11,r11,r8
8000c2d4:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000c2d8:	1c 4b       	or	r11,lr
8000c2da:	f4 08 09 4a 	lsl	r10,r10,r8
8000c2de:	10 19       	sub	r9,r8
8000c2e0:	c0 b8       	rjmp	8000c2f6 <__avr32_s32_to_f64+0x40>
8000c2e2:	f4 08 12 00 	clz	r8,r10
8000c2e6:	f9 b8 03 00 	movlo	r8,0
8000c2ea:	f7 b8 02 e0 	subhs	r8,-32
8000c2ee:	f4 08 09 4b 	lsl	r11,r10,r8
8000c2f2:	30 0a       	mov	r10,0
8000c2f4:	10 19       	sub	r9,r8
8000c2f6:	58 09       	cp.w	r9,0
8000c2f8:	e0 89 00 30 	brgt	8000c358 <__avr32_s32_to_f64+0xa2>
8000c2fc:	5c 39       	neg	r9
8000c2fe:	2f f9       	sub	r9,-1
8000c300:	e0 49 00 36 	cp.w	r9,54
8000c304:	c0 43       	brcs	8000c30c <__avr32_s32_to_f64+0x56>
8000c306:	30 0b       	mov	r11,0
8000c308:	30 0a       	mov	r10,0
8000c30a:	c2 68       	rjmp	8000c356 <__avr32_s32_to_f64+0xa0>
8000c30c:	2f 69       	sub	r9,-10
8000c30e:	f2 08 11 20 	rsub	r8,r9,32
8000c312:	e0 49 00 20 	cp.w	r9,32
8000c316:	c0 b2       	brcc	8000c32c <__avr32_s32_to_f64+0x76>
8000c318:	f4 08 09 4e 	lsl	lr,r10,r8
8000c31c:	f6 08 09 48 	lsl	r8,r11,r8
8000c320:	f4 09 0a 4a 	lsr	r10,r10,r9
8000c324:	f6 09 0a 4b 	lsr	r11,r11,r9
8000c328:	10 4b       	or	r11,r8
8000c32a:	c0 88       	rjmp	8000c33a <__avr32_s32_to_f64+0x84>
8000c32c:	f6 08 09 4e 	lsl	lr,r11,r8
8000c330:	14 4e       	or	lr,r10
8000c332:	16 9a       	mov	r10,r11
8000c334:	30 0b       	mov	r11,0
8000c336:	f4 09 0a 4a 	lsr	r10,r10,r9
8000c33a:	ed ba 00 00 	bld	r10,0x0
8000c33e:	c0 92       	brcc	8000c350 <__avr32_s32_to_f64+0x9a>
8000c340:	1c 7e       	tst	lr,lr
8000c342:	c0 41       	brne	8000c34a <__avr32_s32_to_f64+0x94>
8000c344:	ed ba 00 01 	bld	r10,0x1
8000c348:	c0 42       	brcc	8000c350 <__avr32_s32_to_f64+0x9a>
8000c34a:	2f fa       	sub	r10,-1
8000c34c:	f7 bb 02 ff 	subhs	r11,-1
8000c350:	5c fc       	rol	r12
8000c352:	5d 0b       	ror	r11
8000c354:	5d 0a       	ror	r10
8000c356:	d8 02       	popm	pc
8000c358:	e0 68 03 ff 	mov	r8,1023
8000c35c:	ed ba 00 0b 	bld	r10,0xb
8000c360:	f7 b8 00 ff 	subeq	r8,-1
8000c364:	10 0a       	add	r10,r8
8000c366:	5c 0b       	acr	r11
8000c368:	f7 b9 03 fe 	sublo	r9,-2
8000c36c:	e0 49 07 ff 	cp.w	r9,2047
8000c370:	c0 55       	brlt	8000c37a <__avr32_s32_to_f64+0xc4>
8000c372:	30 0a       	mov	r10,0
8000c374:	fc 1b ff e0 	movh	r11,0xffe0
8000c378:	c0 c8       	rjmp	8000c390 <__floatsidf_return_op1>
8000c37a:	ed bb 00 1f 	bld	r11,0x1f
8000c37e:	f7 b9 01 01 	subne	r9,1
8000c382:	ab 9a       	lsr	r10,0xb
8000c384:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000c388:	a1 7b       	lsl	r11,0x1
8000c38a:	ab 9b       	lsr	r11,0xb
8000c38c:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000c390 <__floatsidf_return_op1>:
8000c390:	a1 7c       	lsl	r12,0x1
8000c392:	5d 0b       	ror	r11
8000c394:	d8 02       	popm	pc

8000c396 <__avr32_f64_cmp_eq>:
8000c396:	10 3a       	cp.w	r10,r8
8000c398:	f2 0b 13 00 	cpc	r11,r9
8000c39c:	c0 80       	breq	8000c3ac <__avr32_f64_cmp_eq+0x16>
8000c39e:	a1 7b       	lsl	r11,0x1
8000c3a0:	a1 79       	lsl	r9,0x1
8000c3a2:	14 4b       	or	r11,r10
8000c3a4:	12 4b       	or	r11,r9
8000c3a6:	10 4b       	or	r11,r8
8000c3a8:	5e 0f       	reteq	1
8000c3aa:	5e fd       	retal	0
8000c3ac:	a1 7b       	lsl	r11,0x1
8000c3ae:	fc 1c ff e0 	movh	r12,0xffe0
8000c3b2:	58 0a       	cp.w	r10,0
8000c3b4:	f8 0b 13 00 	cpc	r11,r12
8000c3b8:	5e 8f       	retls	1
8000c3ba:	5e fd       	retal	0

8000c3bc <__avr32_f64_cmp_ge>:
8000c3bc:	1a de       	st.w	--sp,lr
8000c3be:	1a d7       	st.w	--sp,r7
8000c3c0:	a1 7b       	lsl	r11,0x1
8000c3c2:	5f 3c       	srlo	r12
8000c3c4:	a1 79       	lsl	r9,0x1
8000c3c6:	5f 37       	srlo	r7
8000c3c8:	5c fc       	rol	r12
8000c3ca:	fc 1e ff e0 	movh	lr,0xffe0
8000c3ce:	58 0a       	cp.w	r10,0
8000c3d0:	fc 0b 13 00 	cpc	r11,lr
8000c3d4:	e0 8b 00 1d 	brhi	8000c40e <__avr32_f64_cmp_ge+0x52>
8000c3d8:	58 08       	cp.w	r8,0
8000c3da:	fc 09 13 00 	cpc	r9,lr
8000c3de:	e0 8b 00 18 	brhi	8000c40e <__avr32_f64_cmp_ge+0x52>
8000c3e2:	58 0b       	cp.w	r11,0
8000c3e4:	f5 ba 00 00 	subfeq	r10,0
8000c3e8:	c1 50       	breq	8000c412 <__avr32_f64_cmp_ge+0x56>
8000c3ea:	1b 07       	ld.w	r7,sp++
8000c3ec:	1b 0e       	ld.w	lr,sp++
8000c3ee:	58 3c       	cp.w	r12,3
8000c3f0:	c0 a0       	breq	8000c404 <__avr32_f64_cmp_ge+0x48>
8000c3f2:	58 1c       	cp.w	r12,1
8000c3f4:	c0 33       	brcs	8000c3fa <__avr32_f64_cmp_ge+0x3e>
8000c3f6:	5e 0f       	reteq	1
8000c3f8:	5e 1d       	retne	0
8000c3fa:	10 3a       	cp.w	r10,r8
8000c3fc:	f2 0b 13 00 	cpc	r11,r9
8000c400:	5e 2f       	reths	1
8000c402:	5e 3d       	retlo	0
8000c404:	14 38       	cp.w	r8,r10
8000c406:	f6 09 13 00 	cpc	r9,r11
8000c40a:	5e 2f       	reths	1
8000c40c:	5e 3d       	retlo	0
8000c40e:	1b 07       	ld.w	r7,sp++
8000c410:	d8 0a       	popm	pc,r12=0
8000c412:	58 17       	cp.w	r7,1
8000c414:	5f 0c       	sreq	r12
8000c416:	58 09       	cp.w	r9,0
8000c418:	f5 b8 00 00 	subfeq	r8,0
8000c41c:	1b 07       	ld.w	r7,sp++
8000c41e:	1b 0e       	ld.w	lr,sp++
8000c420:	5e 0f       	reteq	1
8000c422:	5e fc       	retal	r12

8000c424 <__avr32_f64_cmp_lt>:
8000c424:	1a de       	st.w	--sp,lr
8000c426:	1a d7       	st.w	--sp,r7
8000c428:	a1 7b       	lsl	r11,0x1
8000c42a:	5f 3c       	srlo	r12
8000c42c:	a1 79       	lsl	r9,0x1
8000c42e:	5f 37       	srlo	r7
8000c430:	5c fc       	rol	r12
8000c432:	fc 1e ff e0 	movh	lr,0xffe0
8000c436:	58 0a       	cp.w	r10,0
8000c438:	fc 0b 13 00 	cpc	r11,lr
8000c43c:	e0 8b 00 1d 	brhi	8000c476 <__avr32_f64_cmp_lt+0x52>
8000c440:	58 08       	cp.w	r8,0
8000c442:	fc 09 13 00 	cpc	r9,lr
8000c446:	e0 8b 00 18 	brhi	8000c476 <__avr32_f64_cmp_lt+0x52>
8000c44a:	58 0b       	cp.w	r11,0
8000c44c:	f5 ba 00 00 	subfeq	r10,0
8000c450:	c1 50       	breq	8000c47a <__avr32_f64_cmp_lt+0x56>
8000c452:	1b 07       	ld.w	r7,sp++
8000c454:	1b 0e       	ld.w	lr,sp++
8000c456:	58 3c       	cp.w	r12,3
8000c458:	c0 a0       	breq	8000c46c <__avr32_f64_cmp_lt+0x48>
8000c45a:	58 1c       	cp.w	r12,1
8000c45c:	c0 33       	brcs	8000c462 <__avr32_f64_cmp_lt+0x3e>
8000c45e:	5e 0d       	reteq	0
8000c460:	5e 1f       	retne	1
8000c462:	10 3a       	cp.w	r10,r8
8000c464:	f2 0b 13 00 	cpc	r11,r9
8000c468:	5e 2d       	reths	0
8000c46a:	5e 3f       	retlo	1
8000c46c:	14 38       	cp.w	r8,r10
8000c46e:	f6 09 13 00 	cpc	r9,r11
8000c472:	5e 2d       	reths	0
8000c474:	5e 3f       	retlo	1
8000c476:	1b 07       	ld.w	r7,sp++
8000c478:	d8 0a       	popm	pc,r12=0
8000c47a:	58 17       	cp.w	r7,1
8000c47c:	5f 1c       	srne	r12
8000c47e:	58 09       	cp.w	r9,0
8000c480:	f5 b8 00 00 	subfeq	r8,0
8000c484:	1b 07       	ld.w	r7,sp++
8000c486:	1b 0e       	ld.w	lr,sp++
8000c488:	5e 0d       	reteq	0
8000c48a:	5e fc       	retal	r12

8000c48c <__avr32_f64_div>:
8000c48c:	eb cd 40 ff 	pushm	r0-r7,lr
8000c490:	f7 e9 20 0e 	eor	lr,r11,r9
8000c494:	f6 07 16 14 	lsr	r7,r11,0x14
8000c498:	a9 7b       	lsl	r11,0x9
8000c49a:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
8000c49e:	a9 7a       	lsl	r10,0x9
8000c4a0:	bd bb       	sbr	r11,0x1d
8000c4a2:	e4 1b 3f ff 	andh	r11,0x3fff
8000c4a6:	ab d7       	cbr	r7,0xb
8000c4a8:	e0 80 00 cc 	breq	8000c640 <__avr32_f64_div_round_subnormal+0x54>
8000c4ac:	e0 47 07 ff 	cp.w	r7,2047
8000c4b0:	e0 84 00 b5 	brge	8000c61a <__avr32_f64_div_round_subnormal+0x2e>
8000c4b4:	f2 06 16 14 	lsr	r6,r9,0x14
8000c4b8:	a9 79       	lsl	r9,0x9
8000c4ba:	f3 e8 13 79 	or	r9,r9,r8>>0x17
8000c4be:	a9 78       	lsl	r8,0x9
8000c4c0:	bd b9       	sbr	r9,0x1d
8000c4c2:	e4 19 3f ff 	andh	r9,0x3fff
8000c4c6:	ab d6       	cbr	r6,0xb
8000c4c8:	e0 80 00 e2 	breq	8000c68c <__avr32_f64_div_round_subnormal+0xa0>
8000c4cc:	e0 46 07 ff 	cp.w	r6,2047
8000c4d0:	e0 84 00 b2 	brge	8000c634 <__avr32_f64_div_round_subnormal+0x48>
8000c4d4:	0c 17       	sub	r7,r6
8000c4d6:	fe 37 fc 01 	sub	r7,-1023
8000c4da:	fc 1c 80 00 	movh	r12,0x8000
8000c4de:	f8 03 16 01 	lsr	r3,r12,0x1
8000c4e2:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
8000c4e6:	5c d4       	com	r4
8000c4e8:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
8000c4ec:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c4f0:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000c4f4:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c4f8:	ea 03 15 02 	lsl	r3,r5,0x2
8000c4fc:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c500:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000c504:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c508:	ea 03 15 02 	lsl	r3,r5,0x2
8000c50c:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c510:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000c514:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c518:	ea 03 15 02 	lsl	r3,r5,0x2
8000c51c:	e6 08 06 40 	mulu.d	r0,r3,r8
8000c520:	e4 09 07 40 	macu.d	r0,r2,r9
8000c524:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c528:	02 04       	add	r4,r1
8000c52a:	5c 05       	acr	r5
8000c52c:	a3 65       	lsl	r5,0x2
8000c52e:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000c532:	a3 64       	lsl	r4,0x2
8000c534:	5c 34       	neg	r4
8000c536:	f8 05 01 45 	sbc	r5,r12,r5
8000c53a:	e6 04 06 40 	mulu.d	r0,r3,r4
8000c53e:	e4 05 07 40 	macu.d	r0,r2,r5
8000c542:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c546:	02 04       	add	r4,r1
8000c548:	5c 05       	acr	r5
8000c54a:	ea 03 15 02 	lsl	r3,r5,0x2
8000c54e:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000c552:	e8 02 15 02 	lsl	r2,r4,0x2
8000c556:	e6 08 06 40 	mulu.d	r0,r3,r8
8000c55a:	e4 09 07 40 	macu.d	r0,r2,r9
8000c55e:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c562:	02 04       	add	r4,r1
8000c564:	5c 05       	acr	r5
8000c566:	a3 65       	lsl	r5,0x2
8000c568:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000c56c:	a3 64       	lsl	r4,0x2
8000c56e:	5c 34       	neg	r4
8000c570:	f8 05 01 45 	sbc	r5,r12,r5
8000c574:	e6 04 06 40 	mulu.d	r0,r3,r4
8000c578:	e4 05 07 40 	macu.d	r0,r2,r5
8000c57c:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c580:	02 04       	add	r4,r1
8000c582:	5c 05       	acr	r5
8000c584:	ea 03 15 02 	lsl	r3,r5,0x2
8000c588:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000c58c:	e8 02 15 02 	lsl	r2,r4,0x2
8000c590:	e6 0a 06 40 	mulu.d	r0,r3,r10
8000c594:	e4 0b 07 40 	macu.d	r0,r2,r11
8000c598:	e6 0b 06 42 	mulu.d	r2,r3,r11
8000c59c:	02 02       	add	r2,r1
8000c59e:	5c 03       	acr	r3
8000c5a0:	ed b3 00 1c 	bld	r3,0x1c
8000c5a4:	c0 90       	breq	8000c5b6 <__avr32_f64_div+0x12a>
8000c5a6:	a1 72       	lsl	r2,0x1
8000c5a8:	5c f3       	rol	r3
8000c5aa:	20 17       	sub	r7,1
8000c5ac:	a3 9a       	lsr	r10,0x3
8000c5ae:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
8000c5b2:	a3 9b       	lsr	r11,0x3
8000c5b4:	c0 58       	rjmp	8000c5be <__avr32_f64_div+0x132>
8000c5b6:	a5 8a       	lsr	r10,0x4
8000c5b8:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
8000c5bc:	a5 8b       	lsr	r11,0x4
8000c5be:	58 07       	cp.w	r7,0
8000c5c0:	e0 8a 00 8b 	brle	8000c6d6 <__avr32_f64_div_res_subnormal>
8000c5c4:	e0 12 ff 00 	andl	r2,0xff00
8000c5c8:	e8 12 00 80 	orl	r2,0x80
8000c5cc:	e6 08 06 40 	mulu.d	r0,r3,r8
8000c5d0:	e4 09 07 40 	macu.d	r0,r2,r9
8000c5d4:	e4 08 06 44 	mulu.d	r4,r2,r8
8000c5d8:	e6 09 06 48 	mulu.d	r8,r3,r9
8000c5dc:	00 05       	add	r5,r0
8000c5de:	f0 01 00 48 	adc	r8,r8,r1
8000c5e2:	5c 09       	acr	r9
8000c5e4:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000c5e8:	58 04       	cp.w	r4,0
8000c5ea:	5c 25       	cpc	r5

8000c5ec <__avr32_f64_div_round_subnormal>:
8000c5ec:	f4 08 13 00 	cpc	r8,r10
8000c5f0:	f6 09 13 00 	cpc	r9,r11
8000c5f4:	5f 36       	srlo	r6
8000c5f6:	f8 06 17 00 	moveq	r6,r12
8000c5fa:	e4 0a 16 08 	lsr	r10,r2,0x8
8000c5fe:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
8000c602:	e6 0b 16 08 	lsr	r11,r3,0x8
8000c606:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000c60a:	ed be 00 1f 	bld	lr,0x1f
8000c60e:	ef bb 00 1f 	bst	r11,0x1f
8000c612:	0c 0a       	add	r10,r6
8000c614:	5c 0b       	acr	r11
8000c616:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000c61a:	e4 1b 00 0f 	andh	r11,0xf
8000c61e:	14 4b       	or	r11,r10
8000c620:	e0 81 00 a7 	brne	8000c76e <__avr32_f64_div_res_subnormal+0x98>
8000c624:	f2 06 16 14 	lsr	r6,r9,0x14
8000c628:	ab d6       	cbr	r6,0xb
8000c62a:	e0 46 07 ff 	cp.w	r6,2047
8000c62e:	e0 81 00 a4 	brne	8000c776 <__avr32_f64_div_res_subnormal+0xa0>
8000c632:	c9 e8       	rjmp	8000c76e <__avr32_f64_div_res_subnormal+0x98>
8000c634:	e4 19 00 0f 	andh	r9,0xf
8000c638:	10 49       	or	r9,r8
8000c63a:	e0 81 00 9a 	brne	8000c76e <__avr32_f64_div_res_subnormal+0x98>
8000c63e:	c9 28       	rjmp	8000c762 <__avr32_f64_div_res_subnormal+0x8c>
8000c640:	a3 7b       	lsl	r11,0x3
8000c642:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
8000c646:	a3 7a       	lsl	r10,0x3
8000c648:	f5 eb 10 04 	or	r4,r10,r11
8000c64c:	e0 80 00 a0 	breq	8000c78c <__avr32_f64_div_op1_zero>
8000c650:	f6 04 12 00 	clz	r4,r11
8000c654:	c1 70       	breq	8000c682 <__avr32_f64_div_round_subnormal+0x96>
8000c656:	c0 c3       	brcs	8000c66e <__avr32_f64_div_round_subnormal+0x82>
8000c658:	e8 05 11 20 	rsub	r5,r4,32
8000c65c:	f6 04 09 4b 	lsl	r11,r11,r4
8000c660:	f4 05 0a 45 	lsr	r5,r10,r5
8000c664:	0a 4b       	or	r11,r5
8000c666:	f4 04 09 4a 	lsl	r10,r10,r4
8000c66a:	08 17       	sub	r7,r4
8000c66c:	c0 b8       	rjmp	8000c682 <__avr32_f64_div_round_subnormal+0x96>
8000c66e:	f4 04 12 00 	clz	r4,r10
8000c672:	f9 b4 03 00 	movlo	r4,0
8000c676:	f7 b4 02 e0 	subhs	r4,-32
8000c67a:	f4 04 09 4b 	lsl	r11,r10,r4
8000c67e:	30 0a       	mov	r10,0
8000c680:	08 17       	sub	r7,r4
8000c682:	a3 8a       	lsr	r10,0x2
8000c684:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
8000c688:	a3 8b       	lsr	r11,0x2
8000c68a:	c1 1b       	rjmp	8000c4ac <__avr32_f64_div+0x20>
8000c68c:	a3 79       	lsl	r9,0x3
8000c68e:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
8000c692:	a3 78       	lsl	r8,0x3
8000c694:	f3 e8 10 04 	or	r4,r9,r8
8000c698:	c6 f0       	breq	8000c776 <__avr32_f64_div_res_subnormal+0xa0>
8000c69a:	f2 04 12 00 	clz	r4,r9
8000c69e:	c1 70       	breq	8000c6cc <__avr32_f64_div_round_subnormal+0xe0>
8000c6a0:	c0 c3       	brcs	8000c6b8 <__avr32_f64_div_round_subnormal+0xcc>
8000c6a2:	e8 05 11 20 	rsub	r5,r4,32
8000c6a6:	f2 04 09 49 	lsl	r9,r9,r4
8000c6aa:	f0 05 0a 45 	lsr	r5,r8,r5
8000c6ae:	0a 49       	or	r9,r5
8000c6b0:	f0 04 09 48 	lsl	r8,r8,r4
8000c6b4:	08 16       	sub	r6,r4
8000c6b6:	c0 b8       	rjmp	8000c6cc <__avr32_f64_div_round_subnormal+0xe0>
8000c6b8:	f0 04 12 00 	clz	r4,r8
8000c6bc:	f9 b4 03 00 	movlo	r4,0
8000c6c0:	f7 b4 02 e0 	subhs	r4,-32
8000c6c4:	f0 04 09 49 	lsl	r9,r8,r4
8000c6c8:	30 08       	mov	r8,0
8000c6ca:	08 16       	sub	r6,r4
8000c6cc:	a3 88       	lsr	r8,0x2
8000c6ce:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
8000c6d2:	a3 89       	lsr	r9,0x2
8000c6d4:	cf ca       	rjmp	8000c4cc <__avr32_f64_div+0x40>

8000c6d6 <__avr32_f64_div_res_subnormal>:
8000c6d6:	5c 37       	neg	r7
8000c6d8:	2f f7       	sub	r7,-1
8000c6da:	f1 b7 04 c0 	satu	r7,0x6
8000c6de:	e0 47 00 20 	cp.w	r7,32
8000c6e2:	c1 54       	brge	8000c70c <__avr32_f64_div_res_subnormal+0x36>
8000c6e4:	ee 06 11 20 	rsub	r6,r7,32
8000c6e8:	e4 07 0a 42 	lsr	r2,r2,r7
8000c6ec:	e6 06 09 4c 	lsl	r12,r3,r6
8000c6f0:	18 42       	or	r2,r12
8000c6f2:	e6 07 0a 43 	lsr	r3,r3,r7
8000c6f6:	f4 06 09 41 	lsl	r1,r10,r6
8000c6fa:	f4 07 0a 4a 	lsr	r10,r10,r7
8000c6fe:	f6 06 09 4c 	lsl	r12,r11,r6
8000c702:	18 4a       	or	r10,r12
8000c704:	f6 07 0a 4b 	lsr	r11,r11,r7
8000c708:	30 00       	mov	r0,0
8000c70a:	c1 58       	rjmp	8000c734 <__avr32_f64_div_res_subnormal+0x5e>
8000c70c:	ee 06 11 20 	rsub	r6,r7,32
8000c710:	f9 b0 00 00 	moveq	r0,0
8000c714:	f9 bc 00 00 	moveq	r12,0
8000c718:	c0 50       	breq	8000c722 <__avr32_f64_div_res_subnormal+0x4c>
8000c71a:	f4 06 09 40 	lsl	r0,r10,r6
8000c71e:	f6 06 09 4c 	lsl	r12,r11,r6
8000c722:	e6 07 0a 42 	lsr	r2,r3,r7
8000c726:	30 03       	mov	r3,0
8000c728:	f4 07 0a 41 	lsr	r1,r10,r7
8000c72c:	18 41       	or	r1,r12
8000c72e:	f6 07 0a 4a 	lsr	r10,r11,r7
8000c732:	30 0b       	mov	r11,0
8000c734:	e0 12 ff 00 	andl	r2,0xff00
8000c738:	e8 12 00 80 	orl	r2,0x80
8000c73c:	e6 08 06 46 	mulu.d	r6,r3,r8
8000c740:	e4 09 07 46 	macu.d	r6,r2,r9
8000c744:	e4 08 06 44 	mulu.d	r4,r2,r8
8000c748:	e6 09 06 48 	mulu.d	r8,r3,r9
8000c74c:	0c 05       	add	r5,r6
8000c74e:	f0 07 00 48 	adc	r8,r8,r7
8000c752:	5c 09       	acr	r9
8000c754:	30 07       	mov	r7,0
8000c756:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000c75a:	00 34       	cp.w	r4,r0
8000c75c:	e2 05 13 00 	cpc	r5,r1
8000c760:	c4 6b       	rjmp	8000c5ec <__avr32_f64_div_round_subnormal>
8000c762:	1c 9b       	mov	r11,lr
8000c764:	e6 1b 80 00 	andh	r11,0x8000,COH
8000c768:	30 0a       	mov	r10,0
8000c76a:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000c76e:	3f fb       	mov	r11,-1
8000c770:	30 0a       	mov	r10,0
8000c772:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000c776:	f5 eb 10 04 	or	r4,r10,r11
8000c77a:	c0 90       	breq	8000c78c <__avr32_f64_div_op1_zero>
8000c77c:	1c 9b       	mov	r11,lr
8000c77e:	e6 1b 80 00 	andh	r11,0x8000,COH
8000c782:	ea 1b 7f f0 	orh	r11,0x7ff0
8000c786:	30 0a       	mov	r10,0
8000c788:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

8000c78c <__avr32_f64_div_op1_zero>:
8000c78c:	f1 e9 10 15 	or	r5,r8,r9<<0x1
8000c790:	ce f0       	breq	8000c76e <__avr32_f64_div_res_subnormal+0x98>
8000c792:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
8000c796:	e0 44 07 ff 	cp.w	r4,2047
8000c79a:	ce 41       	brne	8000c762 <__avr32_f64_div_res_subnormal+0x8c>
8000c79c:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
8000c7a0:	ce 10       	breq	8000c762 <__avr32_f64_div_res_subnormal+0x8c>
8000c7a2:	ce 6b       	rjmp	8000c76e <__avr32_f64_div_res_subnormal+0x98>

8000c7a4 <__avr32_umod64>:
8000c7a4:	d4 31       	pushm	r0-r7,lr
8000c7a6:	1a 97       	mov	r7,sp
8000c7a8:	20 3d       	sub	sp,12
8000c7aa:	10 9c       	mov	r12,r8
8000c7ac:	12 95       	mov	r5,r9
8000c7ae:	14 9e       	mov	lr,r10
8000c7b0:	16 91       	mov	r1,r11
8000c7b2:	16 96       	mov	r6,r11
8000c7b4:	58 09       	cp.w	r9,0
8000c7b6:	e0 81 00 81 	brne	8000c8b8 <__avr32_umod64+0x114>
8000c7ba:	16 38       	cp.w	r8,r11
8000c7bc:	e0 88 00 12 	brls	8000c7e0 <__avr32_umod64+0x3c>
8000c7c0:	f0 08 12 00 	clz	r8,r8
8000c7c4:	c4 e0       	breq	8000c860 <__avr32_umod64+0xbc>
8000c7c6:	f6 08 09 46 	lsl	r6,r11,r8
8000c7ca:	f8 08 09 4c 	lsl	r12,r12,r8
8000c7ce:	f0 0b 11 20 	rsub	r11,r8,32
8000c7d2:	f4 08 09 4e 	lsl	lr,r10,r8
8000c7d6:	f4 0b 0a 4b 	lsr	r11,r10,r11
8000c7da:	f7 e6 10 06 	or	r6,r11,r6
8000c7de:	c4 18       	rjmp	8000c860 <__avr32_umod64+0xbc>
8000c7e0:	58 08       	cp.w	r8,0
8000c7e2:	c0 51       	brne	8000c7ec <__avr32_umod64+0x48>
8000c7e4:	30 19       	mov	r9,1
8000c7e6:	f2 08 0d 08 	divu	r8,r9,r8
8000c7ea:	10 9c       	mov	r12,r8
8000c7ec:	f8 08 12 00 	clz	r8,r12
8000c7f0:	c0 31       	brne	8000c7f6 <__avr32_umod64+0x52>
8000c7f2:	18 16       	sub	r6,r12
8000c7f4:	c3 68       	rjmp	8000c860 <__avr32_umod64+0xbc>
8000c7f6:	f0 03 11 20 	rsub	r3,r8,32
8000c7fa:	f4 03 0a 4b 	lsr	r11,r10,r3
8000c7fe:	f8 08 09 4c 	lsl	r12,r12,r8
8000c802:	ec 08 09 49 	lsl	r9,r6,r8
8000c806:	ec 03 0a 43 	lsr	r3,r6,r3
8000c80a:	f7 e9 10 09 	or	r9,r11,r9
8000c80e:	f8 05 16 10 	lsr	r5,r12,0x10
8000c812:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000c816:	e6 05 0d 02 	divu	r2,r3,r5
8000c81a:	f2 0e 16 10 	lsr	lr,r9,0x10
8000c81e:	ec 02 02 4b 	mul	r11,r6,r2
8000c822:	fd e3 11 0e 	or	lr,lr,r3<<0x10
8000c826:	16 3e       	cp.w	lr,r11
8000c828:	c0 72       	brcc	8000c836 <__avr32_umod64+0x92>
8000c82a:	18 0e       	add	lr,r12
8000c82c:	18 3e       	cp.w	lr,r12
8000c82e:	c0 43       	brcs	8000c836 <__avr32_umod64+0x92>
8000c830:	16 3e       	cp.w	lr,r11
8000c832:	fd dc e3 0e 	addcs	lr,lr,r12
8000c836:	fc 0b 01 03 	sub	r3,lr,r11
8000c83a:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
8000c83e:	e6 05 0d 02 	divu	r2,r3,r5
8000c842:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000c846:	a5 36       	mul	r6,r2
8000c848:	0c 39       	cp.w	r9,r6
8000c84a:	c0 72       	brcc	8000c858 <__avr32_umod64+0xb4>
8000c84c:	18 09       	add	r9,r12
8000c84e:	18 39       	cp.w	r9,r12
8000c850:	c0 43       	brcs	8000c858 <__avr32_umod64+0xb4>
8000c852:	0c 39       	cp.w	r9,r6
8000c854:	f3 dc e3 09 	addcs	r9,r9,r12
8000c858:	f2 06 01 06 	sub	r6,r9,r6
8000c85c:	f4 08 09 4e 	lsl	lr,r10,r8
8000c860:	f8 0a 16 10 	lsr	r10,r12,0x10
8000c864:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000c868:	ec 0a 0d 02 	divu	r2,r6,r10
8000c86c:	fc 09 16 10 	lsr	r9,lr,0x10
8000c870:	ea 02 02 4b 	mul	r11,r5,r2
8000c874:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000c878:	16 39       	cp.w	r9,r11
8000c87a:	c0 72       	brcc	8000c888 <__avr32_umod64+0xe4>
8000c87c:	18 09       	add	r9,r12
8000c87e:	18 39       	cp.w	r9,r12
8000c880:	c0 43       	brcs	8000c888 <__avr32_umod64+0xe4>
8000c882:	16 39       	cp.w	r9,r11
8000c884:	f3 dc e3 09 	addcs	r9,r9,r12
8000c888:	f2 0b 01 0b 	sub	r11,r9,r11
8000c88c:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000c890:	f6 0a 0d 0a 	divu	r10,r11,r10
8000c894:	fd eb 11 0e 	or	lr,lr,r11<<0x10
8000c898:	ea 0a 02 4a 	mul	r10,r5,r10
8000c89c:	14 3e       	cp.w	lr,r10
8000c89e:	c0 72       	brcc	8000c8ac <__avr32_umod64+0x108>
8000c8a0:	18 0e       	add	lr,r12
8000c8a2:	18 3e       	cp.w	lr,r12
8000c8a4:	c0 43       	brcs	8000c8ac <__avr32_umod64+0x108>
8000c8a6:	14 3e       	cp.w	lr,r10
8000c8a8:	fd dc e3 0e 	addcs	lr,lr,r12
8000c8ac:	fc 0a 01 0a 	sub	r10,lr,r10
8000c8b0:	30 0b       	mov	r11,0
8000c8b2:	f4 08 0a 4a 	lsr	r10,r10,r8
8000c8b6:	c7 b8       	rjmp	8000c9ac <__avr32_umod64+0x208>
8000c8b8:	16 39       	cp.w	r9,r11
8000c8ba:	e0 8b 00 79 	brhi	8000c9ac <__avr32_umod64+0x208>
8000c8be:	f2 09 12 00 	clz	r9,r9
8000c8c2:	c1 21       	brne	8000c8e6 <__avr32_umod64+0x142>
8000c8c4:	10 3a       	cp.w	r10,r8
8000c8c6:	5f 2b       	srhs	r11
8000c8c8:	0a 31       	cp.w	r1,r5
8000c8ca:	5f ba       	srhi	r10
8000c8cc:	f7 ea 10 0a 	or	r10,r11,r10
8000c8d0:	f2 0a 18 00 	cp.b	r10,r9
8000c8d4:	c0 60       	breq	8000c8e0 <__avr32_umod64+0x13c>
8000c8d6:	fc 08 01 0c 	sub	r12,lr,r8
8000c8da:	e2 05 01 46 	sbc	r6,r1,r5
8000c8de:	18 9e       	mov	lr,r12
8000c8e0:	0c 9b       	mov	r11,r6
8000c8e2:	1c 9a       	mov	r10,lr
8000c8e4:	c6 48       	rjmp	8000c9ac <__avr32_umod64+0x208>
8000c8e6:	ea 09 09 4c 	lsl	r12,r5,r9
8000c8ea:	f2 06 11 20 	rsub	r6,r9,32
8000c8ee:	f6 09 09 4b 	lsl	r11,r11,r9
8000c8f2:	f0 09 09 42 	lsl	r2,r8,r9
8000c8f6:	ef 46 ff f4 	st.w	r7[-12],r6
8000c8fa:	f0 06 0a 48 	lsr	r8,r8,r6
8000c8fe:	18 48       	or	r8,r12
8000c900:	e2 06 0a 4c 	lsr	r12,r1,r6
8000c904:	f4 09 09 43 	lsl	r3,r10,r9
8000c908:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
8000c90c:	f4 06 0a 4a 	lsr	r10,r10,r6
8000c910:	16 4a       	or	r10,r11
8000c912:	f0 0b 16 10 	lsr	r11,r8,0x10
8000c916:	f8 0b 0d 04 	divu	r4,r12,r11
8000c91a:	f4 0c 16 10 	lsr	r12,r10,0x10
8000c91e:	08 91       	mov	r1,r4
8000c920:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
8000c924:	e8 0e 02 46 	mul	r6,r4,lr
8000c928:	0c 3c       	cp.w	r12,r6
8000c92a:	c0 a2       	brcc	8000c93e <__avr32_umod64+0x19a>
8000c92c:	20 11       	sub	r1,1
8000c92e:	10 0c       	add	r12,r8
8000c930:	10 3c       	cp.w	r12,r8
8000c932:	c0 63       	brcs	8000c93e <__avr32_umod64+0x19a>
8000c934:	0c 3c       	cp.w	r12,r6
8000c936:	f7 b1 03 01 	sublo	r1,1
8000c93a:	f9 d8 e3 0c 	addcs	r12,r12,r8
8000c93e:	0c 1c       	sub	r12,r6
8000c940:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
8000c944:	f8 0b 0d 04 	divu	r4,r12,r11
8000c948:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
8000c94c:	08 96       	mov	r6,r4
8000c94e:	e8 0e 02 4e 	mul	lr,r4,lr
8000c952:	1c 3b       	cp.w	r11,lr
8000c954:	c0 a2       	brcc	8000c968 <__avr32_umod64+0x1c4>
8000c956:	20 16       	sub	r6,1
8000c958:	10 0b       	add	r11,r8
8000c95a:	10 3b       	cp.w	r11,r8
8000c95c:	c0 63       	brcs	8000c968 <__avr32_umod64+0x1c4>
8000c95e:	1c 3b       	cp.w	r11,lr
8000c960:	f7 b6 03 01 	sublo	r6,1
8000c964:	f7 d8 e3 0b 	addcs	r11,r11,r8
8000c968:	ed e1 11 01 	or	r1,r6,r1<<0x10
8000c96c:	1c 1b       	sub	r11,lr
8000c96e:	e2 02 06 40 	mulu.d	r0,r1,r2
8000c972:	00 9e       	mov	lr,r0
8000c974:	02 9c       	mov	r12,r1
8000c976:	16 3c       	cp.w	r12,r11
8000c978:	e0 8b 00 08 	brhi	8000c988 <__avr32_umod64+0x1e4>
8000c97c:	5f 06       	sreq	r6
8000c97e:	06 30       	cp.w	r0,r3
8000c980:	5f ba       	srhi	r10
8000c982:	ed ea 00 0a 	and	r10,r6,r10
8000c986:	c0 60       	breq	8000c992 <__avr32_umod64+0x1ee>
8000c988:	fc 02 01 04 	sub	r4,lr,r2
8000c98c:	f8 08 01 4c 	sbc	r12,r12,r8
8000c990:	08 9e       	mov	lr,r4
8000c992:	e6 0e 01 0a 	sub	r10,r3,lr
8000c996:	f6 0c 01 4c 	sbc	r12,r11,r12
8000c99a:	ee f1 ff f4 	ld.w	r1,r7[-12]
8000c99e:	f8 09 0a 4b 	lsr	r11,r12,r9
8000c9a2:	f4 09 0a 4a 	lsr	r10,r10,r9
8000c9a6:	f8 01 09 4c 	lsl	r12,r12,r1
8000c9aa:	18 4a       	or	r10,r12
8000c9ac:	2f dd       	sub	sp,-12
8000c9ae:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

8000ca00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
8000ca00:	c0 08       	rjmp	8000ca00 <_evba>
	...

8000ca04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
8000ca04:	c0 08       	rjmp	8000ca04 <_handle_TLB_Multiple_Hit>
	...

8000ca08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
8000ca08:	c0 08       	rjmp	8000ca08 <_handle_Bus_Error_Data_Fetch>
	...

8000ca0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000ca0c:	c0 08       	rjmp	8000ca0c <_handle_Bus_Error_Instruction_Fetch>
	...

8000ca10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
8000ca10:	c0 08       	rjmp	8000ca10 <_handle_NMI>
	...

8000ca14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
8000ca14:	c0 08       	rjmp	8000ca14 <_handle_Instruction_Address>
	...

8000ca18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
8000ca18:	c0 08       	rjmp	8000ca18 <_handle_ITLB_Protection>
	...

8000ca1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000ca1c:	c0 08       	rjmp	8000ca1c <_handle_Breakpoint>
	...

8000ca20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
8000ca20:	c0 08       	rjmp	8000ca20 <_handle_Illegal_Opcode>
	...

8000ca24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
8000ca24:	c0 08       	rjmp	8000ca24 <_handle_Unimplemented_Instruction>
	...

8000ca28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
8000ca28:	c0 08       	rjmp	8000ca28 <_handle_Privilege_Violation>
	...

8000ca2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000ca2c:	c0 08       	rjmp	8000ca2c <_handle_Floating_Point>
	...

8000ca30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
8000ca30:	c0 08       	rjmp	8000ca30 <_handle_Coprocessor_Absent>
	...

8000ca34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
8000ca34:	c0 08       	rjmp	8000ca34 <_handle_Data_Address_Read>
	...

8000ca38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
8000ca38:	c0 08       	rjmp	8000ca38 <_handle_Data_Address_Write>
	...

8000ca3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000ca3c:	c0 08       	rjmp	8000ca3c <_handle_DTLB_Protection_Read>
	...

8000ca40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
8000ca40:	c0 08       	rjmp	8000ca40 <_handle_DTLB_Protection_Write>
	...

8000ca44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
8000ca44:	c0 08       	rjmp	8000ca44 <_handle_DTLB_Modified>
	...

8000ca50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
8000ca50:	c0 08       	rjmp	8000ca50 <_handle_ITLB_Miss>
	...

8000ca60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
8000ca60:	c0 08       	rjmp	8000ca60 <_handle_DTLB_Miss_Read>
	...

8000ca70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
8000ca70:	c0 08       	rjmp	8000ca70 <_handle_DTLB_Miss_Write>
	...

8000cb00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
8000cb00:	c0 08       	rjmp	8000cb00 <_handle_Supervisor_Call>
8000cb02:	d7 03       	nop

8000cb04 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000cb04:	30 0c       	mov	r12,0
8000cb06:	fe b0 d0 39 	rcall	80006b78 <_get_interrupt_handler>
8000cb0a:	58 0c       	cp.w	r12,0
8000cb0c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000cb10:	d6 03       	rete

8000cb12 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000cb12:	30 1c       	mov	r12,1
8000cb14:	fe b0 d0 32 	rcall	80006b78 <_get_interrupt_handler>
8000cb18:	58 0c       	cp.w	r12,0
8000cb1a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000cb1e:	d6 03       	rete

8000cb20 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000cb20:	30 2c       	mov	r12,2
8000cb22:	fe b0 d0 2b 	rcall	80006b78 <_get_interrupt_handler>
8000cb26:	58 0c       	cp.w	r12,0
8000cb28:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000cb2c:	d6 03       	rete

8000cb2e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000cb2e:	30 3c       	mov	r12,3
8000cb30:	fe b0 d0 24 	rcall	80006b78 <_get_interrupt_handler>
8000cb34:	58 0c       	cp.w	r12,0
8000cb36:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000cb3a:	d6 03       	rete
8000cb3c:	d7 03       	nop
8000cb3e:	d7 03       	nop
8000cb40:	d7 03       	nop
8000cb42:	d7 03       	nop
8000cb44:	d7 03       	nop
8000cb46:	d7 03       	nop
8000cb48:	d7 03       	nop
8000cb4a:	d7 03       	nop
8000cb4c:	d7 03       	nop
8000cb4e:	d7 03       	nop
8000cb50:	d7 03       	nop
8000cb52:	d7 03       	nop
8000cb54:	d7 03       	nop
8000cb56:	d7 03       	nop
8000cb58:	d7 03       	nop
8000cb5a:	d7 03       	nop
8000cb5c:	d7 03       	nop
8000cb5e:	d7 03       	nop
8000cb60:	d7 03       	nop
8000cb62:	d7 03       	nop
8000cb64:	d7 03       	nop
8000cb66:	d7 03       	nop
8000cb68:	d7 03       	nop
8000cb6a:	d7 03       	nop
8000cb6c:	d7 03       	nop
8000cb6e:	d7 03       	nop
8000cb70:	d7 03       	nop
8000cb72:	d7 03       	nop
8000cb74:	d7 03       	nop
8000cb76:	d7 03       	nop
8000cb78:	d7 03       	nop
8000cb7a:	d7 03       	nop
8000cb7c:	d7 03       	nop
8000cb7e:	d7 03       	nop
8000cb80:	d7 03       	nop
8000cb82:	d7 03       	nop
8000cb84:	d7 03       	nop
8000cb86:	d7 03       	nop
8000cb88:	d7 03       	nop
8000cb8a:	d7 03       	nop
8000cb8c:	d7 03       	nop
8000cb8e:	d7 03       	nop
8000cb90:	d7 03       	nop
8000cb92:	d7 03       	nop
8000cb94:	d7 03       	nop
8000cb96:	d7 03       	nop
8000cb98:	d7 03       	nop
8000cb9a:	d7 03       	nop
8000cb9c:	d7 03       	nop
8000cb9e:	d7 03       	nop
8000cba0:	d7 03       	nop
8000cba2:	d7 03       	nop
8000cba4:	d7 03       	nop
8000cba6:	d7 03       	nop
8000cba8:	d7 03       	nop
8000cbaa:	d7 03       	nop
8000cbac:	d7 03       	nop
8000cbae:	d7 03       	nop
8000cbb0:	d7 03       	nop
8000cbb2:	d7 03       	nop
8000cbb4:	d7 03       	nop
8000cbb6:	d7 03       	nop
8000cbb8:	d7 03       	nop
8000cbba:	d7 03       	nop
8000cbbc:	d7 03       	nop
8000cbbe:	d7 03       	nop
8000cbc0:	d7 03       	nop
8000cbc2:	d7 03       	nop
8000cbc4:	d7 03       	nop
8000cbc6:	d7 03       	nop
8000cbc8:	d7 03       	nop
8000cbca:	d7 03       	nop
8000cbcc:	d7 03       	nop
8000cbce:	d7 03       	nop
8000cbd0:	d7 03       	nop
8000cbd2:	d7 03       	nop
8000cbd4:	d7 03       	nop
8000cbd6:	d7 03       	nop
8000cbd8:	d7 03       	nop
8000cbda:	d7 03       	nop
8000cbdc:	d7 03       	nop
8000cbde:	d7 03       	nop
8000cbe0:	d7 03       	nop
8000cbe2:	d7 03       	nop
8000cbe4:	d7 03       	nop
8000cbe6:	d7 03       	nop
8000cbe8:	d7 03       	nop
8000cbea:	d7 03       	nop
8000cbec:	d7 03       	nop
8000cbee:	d7 03       	nop
8000cbf0:	d7 03       	nop
8000cbf2:	d7 03       	nop
8000cbf4:	d7 03       	nop
8000cbf6:	d7 03       	nop
8000cbf8:	d7 03       	nop
8000cbfa:	d7 03       	nop
8000cbfc:	d7 03       	nop
8000cbfe:	d7 03       	nop
