<strong>verilog-signals-combine-bus</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.<br/>
<br/>
(verilog-signals-combine-bus IN-LIST)<br/>
<br/>
Return a list of signals in IN-LIST, with buses combined.<br/>
Duplicate signals are also removed.  For example A[2] and A[1] become A[2:1].