# heterogeneous-system-on-chip
COMPSYS 701 (Advanced Digital Design) 2017 Heterogeneous Multiprocessor System on Network-on-Chip Design.

Group members:
John Zhang
Andrew (Kuan-Hao) Lai
Sean (Shiyang) Wu

See Docs/Phase 3/group8_report.pdf for details.
See PHASE_3/NoC-HMP_ve57305b/vhdl/group8/ for VHDL source code.

Phase1: ReCOP, ASP, ANI simulation, ASP/ANI on board.
Phase2: Modifications to existing JNI (JOP Network Interface), simulation and on board.
Phase3: Everything on board, running a SystemJ program.
