{"config":{"lang":["en"],"separator":"[\\s\\-]+","pipeline":["stopWordFilter"]},"docs":[{"location":"","title":"Welcome to Renhe's Personal Website!","text":""},{"location":"#about-me","title":"About Me","text":"<ul> <li>Msc. of Eng. candidate in Electrical Engineering, in ShanghaiTech University.</li> <li>Research interest in analog/mixed signal integrated circuits and systems design.</li> <li>Has fabricated a high speed SAR ADC in 28-nm CMOS.</li> <li>Always dream for exploring the globe, meet new people in different ethic groups.</li> <li>Rock and blues music enthusiast, learning to play electric guitar.</li> <li>Loves crafting, plastic model building and cycling.</li> </ul>"},{"location":"CV/cv/","title":"Renhe Chen (\u9673 \u4eba\u548c)","text":"<p>A pdf verison can be downloaded here</p>"},{"location":"CV/cv/#education","title":"Education","text":""},{"location":"CV/cv/#shanghaitech-university-master-of-eng-candidate-in-electrical-engineering","title":"ShanghaiTech University (Master of Eng. candidate in Electrical Engineering)","text":"<p>2021-2024 (Expected) </p> <ul> <li>Thesis supervisor: Prof. Xufeng Kou</li> <li>Thesis: CMOS Mixed Signal Circuits for Spintronic Memory</li> <li>GPA: 3.77/4.0</li> </ul>"},{"location":"CV/cv/#shanghaitech-university-bachelor-of-eng-in-electrical-engineering","title":"ShanghaiTech University (Bachelor of Eng. in Electrical Engineering)","text":"<p>2017-2021</p> <ul> <li>GPA: 3.71/4.0</li> </ul>"},{"location":"CV/cv/#skills","title":"Skills","text":""},{"location":"CV/cv/#software","title":"Software","text":"<ul> <li>IC Design: Cadence Virtuoso, Synopsys Design Compiler, IC Compiler, Verdi, VCS, Formality</li> <li>Embedded system: Altuim Designer, Xilinx Vivado, Keil uVision, NI Multisim</li> <li>Other: Silvaco TCAD, Tanner L\u2019edit, Adobe Photoshop, Illustrator</li> </ul>"},{"location":"CV/cv/#programming","title":"Programming","text":"<p>Matlab, C/C++, Python, Rust, R</p>"},{"location":"CV/cv/#instrument","title":"Instrument","text":"<p>oscilloscope, network analyzer, logic analyzer, signal source analyzer, cryogenic testing system</p>"},{"location":"CV/cv/#language","title":"Language","text":"<p>Chinese (Native), English (Fluent, TOEFL iBT: 99), Japanese (Basic)</p>"},{"location":"CV/cv/#work-experience","title":"Work Experience","text":"<ul> <li>(Jun. 2022 \u2013 Jan.2023) Internship as Analog IC Design Engineer, United Imaging, Shanghai </li> <li>(2021 Spring, 2021 Fall) Teaching Assistant of Digital IC, ShanghaiTech University</li> </ul>"},{"location":"CV/cv/#publications","title":"Publications","text":""},{"location":"CV/cv/#journal-publications","title":"Journal publications","text":"<ul> <li>R.Chen, A. Lee, Z. Wang, D. Wu, X. Kou. \"A Read Margin Enhancement Circuit with Dynamic Bias Optimization for MRAM.\" IEEE Transactions on Circuits and Systems II - Express Briefs (under review).</li> </ul>"},{"location":"CV/cv/#conference-publications","title":"Conference publications","text":"<ul> <li> <p>R.Chen, A. Lee, H. Xu, Y. Hu, X, Kou.\" A 100 MS/s 5.3 fJ/conversion-step Asynchronous SAR ADC with Gain Boosting Comparator.\" IEEE International Symposium on Circuits and Systems (ISCAS), 2024 (under review).</p> </li> <li> <p>Y Hu, Z Wang, R Chen, Z Tang, A Guo, C Cao, W Wu, S Chen, Y Zhao, L Yu, G Shang, H Xu, S Hu, X Kou.\" Cryo-CMOS Model-Enabled 8-Bit Current Steering DAC Design for Quantum Computing.\" IEEE International Symposium on Circuits and Systems (ISCAS), 2022.</p> </li> <li> <p>Z Wang, C Cao, P Yang, Y Yuan, Z Tang, R Chen, W Wu, X Luo, A Guo, L Yu, G Shang, Z Zhang, S Hu, X Kou.\" Designing EDA-Compatible Cryogenic CMOS Platform for Quantum Computing Applications.\" IEEE Electron Devices Technology &amp; Manufacturing Conference (EDTM), 2021.</p> </li> </ul>"},{"location":"CV/cv/#awards","title":"Awards","text":"<ul> <li>2022 Outstanding Student 2021-2022, ShanghaiTech University</li> <li>2019 Second Prize in Shanghai, National Undergraduate Electronics Design Contest</li> <li>2019 First Prize in the north region, RoboMaster Robotics Competition</li> <li>2019 Third Prize national, RoboMaster Robotics Competition</li> <li>2018, 2020 Excellent Academic Scholarship of SIST, ShanghaiTech University</li> </ul>"},{"location":"CV/cv/#activities","title":"Activities","text":"<ul> <li>(2018-2019) Vice President of the School\u2019s Volunteers\u2019 Association, ShanghaiTech University</li> <li>(2017-2021) Vice President of the School\u2019s Modelers\u2019 Club, ShanghaiTech University</li> <li>(Jul. 2019) Museum Docent in Shanghai Science and Technology Museum</li> <li>(Jun. 2018, Jun. 2021) Volunteer of the Open Day, ShanghaiTech University</li> </ul>"},{"location":"Contact/contact/","title":"Contact","text":"<p>ShanghaiTech University</p> <p>chenrh@shanghaitech.edu.cn</p> <p>+86 173 1713 8562</p> <p>393 Rd. Middle Huaxia</p> <p>201210 Shanghai, China</p>"},{"location":"Hobbies/Bicycle/bikelog/","title":"Bikelog","text":""},{"location":"Hobbies/Bicycle/bikelog/#log-1-oct-2021","title":"Log 1 Oct. 2021","text":""},{"location":"Hobbies/Guitar/guitar/","title":"All About Musics","text":"<p>My Fender Stratocaster</p> <p></p>"},{"location":"Projects/ADC/adc/","title":"High performance ADC","text":"<p>Apr. 2022 - Present, in ShanghaiTech University.</p>"},{"location":"Projects/ADC/adc/#overview","title":"Overview","text":"<ul> <li>Built a SAR ADC model including sampling jitter, thermal noise, mismatch and incomplete settling.</li> <li>Proposed a gain-boosting dynamic comparator featuring a modified pre-amplifier with positive feedback and static current cut-off circuit.</li> <li>Designed an asynchronous SAR logic maximizing CDAC settling time and has low circuit complexity.</li> <li>Implemented a 12-bit 100 MS/s SAR ADC utilizing the proposed comparator and SAR logic.</li> <li>Customized circuit layout with area and mismatch optimization.</li> <li>Fabricated in 28-nm CMOS, set up testing system with dedicated PCB and FPGA control program.</li> </ul>"},{"location":"Projects/ADC/adc/#the-sar-adc-model","title":"The SAR ADC model","text":""},{"location":"Projects/ADC/adc/#gain-boosting-comparator","title":"Gain-boosting comparator","text":""},{"location":"Projects/ADC/adc/#low-delay-sar-logic","title":"Low delay SAR logic","text":""},{"location":"Projects/ADC/adc/#implementation","title":"Implementation","text":""},{"location":"Projects/ADC/adc/#measurement-setup","title":"Measurement setup","text":""},{"location":"Projects/ADC/adc/#see-also","title":"See also","text":""},{"location":"Projects/CRYO/cryo/","title":"Cryogenic circuit design and testing","text":"<p>Jul. 2021 - 2022, in ShanghaiTech University.</p>"},{"location":"Projects/CRYO/cryo/#overview","title":"Overview","text":"<ul> <li>Simulated CMOS circuit operation down to 10K using cryogenic compact model.</li> <li>Implemented a 5-bit flash ADC using cryogenic modeled PDK, fabricated in 40-nm CMOS.</li> <li>Cryogenic circuit test and evaluation using liquid helium dewar.</li> </ul>"},{"location":"Projects/MRAM/dbo/","title":"Dynamic bias optimization for MRAM","text":"<p>Jun. 2022 - Present, in ShanghaiTech University.</p>"},{"location":"Projects/MRAM/dbo/#overview","title":"Overview","text":"<ul> <li>Quantified the optimal read bias voltage of MRAM cell, in reference with measured results.</li> <li>Designed a dynamic bias optimization circuit (DBO) that can track the optimal read bias voltage in background, with respect to a wide range of process variation and thermal conditions.</li> <li>Simulated the proposed DBO with 1-Mb MRAM array, using 28-nm PDK and Verilog-A MRAM model.</li> </ul>"},{"location":"Projects/MRAM/dbo/#optimal-bias-voltage-in-mram","title":"Optimal bias voltage in MRAM","text":""},{"location":"Projects/MRAM/dbo/#dynamic-bias-optimizer","title":"Dynamic bias optimizer","text":""},{"location":"Projects/MRAM/dbo/#1-mb-mram-simulation","title":"1-Mb MRAM simulation","text":""},{"location":"Projects/MRAM/dbo/#see-also","title":"See also","text":""}]}