[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PackageDpi/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/PackageDpi/dut.sv:1:1: No timescale set for "pack".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/PackageDpi/dut.sv:1:1: Compile package "pack".
[INF:CP0302] ${SURELOG_DIR}/tests/PackageDpi/dut.sv:20:1: Compile class "pack::toto".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
class_defn                                             1
design                                                 1
enum_const                                             2
enum_typespec                                          1
function                                               1
int_typespec                                           2
int_var                                                1
io_decl                                                1
logic_net                                              4
package                                                1
ref_typespec                                           6
string_typespec                                        2
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PackageDpi/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PackageDpi/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PackageDpi/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallPackages:
\_package: pack (pack::), file:${SURELOG_DIR}/tests/PackageDpi/dut.sv, line:1:1, endln:27:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:pack
  |vpiFullName:pack::
  |vpiTypedef:
  \_enum_typespec: (pack::uvm_core_state), line:7:1, endln:12:18
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/PackageDpi/dut.sv, line:1:1, endln:27:11
    |vpiName:pack::uvm_core_state
    |vpiInstance:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/PackageDpi/dut.sv, line:1:1, endln:27:11
    |vpiEnumConst:
    \_enum_const: (UVM_CORE_UNINITIALIZED), line:9:1, endln:9:23
      |vpiParent:
      \_enum_typespec: (pack::uvm_core_state), line:7:1, endln:12:18
      |vpiName:UVM_CORE_UNINITIALIZED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (UVM_CORE_PRE_INIT), line:10:1, endln:10:18
      |vpiParent:
      \_enum_typespec: (pack::uvm_core_state), line:7:1, endln:12:18
      |vpiName:UVM_CORE_PRE_INIT
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
  |vpiDefName:pack
  |vpiClassDefn:
  \_class_defn: (pack::toto), file:${SURELOG_DIR}/tests/PackageDpi/dut.sv, line:20:1, endln:22:9
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/PackageDpi/dut.sv, line:1:1, endln:27:11
    |vpiName:toto
    |vpiFullName:pack::toto
  |vpiTaskFunc:
  \_function: (pack::uvm_hdl_check_path), line:3:1, endln:3:69
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/PackageDpi/dut.sv, line:1:1, endln:27:11
    |vpiName:uvm_hdl_check_path
    |vpiFullName:pack::uvm_hdl_check_path
    |vpiAccessType:4
    |vpiVisibility:1
    |vpiDPIContext:1
    |vpiDPICStr:2
    |vpiReturn:
    \_int_var: (pack::uvm_hdl_check_path), line:3:33, endln:3:36
      |vpiParent:
      \_function: (pack::uvm_hdl_check_path), line:3:1, endln:3:69
      |vpiTypespec:
      \_ref_typespec: (pack::uvm_hdl_check_path)
        |vpiParent:
        \_int_var: (pack::uvm_hdl_check_path), line:3:33, endln:3:36
        |vpiFullName:pack::uvm_hdl_check_path
        |vpiActual:
        \_int_typespec: , line:3:33, endln:3:36
      |vpiFullName:pack::uvm_hdl_check_path
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (path), line:3:63, endln:3:67
      |vpiParent:
      \_function: (pack::uvm_hdl_check_path), line:3:1, endln:3:69
      |vpiDirection:1
      |vpiName:path
      |vpiTypedef:
      \_ref_typespec: (pack::uvm_hdl_check_path::path)
        |vpiParent:
        \_io_decl: (path), line:3:63, endln:3:67
        |vpiFullName:pack::uvm_hdl_check_path::path
        |vpiActual:
        \_string_typespec: , line:3:56, endln:3:62
    |vpiInstance:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/PackageDpi/dut.sv, line:1:1, endln:27:11
  |vpiNet:
  \_logic_net: (pack::uvm_aa_string_key), line:5:8, endln:5:25
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/PackageDpi/dut.sv, line:1:1, endln:27:11
    |vpiTypespec:
    \_ref_typespec: (pack::uvm_aa_string_key)
      |vpiParent:
      \_logic_net: (pack::uvm_aa_string_key), line:5:8, endln:5:25
      |vpiFullName:pack::uvm_aa_string_key
      |vpiActual:
      \_string_typespec: , line:5:1, endln:5:7
    |vpiName:uvm_aa_string_key
    |vpiFullName:pack::uvm_aa_string_key
  |vpiNet:
  \_logic_net: (pack::m_uvm_core_state), line:14:16, endln:14:32
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/PackageDpi/dut.sv, line:1:1, endln:27:11
    |vpiTypespec:
    \_ref_typespec: (pack::m_uvm_core_state)
      |vpiParent:
      \_logic_net: (pack::m_uvm_core_state), line:14:16, endln:14:32
      |vpiFullName:pack::m_uvm_core_state
      |vpiActual:
      \_enum_typespec: (pack::uvm_core_state), line:7:1, endln:12:18
    |vpiName:m_uvm_core_state
    |vpiFullName:pack::m_uvm_core_state
  |vpiNet:
  \_logic_net: (pack::uvm_deferred_init), line:17:20, endln:17:37
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/PackageDpi/dut.sv, line:1:1, endln:27:11
    |vpiTypespec:
    \_ref_typespec: (pack::uvm_deferred_init)
      |vpiParent:
      \_logic_net: (pack::uvm_deferred_init), line:17:20, endln:17:37
      |vpiFullName:pack::uvm_deferred_init
      |vpiActual:
      \_unsupported_typespec: (uvm_object_wrapper), line:17:1, endln:17:40
    |vpiName:uvm_deferred_init
    |vpiFullName:pack::uvm_deferred_init
  |vpiNet:
  \_logic_net: (pack::DO_NOT_CATCH_2), line:24:18, endln:24:32
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/PackageDpi/dut.sv, line:1:1, endln:27:11
    |vpiTypespec:
    \_ref_typespec: (pack::DO_NOT_CATCH_2)
      |vpiParent:
      \_logic_net: (pack::DO_NOT_CATCH_2), line:24:18, endln:24:32
      |vpiFullName:pack::DO_NOT_CATCH_2
      |vpiActual:
      \_int_typespec: , line:24:14, endln:24:40
    |vpiName:DO_NOT_CATCH_2
    |vpiFullName:pack::DO_NOT_CATCH_2
\_weaklyReferenced:
\_int_typespec: , line:3:33, endln:3:36
  |vpiInstance:
  \_package: pack (pack::), file:${SURELOG_DIR}/tests/PackageDpi/dut.sv, line:1:1, endln:27:11
  |vpiSigned:1
\_string_typespec: , line:3:56, endln:3:62
  |vpiInstance:
  \_package: pack (pack::), file:${SURELOG_DIR}/tests/PackageDpi/dut.sv, line:1:1, endln:27:11
\_string_typespec: , line:5:1, endln:5:7
  |vpiInstance:
  \_package: pack (pack::), file:${SURELOG_DIR}/tests/PackageDpi/dut.sv, line:1:1, endln:27:11
\_unsupported_typespec: (uvm_object_wrapper), line:17:1, endln:17:40
  |vpiName:uvm_object_wrapper
  |vpiInstance:
  \_package: pack (pack::), file:${SURELOG_DIR}/tests/PackageDpi/dut.sv, line:1:1, endln:27:11
\_int_typespec: , line:24:14, endln:24:40
  |vpiInstance:
  \_package: pack (pack::), file:${SURELOG_DIR}/tests/PackageDpi/dut.sv, line:1:1, endln:27:11
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

============================== Begin Linting Results ==============================
[LINT]: ${SURELOG_DIR}/tests/PackageDpi/dut.sv:20:1: Non synthesizable construct, toto
============================== End Linting Results ==============================

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/PackageDpi/dut.sv | ${SURELOG_DIR}/build/regression/PackageDpi/roundtrip/dut_000.sv | 5 | 27 |
============================== End RoundTrip Results ==============================
