DP_LINK_BW_SET,VAR_0
DP_LINK_CONFIGURATION_SIZE,VAR_1
DP_LINK_SCRAMBLING_DISABLE,VAR_2
DP_LINK_STATUS_SIZE,VAR_3
DP_PORT_EN,VAR_4
DP_TRAINING_PATTERN_1,VAR_5
DP_TRAIN_MAX_SWING_REACHED,VAR_6
DP_TRAIN_VOLTAGE_SWING_MASK,VAR_7
DRM_DEBUG_KMS,FUNC_0
DRM_ERROR,FUNC_1
HAS_DDI,FUNC_2
dp_to_dig_port,FUNC_3
drm_dp_clock_recovery_ok,FUNC_4
drm_dp_link_train_clock_recovery_delay,FUNC_5
intel_ddi_prepare_link_retrain,FUNC_6
intel_dp_aux_native_write,FUNC_7
intel_dp_get_link_status,FUNC_8
intel_dp_set_link_train,FUNC_9
intel_dp_set_signal_levels,FUNC_10
intel_get_adjust_train,FUNC_11
memset,FUNC_12
intel_dp_start_link_train,FUNC_13
intel_dp,VAR_8
encoder,VAR_9
dev,VAR_10
i,VAR_11
voltage,VAR_12
clock_recovery,VAR_13
voltage_tries,VAR_14
loop_tries,VAR_15
DP,VAR_16
link_status,VAR_17
