{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 00:05:14 2016 " "Info: Processing started: Wed Jun 15 00:05:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 111 -c 111 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 111 -c 111 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "111.bdf" "" { Schematic "D:/苞力/Quartus2 project/111/111.bdf" { { 368 928 1096 384 "CLK" "" } } } } { "d:/program files/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 7476:inst\|8 7476:inst\|8 500.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 500.0 MHz between source register \"7476:inst\|8\" and destination register \"7476:inst\|8\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7476:inst\|8 1 REG LCFF_X26_Y26_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y26_N21; Fanout = 4; REG Node = '7476:inst\|8'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7476:inst|8 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns 7476:inst\|8~3 2 COMB LCCOMB_X26_Y26_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X26_Y26_N20; Fanout = 1; COMB Node = '7476:inst\|8~3'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { 7476:inst|8 7476:inst|8~3 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns 7476:inst\|8 3 REG LCFF_X26_Y26_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X26_Y26_N21; Fanout = 4; REG Node = '7476:inst\|8'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { 7476:inst|8~3 7476:inst|8 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { 7476:inst|8 7476:inst|8~3 7476:inst|8 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { 7476:inst|8 {} 7476:inst|8~3 {} 7476:inst|8 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.498 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "111.bdf" "" { Schematic "D:/苞力/Quartus2 project/111/111.bdf" { { 368 928 1096 384 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'CLK~clkctrl'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "111.bdf" "" { Schematic "D:/苞力/Quartus2 project/111/111.bdf" { { 368 928 1096 384 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.618 ns) 2.498 ns 7476:inst\|8 3 REG LCFF_X26_Y26_N21 4 " "Info: 3: + IC(0.683 ns) + CELL(0.618 ns) = 2.498 ns; Loc. = LCFF_X26_Y26_N21; Fanout = 4; REG Node = '7476:inst\|8'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { CLK~clkctrl 7476:inst|8 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.93 % ) " "Info: Total cell delay = 1.472 ns ( 58.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 41.07 % ) " "Info: Total interconnect delay = 1.026 ns ( 41.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|8 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|8 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.498 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "111.bdf" "" { Schematic "D:/苞力/Quartus2 project/111/111.bdf" { { 368 928 1096 384 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'CLK~clkctrl'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "111.bdf" "" { Schematic "D:/苞力/Quartus2 project/111/111.bdf" { { 368 928 1096 384 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.618 ns) 2.498 ns 7476:inst\|8 3 REG LCFF_X26_Y26_N21 4 " "Info: 3: + IC(0.683 ns) + CELL(0.618 ns) = 2.498 ns; Loc. = LCFF_X26_Y26_N21; Fanout = 4; REG Node = '7476:inst\|8'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { CLK~clkctrl 7476:inst|8 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.93 % ) " "Info: Total cell delay = 1.472 ns ( 58.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 41.07 % ) " "Info: Total interconnect delay = 1.026 ns ( 41.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|8 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|8 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|8 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|8 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|8 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { 7476:inst|8 7476:inst|8~3 7476:inst|8 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { 7476:inst|8 {} 7476:inst|8~3 {} 7476:inst|8 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|8 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|8 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|8 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7476:inst|8 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { 7476:inst|8 {} } {  } {  } "" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "7476:inst\|8 x CLK 2.909 ns register " "Info: tsu for register \"7476:inst\|8\" (data pin = \"x\", clock pin = \"CLK\") is 2.909 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.317 ns + Longest pin register " "Info: + Longest pin to register delay is 5.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns x 1 PIN PIN_C1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_C1; Fanout = 4; PIN Node = 'x'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x } "NODE_NAME" } } { "111.bdf" "" { Schematic "D:/苞力/Quartus2 project/111/111.bdf" { { 184 608 776 200 "x" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.966 ns) + CELL(0.366 ns) 5.162 ns 7476:inst\|8~3 2 COMB LCCOMB_X26_Y26_N20 1 " "Info: 2: + IC(3.966 ns) + CELL(0.366 ns) = 5.162 ns; Loc. = LCCOMB_X26_Y26_N20; Fanout = 1; COMB Node = '7476:inst\|8~3'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.332 ns" { x 7476:inst|8~3 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.317 ns 7476:inst\|8 3 REG LCFF_X26_Y26_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.317 ns; Loc. = LCFF_X26_Y26_N21; Fanout = 4; REG Node = '7476:inst\|8'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { 7476:inst|8~3 7476:inst|8 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.351 ns ( 25.41 % ) " "Info: Total cell delay = 1.351 ns ( 25.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.966 ns ( 74.59 % ) " "Info: Total interconnect delay = 3.966 ns ( 74.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.317 ns" { x 7476:inst|8~3 7476:inst|8 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "5.317 ns" { x {} x~combout {} 7476:inst|8~3 {} 7476:inst|8 {} } { 0.000ns 0.000ns 3.966ns 0.000ns } { 0.000ns 0.830ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.498 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "111.bdf" "" { Schematic "D:/苞力/Quartus2 project/111/111.bdf" { { 368 928 1096 384 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'CLK~clkctrl'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "111.bdf" "" { Schematic "D:/苞力/Quartus2 project/111/111.bdf" { { 368 928 1096 384 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.618 ns) 2.498 ns 7476:inst\|8 3 REG LCFF_X26_Y26_N21 4 " "Info: 3: + IC(0.683 ns) + CELL(0.618 ns) = 2.498 ns; Loc. = LCFF_X26_Y26_N21; Fanout = 4; REG Node = '7476:inst\|8'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { CLK~clkctrl 7476:inst|8 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.93 % ) " "Info: Total cell delay = 1.472 ns ( 58.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 41.07 % ) " "Info: Total interconnect delay = 1.026 ns ( 41.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|8 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|8 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.317 ns" { x 7476:inst|8~3 7476:inst|8 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "5.317 ns" { x {} x~combout {} 7476:inst|8~3 {} 7476:inst|8 {} } { 0.000ns 0.000ns 3.966ns 0.000ns } { 0.000ns 0.830ns 0.366ns 0.155ns } "" } } { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|8 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|8 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Y 7476:inst\|7~DUPLICATE 5.928 ns register " "Info: tco from clock \"CLK\" to destination pin \"Y\" through register \"7476:inst\|7~DUPLICATE\" is 5.928 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.498 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "111.bdf" "" { Schematic "D:/苞力/Quartus2 project/111/111.bdf" { { 368 928 1096 384 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'CLK~clkctrl'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "111.bdf" "" { Schematic "D:/苞力/Quartus2 project/111/111.bdf" { { 368 928 1096 384 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.618 ns) 2.498 ns 7476:inst\|7~DUPLICATE 3 REG LCFF_X26_Y26_N3 2 " "Info: 3: + IC(0.683 ns) + CELL(0.618 ns) = 2.498 ns; Loc. = LCFF_X26_Y26_N3; Fanout = 2; REG Node = '7476:inst\|7~DUPLICATE'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { CLK~clkctrl 7476:inst|7~DUPLICATE } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.93 % ) " "Info: Total cell delay = 1.472 ns ( 58.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 41.07 % ) " "Info: Total interconnect delay = 1.026 ns ( 41.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|7~DUPLICATE } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|7~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.336 ns + Longest register pin " "Info: + Longest register to pin delay is 3.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7476:inst\|7~DUPLICATE 1 REG LCFF_X26_Y26_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y26_N3; Fanout = 2; REG Node = '7476:inst\|7~DUPLICATE'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7476:inst|7~DUPLICATE } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.346 ns) 0.752 ns inst12 2 COMB LCCOMB_X26_Y26_N22 1 " "Info: 2: + IC(0.406 ns) + CELL(0.346 ns) = 0.752 ns; Loc. = LCCOMB_X26_Y26_N22; Fanout = 1; COMB Node = 'inst12'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { 7476:inst|7~DUPLICATE inst12 } "NODE_NAME" } } { "111.bdf" "" { Schematic "D:/苞力/Quartus2 project/111/111.bdf" { { 304 1352 1416 352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(2.046 ns) 3.336 ns Y 3 PIN PIN_C9 0 " "Info: 3: + IC(0.538 ns) + CELL(2.046 ns) = 3.336 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'Y'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { inst12 Y } "NODE_NAME" } } { "111.bdf" "" { Schematic "D:/苞力/Quartus2 project/111/111.bdf" { { 320 1432 1608 336 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.392 ns ( 71.70 % ) " "Info: Total cell delay = 2.392 ns ( 71.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.944 ns ( 28.30 % ) " "Info: Total interconnect delay = 0.944 ns ( 28.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.336 ns" { 7476:inst|7~DUPLICATE inst12 Y } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "3.336 ns" { 7476:inst|7~DUPLICATE {} inst12 {} Y {} } { 0.000ns 0.406ns 0.538ns } { 0.000ns 0.346ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|7~DUPLICATE } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|7~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.336 ns" { 7476:inst|7~DUPLICATE inst12 Y } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "3.336 ns" { 7476:inst|7~DUPLICATE {} inst12 {} Y {} } { 0.000ns 0.406ns 0.538ns } { 0.000ns 0.346ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "x Y 7.746 ns Longest " "Info: Longest tpd from source pin \"x\" to destination pin \"Y\" is 7.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns x 1 PIN PIN_C1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_C1; Fanout = 4; PIN Node = 'x'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x } "NODE_NAME" } } { "111.bdf" "" { Schematic "D:/苞力/Quartus2 project/111/111.bdf" { { 184 608 776 200 "x" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.966 ns) + CELL(0.366 ns) 5.162 ns inst12 2 COMB LCCOMB_X26_Y26_N22 1 " "Info: 2: + IC(3.966 ns) + CELL(0.366 ns) = 5.162 ns; Loc. = LCCOMB_X26_Y26_N22; Fanout = 1; COMB Node = 'inst12'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.332 ns" { x inst12 } "NODE_NAME" } } { "111.bdf" "" { Schematic "D:/苞力/Quartus2 project/111/111.bdf" { { 304 1352 1416 352 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(2.046 ns) 7.746 ns Y 3 PIN PIN_C9 0 " "Info: 3: + IC(0.538 ns) + CELL(2.046 ns) = 7.746 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'Y'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { inst12 Y } "NODE_NAME" } } { "111.bdf" "" { Schematic "D:/苞力/Quartus2 project/111/111.bdf" { { 320 1432 1608 336 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.242 ns ( 41.85 % ) " "Info: Total cell delay = 3.242 ns ( 41.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.504 ns ( 58.15 % ) " "Info: Total interconnect delay = 4.504 ns ( 58.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "7.746 ns" { x inst12 Y } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "7.746 ns" { x {} x~combout {} inst12 {} Y {} } { 0.000ns 0.000ns 3.966ns 0.538ns } { 0.000ns 0.830ns 0.366ns 2.046ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "7476:inst\|7 x CLK -2.550 ns register " "Info: th for register \"7476:inst\|7\" (data pin = \"x\", clock pin = \"CLK\") is -2.550 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.498 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "111.bdf" "" { Schematic "D:/苞力/Quartus2 project/111/111.bdf" { { 368 928 1096 384 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'CLK~clkctrl'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "111.bdf" "" { Schematic "D:/苞力/Quartus2 project/111/111.bdf" { { 368 928 1096 384 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.618 ns) 2.498 ns 7476:inst\|7 3 REG LCFF_X26_Y26_N1 2 " "Info: 3: + IC(0.683 ns) + CELL(0.618 ns) = 2.498 ns; Loc. = LCFF_X26_Y26_N1; Fanout = 2; REG Node = '7476:inst\|7'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { CLK~clkctrl 7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.93 % ) " "Info: Total cell delay = 1.472 ns ( 58.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 41.07 % ) " "Info: Total interconnect delay = 1.026 ns ( 41.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|7 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|7 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.197 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns x 1 PIN PIN_C1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_C1; Fanout = 4; PIN Node = 'x'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x } "NODE_NAME" } } { "111.bdf" "" { Schematic "D:/苞力/Quartus2 project/111/111.bdf" { { 184 608 776 200 "x" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.940 ns) + CELL(0.272 ns) 5.042 ns 7476:inst\|7~3 2 COMB LCCOMB_X26_Y26_N0 1 " "Info: 2: + IC(3.940 ns) + CELL(0.272 ns) = 5.042 ns; Loc. = LCCOMB_X26_Y26_N0; Fanout = 1; COMB Node = '7476:inst\|7~3'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.212 ns" { x 7476:inst|7~3 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.197 ns 7476:inst\|7 3 REG LCFF_X26_Y26_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.197 ns; Loc. = LCFF_X26_Y26_N1; Fanout = 2; REG Node = '7476:inst\|7'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { 7476:inst|7~3 7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.257 ns ( 24.19 % ) " "Info: Total cell delay = 1.257 ns ( 24.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.940 ns ( 75.81 % ) " "Info: Total interconnect delay = 3.940 ns ( 75.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.197 ns" { x 7476:inst|7~3 7476:inst|7 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "5.197 ns" { x {} x~combout {} 7476:inst|7~3 {} 7476:inst|7 {} } { 0.000ns 0.000ns 3.940ns 0.000ns } { 0.000ns 0.830ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|7 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|7 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.197 ns" { x 7476:inst|7~3 7476:inst|7 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "5.197 ns" { x {} x~combout {} 7476:inst|7~3 {} 7476:inst|7 {} } { 0.000ns 0.000ns 3.940ns 0.000ns } { 0.000ns 0.830ns 0.272ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 00:05:14 2016 " "Info: Processing ended: Wed Jun 15 00:05:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
