{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79934,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79967,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000660639,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000550333,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000208492,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000550333,
	"finish__design__instance__count__class:antenna_cell": 1,
	"finish__design__instance__area__class:antenna_cell": 2.5024,
	"finish__design__instance__count__class:buffer": 135,
	"finish__design__instance__area__class:buffer": 923.386,
	"finish__design__instance__count__class:clock_buffer": 20,
	"finish__design__instance__area__class:clock_buffer": 446.678,
	"finish__design__instance__count__class:timing_repair_buffer": 107,
	"finish__design__instance__area__class:timing_repair_buffer": 610.586,
	"finish__design__instance__count__class:inverter": 141,
	"finish__design__instance__area__class:inverter": 550.528,
	"finish__design__instance__count__class:clock_inverter": 12,
	"finish__design__instance__area__class:clock_inverter": 132.627,
	"finish__design__instance__count__class:sequential_cell": 169,
	"finish__design__instance__area__class:sequential_cell": 4429.25,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1518,
	"finish__design__instance__area__class:multi_input_combinational_cell": 12145.4,
	"finish__design__instance__count": 2103,
	"finish__design__instance__area": 19241,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.590131,
	"finish__clock__skew__setup": 0.0159699,
	"finish__clock__skew__hold": 0.0159699,
	"finish__timing__drv__max_slew_limit": 0.556795,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.828485,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 32,
	"finish__power__internal__total": 0.00394151,
	"finish__power__switching__total": 0.00320858,
	"finish__power__leakage__total": 8.56167e-09,
	"finish__power__total": 0.00715009,
	"finish__design__io": 104,
	"finish__design__die__area": 29530.7,
	"finish__design__core__area": 28086.9,
	"finish__design__instance__count": 2481,
	"finish__design__instance__area": 19713.9,
	"finish__design__instance__count__stdcell": 2481,
	"finish__design__instance__area__stdcell": 19713.9,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.701889,
	"finish__design__instance__utilization__stdcell": 0.701889,
	"finish__design__rows": 61,
	"finish__design__rows:unithd": 61,
	"finish__design__sites": 22448,
	"finish__design__sites:unithd": 22448,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}