<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Duncan/git/ForthCPU/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/register.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/register_file.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/register_file_testbench.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/instruction_decode.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/forth_cpu.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/forth_cpu_testbench.v'
INFO - C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v(2,8-2,18) (VERI-1018) compiling module 'multiplier'
INFO - C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v(2,1-9,10) (VERI-9000) elaborating module 'multiplier'
INFO - C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v(1,8-1,17) (VERI-1018) compiling module 'registers'
INFO - C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v(1,1-30,10) (VERI-9000) elaborating module 'registers'
INFO - C:/Users/Duncan/git/ForthCPU/register_file_testbench.v(4,8-4,31) (VERI-1018) compiling module 'register_file_testbench'
INFO - C:/Users/Duncan/git/ForthCPU/register_file_testbench.v(4,1-93,10) (VERI-9000) elaborating module 'register_file_testbench'
INFO - C:/Users/Duncan/git/ForthCPU/register_file.v(1,1-73,10) (VERI-9000) elaborating module 'register_file_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_3'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_4'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_5'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_6'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_7'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_8'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_9'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_10'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_11'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_12'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_13'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_14'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_15'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_16'
INFO - C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v(3,8-3,37) (VERI-1018) compiling module 'instruction_decoder_testbench'
INFO - C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v(3,1-119,10) (VERI-9000) elaborating module 'instruction_decoder_testbench'
INFO - C:/Users/Duncan/git/ForthCPU/instruction_decode.v(25,1-201,10) (VERI-9000) elaborating module 'instruction_decode_uniq_1'
WARNING - C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v(59,11-59,18) (VERI-1330) actual bit length 3 differs from formal bit length 2 for port 'SOURCEX'
INFO - C:/Users/Duncan/git/ForthCPU/forth_cpu_testbench.v(3,8-3,27) (VERI-1018) compiling module 'forth_cpu_testbench'
INFO - C:/Users/Duncan/git/ForthCPU/forth_cpu_testbench.v(3,1-224,10) (VERI-9000) elaborating module 'forth_cpu_testbench'
INFO - C:/Users/Duncan/git/ForthCPU/forth_cpu.v(5,1-121,10) (VERI-9000) elaborating module 'forth_cpu_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/instruction_decode.v(25,1-201,10) (VERI-9000) elaborating module 'instruction_decode_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v(6,1-63,10) (VERI-9000) elaborating module 'data_sources_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v(1,1-122,10) (VERI-9000) elaborating module 'alu_uniq_1'
INFO - C:/Users/Duncan/git/ForthCPU/register_file.v(1,1-73,10) (VERI-9000) elaborating module 'register_file_uniq_2'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_17'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_18'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_19'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_20'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_21'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_22'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_23'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_24'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_25'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_26'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_27'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_28'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_29'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_30'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_31'
INFO - C:/Users/Duncan/git/ForthCPU/register.v(5,1-51,10) (VERI-9000) elaborating module 'register_uniq_32'
WARNING - C:/Users/Duncan/git/ForthCPU/forth_cpu.v(52,1-71,3) (VERI-1927) port 'GPX' remains unconnected for this instance
Done: design load finished with (0) errors, and (2) warnings

</PRE></BODY></HTML>