verilog work "FSM_mealy2.v"
