# VHDL_MAXDIFF
![Uploading Datapath.drawio (3).pngâ€¦]()

## Interface I/O
![image](https://github.com/VuTuanAnh-1368/VHDL_MAXDIFF/assets/92041804/3b67f3eb-bafd-47fa-beb0-67e184c5c19f)

## Datapath for this project
![image](https://github.com/VuTuanAnh-1368/VHDL_MAXDIFF/assets/92041804/8040420c-f51d-4c83-b049-9a545587a242)

## Image
Visit link: https://drive.google.com/file/d/1PLGZmLhW7B_eOJeQYfWgeIgCTR_lm7ov/view

## Setting and Run
- > Install : ModelSim - Intel FPGA Starter Edition Model Technology ModelSim - Intel FPGA Edition vsim 2020.1 (Quartus Prime 20.1
- > Run: Run simulation test bench files
