Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 15 03:40:15 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   174 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           14 |
| No           | No                    | Yes                    |               9 |            2 |
| No           | Yes                   | No                     |             120 |           37 |
| Yes          | No                    | No                     |               5 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             258 |          111 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                             Enable Signal                             |                            Set/Reset Signal                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | sm/D_accel_d                                                          |                                                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | display/D_sclk_d4_out                                                 | reset_cond/D_sclk_q                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | display/D_state_q0                                                    | reset_cond/Q[0]                                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | sm/D_accel_d                                                          | sm/D_accel_q[3]_i_1_n_0                                                |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | display/D_rgb_data_1_d                                                | reset_cond/Q[0]                                                        |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | display/D_rgb_data_0_d                                                | reset_cond/Q[0]                                                        |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | sm/D_accel_timer_d                                                    |                                                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                       | sm/AS[0]                                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | forLoop_idx_0_546415067[0].cond_butt_dirs/E[0]                        | reset_cond/Q[0]                                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | sr1/ram/M_ram_write_enable                                            |                                                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | sr2/ram/M_ram_write_enable                                            |                                                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | sr3/ram/M_ram_write_enable                                            |                                                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                       | reset_cond/M_reset_cond_in                                             |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | sm/D_states_q[0]_i_1_n_0                                              | reset_cond/Q[0]                                                        |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG | display/D_pixel_idx_q[10]_i_1_n_0                                     | reset_cond/Q[0]                                                        |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG |                                                                       | reset_cond/SR[0]                                                       |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG | L_reg/D_registers_d                                                   | reset_cond/Q[0]                                                        |                7 |             13 |         1.86 |
|  clk_IBUF_BUFG | sm/D_registers_d_reg[5]_i_1_0[0]                                      | reset_cond/Q[0]                                                        |                6 |             13 |         2.17 |
|  clk_IBUF_BUFG | sm/D_registers_d_reg[5]_i_1_1[0]                                      | reset_cond/Q[0]                                                        |                7 |             13 |         1.86 |
|  clk_IBUF_BUFG | sm/D_registers_d_reg[5]_i_2_0[0]                                      | reset_cond/Q[0]                                                        |               11 |             13 |         1.18 |
|  clk_IBUF_BUFG | sm/E[0]                                                               | reset_cond/Q[0]                                                        |                7 |             13 |         1.86 |
|  clk_IBUF_BUFG | L_reg/D_registers_d_reg[2]__0_n_0                                     | reset_cond/Q[0]                                                        |                9 |             13 |         1.44 |
|  clk_IBUF_BUFG | L_reg/D_registers_d_reg_n_0_[2]                                       | reset_cond/Q[0]                                                        |                6 |             13 |         2.17 |
|  clk_IBUF_BUFG | L_reg/D_registers_d_reg_n_0_[5]                                       | reset_cond/Q[0]                                                        |                8 |             13 |         1.62 |
|  clk_IBUF_BUFG | cond_butt_next_play/sel                                               | cond_butt_next_play/sync/clear                                         |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | forLoop_idx_0_2030978835[0].cond_butt_sel_desel/D_ctr_q[0]_i_2__1_n_0 | forLoop_idx_0_2030978835[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | forLoop_idx_0_2030978835[1].cond_butt_sel_desel/D_ctr_q[0]_i_2__0_n_0 | forLoop_idx_0_2030978835[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | forLoop_idx_0_546415067[0].cond_butt_dirs/D_ctr_q[0]_i_2__2_n_0       | forLoop_idx_0_546415067[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_0       |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | forLoop_idx_0_546415067[1].cond_butt_dirs/D_ctr_q[0]_i_2__3_n_0       | forLoop_idx_0_546415067[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_0       |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | forLoop_idx_0_546415067[2].cond_butt_dirs/D_ctr_q[0]_i_2__4_n_0       | forLoop_idx_0_546415067[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_0       |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | forLoop_idx_0_546415067[3].cond_butt_dirs/D_ctr_q[0]_i_2__5_n_0       | forLoop_idx_0_546415067[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_0       |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                                                       | bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0                                  |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                                       | aseg_driver/ctr/D_ctr_q[0]_i_1__6_n_0                                  |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                                       | reset_cond/D_stage_q_reg[3]_0[0]                                       |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG |                                                                       | timerseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0                              |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                                       |                                                                        |               14 |             34 |         2.43 |
|  clk_IBUF_BUFG |                                                                       | reset_cond/Q[0]                                                        |               12 |             36 |         3.00 |
+----------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+


