#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb8615000c0 .scope module, "rom_tb" "rom_tb" 2 5;
 .timescale 0 0;
v0x7fb86152a150_0 .var "address", 7 0;
v0x7fb86152a1e0_0 .net "data", 7 0, L_0x7fb86152a860;  1 drivers
v0x7fb86152a270_0 .var/i "fail", 31 0;
v0x7fb86152a320_0 .var/i "i", 31 0;
v0x7fb86152a3d0_0 .var/i "pass", 31 0;
v0x7fb86152a4c0_0 .var "write", 0 0;
v0x7fb86152a550_0 .var "write_data", 7 0;
S_0x7fb861519ea0 .scope module, "dut" "ram" 2 15, 3 4 0, S_0x7fb8615000c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /OUTPUT 8 "data"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 8 "write_data"
L_0x7fb86152a860 .functor BUFZ 8, L_0x7fb86152a600, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fb861502cc0_0 .net *"_s0", 7 0, L_0x7fb86152a600;  1 drivers
v0x7fb861529ae0_0 .net *"_s2", 9 0, L_0x7fb86152a6e0;  1 drivers
L_0x10ccc3008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb861529b90_0 .net *"_s5", 1 0, L_0x10ccc3008;  1 drivers
v0x7fb861529c50_0 .net "address", 7 0, v0x7fb86152a150_0;  1 drivers
v0x7fb861529d00_0 .net "data", 7 0, L_0x7fb86152a860;  alias, 1 drivers
v0x7fb861529df0_0 .var/i "i", 31 0;
v0x7fb861529ea0 .array "internal", 256 0, 7 0;
v0x7fb861529f40_0 .net "write", 0 0, v0x7fb86152a4c0_0;  1 drivers
v0x7fb861529fe0_0 .net "write_data", 7 0, v0x7fb86152a550_0;  1 drivers
E_0x7fb861519b80 .event edge, v0x7fb861529fe0_0, v0x7fb861529f40_0, v0x7fb861529c50_0;
L_0x7fb86152a600 .array/port v0x7fb861529ea0, L_0x7fb86152a6e0;
L_0x7fb86152a6e0 .concat [ 8 2 0 0], v0x7fb86152a150_0, L_0x10ccc3008;
    .scope S_0x7fb861519ea0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb861529df0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fb861519ea0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb861529df0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fb861529df0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fb861529df0_0;
    %store/vec4a v0x7fb861529ea0, 4, 0;
    %load/vec4 v0x7fb861529df0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb861529df0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x7fb861519ea0;
T_2 ;
    %wait E_0x7fb861519b80;
    %load/vec4 v0x7fb861529f40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 6;
    %load/vec4 v0x7fb861529fe0_0;
    %load/vec4 v0x7fb861529c50_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fb861529ea0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb8615000c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb86152a4c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb86152a320_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x7fb8615000c0;
T_4 ;
    %vpi_call 2 26 "$display", "Starting test suite: ram_tb" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb86152a3d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb86152a270_0, 0, 32;
    %vpi_call 2 30 "$display", "  Printing contents of RAM..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb86152a320_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7fb86152a320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x7fb86152a320_0;
    %pad/s 8;
    %store/vec4 v0x7fb86152a150_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x7fb86152a320_0;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %vpi_call 2 37 "$write", "\012   %0h\011", v0x7fb86152a150_0 {0 0 0};
T_4.2 ;
    %vpi_call 2 40 "$write", " %h", v0x7fb86152a1e0_0 {0 0 0};
    %load/vec4 v0x7fb86152a320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb86152a320_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 43 "$write", "\012" {0 0 0};
    %vpi_call 2 45 "$display", "  Done printing, assuming pass." {0 0 0};
    %load/vec4 v0x7fb86152a3d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb86152a3d0_0, 0, 32;
    %vpi_call 2 48 "$display", "  Starting test operations..." {0 0 0};
    %pushi/vec4 160, 0, 8;
    %store/vec4 v0x7fb86152a150_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb86152a4c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fb86152a1e0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_4.4, 6;
    %vpi_call 2 55 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 56 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "Random data is 00", v0x7fb86152a1e0_0, 8'b00000000 {0 0 0};
    %vpi_call 2 57 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fb86152a270_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb86152a270_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %vpi_call 2 60 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 61 "$display", "    PASS: [%s]", "Random data is 00" {0 0 0};
    %vpi_call 2 62 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fb86152a3d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb86152a3d0_0, 0, 32;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb86152a4c0_0, 0, 1;
    %pushi/vec4 190, 0, 8;
    %store/vec4 v0x7fb86152a550_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb86152a4c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fb86152a1e0_0;
    %cmpi/ne 190, 0, 8;
    %jmp/0xz  T_4.6, 6;
    %vpi_call 2 62 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 63 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "Written data", v0x7fb86152a1e0_0, 8'b10111110 {0 0 0};
    %vpi_call 2 64 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fb86152a270_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb86152a270_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %vpi_call 2 67 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 68 "$display", "    PASS: [%s]", "Written data" {0 0 0};
    %vpi_call 2 69 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fb86152a3d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb86152a3d0_0, 0, 32;
T_4.7 ;
    %load/vec4 v0x7fb86152a150_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fb86152a150_0, 0, 8;
    %pushi/vec4 239, 0, 8;
    %store/vec4 v0x7fb86152a550_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb86152a4c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb86152a4c0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fb86152a1e0_0;
    %cmpi/ne 239, 0, 8;
    %jmp/0xz  T_4.8, 6;
    %vpi_call 2 70 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 71 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "Written more data", v0x7fb86152a1e0_0, 8'b11101111 {0 0 0};
    %vpi_call 2 72 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fb86152a270_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb86152a270_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %vpi_call 2 75 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 76 "$display", "    PASS: [%s]", "Written more data" {0 0 0};
    %vpi_call 2 77 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fb86152a3d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb86152a3d0_0, 0, 32;
T_4.9 ;
    %load/vec4 v0x7fb86152a150_0;
    %subi 1, 0, 8;
    %store/vec4 v0x7fb86152a150_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x7fb86152a1e0_0;
    %cmpi/ne 190, 0, 8;
    %jmp/0xz  T_4.10, 6;
    %vpi_call 2 74 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 75 "$display", "X   FAIL: [%s] Got: %b, Expected: %b", "First one is intact", v0x7fb86152a1e0_0, 8'b10111110 {0 0 0};
    %vpi_call 2 76 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fb86152a270_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb86152a270_0, 0, 32;
    %jmp T_4.11;
T_4.10 ;
    %vpi_call 2 79 "$write", "%c[32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %vpi_call 2 80 "$display", "    PASS: [%s]", "First one is intact" {0 0 0};
    %vpi_call 2 81 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %load/vec4 v0x7fb86152a3d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb86152a3d0_0, 0, 32;
T_4.11 ;
    %vpi_call 2 74 "$display", "  Printing contents of RAM..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb86152a320_0, 0, 32;
T_4.12 ;
    %load/vec4 v0x7fb86152a320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.13, 5;
    %load/vec4 v0x7fb86152a320_0;
    %pad/s 8;
    %store/vec4 v0x7fb86152a150_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x7fb86152a320_0;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.14, 4;
    %vpi_call 2 81 "$write", "\012   %0h\011", v0x7fb86152a150_0 {0 0 0};
T_4.14 ;
    %vpi_call 2 84 "$write", " %h", v0x7fb86152a1e0_0 {0 0 0};
    %load/vec4 v0x7fb86152a320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb86152a320_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %vpi_call 2 87 "$write", "\012" {0 0 0};
    %vpi_call 2 89 "$display", "  Done printing, assuming pass." {0 0 0};
    %load/vec4 v0x7fb86152a3d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb86152a3d0_0, 0, 32;
    %vpi_call 2 93 "$display", "Pass: %0d, Fail: %0d", v0x7fb86152a3d0_0, v0x7fb86152a270_0 {0 0 0};
    %vpi_call 2 94 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ram_tb.v";
    "./../components/ram.v";
