

================================================================
== Vivado HLS Report for 'dut_calc_angle_float_float_s'
================================================================
* Date:           Fri Dec  9 18:10:37 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  118|  118|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    208|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     21|    5316|   8459|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    327|
|Register         |        -|      -|     525|    223|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     21|    5841|   9217|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      9|       5|     17|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U1      |dut_fadd_32ns_32ns_32_5_full_dsp      |        0|      2|  205|  390|
    |dut_fadd_32ns_32ns_32_5_full_dsp_U3      |dut_fadd_32ns_32ns_32_5_full_dsp      |        0|      2|  205|  390|
    |dut_faddfsub_32ns_32ns_32_5_full_dsp_U2  |dut_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fcmp_32ns_32ns_1_1_U13               |dut_fcmp_32ns_32ns_1_1                |        0|      0|   66|  239|
    |dut_fcmp_32ns_32ns_1_1_U14               |dut_fcmp_32ns_32ns_1_1                |        0|      0|   66|  239|
    |dut_fdiv_32ns_32ns_32_16_U9              |dut_fdiv_32ns_32ns_32_16              |        0|      0|  761|  994|
    |dut_fdiv_32ns_32ns_32_16_U10             |dut_fdiv_32ns_32ns_32_16              |        0|      0|  761|  994|
    |dut_fdiv_32ns_32ns_32_16_U11             |dut_fdiv_32ns_32ns_32_16              |        0|      0|  761|  994|
    |dut_fdiv_32ns_32ns_32_16_U12             |dut_fdiv_32ns_32ns_32_16              |        0|      0|  761|  994|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U4       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U5       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U6       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U7       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U8       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |dut_fsqrt_32ns_32ns_32_12_U15            |dut_fsqrt_32ns_32ns_32_12             |        0|      0|  405|  615|
    |dut_fsqrt_32ns_32ns_32_12_U16            |dut_fsqrt_32ns_32ns_32_12             |        0|      0|  405|  615|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                    |                                      |        0|     21| 5316| 8459|
    +-----------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |r_V_1_fu_240_p2        |     +    |      0|  0|   9|           9|           5|
    |r_V_fu_212_p2          |     +    |      0|  0|   9|           9|           5|
    |ap_sig_1172            |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1281            |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1333            |    and   |      0|  0|   1|           1|           1|
    |tmp_13_fu_304_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_16_fu_372_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_19_fu_313_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_23_fu_362_p2       |    and   |      0|  0|   1|           1|           1|
    |grp_fu_162_p2          |   icmp   |      0|  0|   3|           8|           2|
    |notlhs5_fu_278_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs9_fu_344_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notrhs1_fu_350_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs6_fu_284_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs8_fu_268_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_294_p2       |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_i1_fu_252_p2    |   icmp   |      0|  0|   3|           8|           1|
    |notrhs_i_fu_228_p2     |   icmp   |      0|  0|   3|           8|           1|
    |ult3_fu_246_p2         |   icmp   |      0|  0|   3|           9|           9|
    |ult_fu_222_p2          |   icmp   |      0|  0|   3|           9|           9|
    |demorgan5_fu_258_p2    |    or    |      0|  0|   1|           1|           1|
    |demorgan_fu_234_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_11_fu_300_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_14_fu_368_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_17_fu_309_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_21_fu_356_p2       |    or    |      0|  0|   1|           1|           1|
    |grp_fu_100_p0          |  select  |      0|  0|  32|           1|          30|
    |p_1_fu_392_p3          |  select  |      0|  0|  30|           1|          30|
    |p_s_fu_385_p3          |  select  |      0|  0|  30|           1|           1|
    |storemerge1_fu_377_p3  |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 208|         185|         146|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |                             Name                            | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_reg_phiprechg_cosThetaAdiv2_write_assign_reg_56pp0_it118  |  32|          3|   32|         96|
    |ap_reg_phiprechg_sinThetaAdiv2_write_assign_reg_67pp0_it118  |  32|          3|   32|         96|
    |ap_reg_phiprechg_tanThetaAdiv_reg_46pp0_it78                 |  32|          2|   32|         64|
    |cosThetaAdiv2_write_assign_phi_fu_59_p6                      |  32|          2|   32|         64|
    |grp_fu_131_p0                                                |  32|          3|   32|         96|
    |grp_fu_131_p1                                                |  32|          3|   32|         96|
    |grp_fu_140_opcode                                            |   5|          3|    5|         15|
    |grp_fu_140_p0                                                |  32|          3|   32|         96|
    |grp_fu_85_opcode                                             |   2|          3|    2|          6|
    |grp_fu_85_p0                                                 |  32|          3|   32|         96|
    |grp_fu_85_p1                                                 |  32|          3|   32|         96|
    |sinThetaAdiv2_write_assign_phi_fu_71_p6                      |  32|          2|   32|         64|
    +-------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                        | 327|         33|  327|        885|
    +-------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_reg_phiprechg_cosThetaAdiv2_write_assign_reg_56pp0_it118  |  32|   0|   32|          0|
    |ap_reg_phiprechg_sinThetaAdiv2_write_assign_reg_67pp0_it118  |  32|   0|   32|          0|
    |ap_reg_phiprechg_tanThetaAdiv_reg_46pp0_it78                 |  32|   0|   32|          0|
    |cosThetaA_int_reg_512                                        |  32|   0|   32|          0|
    |cosThetaAdiv2_int_reg_546                                    |  32|   0|   32|          0|
    |demorgan5_reg_425                                            |   1|   0|    1|          0|
    |demorgan_reg_421                                             |   1|   0|    1|          0|
    |n_assign_4_reg_536                                           |  32|   0|   32|          0|
    |n_assign_reg_492                                             |  32|   0|   32|          0|
    |notlhs5_reg_444                                              |   1|   0|    1|          0|
    |notlhs7_reg_429                                              |   1|   0|    1|          0|
    |notlhs_reg_459                                               |   1|   0|    1|          0|
    |notrhs6_reg_449                                              |   1|   0|    1|          0|
    |notrhs8_reg_434                                              |   1|   0|    1|          0|
    |notrhs_reg_464                                               |   1|   0|    1|          0|
    |reg_167                                                      |  32|   0|   32|          0|
    |sinThetaA_int_reg_525                                        |  32|   0|   32|          0|
    |tanThetaA_reg_480                                            |  32|   0|   32|          0|
    |tanThetaAdiv_reg_46                                          |  32|   0|   32|          0|
    |tmp_12_reg_469                                               |   1|   0|    1|          0|
    |tmp_13_reg_474                                               |   1|   0|    1|          0|
    |tmp_15_reg_454                                               |   1|   0|    1|          0|
    |tmp_18_reg_439                                               |   1|   0|    1|          0|
    |tmp_23_reg_521                                               |   1|   0|    1|          0|
    |tmp_9_reg_487                                                |  32|   0|   32|          0|
    |tmp_i_i1_reg_541                                             |  32|   0|   32|          0|
    |tmp_i_i_reg_497                                              |  32|   0|   32|          0|
    |tmp_i_reg_502                                                |  32|   0|   32|          0|
    |tmp_s_reg_531                                                |  32|   0|   32|          0|
    |cosThetaAdiv2_int_reg_546                                    |   0|  32|   32|          0|
    |demorgan5_reg_425                                            |   0|   4|    1|          0|
    |demorgan_reg_421                                             |   0|   4|    1|          0|
    |notlhs5_reg_444                                              |   0|   4|    1|          0|
    |notlhs7_reg_429                                              |   0|   2|    1|          0|
    |notrhs6_reg_449                                              |   0|   4|    1|          0|
    |notrhs8_reg_434                                              |   0|   2|    1|          0|
    |sinThetaA_int_reg_525                                        |   0|  32|   32|          0|
    |tanThetaA_reg_480                                            |   0|  64|   32|          0|
    |tanThetaAdiv_reg_46                                          |   0|  64|   32|          0|
    |tmp_13_reg_474                                               |   0|   4|    1|          0|
    |tmp_15_reg_454                                               |   0|   4|    1|          0|
    |tmp_18_reg_439                                               |   0|   2|    1|          0|
    |tmp_23_reg_521                                               |   0|   1|    1|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 525| 223|  663|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------+-----+-----+------------+------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | dut_calc_angle<float, float> | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | dut_calc_angle<float, float> | return value |
|ap_return_0  | out |   32| ap_ctrl_hs | dut_calc_angle<float, float> | return value |
|ap_return_1  | out |   32| ap_ctrl_hs | dut_calc_angle<float, float> | return value |
|ap_ce        |  in |    1| ap_ctrl_hs | dut_calc_angle<float, float> | return value |
|A_r          |  in |   32|   ap_none  |              A_r             |    scalar    |
|A_i          |  in |   32|   ap_none  |              A_i             |    scalar    |
+-------------+-----+-----+------------+------------------------------+--------------+

