
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.098502                       # Number of seconds simulated
sim_ticks                                 98502001527                       # Number of ticks simulated
final_tick                               611111204415                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155928                       # Simulator instruction rate (inst/s)
host_op_rate                                   198901                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1830003                       # Simulator tick rate (ticks/s)
host_mem_usage                               67378804                       # Number of bytes of host memory used
host_seconds                                 53826.13                       # Real time elapsed on the host
sim_insts                                  8392984573                       # Number of instructions simulated
sim_ops                                   10706068779                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3262976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       982656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1705472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1576448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       750592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3263360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1702144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       983680                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14267648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40320                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4127616                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4127616                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25492                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7677                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13324                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12316                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         5864                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        25495                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        13298                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         7685                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                111466                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           32247                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                32247                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33125987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9976000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17314085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16004223                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        53278                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      7620069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        55877                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     33129885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        45481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17280299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        55877                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9986396                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               144846275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50679                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54578                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46781                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46781                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        53278                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        55877                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        45481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        55877                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             409332                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41903879                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41903879                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41903879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33125987                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9976000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17314085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16004223                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        53278                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      7620069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        55877                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     33129885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        45481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17280299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        55877                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9986396                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              186750154                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               236215832                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17544330                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15830766                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       918302                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6604534                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6277804                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          969921                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        40716                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186048975                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110328218                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17544330                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7247725                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21822309                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2884925                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      12193096                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10675679                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       922699                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222008038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.582992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.900808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       200185729     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          779259      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1595452      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          671568      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3629031      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3229755      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          626430      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1306048      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9984766      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222008038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074272                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.467065                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184809402                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     13444200                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21742136                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        69132                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1943162                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1540142                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          496                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129367652                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2732                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1943162                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       185011390                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       11804051                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       984931                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21626057                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       638441                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129299541                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          231                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        288534                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       224786                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         5974                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151787146                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608999063                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608999063                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        17064282                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        15019                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7583                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1557613                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30516718                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15439457                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       140905                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       750477                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         129051878                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15062                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124098168                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        67712                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9903470                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23733609                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           83                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    222008038                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.558981                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.354421                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    177755786     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13335267      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10900198      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4710770      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5936455      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5710179      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3242416      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       256752      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       160215      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222008038                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         313841     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2425501     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        70453      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77838901     62.72%     62.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1083872      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29763726     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15404237     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124098168                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.525359                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2809795                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022642                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    473081881                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    138973632                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123048177                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126907963                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       223902                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1168675                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          482                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3230                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94121                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        10969                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1943162                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       11396967                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       185377                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    129067023                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1223                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30516718                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15439457                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7584                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        123450                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           99                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3230                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       535629                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       540948                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1076577                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123236758                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29665534                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       861410                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   83                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45068266                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16149355                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15402732                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.521713                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123051577                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123048177                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66455170                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        130992216                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520914                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507322                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11564818                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       938444                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    220064876                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534008                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.356236                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177400699     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15606045      7.09%     87.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7307461      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7216747      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1971847      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8342985      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       626231      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       457427      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1135434      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    220064876                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1135434                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           348010329                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          260105730                       # The number of ROB writes
system.switch_cpus0.timesIdled                4047820                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               14207794                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.362158                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.362158                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.423342                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.423342                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609276114                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142880963                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154075893                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus1.numCycles               236215832                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19189596                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15701879                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1870876                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7907676                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7548619                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1978838                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85051                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    184625889                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             107324691                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19189596                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9527457                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22396488                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5113162                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5123503                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11294640                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1872768                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    215363812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.611947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.953697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       192967324     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1043479      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1655739      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2243365      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2310105      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1955512      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1096232      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1625591      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10466465      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    215363812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081238                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.454350                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       182732575                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7032914                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22355270                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        25483                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3217567                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3158663                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          367                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     131690366                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1925                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3217567                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       183235832                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1351514                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4520410                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21883364                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1155122                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     131642429                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          160                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        167843                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       497722                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    183672470                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    612435634                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    612435634                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159188234                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        24484236                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32547                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16897                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3415018                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12318972                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6676656                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        78642                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1601175                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         131479697                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32659                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        124824410                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        17039                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     14592537                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     34979995                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    215363812                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579598                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270696                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    162544215     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21716556     10.08%     85.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10998399      5.11%     90.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8304710      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6526043      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2644300      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1650281      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       864896      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       114412      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    215363812                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          23933     11.47%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         78137     37.46%     48.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       106535     51.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    104983317     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1866030      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15647      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11303195      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6656221      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     124824410                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.528434                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             208605                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001671                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    465238276                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    146105399                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    122963658                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     125033015                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       254827                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1977803                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          126                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          509                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        98019                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3217567                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1075840                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       112173                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    131512486                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        44199                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12318972                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6676656                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16900                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94633                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          509                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1084902                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1056599                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2141501                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    123113650                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10638746                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1710760                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  130                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17294709                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17493429                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6655963                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.521191                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             122963864                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            122963658                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         70588706                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        190228993                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.520556                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371072                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92796182                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114184314                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17328190                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31558                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1894525                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    212146245                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.538234                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.386675                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    165295904     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23227668     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8769327      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4180163      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3528935      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2018891      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1767755      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       800038      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2557564      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    212146245                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92796182                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114184314                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16919806                       # Number of memory references committed
system.switch_cpus1.commit.loads             10341169                       # Number of loads committed
system.switch_cpus1.commit.membars              15744                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16465525                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102878716                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2351303                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2557564                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           341100548                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          266242627                       # The number of ROB writes
system.switch_cpus1.timesIdled                2795593                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20852020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92796182                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114184314                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92796182                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.545534                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.545534                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392845                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392845                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       554081483                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      171282731                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      122079491                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31530                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus2.numCycles               236215832                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        17410284                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15536033                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1383542                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     11516634                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11336931                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1045498                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        41464                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    183731685                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              98873592                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           17410284                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12382429                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             22031287                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4545898                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4205869                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11115336                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1358058                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    213123389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.519923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.760948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       191092102     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3353222      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1695141      0.80%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3312877      1.55%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1068086      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3065707      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          486194      0.23%     95.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          792958      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         8257102      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    213123389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073705                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.418573                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       181830040                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6149948                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         21987643                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        17514                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3138240                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1654470                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        16310                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     110631318                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        30974                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3138240                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       182045917                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3873562                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1609166                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         21783492                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       673008                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     110474548                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          163                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         85043                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       523058                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    144806196                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    500707718                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    500707718                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    117431736                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        27374432                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        14846                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         7508                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1522508                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19882788                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3245594                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        20548                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       739064                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         109900197                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        14898                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        102901401                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        66813                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     19832003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     40625903                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           99                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    213123389                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.482825                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.095980                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    168019895     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     14203495      6.66%     85.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     15078055      7.07%     92.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8767171      4.11%     96.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      4519312      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1134291      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1343249      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        31282      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        26639      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    213123389                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         172722     57.29%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         70267     23.31%     80.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        58497     19.40%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     80715718     78.44%     78.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       808235      0.79%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         7338      0.01%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     18151696     17.64%     96.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3218414      3.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     102901401                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.435624                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             301486                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002930                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    419294490                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    129747372                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    100297182                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     103202887                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        81406                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4038384                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          279                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        80073                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3138240                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3065265                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        83453                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    109915171                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         4353                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19882788                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3245594                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         7506                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         36849                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         1748                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          279                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       931460                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       536658                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1468118                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    101598474                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     17894219                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1302927                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   76                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21112437                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        15442166                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3218218                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.430109                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             100319055                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            100297182                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         60678993                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        132298099                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.424600                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.458654                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     79873331                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     89946931                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19972280                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        14799                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1374826                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    209985149                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.428349                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.298055                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    176483926     84.05%     84.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     13167809      6.27%     90.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8453593      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2665697      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4414176      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       862024      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       547543      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       500285      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2890096      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    209985149                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     79873331                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      89946931                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19009917                       # Number of memory references committed
system.switch_cpus2.commit.loads             15844396                       # Number of loads committed
system.switch_cpus2.commit.membars               7384                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          13798621                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         78612976                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1126981                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2890096                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           317013965                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          222979147                       # The number of ROB writes
system.switch_cpus2.timesIdled                4090306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               23092443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           79873331                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             89946931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     79873331                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.957381                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.957381                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.338137                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.338137                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       472204992                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      130706434                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      117451139                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         14784                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus3.numCycles               236215832                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        18608254                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     15259987                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1823235                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7873219                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7287165                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1913226                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        82096                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    177819720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             105721809                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           18608254                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9200391                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23269906                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5152868                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       9567426                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         10950977                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1810078                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    213957193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.604269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.949780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       190687287     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2520068      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2913871      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1607601      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1865458      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1022312      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          691469      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1798168      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10850959      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    213957193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078776                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.447564                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       176395942                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     11018188                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23088052                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       171956                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3283052                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3019568                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        17089                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     129079888                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        84987                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3283052                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       176665663                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        3819318                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      6434948                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23000368                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       753841                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     129001464                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          211                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        198871                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       348223                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    179278279                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    600649840                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    600649840                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    153356692                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        25921587                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34234                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        19257                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2020579                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12329551                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6711950                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       175581                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1485434                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         128814804                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34315                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        121839647                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       170914                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     15922084                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     36709018                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4193                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    213957193                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569458                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260143                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    162602509     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     20670800      9.66%     85.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11102682      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7666106      3.58%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6709793      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3444166      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       823494      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       536945      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       400698      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    213957193                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          32165     12.25%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        112272     42.75%     55.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       118190     45.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    101982827     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1904014      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        14934      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11273983      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6663889      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     121839647                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515798                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             262627                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002156                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    458070028                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    144772367                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    119826051                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     122102274                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       307704                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2168014                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          779                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1167                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       137160                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         7472                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         1087                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3283052                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3374680                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       133054                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    128849236                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        48811                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12329551                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6711950                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        19269                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         92854                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1167                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1059873                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1020431                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2080304                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    120051645                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     10587198                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1788002                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  117                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            17249674                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        16802243                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6662476                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.508229                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             119827879                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            119826051                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         71226373                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        186522268                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.507274                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381865                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     90055777                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    110486764                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     18363788                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30122                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1833812                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    210674141                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524444                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.342653                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    165537450     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20931294      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8770808      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5272865      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3649532      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2358837      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1220085      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       983724      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      1949546      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    210674141                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     90055777                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     110486764                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16736327                       # Number of memory references committed
system.switch_cpus3.commit.loads             10161537                       # Number of loads committed
system.switch_cpus3.commit.membars              15028                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15812229                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         99608512                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2247833                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      1949546                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           337574536                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          260984228                       # The number of ROB writes
system.switch_cpus3.timesIdled                2722296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               22258639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           90055777                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            110486764                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     90055777                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.622995                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.622995                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.381244                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.381244                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       541573880                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      166312516                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      120466271                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30094                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus4.numCycles               236215832                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        21169322                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17626492                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1924842                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8032165                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7738912                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2277620                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        89301                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    184189791                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             116143628                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           21169322                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10016532                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24206455                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5358799                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       9168030                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11439269                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1840526                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    220980818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.645945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.017688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       196774363     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1483573      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1864331      0.84%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2979698      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1254632      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1605358      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1873866      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          858347      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12286650      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    220980818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089619                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491684                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       183105234                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     10356525                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24091657                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        11377                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3416017                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3221598                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          525                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     141976175                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2184                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3416017                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       183290329                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         591787                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      9247194                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23917879                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       517605                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     141103861                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          126                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         74957                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       360861                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    197065650                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    656168118                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    656168118                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    164897124                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        32168486                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        34107                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        17753                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1817409                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13213775                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6909144                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        77128                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1563226                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         137761337                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        34230                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        132166306                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       134222                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     16700830                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     34009159                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1244                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    220980818                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.598089                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.320049                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    164983282     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     25537910     11.56%     86.22% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     10439095      4.72%     90.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      5855242      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7928958      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2443922      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2399573      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1291088      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       101748      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    220980818                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         911705     79.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        124522     10.79%     89.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       117794     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    111345896     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1806322      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16353      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12109466      9.16%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6888269      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     132166306                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.559515                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            1154021                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008732                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    486601667                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    154497033                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    128728443                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     133320327                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        97809                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2496588                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          639                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        98799                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3416017                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         449881                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        56689                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    137795574                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts       107046                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13213775                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6909144                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        17754                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         49452                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          639                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1141449                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1081930                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2223379                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    129866812                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11912856                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2299488                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18800493                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18364247                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6887637                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.549780                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             128728865                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            128728443                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         77122105                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        207199791                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.544961                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372211                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     95933480                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    118211947                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19584115                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        32986                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1941275                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    217564801                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.543341                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.363391                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    167531727     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     25356581     11.65%     88.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9208094      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4585062      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4195579      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1760722      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1743957      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       830308      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2352771      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    217564801                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     95933480                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     118211947                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              17527530                       # Number of memory references committed
system.switch_cpus4.commit.loads             10717185                       # Number of loads committed
system.switch_cpus4.commit.membars              16456                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17134170                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        106429568                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2441062                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2352771                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           353007429                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          279008180                       # The number of ROB writes
system.switch_cpus4.timesIdled                2794696                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               15235014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           95933480                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            118211947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     95933480                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.462288                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.462288                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.406126                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.406126                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       584345400                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      179870870                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      131300604                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         32958                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus5.numCycles               236215832                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        17545284                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     15831539                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       922931                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      6875252                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         6285676                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          970379                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        40926                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    186198465                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             110328859                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           17545284                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      7256055                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             21825782                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        2890778                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles      11970629                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         10687575                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       927455                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    221939560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.583183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.900944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       200113778     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          779774      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1595101      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          671454      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         3630671      1.64%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3231809      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          631690      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1307196      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         9978087      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    221939560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074276                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.467068                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       184956252                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     13224219                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         21745957                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        68933                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       1944193                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1540062                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          491                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     129370858                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2740                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       1944193                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       185158309                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles       11591983                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       973771                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         21629282                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       642016                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     129302439                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          414                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        289152                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       224873                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         8732                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    151800280                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    609012668                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    609012668                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    134737452                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        17062825                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        15015                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         7579                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1559395                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     30521337                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     15441138                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       140048                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       749385                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         129056486                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        15060                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        124135871                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        67914                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      9870402                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     23563716                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           77                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    221939560                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.559323                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.354613                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    177657229     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     13357494      6.02%     86.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     10908030      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      4712049      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      5934537      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      5710023      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3243563      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       256551      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       160084      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    221939560                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         313772     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2425524     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        70473      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     77872166     62.73%     62.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1083210      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         7434      0.01%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     29767514     23.98%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     15405547     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     124135871                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.525519                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            2809769                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022635                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    473088985                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    138945198                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    123081802                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     126945640                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       223669                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1171556                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          471                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3255                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        94809                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        10974                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       1944193                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles       11184579                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       184717                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    129071622                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1249                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     30521337                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     15441138                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         7580                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        122660                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          112                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3255                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       540894                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       541133                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1082027                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    123269792                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     29668334                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       866079                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   76                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            45072284                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16152832                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          15403950                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521852                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             123085156                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            123081802                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         66476953                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        131044927                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.521057                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507284                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    100009446                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    117527659                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     11557393                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        14983                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       943241                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    219995367                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534228                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.356408                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    177323077     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     15609882      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      7312182      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      7215850      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      1972150      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      8343453      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       626286      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       457614      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1134873      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    219995367                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    100009446                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     117527659                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              44696108                       # Number of memory references committed
system.switch_cpus5.commit.loads             29349779                       # Number of loads committed
system.switch_cpus5.commit.membars               7480                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15520275                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        104510154                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1138371                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1134873                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           347945247                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          260114491                       # The number of ROB writes
system.switch_cpus5.timesIdled                4053941                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               14276272                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          100009446                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            117527659                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    100009446                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.361935                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.361935                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.423382                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.423382                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       609440974                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      142932288                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      154080915                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         14960                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus6.numCycles               236215832                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        17361065                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     15496219                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1380359                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups     11514104                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits        11314128                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1042861                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        41394                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    183324986                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              98612096                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           17361065                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     12356989                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             21983479                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        4534009                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4303635                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11090910                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1354842                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    212757965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.519421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.759940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       190774486     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         3347785      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1694774      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3312245      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1065216      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3060341      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          483296      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          784030      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         8235792      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    212757965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.073497                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.417466                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       181425713                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      6245199                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         21940012                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        17455                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3129582                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1644805                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        16283                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     110334713                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        30929                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3129582                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       181641485                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        3947811                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1631026                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         21735956                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       672101                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     110177965                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          173                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         85242                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       522075                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    144407785                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    499385620                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    499385620                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    117138153                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        27269619                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        14807                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         7489                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1520758                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     19848895                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      3236220                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        20242                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       738627                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         109614071                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        14860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        102640655                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        65980                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     19766753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     40515869                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          100                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    212757965                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.482429                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.095478                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    167763335     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     14167180      6.66%     85.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     15050171      7.07%     92.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8740479      4.11%     96.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      4511496      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      1130494      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1336987      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        31264      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        26559      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    212757965                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         171522     57.22%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         70006     23.35%     80.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        58229     19.43%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     80500831     78.43%     78.43% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       805790      0.79%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         7317      0.01%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     18117871     17.65%     96.87% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      3208846      3.13%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     102640655                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.434521                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             299757                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002920                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    418405012                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    129395953                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    100038624                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     102940412                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        79284                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      4038089                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          274                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        79936                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3129582                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3139936                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        83327                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    109629016                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        13099                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     19848895                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      3236220                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         7487                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         36858                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents         1711                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          274                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       929191                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       534449                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1463640                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    101342286                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     17861217                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1298369                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   85                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            21069863                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        15403303                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           3208646                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.429024                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             100061301                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            100038624                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         60529263                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        131936560                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.423505                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.458776                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     79682265                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     89726286                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19906744                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        14760                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1371651                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    209628383                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.428025                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.297586                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    176210394     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     13133874      6.27%     90.32% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8431925      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      2659150      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4404176      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       861819      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       545556      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       499935      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2881554      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    209628383                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     79682265                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      89726286                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18967090                       # Number of memory references committed
system.switch_cpus6.commit.loads             15810806                       # Number of loads committed
system.switch_cpus6.commit.membars               7364                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          13765341                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         78418367                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1123669                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2881554                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           316379560                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          222398110                       # The number of ROB writes
system.switch_cpus6.timesIdled                4082523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               23457867                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           79682265                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             89726286                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     79682265                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.964472                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.964472                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.337328                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.337328                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       471027981                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      130355947                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      117148220                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         14746                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus7.numCycles               236215832                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19214654                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     15721575                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1875019                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7874908                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7555875                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1982763                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        85169                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    184929628                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             107474702                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19214654                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9538638                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             22422799                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5124432                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4950336                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles          429                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines         11314201                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1876853                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    215528227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.612388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.954363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       193105428     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1039909      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1652526      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2248068      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2312731      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1958205      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1101275      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1632508      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10477577      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    215528227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081344                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.454985                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       183034704                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6861724                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         22381651                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        25488                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3224657                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3163548                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          369                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     131886058                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1922                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3224657                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       183533650                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1349040                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4351386                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         21914208                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1155283                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     131842858                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          159                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        167584                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       497838                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    183947500                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    613365349                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    613365349                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    159427472                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        24520025                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        32598                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        16925                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3416299                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12340169                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6686966                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        78561                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1602051                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         131693349                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        32714                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        125033777                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        17133                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     14617746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     35024962                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    215528227                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580127                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.271327                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    162629816     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     21748319     10.09%     85.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11008166      5.11%     90.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8314774      3.86%     94.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6543392      3.04%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2649591      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1651972      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       866127      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       116070      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    215528227                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          23980     11.46%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         78426     37.48%     48.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       106833     51.06%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    105161479     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1868992      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15670      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11321526      9.05%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6666110      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     125033777                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.529320                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             209239                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001673                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    465822153                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    146344325                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    123167289                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     125243016                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       256284                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1983478                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          520                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        98483                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3224657                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1074355                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       112259                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    131726195                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         6711                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12340169                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6686966                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        16928                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         94613                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          520                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1088189                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1058186                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2146375                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    123316312                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10653840                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1717465                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            17319689                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17520300                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6665849                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.522049                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             123167502                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            123167289                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         70702900                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        190553095                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521418                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371040                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     92935564                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    114355786                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     17370424                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        31606                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1898699                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    212303570                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538643                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.387120                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    165382810     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     23262686     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8781916      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4187216      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3534315      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2021104      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1771606      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       800132      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2561785      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    212303570                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     92935564                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     114355786                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16945172                       # Number of memory references committed
system.switch_cpus7.commit.loads             10356689                       # Number of loads committed
system.switch_cpus7.commit.membars              15768                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16490251                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        103033191                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2354823                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2561785                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           341467358                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          266677134                       # The number of ROB writes
system.switch_cpus7.timesIdled                2800424                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               20687605                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           92935564                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            114355786                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     92935564                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.541716                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.541716                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393435                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393435                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       554988828                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      171560952                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      122251862                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         31578                       # number of misc regfile writes
system.l20.replacements                         25531                       # number of replacements
system.l20.tagsinuse                      4095.908998                       # Cycle average of tags in use
system.l20.total_refs                          375492                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29627                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.673980                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.104514                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.712691                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3349.822433                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           731.269360                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002467                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001151                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.817828                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.178533                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46560                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46561                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18885                       # number of Writeback hits
system.l20.Writeback_hits::total                18885                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           69                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   69                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46629                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46630                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46629                       # number of overall hits
system.l20.overall_hits::total                  46630                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25491                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25530                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25492                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25531                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25492                       # number of overall misses
system.l20.overall_misses::total                25531                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     37526270                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  13275003289                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    13312529559                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       438005                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       438005                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     37526270                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  13275441294                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     13312967564                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     37526270                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  13275441294                       # number of overall miss cycles
system.l20.overall_miss_latency::total    13312967564                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72051                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72091                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18885                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18885                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           70                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               70                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72121                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72161                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72121                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72161                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.353791                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.354136                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.014286                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.014286                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.353462                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.353806                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.353462                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.353806                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 962212.051282                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 520772.166216                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 521446.516216                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       438005                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       438005                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 962212.051282                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 520768.919426                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 521443.247973                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 962212.051282                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 520768.919426                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 521443.247973                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4673                       # number of writebacks
system.l20.writebacks::total                     4673                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25491                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25530                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25492                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25531                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25492                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25531                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     34724817                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  11444036768                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  11478761585                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       366205                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       366205                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     34724817                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  11444402973                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  11479127790                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     34724817                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  11444402973                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  11479127790                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.353791                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.354136                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.014286                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.014286                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.353462                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.353806                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.353462                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.353806                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 890379.923077                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 448944.206504                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 449618.550137                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       366205                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       366205                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 890379.923077                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 448940.960811                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 449615.282989                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 890379.923077                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 448940.960811                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 449615.282989                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          7721                       # number of replacements
system.l21.tagsinuse                      4095.354884                       # Cycle average of tags in use
system.l21.total_refs                          292677                       # Total number of references to valid blocks.
system.l21.sampled_refs                         11817                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.767454                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.912705                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.651586                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2400.903517                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1600.887076                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019266                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003577                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.586158                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.390842                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999843                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        29855                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29857                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9200                       # number of Writeback hits
system.l21.Writeback_hits::total                 9200                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          143                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  143                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        29998                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30000                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        29998                       # number of overall hits
system.l21.overall_hits::total                  30000                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         7678                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 7720                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         7678                       # number of demand (read+write) misses
system.l21.demand_misses::total                  7720                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         7678                       # number of overall misses
system.l21.overall_misses::total                 7720                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     37076725                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3595736585                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3632813310                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     37076725                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3595736585                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3632813310                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     37076725                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3595736585                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3632813310                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        37533                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              37577                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9200                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9200                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          143                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              143                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        37676                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               37720                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        37676                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              37720                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.204567                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.205445                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.203790                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.204666                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.203790                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.204666                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 882779.166667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 468316.825345                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 470571.672280                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 882779.166667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 468316.825345                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 470571.672280                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 882779.166667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 468316.825345                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 470571.672280                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4003                       # number of writebacks
system.l21.writebacks::total                     4003                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         7677                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            7719                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         7677                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             7719                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         7677                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            7719                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     34049334                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3042843056                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3076892390                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     34049334                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3042843056                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3076892390                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     34049334                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3042843056                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3076892390                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.204540                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.205418                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.203764                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.204639                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.203764                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.204639                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 810698.428571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 396358.350397                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 398612.824200                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 810698.428571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 396358.350397                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 398612.824200                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 810698.428571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 396358.350397                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 398612.824200                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         13360                       # number of replacements
system.l22.tagsinuse                      4095.802009                       # Cycle average of tags in use
system.l22.total_refs                          208205                       # Total number of references to valid blocks.
system.l22.sampled_refs                         17456                       # Sample count of references to valid blocks.
system.l22.avg_refs                         11.927418                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           53.838018                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.300842                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2933.754826                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1099.908324                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.013144                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002027                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.716249                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.268532                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        36678                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36679                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            6401                       # number of Writeback hits
system.l22.Writeback_hits::total                 6401                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           64                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   64                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        36742                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36743                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        36742                       # number of overall hits
system.l22.overall_hits::total                  36743                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        13325                       # number of ReadReq misses
system.l22.ReadReq_misses::total                13361                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        13325                       # number of demand (read+write) misses
system.l22.demand_misses::total                 13361                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        13325                       # number of overall misses
system.l22.overall_misses::total                13361                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     31509273                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   5775513473                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     5807022746                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     31509273                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   5775513473                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      5807022746                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     31509273                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   5775513473                       # number of overall miss cycles
system.l22.overall_miss_latency::total     5807022746                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        50003                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              50040                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         6401                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             6401                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           64                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               64                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        50067                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               50104                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        50067                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              50104                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266484                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.267006                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.266143                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.266665                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.266143                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.266665                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 875257.583333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 433434.406979                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 434624.859367                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 875257.583333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 433434.406979                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 434624.859367                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 875257.583333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 433434.406979                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 434624.859367                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1969                       # number of writebacks
system.l22.writebacks::total                     1969                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        13325                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           13361                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        13325                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            13361                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        13325                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           13361                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     28924473                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   4818586842                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   4847511315                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     28924473                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   4818586842                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   4847511315                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     28924473                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   4818586842                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   4847511315                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266484                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.267006                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.266143                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.266665                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.266143                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.266665                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 803457.583333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 361620.025666                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 362810.516803                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 803457.583333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 361620.025666                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 362810.516803                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 803457.583333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 361620.025666                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 362810.516803                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         12354                       # number of replacements
system.l23.tagsinuse                      4095.449646                       # Cycle average of tags in use
system.l23.total_refs                          390658                       # Total number of references to valid blocks.
system.l23.sampled_refs                         16450                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.748207                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           88.869050                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.448976                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2705.646506                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1292.485114                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021697                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002063                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.660558                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.315548                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999866                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        37534                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  37535                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           21330                       # number of Writeback hits
system.l23.Writeback_hits::total                21330                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          141                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  141                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        37675                       # number of demand (read+write) hits
system.l23.demand_hits::total                   37676                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        37675                       # number of overall hits
system.l23.overall_hits::total                  37676                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        12307                       # number of ReadReq misses
system.l23.ReadReq_misses::total                12343                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            9                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  9                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        12316                       # number of demand (read+write) misses
system.l23.demand_misses::total                 12352                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        12316                       # number of overall misses
system.l23.overall_misses::total                12352                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     32710171                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6174615914                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6207326085                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      5750214                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      5750214                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     32710171                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6180366128                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6213076299                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     32710171                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6180366128                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6213076299                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        49841                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              49878                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        21330                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            21330                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          150                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              150                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        49991                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               50028                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        49991                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              50028                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.246925                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.247464                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.060000                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.060000                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.246364                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.246902                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.246364                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.246902                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 908615.861111                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 501715.764524                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 502902.542737                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 638912.666667                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 638912.666667                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 908615.861111                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 501816.022085                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 503001.643378                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 908615.861111                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 501816.022085                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 503001.643378                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                7510                       # number of writebacks
system.l23.writebacks::total                     7510                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        12307                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           12343                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            9                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             9                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        12316                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            12352                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        12316                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           12352                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     30123438                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   5290316282                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   5320439720                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      5103029                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      5103029                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     30123438                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   5295419311                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   5325542749                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     30123438                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   5295419311                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   5325542749                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.246925                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.247464                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.060000                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.060000                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.246364                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.246902                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.246364                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.246902                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 836762.166667                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 429862.377671                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 431049.154987                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 567003.222222                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 567003.222222                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 836762.166667                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 429962.594268                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 431148.214783                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 836762.166667                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 429962.594268                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 431148.214783                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          5905                       # number of replacements
system.l24.tagsinuse                      4095.215750                       # Cycle average of tags in use
system.l24.total_refs                          278801                       # Total number of references to valid blocks.
system.l24.sampled_refs                         10001                       # Sample count of references to valid blocks.
system.l24.avg_refs                         27.877312                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          121.088541                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    19.633647                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2189.302509                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1765.191053                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.029563                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.004793                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.534498                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.430955                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999809                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        27786                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  27788                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            8801                       # number of Writeback hits
system.l24.Writeback_hits::total                 8801                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          192                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  192                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        27978                       # number of demand (read+write) hits
system.l24.demand_hits::total                   27980                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        27978                       # number of overall hits
system.l24.overall_hits::total                  27980                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         5864                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 5905                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         5864                       # number of demand (read+write) misses
system.l24.demand_misses::total                  5905                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         5864                       # number of overall misses
system.l24.overall_misses::total                 5905                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     56789022                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   2690211626                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     2747000648                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     56789022                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   2690211626                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      2747000648                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     56789022                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   2690211626                       # number of overall miss cycles
system.l24.overall_miss_latency::total     2747000648                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           43                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        33650                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              33693                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         8801                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             8801                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          192                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              192                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           43                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        33842                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               33885                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           43                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        33842                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              33885                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.174264                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.175259                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.173276                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.174266                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.173276                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.174266                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1385098.097561                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 458767.330491                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 465199.093649                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1385098.097561                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 458767.330491                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 465199.093649                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1385098.097561                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 458767.330491                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 465199.093649                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                3457                       # number of writebacks
system.l24.writebacks::total                     3457                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         5864                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            5905                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         5864                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             5905                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         5864                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            5905                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     53843843                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   2268947324                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   2322791167                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     53843843                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   2268947324                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   2322791167                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     53843843                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   2268947324                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   2322791167                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.174264                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.175259                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.173276                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.174266                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.173276                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.174266                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1313264.463415                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 386928.261255                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 393360.062151                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1313264.463415                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 386928.261255                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 393360.062151                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1313264.463415                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 386928.261255                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 393360.062151                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         25538                       # number of replacements
system.l25.tagsinuse                      4095.910204                       # Cycle average of tags in use
system.l25.total_refs                          375466                       # Total number of references to valid blocks.
system.l25.sampled_refs                         29634                       # Sample count of references to valid blocks.
system.l25.avg_refs                         12.670109                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           10.105660                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     5.261388                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  3353.532996                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data           727.010161                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002467                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001285                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.818734                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.177493                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        46535                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  46536                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           18884                       # number of Writeback hits
system.l25.Writeback_hits::total                18884                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           68                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   68                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        46603                       # number of demand (read+write) hits
system.l25.demand_hits::total                   46604                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        46603                       # number of overall hits
system.l25.overall_hits::total                  46604                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           43                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        25494                       # number of ReadReq misses
system.l25.ReadReq_misses::total                25537                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           43                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        25495                       # number of demand (read+write) misses
system.l25.demand_misses::total                 25538                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           43                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        25495                       # number of overall misses
system.l25.overall_misses::total                25538                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     50981843                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  13105832706                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    13156814549                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data       300951                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total       300951                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     50981843                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  13106133657                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     13157115500                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     50981843                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  13106133657                       # number of overall miss cycles
system.l25.overall_miss_latency::total    13157115500                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           44                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        72029                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              72073                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        18884                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            18884                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           69                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               69                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           44                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        72098                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               72142                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           44                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        72098                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              72142                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.977273                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.353941                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.354321                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.014493                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.014493                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.977273                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.353616                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.353996                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.977273                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.353616                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.353996                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1185624.255814                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 514075.182631                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 515205.957983                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data       300951                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total       300951                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1185624.255814                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 514066.823181                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 515197.568330                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1185624.255814                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 514066.823181                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 515197.568330                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4663                       # number of writebacks
system.l25.writebacks::total                     4663                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           43                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        25494                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           25537                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            1                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           43                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        25495                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            25538                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           43                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        25495                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           25538                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     47894443                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  11274883169                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  11322777612                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data       229151                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total       229151                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     47894443                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  11275112320                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  11323006763                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     47894443                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  11275112320                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  11323006763                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.353941                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.354321                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.014493                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.014493                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.977273                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.353616                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.353996                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.977273                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.353616                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.353996                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1113824.255814                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 442256.341453                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 443387.148530                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       229151                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total       229151                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1113824.255814                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 442247.982742                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 443378.759613                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1113824.255814                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 442247.982742                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 443378.759613                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         13333                       # number of replacements
system.l26.tagsinuse                      4095.796597                       # Cycle average of tags in use
system.l26.total_refs                          208147                       # Total number of references to valid blocks.
system.l26.sampled_refs                         17429                       # Sample count of references to valid blocks.
system.l26.avg_refs                         11.942567                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           53.833305                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     8.159278                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2933.221601                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1100.582413                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.013143                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001992                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.716119                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.268697                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999950                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        36637                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  36638                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            6384                       # number of Writeback hits
system.l26.Writeback_hits::total                 6384                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           66                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   66                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        36703                       # number of demand (read+write) hits
system.l26.demand_hits::total                   36704                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        36703                       # number of overall hits
system.l26.overall_hits::total                  36704                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        13298                       # number of ReadReq misses
system.l26.ReadReq_misses::total                13333                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        13298                       # number of demand (read+write) misses
system.l26.demand_misses::total                 13333                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        13298                       # number of overall misses
system.l26.overall_misses::total                13333                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     33395856                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   5987711592                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     6021107448                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     33395856                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   5987711592                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      6021107448                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     33395856                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   5987711592                       # number of overall miss cycles
system.l26.overall_miss_latency::total     6021107448                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        49935                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              49971                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         6384                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             6384                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           66                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               66                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        50001                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               50037                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        50001                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              50037                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.266306                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.266815                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.265955                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.266463                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.265955                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.266463                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 954167.314286                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 450271.589111                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 451594.348459                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 954167.314286                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 450271.589111                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 451594.348459                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 954167.314286                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 450271.589111                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 451594.348459                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                1968                       # number of writebacks
system.l26.writebacks::total                     1968                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        13298                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           13333                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        13298                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            13333                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        13298                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           13333                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     30879660                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   5032070895                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   5062950555                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     30879660                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   5032070895                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   5062950555                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     30879660                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   5032070895                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   5062950555                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.266306                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.266815                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.265955                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.266463                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.265955                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.266463                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst       882276                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 378408.098586                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 379730.784895                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst       882276                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 378408.098586                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 379730.784895                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst       882276                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 378408.098586                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 379730.784895                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          7730                       # number of replacements
system.l27.tagsinuse                      4095.358133                       # Cycle average of tags in use
system.l27.total_refs                          292745                       # Total number of references to valid blocks.
system.l27.sampled_refs                         11826                       # Sample count of references to valid blocks.
system.l27.avg_refs                         24.754355                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.911056                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    15.025126                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2402.439589                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1598.982361                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019265                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003668                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.586533                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.390377                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999843                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        29910                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  29912                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            9213                       # number of Writeback hits
system.l27.Writeback_hits::total                 9213                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          144                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  144                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        30054                       # number of demand (read+write) hits
system.l27.demand_hits::total                   30056                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        30054                       # number of overall hits
system.l27.overall_hits::total                  30056                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           43                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         7686                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 7729                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           43                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         7686                       # number of demand (read+write) misses
system.l27.demand_misses::total                  7729                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           43                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         7686                       # number of overall misses
system.l27.overall_misses::total                 7729                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     52593971                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   3421213274                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     3473807245                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     52593971                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   3421213274                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      3473807245                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     52593971                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   3421213274                       # number of overall miss cycles
system.l27.overall_miss_latency::total     3473807245                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           45                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        37596                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              37641                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         9213                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             9213                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          144                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              144                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           45                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        37740                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               37785                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           45                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        37740                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              37785                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.204437                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.205335                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.203657                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.204552                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.955556                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.203657                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.204552                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1223115.604651                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 445122.726256                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 449451.060292                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1223115.604651                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 445122.726256                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 449451.060292                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1223115.604651                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 445122.726256                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 449451.060292                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4004                       # number of writebacks
system.l27.writebacks::total                     4004                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         7685                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            7728                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         7685                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             7728                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         7685                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            7728                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     49506022                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   2868842070                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   2918348092                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     49506022                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   2868842070                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   2918348092                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     49506022                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   2868842070                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   2918348092                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.204410                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.205308                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.203630                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.204526                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.955556                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.203630                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.204526                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1151302.837209                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 373304.108003                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 377633.034679                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1151302.837209                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 373304.108003                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 377633.034679                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1151302.837209                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 373304.108003                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 377633.034679                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.344610                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010683516                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1733590.936535                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.213416                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   540.131194                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061239                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865595                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926834                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10675626                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10675626                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10675626                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10675626                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10675626                       # number of overall hits
system.cpu0.icache.overall_hits::total       10675626                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     49198265                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     49198265                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     49198265                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     49198265                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     49198265                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     49198265                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10675679                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10675679                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10675679                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10675679                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10675679                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10675679                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 928269.150943                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 928269.150943                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 928269.150943                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 928269.150943                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 928269.150943                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 928269.150943                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     37930435                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37930435                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     37930435                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37930435                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     37930435                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37930435                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 948260.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 948260.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 948260.875000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 948260.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 948260.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 948260.875000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72121                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432105589                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72377                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               5970.205853                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.879043                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.120957                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437028                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562972                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27991492                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27991492                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329896                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329896                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7497                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7497                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43321388                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43321388                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43321388                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43321388                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       259647                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       259647                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          255                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          255                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       259902                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        259902                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       259902                       # number of overall misses
system.cpu0.dcache.overall_misses::total       259902                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  64913485209                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  64913485209                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     29078234                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     29078234                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  64942563443                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  64942563443                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  64942563443                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  64942563443                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28251139                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28251139                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43581290                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43581290                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43581290                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43581290                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009191                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009191                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000017                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005964                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005964                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005964                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005964                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 250006.682954                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 250006.682954                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 114032.290196                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 114032.290196                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 249873.273168                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 249873.273168                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 249873.273168                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 249873.273168                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18885                       # number of writebacks
system.cpu0.dcache.writebacks::total            18885                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       187596                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       187596                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          185                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          185                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       187781                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       187781                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       187781                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       187781                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72051                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72051                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           70                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72121                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72121                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72121                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72121                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  16674660897                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16674660897                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5247597                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5247597                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16679908494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16679908494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16679908494                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16679908494                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001655                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001655                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001655                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001655                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 231428.583878                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 231428.583878                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 74965.671429                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74965.671429                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 231276.722369                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 231276.722369                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 231276.722369                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 231276.722369                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.070078                       # Cycle average of tags in use
system.cpu1.icache.total_refs               981744952                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1891608.770713                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.070078                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.069023                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.830241                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11294590                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11294590                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11294590                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11294590                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11294590                       # number of overall hits
system.cpu1.icache.overall_hits::total       11294590                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     43659421                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     43659421                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     43659421                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     43659421                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     43659421                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     43659421                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11294640                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11294640                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11294640                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11294640                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11294640                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11294640                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 873188.420000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 873188.420000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 873188.420000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 873188.420000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 873188.420000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 873188.420000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     37582427                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     37582427                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     37582427                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     37582427                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     37582427                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     37582427                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 854146.068182                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 854146.068182                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 854146.068182                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 854146.068182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 854146.068182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 854146.068182                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 37676                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               160970758                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 37932                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4243.666508                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.789896                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.210104                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.913242                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.086758                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7779350                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7779350                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6547551                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6547551                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16775                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16775                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15765                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15765                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14326901                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14326901                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14326901                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14326901                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       120588                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120588                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          846                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          846                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       121434                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        121434                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       121434                       # number of overall misses
system.cpu1.dcache.overall_misses::total       121434                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22570300984                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22570300984                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     71324562                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     71324562                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22641625546                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22641625546                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22641625546                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22641625546                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      7899938                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7899938                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6548397                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6548397                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15765                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15765                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14448335                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14448335                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14448335                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14448335                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015264                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015264                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000129                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008405                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008405                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008405                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008405                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 187168.714831                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 187168.714831                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84307.992908                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84307.992908                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 186452.110167                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 186452.110167                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 186452.110167                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 186452.110167                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9200                       # number of writebacks
system.cpu1.dcache.writebacks::total             9200                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        83055                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        83055                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          703                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          703                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83758                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83758                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83758                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83758                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        37533                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        37533                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          143                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          143                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        37676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        37676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        37676                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        37676                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5604250539                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5604250539                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      9215843                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9215843                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5613466382                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5613466382                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5613466382                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5613466382                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002608                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002608                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 149315.283590                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 149315.283590                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64446.454545                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64446.454545                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 148993.162278                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 148993.162278                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 148993.162278                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 148993.162278                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     3                       # number of replacements
system.cpu2.icache.tagsinuse               559.884618                       # Cycle average of tags in use
system.cpu2.icache.total_refs               898931138                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1593849.535461                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    35.209858                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   524.674760                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.056426                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.840825                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.897251                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11115291                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11115291                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11115291                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11115291                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11115291                       # number of overall hits
system.cpu2.icache.overall_hits::total       11115291                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.cpu2.icache.overall_misses::total           45                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     34288632                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     34288632                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     34288632                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     34288632                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     34288632                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     34288632                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11115336                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11115336                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11115336                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11115336                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11115336                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11115336                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 761969.600000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 761969.600000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 761969.600000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 761969.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 761969.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 761969.600000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     31889250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     31889250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     31889250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     31889250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     31889250                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     31889250                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 861871.621622                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 861871.621622                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 861871.621622                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 861871.621622                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 861871.621622                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 861871.621622                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 50066                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               216917251                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 50322                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4310.584854                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   199.660724                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    56.339276                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.779925                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.220075                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     16340991                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       16340991                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3150272                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3150272                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         7446                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         7446                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         7392                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7392                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19491263                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19491263                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19491263                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19491263                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       171996                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       171996                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          305                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          305                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       172301                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        172301                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       172301                       # number of overall misses
system.cpu2.dcache.overall_misses::total       172301                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  39052710064                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39052710064                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     26443693                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     26443693                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  39079153757                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  39079153757                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  39079153757                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  39079153757                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     16512987                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     16512987                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3150577                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3150577                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         7446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         7446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         7392                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7392                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19663564                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19663564                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19663564                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19663564                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010416                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010416                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000097                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008762                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008762                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008762                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008762                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 227055.920277                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 227055.920277                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 86700.632787                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86700.632787                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 226807.469237                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 226807.469237                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 226807.469237                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 226807.469237                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         6401                       # number of writebacks
system.cpu2.dcache.writebacks::total             6401                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       121993                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       121993                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          241                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          241                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       122234                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       122234                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       122234                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       122234                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        50003                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        50003                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           64                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        50067                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        50067                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        50067                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        50067                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8288454940                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8288454940                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4194952                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4194952                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8292649892                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8292649892                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8292649892                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8292649892                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003028                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003028                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002546                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002546                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002546                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002546                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 165759.153251                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 165759.153251                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65546.125000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65546.125000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 165631.052230                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 165631.052230                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 165631.052230                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 165631.052230                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               517.740079                       # Cycle average of tags in use
system.cpu3.icache.total_refs               982630267                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1893314.579961                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.740079                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.057276                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.829712                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     10950926                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10950926                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     10950926                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10950926                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     10950926                       # number of overall hits
system.cpu3.icache.overall_hits::total       10950926                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     40132524                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     40132524                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     40132524                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     40132524                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     40132524                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     40132524                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     10950977                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10950977                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     10950977                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10950977                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     10950977                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10950977                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 786912.235294                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 786912.235294                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 786912.235294                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 786912.235294                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 786912.235294                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 786912.235294                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     33113439                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     33113439                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     33113439                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     33113439                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     33113439                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     33113439                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 894957.810811                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 894957.810811                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 894957.810811                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 894957.810811                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 894957.810811                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 894957.810811                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 49991                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               166692980                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 50247                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3317.471292                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   234.021195                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    21.978805                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.914145                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.085855                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      7728583                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7728583                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6537120                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6537120                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16336                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16336                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15047                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15047                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     14265703                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14265703                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     14265703                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14265703                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       171022                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       171022                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5478                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5478                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       176500                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        176500                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       176500                       # number of overall misses
system.cpu3.dcache.overall_misses::total       176500                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  39897505488                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  39897505488                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   2220405848                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2220405848                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  42117911336                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  42117911336                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  42117911336                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  42117911336                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      7899605                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7899605                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6542598                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6542598                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15047                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15047                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     14442203                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     14442203                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     14442203                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     14442203                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021649                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021649                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000837                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000837                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012221                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012221                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012221                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012221                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 233288.731789                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 233288.731789                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 405331.480102                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 405331.480102                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 238628.392839                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 238628.392839                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 238628.392839                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 238628.392839                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets     12424802                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             80                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 155310.025000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        21330                       # number of writebacks
system.cpu3.dcache.writebacks::total            21330                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       121181                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       121181                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5328                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5328                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       126509                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       126509                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       126509                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       126509                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        49841                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        49841                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          150                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          150                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        49991                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        49991                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        49991                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        49991                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   8740658058                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8740658058                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     15004607                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     15004607                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   8755662665                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8755662665                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   8755662665                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8755662665                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006309                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006309                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003461                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003461                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003461                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003461                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 175370.840433                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 175370.840433                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 100030.713333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 100030.713333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 175144.779360                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 175144.779360                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 175144.779360                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 175144.779360                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               497.211497                       # Cycle average of tags in use
system.cpu4.icache.total_refs               985022773                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   498                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1977957.375502                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    42.211497                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.067647                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.796813                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11439212                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11439212                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11439212                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11439212                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11439212                       # number of overall hits
system.cpu4.icache.overall_hits::total       11439212                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           57                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           57                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           57                       # number of overall misses
system.cpu4.icache.overall_misses::total           57                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     79167043                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     79167043                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     79167043                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     79167043                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     79167043                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     79167043                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11439269                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11439269                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11439269                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11439269                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11439269                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11439269                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1388895.491228                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1388895.491228                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1388895.491228                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1388895.491228                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1388895.491228                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1388895.491228                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     57262715                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     57262715                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     57262715                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     57262715                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     57262715                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     57262715                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1331691.046512                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1331691.046512                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1331691.046512                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1331691.046512                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1331691.046512                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1331691.046512                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 33842                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               158675695                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 34098                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4653.519121                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.314743                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.685257                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.911386                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.088614                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9122623                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9122623                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6775113                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6775113                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17486                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17486                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16479                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16479                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15897736                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15897736                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15897736                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15897736                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        87133                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        87133                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         1941                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         1941                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        89074                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         89074                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        89074                       # number of overall misses
system.cpu4.dcache.overall_misses::total        89074                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  11959690581                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  11959690581                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    125455934                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    125455934                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  12085146515                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  12085146515                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  12085146515                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  12085146515                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      9209756                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      9209756                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6777054                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6777054                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16479                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16479                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15986810                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15986810                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15986810                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15986810                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009461                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009461                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000286                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000286                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005572                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005572                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005572                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005572                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 137257.876820                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 137257.876820                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 64634.690366                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 64634.690366                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 135675.354368                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 135675.354368                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 135675.354368                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 135675.354368                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets           30                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets           15                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8801                       # number of writebacks
system.cpu4.dcache.writebacks::total             8801                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        53483                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        53483                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         1749                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         1749                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        55232                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        55232                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        55232                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        55232                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        33650                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        33650                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          192                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          192                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        33842                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        33842                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        33842                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        33842                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   4547520804                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   4547520804                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     13987761                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     13987761                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   4561508565                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   4561508565                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   4561508565                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   4561508565                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002117                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002117                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 135141.777236                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 135141.777236                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 72852.921875                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 72852.921875                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 134788.386177                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 134788.386177                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 134788.386177                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 134788.386177                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     3                       # number of replacements
system.cpu5.icache.tagsinuse               581.898317                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1010695401                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1721797.957411                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    41.810204                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   540.088113                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.067004                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.865526                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.932529                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     10687511                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       10687511                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     10687511                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        10687511                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     10687511                       # number of overall hits
system.cpu5.icache.overall_hits::total       10687511                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           64                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           64                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           64                       # number of overall misses
system.cpu5.icache.overall_misses::total           64                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     67359600                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     67359600                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     67359600                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     67359600                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     67359600                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     67359600                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     10687575                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     10687575                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     10687575                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     10687575                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     10687575                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     10687575                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000006                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000006                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1052493.750000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1052493.750000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1052493.750000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1052493.750000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1052493.750000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1052493.750000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           20                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           20                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           20                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           44                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           44                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           44                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     51420585                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     51420585                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     51420585                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     51420585                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     51420585                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     51420585                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1168649.659091                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1168649.659091                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1168649.659091                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1168649.659091                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1168649.659091                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1168649.659091                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 72098                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               432110128                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 72354                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5972.166404                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.880073                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.119927                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437032                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562968                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     27995018                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       27995018                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     15330907                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      15330907                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         7497                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         7497                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         7480                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         7480                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     43325925                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        43325925                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     43325925                       # number of overall hits
system.cpu5.dcache.overall_hits::total       43325925                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       258960                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       258960                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          238                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          238                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       259198                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        259198                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       259198                       # number of overall misses
system.cpu5.dcache.overall_misses::total       259198                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  64209808410                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  64209808410                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     23968723                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     23968723                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  64233777133                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  64233777133                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  64233777133                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  64233777133                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     28253978                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     28253978                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     15331145                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     15331145                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         7497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         7497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         7480                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7480                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     43585123                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     43585123                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     43585123                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     43585123                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009165                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009165                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005947                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005947                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005947                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005947                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 247952.612025                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 247952.612025                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 100708.920168                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 100708.920168                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 247817.410370                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 247817.410370                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 247817.410370                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 247817.410370                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        18884                       # number of writebacks
system.cpu5.dcache.writebacks::total            18884                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       186931                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       186931                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          169                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          169                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       187100                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       187100                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       187100                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       187100                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        72029                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        72029                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           69                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        72098                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        72098                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        72098                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        72098                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  16503084749                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  16503084749                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5039203                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5039203                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  16508123952                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  16508123952                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  16508123952                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  16508123952                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001654                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001654                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001654                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001654                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 229117.227075                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 229117.227075                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 73031.927536                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 73031.927536                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 228967.848650                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 228967.848650                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 228967.848650                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 228967.848650                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               559.842347                       # Cycle average of tags in use
system.cpu6.icache.total_refs               898906711                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1596637.142096                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    34.776698                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.065649                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.055732                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841451                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.897183                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11090864                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11090864                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11090864                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11090864                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11090864                       # number of overall hits
system.cpu6.icache.overall_hits::total       11090864                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           46                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           46                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           46                       # number of overall misses
system.cpu6.icache.overall_misses::total           46                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     41276033                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     41276033                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     41276033                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     41276033                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     41276033                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     41276033                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11090910                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11090910                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11090910                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11090910                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11090910                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11090910                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 897305.065217                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 897305.065217                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 897305.065217                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 897305.065217                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 897305.065217                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 897305.065217                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     33756408                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     33756408                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     33756408                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     33756408                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     33756408                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     33756408                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst       937678                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total       937678                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst       937678                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total       937678                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst       937678                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total       937678                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 50001                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               216880214                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 50257                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4315.423006                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   200.174831                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    55.825169                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.781933                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.218067                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     16313216                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       16313216                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      3141059                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       3141059                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         7416                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         7416                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         7373                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         7373                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     19454275                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        19454275                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     19454275                       # number of overall hits
system.cpu6.dcache.overall_hits::total       19454275                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       171736                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       171736                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          321                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          321                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       172057                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        172057                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       172057                       # number of overall misses
system.cpu6.dcache.overall_misses::total       172057                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  40353900350                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  40353900350                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     27899096                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     27899096                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  40381799446                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  40381799446                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  40381799446                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  40381799446                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     16484952                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     16484952                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      3141380                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      3141380                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         7416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         7416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         7373                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         7373                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     19626332                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     19626332                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     19626332                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     19626332                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010418                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010418                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000102                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008767                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008767                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008767                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008767                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 234976.361101                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 234976.361101                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 86913.071651                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 86913.071651                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 234700.125226                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 234700.125226                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 234700.125226                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 234700.125226                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         6384                       # number of writebacks
system.cpu6.dcache.writebacks::total             6384                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       121801                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       121801                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          255                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          255                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       122056                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       122056                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       122056                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       122056                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        49935                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        49935                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           66                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           66                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        50001                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        50001                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        50001                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        50001                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   8497378567                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   8497378567                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      4321185                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      4321185                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   8501699752                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   8501699752                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   8501699752                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   8501699752                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003029                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003029                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002548                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002548                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002548                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002548                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 170168.790768                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 170168.790768                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65472.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65472.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 170030.594428                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 170030.594428                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 170030.594428                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 170030.594428                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               519.008645                       # Cycle average of tags in use
system.cpu7.icache.total_refs               981764507                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1888008.667308                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    44.008645                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.070527                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.831745                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11314145                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11314145                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11314145                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11314145                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11314145                       # number of overall hits
system.cpu7.icache.overall_hits::total       11314145                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           55                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           55                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           55                       # number of overall misses
system.cpu7.icache.overall_misses::total           55                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     57971193                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     57971193                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     57971193                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     57971193                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     57971193                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     57971193                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11314200                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11314200                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11314200                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11314200                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11314200                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11314200                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1054021.690909                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1054021.690909                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1054021.690909                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1054021.690909                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1054021.690909                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1054021.690909                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       189045                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       189045                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           45                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           45                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           45                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     53105639                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     53105639                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     53105639                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     53105639                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     53105639                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     53105639                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1180125.311111                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1180125.311111                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1180125.311111                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1180125.311111                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1180125.311111                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1180125.311111                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 37740                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               160990452                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 37996                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4237.036846                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.786683                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.213317                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.913229                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.086771                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7789185                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7789185                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6557344                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6557344                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        16817                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        16817                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15789                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15789                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14346529                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14346529                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14346529                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14346529                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       120638                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       120638                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          854                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          854                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       121492                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        121492                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       121492                       # number of overall misses
system.cpu7.dcache.overall_misses::total       121492                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  22076826040                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  22076826040                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     71870818                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     71870818                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  22148696858                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  22148696858                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  22148696858                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  22148696858                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      7909823                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      7909823                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6558198                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6558198                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        16817                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        16817                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15789                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15789                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     14468021                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     14468021                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     14468021                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     14468021                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015252                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015252                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008397                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008397                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008397                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008397                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 183000.597158                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 183000.597158                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84157.866511                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84157.866511                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 182305.804975                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 182305.804975                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 182305.804975                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 182305.804975                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         9213                       # number of writebacks
system.cpu7.dcache.writebacks::total             9213                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        83042                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        83042                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          710                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          710                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        83752                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        83752                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        83752                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        83752                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        37596                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        37596                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          144                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          144                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        37740                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        37740                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        37740                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        37740                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5433345825                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5433345825                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      9291089                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      9291089                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5442636914                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5442636914                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5442636914                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5442636914                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004753                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002609                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002609                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002609                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002609                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 144519.252713                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 144519.252713                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64521.451389                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64521.451389                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 144214.014679                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 144214.014679                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 144214.014679                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 144214.014679                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
