INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/digisys-2022s-priv/vivado/week01/lab01/lab01.srcs/sources_1/imports/new/lab01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab01
WARNING: [VRFC 10-3676] redeclaration of ansi port 'x' is not allowed [D:/Workspace/digisys-2022s-priv/vivado/week01/lab01/lab01.srcs/sources_1/imports/new/lab01.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/digisys-2022s-priv/vivado/week01/lab01/lab01.srcs/sim_1/imports/new/lab01_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab01_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/digisys-2022s-priv/vivado/week01/lab01/lab01.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
