Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Oct  9 07:45:40 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-438982129.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.468        0.000                      0                11282        0.024        0.000                      0                11280        0.264        0.000                       0                  3548  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           2.540        0.000                      0                   13        0.259        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.468        0.000                      0                11267        0.024        0.000                      0                11267        3.750        0.000                       0                  3452  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.645        0.000                      0                    1                                                                        
              sys_clk             2.373        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.718ns (32.599%)  route 1.485ns (67.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 10.988 - 5.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.714     6.337    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.419     6.756 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.653    reset_counter[1]
    SLICE_X89Y76         LUT4 (Prop_lut4_I0_O)        0.299     7.952 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.539    reset_counter[3]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.988    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.349    11.337    
                         clock uncertainty           -0.053    11.284    
    SLICE_X89Y76         FDSE (Setup_fdse_C_CE)      -0.205    11.079    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.718ns (32.599%)  route 1.485ns (67.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 10.988 - 5.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.714     6.337    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.419     6.756 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.653    reset_counter[1]
    SLICE_X89Y76         LUT4 (Prop_lut4_I0_O)        0.299     7.952 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.539    reset_counter[3]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.988    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.349    11.337    
                         clock uncertainty           -0.053    11.284    
    SLICE_X89Y76         FDSE (Setup_fdse_C_CE)      -0.205    11.079    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.718ns (32.599%)  route 1.485ns (67.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 10.988 - 5.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.714     6.337    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.419     6.756 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.653    reset_counter[1]
    SLICE_X89Y76         LUT4 (Prop_lut4_I0_O)        0.299     7.952 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.539    reset_counter[3]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.988    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.349    11.337    
                         clock uncertainty           -0.053    11.284    
    SLICE_X89Y76         FDSE (Setup_fdse_C_CE)      -0.205    11.079    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.718ns (32.599%)  route 1.485ns (67.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 10.988 - 5.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.714     6.337    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.419     6.756 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.653    reset_counter[1]
    SLICE_X89Y76         LUT4 (Prop_lut4_I0_O)        0.299     7.952 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.539    reset_counter[3]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.988    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.349    11.337    
                         clock uncertainty           -0.053    11.284    
    SLICE_X89Y76         FDSE (Setup_fdse_C_CE)      -0.205    11.079    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.580ns (30.527%)  route 1.320ns (69.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 10.988 - 5.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.714     6.337    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.456     6.793 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.320     8.113    reset_counter[0]
    SLICE_X89Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.237 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.237    reset_counter0[0]
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.988    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.349    11.337    
                         clock uncertainty           -0.053    11.284    
    SLICE_X89Y76         FDSE (Setup_fdse_C_D)        0.029    11.313    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.088ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.715ns (38.316%)  route 1.151ns (61.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 10.986 - 5.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.714     6.337    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.419     6.756 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           1.151     7.907    reset_counter[3]
    SLICE_X89Y75         LUT6 (Prop_lut6_I3_O)        0.296     8.203 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.203    ic_reset_i_1_n_0
    SLICE_X89Y75         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.595    10.986    clk200_clk
    SLICE_X89Y75         FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.327    11.313    
                         clock uncertainty           -0.053    11.260    
    SLICE_X89Y75         FDRE (Setup_fdre_C_D)        0.031    11.291    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  3.088    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.608ns (31.535%)  route 1.320ns (68.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 10.988 - 5.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.714     6.337    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.456     6.793 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.320     8.113    reset_counter[0]
    SLICE_X89Y76         LUT2 (Prop_lut2_I0_O)        0.152     8.265 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.265    reset_counter[1]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.988    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.349    11.337    
                         clock uncertainty           -0.053    11.284    
    SLICE_X89Y76         FDSE (Setup_fdse_C_D)        0.075    11.359    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.478ns (53.229%)  route 0.420ns (46.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 10.988 - 5.000 ) 
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.723     6.346    clk200_clk
    SLICE_X88Y82         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDPE (Prop_fdpe_C_Q)         0.478     6.824 r  FDPE_3/Q
                         net (fo=5, routed)           0.420     7.244    clk200_rst
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.988    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.327    11.315    
                         clock uncertainty           -0.053    11.262    
    SLICE_X89Y76         FDSE (Setup_fdse_C_S)       -0.600    10.662    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  3.418    

Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.478ns (53.229%)  route 0.420ns (46.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 10.988 - 5.000 ) 
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.723     6.346    clk200_clk
    SLICE_X88Y82         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDPE (Prop_fdpe_C_Q)         0.478     6.824 r  FDPE_3/Q
                         net (fo=5, routed)           0.420     7.244    clk200_rst
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.988    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.327    11.315    
                         clock uncertainty           -0.053    11.262    
    SLICE_X89Y76         FDSE (Setup_fdse_C_S)       -0.600    10.662    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  3.418    

Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.478ns (53.229%)  route 0.420ns (46.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 10.988 - 5.000 ) 
    Source Clock Delay      (SCD):    6.346ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.723     6.346    clk200_clk
    SLICE_X88Y82         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDPE (Prop_fdpe_C_Q)         0.478     6.824 r  FDPE_3/Q
                         net (fo=5, routed)           0.420     7.244    clk200_rst
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.597    10.988    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.327    11.315    
                         clock uncertainty           -0.053    11.262    
    SLICE_X89Y76         FDSE (Setup_fdse_C_S)       -0.600    10.662    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  3.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.222%)  route 0.182ns (49.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.864    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.141     2.005 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.182     2.188    reset_counter[0]
    SLICE_X89Y76         LUT4 (Prop_lut4_I1_O)        0.043     2.231 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.231    reset_counter[3]_i_2_n_0
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.414    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X89Y76         FDSE (Hold_fdse_C_D)         0.107     1.971    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.864    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.141     2.005 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.182     2.188    reset_counter[0]
    SLICE_X89Y76         LUT3 (Prop_lut3_I1_O)        0.045     2.233 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.233    reset_counter[2]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.414    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X89Y76         FDSE (Hold_fdse_C_D)         0.092     1.956    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.831%)  route 0.211ns (53.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.864    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.141     2.005 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.211     2.217    reset_counter[2]
    SLICE_X89Y75         LUT6 (Prop_lut6_I2_O)        0.045     2.262 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.262    ic_reset_i_1_n_0
    SLICE_X89Y75         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.413    clk200_clk
    SLICE_X89Y75         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.536     1.876    
    SLICE_X89Y75         FDRE (Hold_fdre_C_D)         0.092     1.968    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.586%)  route 0.163ns (52.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.601     1.870    clk200_clk
    SLICE_X88Y82         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDPE (Prop_fdpe_C_Q)         0.148     2.018 r  FDPE_3/Q
                         net (fo=5, routed)           0.163     2.181    clk200_rst
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.414    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.536     1.877    
    SLICE_X89Y76         FDSE (Hold_fdse_C_S)        -0.071     1.806    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.586%)  route 0.163ns (52.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.601     1.870    clk200_clk
    SLICE_X88Y82         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDPE (Prop_fdpe_C_Q)         0.148     2.018 r  FDPE_3/Q
                         net (fo=5, routed)           0.163     2.181    clk200_rst
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.414    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.536     1.877    
    SLICE_X89Y76         FDSE (Hold_fdse_C_S)        -0.071     1.806    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.586%)  route 0.163ns (52.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.601     1.870    clk200_clk
    SLICE_X88Y82         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDPE (Prop_fdpe_C_Q)         0.148     2.018 r  FDPE_3/Q
                         net (fo=5, routed)           0.163     2.181    clk200_rst
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.414    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.536     1.877    
    SLICE_X89Y76         FDSE (Hold_fdse_C_S)        -0.071     1.806    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.586%)  route 0.163ns (52.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.601     1.870    clk200_clk
    SLICE_X88Y82         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDPE (Prop_fdpe_C_Q)         0.148     2.018 r  FDPE_3/Q
                         net (fo=5, routed)           0.163     2.181    clk200_rst
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.414    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.536     1.877    
    SLICE_X89Y76         FDSE (Hold_fdse_C_S)        -0.071     1.806    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.291%)  route 0.321ns (58.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.864    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.128     1.992 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.321     2.314    reset_counter[1]
    SLICE_X89Y76         LUT2 (Prop_lut2_I1_O)        0.098     2.412 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.412    reset_counter[1]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.414    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X89Y76         FDSE (Hold_fdse_C_D)         0.107     1.971    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.621%)  route 0.304ns (57.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.864    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.128     1.992 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.108    reset_counter[3]
    SLICE_X89Y76         LUT4 (Prop_lut4_I3_O)        0.098     2.206 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.188     2.395    reset_counter[3]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.414    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X89Y76         FDSE (Hold_fdse_C_CE)       -0.039     1.825    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.621%)  route 0.304ns (57.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.595     1.864    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDSE (Prop_fdse_C_Q)         0.128     1.992 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.108    reset_counter[3]
    SLICE_X89Y76         LUT4 (Prop_lut4_I3_O)        0.098     2.206 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.188     2.395    reset_counter[3]_i_1_n_0
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.414    clk200_clk
    SLICE_X89Y76         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X89Y76         FDSE (Hold_fdse_C_CE)       -0.039     1.825    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.569    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y82     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y82     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y76     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y76     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y76     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X89Y76     reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y75     ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y82     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y82     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y75     ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y82     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y82     FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y82     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y82     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y82     FDPE_3/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y82     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X89Y76     reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y54    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y54    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y59    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y59    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y80    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y80    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y84    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y84    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y79    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y58    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y82    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 sdram_bankmachine3_openrow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 2.848ns (30.586%)  route 6.463ns (69.414%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 11.583 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        1.621     1.621    sys_clk
    SLICE_X66Y69         FDRE                                         r  sdram_bankmachine3_openrow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDRE (Prop_fdre_C_Q)         0.518     2.139 r  sdram_bankmachine3_openrow_reg[5]/Q
                         net (fo=1, routed)           1.118     3.258    sdram_bankmachine3_openrow_reg_n_0_[5]
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124     3.382 r  sdram_bankmachine3_cmd_buffer_source_payload_we_i_10/O
                         net (fo=1, routed)           0.000     3.382    sdram_bankmachine3_cmd_buffer_source_payload_we_i_10_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.932 r  sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.932    sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_6_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.203 r  sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_4/CO[0]
                         net (fo=7, routed)           0.730     4.933    sdram_bankmachine3_hit
    SLICE_X69Y78         LUT6 (Prop_lut6_I2_O)        0.373     5.306 f  sdram_choose_req_grant[0]_i_23/O
                         net (fo=1, routed)           0.000     5.306    sdram_choose_req_grant[0]_i_23_n_0
    SLICE_X69Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     5.523 f  sdram_choose_req_grant_reg[0]_i_19/O
                         net (fo=1, routed)           0.536     6.059    sdram_choose_req_grant_reg[0]_i_19_n_0
    SLICE_X72Y79         LUT5 (Prop_lut5_I0_O)        0.299     6.358 f  sdram_choose_req_grant[0]_i_12/O
                         net (fo=7, routed)           1.204     7.562    sdram_choose_req_grant[0]_i_12_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.686 f  sdram_twtrcon_count[2]_i_4/O
                         net (fo=3, routed)           0.352     8.038    sdram_twtrcon_count[2]_i_4_n_0
    SLICE_X83Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.162 f  sdram_twtrcon_count[2]_i_2/O
                         net (fo=30, routed)          0.882     9.043    sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X78Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.167 f  sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=11, routed)          0.837    10.004    sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X74Y76         LUT3 (Prop_lut3_I0_O)        0.124    10.128 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.804    10.933    sdram_bankmachine7_cmd_buffer_source_payload_we_i_1_n_0
    SLICE_X73Y71         FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3453, routed)        1.583    11.583    sys_clk
    SLICE_X73Y71         FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]/C
                         clock pessimism              0.079    11.662    
                         clock uncertainty           -0.057    11.606    
    SLICE_X73Y71         FDRE (Setup_fdre_C_CE)      -0.205    11.401    sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         11.401    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 sdram_bankmachine3_openrow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 2.848ns (30.586%)  route 6.463ns (69.414%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 11.583 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        1.621     1.621    sys_clk
    SLICE_X66Y69         FDRE                                         r  sdram_bankmachine3_openrow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDRE (Prop_fdre_C_Q)         0.518     2.139 r  sdram_bankmachine3_openrow_reg[5]/Q
                         net (fo=1, routed)           1.118     3.258    sdram_bankmachine3_openrow_reg_n_0_[5]
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124     3.382 r  sdram_bankmachine3_cmd_buffer_source_payload_we_i_10/O
                         net (fo=1, routed)           0.000     3.382    sdram_bankmachine3_cmd_buffer_source_payload_we_i_10_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.932 r  sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.932    sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_6_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.203 r  sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_4/CO[0]
                         net (fo=7, routed)           0.730     4.933    sdram_bankmachine3_hit
    SLICE_X69Y78         LUT6 (Prop_lut6_I2_O)        0.373     5.306 f  sdram_choose_req_grant[0]_i_23/O
                         net (fo=1, routed)           0.000     5.306    sdram_choose_req_grant[0]_i_23_n_0
    SLICE_X69Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     5.523 f  sdram_choose_req_grant_reg[0]_i_19/O
                         net (fo=1, routed)           0.536     6.059    sdram_choose_req_grant_reg[0]_i_19_n_0
    SLICE_X72Y79         LUT5 (Prop_lut5_I0_O)        0.299     6.358 f  sdram_choose_req_grant[0]_i_12/O
                         net (fo=7, routed)           1.204     7.562    sdram_choose_req_grant[0]_i_12_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.686 f  sdram_twtrcon_count[2]_i_4/O
                         net (fo=3, routed)           0.352     8.038    sdram_twtrcon_count[2]_i_4_n_0
    SLICE_X83Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.162 f  sdram_twtrcon_count[2]_i_2/O
                         net (fo=30, routed)          0.882     9.043    sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X78Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.167 f  sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=11, routed)          0.837    10.004    sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X74Y76         LUT3 (Prop_lut3_I0_O)        0.124    10.128 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.804    10.933    sdram_bankmachine7_cmd_buffer_source_payload_we_i_1_n_0
    SLICE_X73Y71         FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3453, routed)        1.583    11.583    sys_clk
    SLICE_X73Y71         FDRE                                         r  sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]/C
                         clock pessimism              0.079    11.662    
                         clock uncertainty           -0.057    11.606    
    SLICE_X73Y71         FDRE (Setup_fdre_C_CE)      -0.205    11.401    sdram_bankmachine7_cmd_buffer_source_payload_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.401    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 2.985ns (32.250%)  route 6.271ns (67.750%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        1.622     1.622    sys_clk
    SLICE_X67Y81         FDRE                                         r  sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y81         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           1.107     3.185    p_0_in10_in[0]
    SLICE_X64Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.309 r  sdram_bankmachine1_cmd_buffer_source_payload_we_i_11/O
                         net (fo=1, routed)           0.000     3.309    sdram_bankmachine1_cmd_buffer_source_payload_we_i_11_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.841 r  sdram_bankmachine1_cmd_buffer_source_payload_we_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.841    sdram_bankmachine1_cmd_buffer_source_payload_we_reg_i_6_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.112 r  sdram_bankmachine1_cmd_buffer_source_payload_we_reg_i_4/CO[0]
                         net (fo=12, routed)          0.780     4.892    sdram_bankmachine1_hit
    SLICE_X70Y82         LUT5 (Prop_lut5_I2_O)        0.366     5.258 f  sdram_trrdcon_ready_i_22/O
                         net (fo=1, routed)           0.454     5.712    sdram_trrdcon_ready_i_22_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I2_O)        0.348     6.060 f  sdram_trrdcon_ready_i_19/O
                         net (fo=1, routed)           0.000     6.060    sdram_trrdcon_ready_i_19_n_0
    SLICE_X71Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     6.277 f  sdram_trrdcon_ready_reg_i_10/O
                         net (fo=1, routed)           0.861     7.138    sdram_trrdcon_ready_reg_i_10_n_0
    SLICE_X78Y84         LUT6 (Prop_lut6_I5_O)        0.299     7.437 f  sdram_trrdcon_ready_i_3/O
                         net (fo=17, routed)          0.642     8.080    sdram_trrdcon_ready_i_3_n_0
    SLICE_X80Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.204 f  sdram_trrdcon_ready_i_4/O
                         net (fo=17, routed)          0.690     8.893    sdram_trrdcon_ready_i_4_n_0
    SLICE_X81Y83         LUT6 (Prop_lut6_I1_O)        0.124     9.017 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=11, routed)          1.031    10.048    sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X68Y76         LUT3 (Prop_lut3_I0_O)        0.124    10.172 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.706    10.878    sdram_bankmachine0_cmd_buffer_pipe_ce
    SLICE_X66Y74         FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3453, routed)        1.495    11.495    sys_clk
    SLICE_X66Y74         FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[0]/C
                         clock pessimism              0.079    11.574    
                         clock uncertainty           -0.057    11.518    
    SLICE_X66Y74         FDRE (Setup_fdre_C_CE)      -0.169    11.349    sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 2.985ns (32.250%)  route 6.271ns (67.750%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        1.622     1.622    sys_clk
    SLICE_X67Y81         FDRE                                         r  sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y81         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           1.107     3.185    p_0_in10_in[0]
    SLICE_X64Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.309 r  sdram_bankmachine1_cmd_buffer_source_payload_we_i_11/O
                         net (fo=1, routed)           0.000     3.309    sdram_bankmachine1_cmd_buffer_source_payload_we_i_11_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.841 r  sdram_bankmachine1_cmd_buffer_source_payload_we_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.841    sdram_bankmachine1_cmd_buffer_source_payload_we_reg_i_6_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.112 r  sdram_bankmachine1_cmd_buffer_source_payload_we_reg_i_4/CO[0]
                         net (fo=12, routed)          0.780     4.892    sdram_bankmachine1_hit
    SLICE_X70Y82         LUT5 (Prop_lut5_I2_O)        0.366     5.258 f  sdram_trrdcon_ready_i_22/O
                         net (fo=1, routed)           0.454     5.712    sdram_trrdcon_ready_i_22_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I2_O)        0.348     6.060 f  sdram_trrdcon_ready_i_19/O
                         net (fo=1, routed)           0.000     6.060    sdram_trrdcon_ready_i_19_n_0
    SLICE_X71Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     6.277 f  sdram_trrdcon_ready_reg_i_10/O
                         net (fo=1, routed)           0.861     7.138    sdram_trrdcon_ready_reg_i_10_n_0
    SLICE_X78Y84         LUT6 (Prop_lut6_I5_O)        0.299     7.437 f  sdram_trrdcon_ready_i_3/O
                         net (fo=17, routed)          0.642     8.080    sdram_trrdcon_ready_i_3_n_0
    SLICE_X80Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.204 f  sdram_trrdcon_ready_i_4/O
                         net (fo=17, routed)          0.690     8.893    sdram_trrdcon_ready_i_4_n_0
    SLICE_X81Y83         LUT6 (Prop_lut6_I1_O)        0.124     9.017 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=11, routed)          1.031    10.048    sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X68Y76         LUT3 (Prop_lut3_I0_O)        0.124    10.172 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.706    10.878    sdram_bankmachine0_cmd_buffer_pipe_ce
    SLICE_X66Y74         FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3453, routed)        1.495    11.495    sys_clk
    SLICE_X66Y74         FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[1]/C
                         clock pessimism              0.079    11.574    
                         clock uncertainty           -0.057    11.518    
    SLICE_X66Y74         FDRE (Setup_fdre_C_CE)      -0.169    11.349    sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 2.985ns (32.250%)  route 6.271ns (67.750%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        1.622     1.622    sys_clk
    SLICE_X67Y81         FDRE                                         r  sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y81         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           1.107     3.185    p_0_in10_in[0]
    SLICE_X64Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.309 r  sdram_bankmachine1_cmd_buffer_source_payload_we_i_11/O
                         net (fo=1, routed)           0.000     3.309    sdram_bankmachine1_cmd_buffer_source_payload_we_i_11_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.841 r  sdram_bankmachine1_cmd_buffer_source_payload_we_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.841    sdram_bankmachine1_cmd_buffer_source_payload_we_reg_i_6_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.112 r  sdram_bankmachine1_cmd_buffer_source_payload_we_reg_i_4/CO[0]
                         net (fo=12, routed)          0.780     4.892    sdram_bankmachine1_hit
    SLICE_X70Y82         LUT5 (Prop_lut5_I2_O)        0.366     5.258 f  sdram_trrdcon_ready_i_22/O
                         net (fo=1, routed)           0.454     5.712    sdram_trrdcon_ready_i_22_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I2_O)        0.348     6.060 f  sdram_trrdcon_ready_i_19/O
                         net (fo=1, routed)           0.000     6.060    sdram_trrdcon_ready_i_19_n_0
    SLICE_X71Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     6.277 f  sdram_trrdcon_ready_reg_i_10/O
                         net (fo=1, routed)           0.861     7.138    sdram_trrdcon_ready_reg_i_10_n_0
    SLICE_X78Y84         LUT6 (Prop_lut6_I5_O)        0.299     7.437 f  sdram_trrdcon_ready_i_3/O
                         net (fo=17, routed)          0.642     8.080    sdram_trrdcon_ready_i_3_n_0
    SLICE_X80Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.204 f  sdram_trrdcon_ready_i_4/O
                         net (fo=17, routed)          0.690     8.893    sdram_trrdcon_ready_i_4_n_0
    SLICE_X81Y83         LUT6 (Prop_lut6_I1_O)        0.124     9.017 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=11, routed)          1.031    10.048    sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X68Y76         LUT3 (Prop_lut3_I0_O)        0.124    10.172 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.706    10.878    sdram_bankmachine0_cmd_buffer_pipe_ce
    SLICE_X66Y74         FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3453, routed)        1.495    11.495    sys_clk
    SLICE_X66Y74         FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[2]/C
                         clock pessimism              0.079    11.574    
                         clock uncertainty           -0.057    11.518    
    SLICE_X66Y74         FDRE (Setup_fdre_C_CE)      -0.169    11.349    sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 2.985ns (32.250%)  route 6.271ns (67.750%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        1.622     1.622    sys_clk
    SLICE_X67Y81         FDRE                                         r  sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y81         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           1.107     3.185    p_0_in10_in[0]
    SLICE_X64Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.309 r  sdram_bankmachine1_cmd_buffer_source_payload_we_i_11/O
                         net (fo=1, routed)           0.000     3.309    sdram_bankmachine1_cmd_buffer_source_payload_we_i_11_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.841 r  sdram_bankmachine1_cmd_buffer_source_payload_we_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.841    sdram_bankmachine1_cmd_buffer_source_payload_we_reg_i_6_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.112 r  sdram_bankmachine1_cmd_buffer_source_payload_we_reg_i_4/CO[0]
                         net (fo=12, routed)          0.780     4.892    sdram_bankmachine1_hit
    SLICE_X70Y82         LUT5 (Prop_lut5_I2_O)        0.366     5.258 f  sdram_trrdcon_ready_i_22/O
                         net (fo=1, routed)           0.454     5.712    sdram_trrdcon_ready_i_22_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I2_O)        0.348     6.060 f  sdram_trrdcon_ready_i_19/O
                         net (fo=1, routed)           0.000     6.060    sdram_trrdcon_ready_i_19_n_0
    SLICE_X71Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     6.277 f  sdram_trrdcon_ready_reg_i_10/O
                         net (fo=1, routed)           0.861     7.138    sdram_trrdcon_ready_reg_i_10_n_0
    SLICE_X78Y84         LUT6 (Prop_lut6_I5_O)        0.299     7.437 f  sdram_trrdcon_ready_i_3/O
                         net (fo=17, routed)          0.642     8.080    sdram_trrdcon_ready_i_3_n_0
    SLICE_X80Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.204 f  sdram_trrdcon_ready_i_4/O
                         net (fo=17, routed)          0.690     8.893    sdram_trrdcon_ready_i_4_n_0
    SLICE_X81Y83         LUT6 (Prop_lut6_I1_O)        0.124     9.017 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=11, routed)          1.031    10.048    sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X68Y76         LUT3 (Prop_lut3_I0_O)        0.124    10.172 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.706    10.878    sdram_bankmachine0_cmd_buffer_pipe_ce
    SLICE_X66Y74         FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3453, routed)        1.495    11.495    sys_clk
    SLICE_X66Y74         FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[3]/C
                         clock pessimism              0.079    11.574    
                         clock uncertainty           -0.057    11.518    
    SLICE_X66Y74         FDRE (Setup_fdre_C_CE)      -0.169    11.349    sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 2.985ns (32.250%)  route 6.271ns (67.750%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        1.622     1.622    sys_clk
    SLICE_X67Y81         FDRE                                         r  sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y81         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           1.107     3.185    p_0_in10_in[0]
    SLICE_X64Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.309 r  sdram_bankmachine1_cmd_buffer_source_payload_we_i_11/O
                         net (fo=1, routed)           0.000     3.309    sdram_bankmachine1_cmd_buffer_source_payload_we_i_11_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.841 r  sdram_bankmachine1_cmd_buffer_source_payload_we_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.841    sdram_bankmachine1_cmd_buffer_source_payload_we_reg_i_6_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.112 r  sdram_bankmachine1_cmd_buffer_source_payload_we_reg_i_4/CO[0]
                         net (fo=12, routed)          0.780     4.892    sdram_bankmachine1_hit
    SLICE_X70Y82         LUT5 (Prop_lut5_I2_O)        0.366     5.258 f  sdram_trrdcon_ready_i_22/O
                         net (fo=1, routed)           0.454     5.712    sdram_trrdcon_ready_i_22_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I2_O)        0.348     6.060 f  sdram_trrdcon_ready_i_19/O
                         net (fo=1, routed)           0.000     6.060    sdram_trrdcon_ready_i_19_n_0
    SLICE_X71Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     6.277 f  sdram_trrdcon_ready_reg_i_10/O
                         net (fo=1, routed)           0.861     7.138    sdram_trrdcon_ready_reg_i_10_n_0
    SLICE_X78Y84         LUT6 (Prop_lut6_I5_O)        0.299     7.437 f  sdram_trrdcon_ready_i_3/O
                         net (fo=17, routed)          0.642     8.080    sdram_trrdcon_ready_i_3_n_0
    SLICE_X80Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.204 f  sdram_trrdcon_ready_i_4/O
                         net (fo=17, routed)          0.690     8.893    sdram_trrdcon_ready_i_4_n_0
    SLICE_X81Y83         LUT6 (Prop_lut6_I1_O)        0.124     9.017 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=11, routed)          1.031    10.048    sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X68Y76         LUT3 (Prop_lut3_I0_O)        0.124    10.172 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.706    10.878    sdram_bankmachine0_cmd_buffer_pipe_ce
    SLICE_X66Y74         FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3453, routed)        1.495    11.495    sys_clk
    SLICE_X66Y74         FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[4]/C
                         clock pessimism              0.079    11.574    
                         clock uncertainty           -0.057    11.518    
    SLICE_X66Y74         FDRE (Setup_fdre_C_CE)      -0.169    11.349    sdram_bankmachine0_cmd_buffer_source_payload_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine0_cmd_buffer_source_payload_we_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.256ns  (logic 2.985ns (32.250%)  route 6.271ns (67.750%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        1.622     1.622    sys_clk
    SLICE_X67Y81         FDRE                                         r  sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y81         FDRE (Prop_fdre_C_Q)         0.456     2.078 r  sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[7]/Q
                         net (fo=5, routed)           1.107     3.185    p_0_in10_in[0]
    SLICE_X64Y79         LUT6 (Prop_lut6_I0_O)        0.124     3.309 r  sdram_bankmachine1_cmd_buffer_source_payload_we_i_11/O
                         net (fo=1, routed)           0.000     3.309    sdram_bankmachine1_cmd_buffer_source_payload_we_i_11_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.841 r  sdram_bankmachine1_cmd_buffer_source_payload_we_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.841    sdram_bankmachine1_cmd_buffer_source_payload_we_reg_i_6_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.112 r  sdram_bankmachine1_cmd_buffer_source_payload_we_reg_i_4/CO[0]
                         net (fo=12, routed)          0.780     4.892    sdram_bankmachine1_hit
    SLICE_X70Y82         LUT5 (Prop_lut5_I2_O)        0.366     5.258 f  sdram_trrdcon_ready_i_22/O
                         net (fo=1, routed)           0.454     5.712    sdram_trrdcon_ready_i_22_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I2_O)        0.348     6.060 f  sdram_trrdcon_ready_i_19/O
                         net (fo=1, routed)           0.000     6.060    sdram_trrdcon_ready_i_19_n_0
    SLICE_X71Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     6.277 f  sdram_trrdcon_ready_reg_i_10/O
                         net (fo=1, routed)           0.861     7.138    sdram_trrdcon_ready_reg_i_10_n_0
    SLICE_X78Y84         LUT6 (Prop_lut6_I5_O)        0.299     7.437 f  sdram_trrdcon_ready_i_3/O
                         net (fo=17, routed)          0.642     8.080    sdram_trrdcon_ready_i_3_n_0
    SLICE_X80Y84         LUT5 (Prop_lut5_I1_O)        0.124     8.204 f  sdram_trrdcon_ready_i_4/O
                         net (fo=17, routed)          0.690     8.893    sdram_trrdcon_ready_i_4_n_0
    SLICE_X81Y83         LUT6 (Prop_lut6_I1_O)        0.124     9.017 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=11, routed)          1.031    10.048    sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X68Y76         LUT3 (Prop_lut3_I0_O)        0.124    10.172 r  sdram_bankmachine0_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.706    10.878    sdram_bankmachine0_cmd_buffer_pipe_ce
    SLICE_X66Y74         FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_we_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3453, routed)        1.495    11.495    sys_clk
    SLICE_X66Y74         FDRE                                         r  sdram_bankmachine0_cmd_buffer_source_payload_we_reg/C
                         clock pessimism              0.079    11.574    
                         clock uncertainty           -0.057    11.518    
    SLICE_X66Y74         FDRE (Setup_fdre_C_CE)      -0.169    11.349    sdram_bankmachine0_cmd_buffer_source_payload_we_reg
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 sdram_bankmachine3_openrow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 2.848ns (30.466%)  route 6.500ns (69.534%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 11.589 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        1.621     1.621    sys_clk
    SLICE_X66Y69         FDRE                                         r  sdram_bankmachine3_openrow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDRE (Prop_fdre_C_Q)         0.518     2.139 r  sdram_bankmachine3_openrow_reg[5]/Q
                         net (fo=1, routed)           1.118     3.258    sdram_bankmachine3_openrow_reg_n_0_[5]
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124     3.382 r  sdram_bankmachine3_cmd_buffer_source_payload_we_i_10/O
                         net (fo=1, routed)           0.000     3.382    sdram_bankmachine3_cmd_buffer_source_payload_we_i_10_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.932 r  sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.932    sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_6_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.203 r  sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_4/CO[0]
                         net (fo=7, routed)           0.730     4.933    sdram_bankmachine3_hit
    SLICE_X69Y78         LUT6 (Prop_lut6_I2_O)        0.373     5.306 f  sdram_choose_req_grant[0]_i_23/O
                         net (fo=1, routed)           0.000     5.306    sdram_choose_req_grant[0]_i_23_n_0
    SLICE_X69Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     5.523 f  sdram_choose_req_grant_reg[0]_i_19/O
                         net (fo=1, routed)           0.536     6.059    sdram_choose_req_grant_reg[0]_i_19_n_0
    SLICE_X72Y79         LUT5 (Prop_lut5_I0_O)        0.299     6.358 f  sdram_choose_req_grant[0]_i_12/O
                         net (fo=7, routed)           1.204     7.562    sdram_choose_req_grant[0]_i_12_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.686 f  sdram_twtrcon_count[2]_i_4/O
                         net (fo=3, routed)           0.352     8.038    sdram_twtrcon_count[2]_i_4_n_0
    SLICE_X83Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.162 f  sdram_twtrcon_count[2]_i_2/O
                         net (fo=30, routed)          0.871     9.033    sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X81Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.157 f  sdram_bankmachine2_cmd_buffer_source_payload_we_i_3/O
                         net (fo=5, routed)           0.890    10.046    sdram_bankmachine2_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X81Y78         LUT3 (Prop_lut3_I2_O)        0.124    10.170 r  sdram_bankmachine2_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.799    10.970    sdram_bankmachine2_cmd_buffer_pipe_ce
    SLICE_X78Y80         FDRE                                         r  sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3453, routed)        1.589    11.589    sys_clk
    SLICE_X78Y80         FDRE                                         r  sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[19]/C
                         clock pessimism              0.079    11.668    
                         clock uncertainty           -0.057    11.612    
    SLICE_X78Y80         FDRE (Setup_fdre_C_CE)      -0.169    11.443    sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                         -10.970    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 sdram_bankmachine3_openrow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 2.848ns (30.933%)  route 6.359ns (69.067%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        1.621     1.621    sys_clk
    SLICE_X66Y69         FDRE                                         r  sdram_bankmachine3_openrow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDRE (Prop_fdre_C_Q)         0.518     2.139 r  sdram_bankmachine3_openrow_reg[5]/Q
                         net (fo=1, routed)           1.118     3.258    sdram_bankmachine3_openrow_reg_n_0_[5]
    SLICE_X67Y69         LUT6 (Prop_lut6_I0_O)        0.124     3.382 r  sdram_bankmachine3_cmd_buffer_source_payload_we_i_10/O
                         net (fo=1, routed)           0.000     3.382    sdram_bankmachine3_cmd_buffer_source_payload_we_i_10_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.932 r  sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.932    sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_6_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.203 f  sdram_bankmachine3_cmd_buffer_source_payload_we_reg_i_4/CO[0]
                         net (fo=7, routed)           0.730     4.933    sdram_bankmachine3_hit
    SLICE_X69Y78         LUT6 (Prop_lut6_I2_O)        0.373     5.306 r  sdram_choose_req_grant[0]_i_23/O
                         net (fo=1, routed)           0.000     5.306    sdram_choose_req_grant[0]_i_23_n_0
    SLICE_X69Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     5.523 r  sdram_choose_req_grant_reg[0]_i_19/O
                         net (fo=1, routed)           0.536     6.059    sdram_choose_req_grant_reg[0]_i_19_n_0
    SLICE_X72Y79         LUT5 (Prop_lut5_I0_O)        0.299     6.358 r  sdram_choose_req_grant[0]_i_12/O
                         net (fo=7, routed)           1.204     7.562    sdram_choose_req_grant[0]_i_12_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.686 r  sdram_twtrcon_count[2]_i_4/O
                         net (fo=3, routed)           0.352     8.038    sdram_twtrcon_count[2]_i_4_n_0
    SLICE_X83Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.162 r  sdram_twtrcon_count[2]_i_2/O
                         net (fo=30, routed)          0.882     9.043    sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X78Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.167 r  sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=11, routed)          0.952    10.120    lm32_cpu/load_store_unit/sdram_choose_req_grant_reg[2]_4
    SLICE_X74Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.244 r  lm32_cpu/load_store_unit/sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.585    10.828    lm32_cpu_n_65
    SLICE_X71Y74         FDRE                                         r  sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3453, routed)        1.495    11.495    sys_clk
    SLICE_X71Y74         FDRE                                         r  sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.574    
                         clock uncertainty           -0.057    11.518    
    SLICE_X71Y74         FDRE (Setup_fdre_C_CE)      -0.205    11.313    sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                         -10.829    
  -------------------------------------------------------------------
                         slack                                  0.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.558     0.558    sys_clk
    SLICE_X61Y69         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_6_7/ADDRD0
    SLICE_X60Y69         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.827     0.827    storage_reg_0_15_6_7/WCLK
    SLICE_X60Y69         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.571    
    SLICE_X60Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.558     0.558    sys_clk
    SLICE_X61Y69         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_6_7/ADDRD0
    SLICE_X60Y69         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.827     0.827    storage_reg_0_15_6_7/WCLK
    SLICE_X60Y69         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.571    
    SLICE_X60Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    storage_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.558     0.558    sys_clk
    SLICE_X61Y69         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_6_7/ADDRD0
    SLICE_X60Y69         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.827     0.827    storage_reg_0_15_6_7/WCLK
    SLICE_X60Y69         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.256     0.571    
    SLICE_X60Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    storage_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.558     0.558    sys_clk
    SLICE_X61Y69         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_6_7/ADDRD0
    SLICE_X60Y69         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.827     0.827    storage_reg_0_15_6_7/WCLK
    SLICE_X60Y69         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.256     0.571    
    SLICE_X60Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    storage_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.558     0.558    sys_clk
    SLICE_X61Y69         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_6_7/ADDRD0
    SLICE_X60Y69         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.827     0.827    storage_reg_0_15_6_7/WCLK
    SLICE_X60Y69         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.256     0.571    
    SLICE_X60Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    storage_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.558     0.558    sys_clk
    SLICE_X61Y69         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_6_7/ADDRD0
    SLICE_X60Y69         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.827     0.827    storage_reg_0_15_6_7/WCLK
    SLICE_X60Y69         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.256     0.571    
    SLICE_X60Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    storage_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.558     0.558    sys_clk
    SLICE_X61Y69         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_6_7/ADDRD0
    SLICE_X60Y69         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.827     0.827    storage_reg_0_15_6_7/WCLK
    SLICE_X60Y69         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.256     0.571    
    SLICE_X60Y69         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.881    storage_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.558     0.558    sys_clk
    SLICE_X61Y69         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.905    storage_reg_0_15_6_7/ADDRD0
    SLICE_X60Y69         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.827     0.827    storage_reg_0_15_6_7/WCLK
    SLICE_X60Y69         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.256     0.571    
    SLICE_X60Y69         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.881    storage_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/i_adr_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_rom_bus_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.197%)  route 0.122ns (36.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.635     0.635    lm32_cpu/instruction_unit/out
    SLICE_X66Y49         FDRE                                         r  lm32_cpu/instruction_unit/i_adr_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164     0.799 f  lm32_cpu/instruction_unit/i_adr_o_reg[29]/Q
                         net (fo=2, routed)           0.122     0.921    lm32_cpu/load_store_unit/i_adr_o_reg[31][25]
    SLICE_X69Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.966 r  lm32_cpu/load_store_unit/basesoc_rom_bus_ack_i_1/O
                         net (fo=1, routed)           0.000     0.966    basesoc_rom_bus_ack0
    SLICE_X69Y50         FDRE                                         r  basesoc_rom_bus_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.841     0.841    sys_clk
    SLICE_X69Y50         FDRE                                         r  basesoc_rom_bus_ack_reg/C
                         clock pessimism             -0.005     0.836    
    SLICE_X69Y50         FDRE (Hold_fdre_C_D)         0.091     0.927    basesoc_rom_bus_ack_reg
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/wb_data_m_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.739%)  route 0.230ns (55.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.654     0.654    lm32_cpu/load_store_unit/out
    SLICE_X73Y43         FDRE                                         r  lm32_cpu/load_store_unit/wb_data_m_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y43         FDRE (Prop_fdre_C_Q)         0.141     0.795 r  lm32_cpu/load_store_unit/wb_data_m_reg[17]/Q
                         net (fo=2, routed)           0.124     0.919    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/wb_data_m_reg[31][17]
    SLICE_X73Y43         LUT6 (Prop_lut6_I0_O)        0.045     0.964 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_36/O
                         net (fo=1, routed)           0.106     1.070    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/dmem_write_data[17]
    RAMB36_X2Y8          RAMB36E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3453, routed)        0.972     0.972    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/out
    RAMB36_X2Y8          RAMB36E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.259     0.713    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.296     1.009    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y16   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y14   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y25  data_mem_grain5_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y23  data_mem_grain6_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y28  data_mem_grain7_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y21  data_mem_grain8_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15  memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24  data_mem_grain9_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y40  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y40  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y40  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y40  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y40  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y40  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y40  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y40  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y39  lm32_cpu/registers_reg_r2_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y39  lm32_cpu/registers_reg_r2_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y38  lm32_cpu/registers_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y38  lm32_cpu/registers_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y38  lm32_cpu/registers_reg_r1_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y38  lm32_cpu/registers_reg_r1_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y38  lm32_cpu/registers_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y38  lm32_cpu/registers_reg_r1_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y38  lm32_cpu/registers_reg_r1_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y38  lm32_cpu/registers_reg_r1_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y40  lm32_cpu/registers_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y40  lm32_cpu/registers_reg_r2_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.645ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X88Y82         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    F4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     2.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     3.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.270 r  BUFG_3/O
                         net (fo=8, routed)           0.601     3.870    clk200_clk
    SLICE_X88Y82         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.870    
                         clock uncertainty           -0.125     3.746    
    SLICE_X88Y82         FDPE (Setup_fdpe_C_D)       -0.035     3.711    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.711    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.645    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.373ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.604ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X88Y87         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3453, routed)        0.604     2.604    sys_clk
    SLICE_X88Y87         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.604    
                         clock uncertainty           -0.129     2.474    
    SLICE_X88Y87         FDPE (Setup_fdpe_C_D)       -0.035     2.439    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.439    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.373    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal  |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock     |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------+
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.148 (r) | FAST    |     4.959 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.076 (f) | FAST    |     4.959 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.147 (r) | FAST    |     4.957 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.075 (f) | FAST    |     4.957 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.164 (r) | FAST    |     4.975 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.092 (f) | FAST    |     4.975 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.147 (r) | FAST    |     4.958 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.075 (f) | FAST    |     4.958 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.141 (r) | FAST    |     4.951 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.069 (f) | FAST    |     4.951 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.156 (r) | FAST    |     4.966 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.084 (f) | FAST    |     4.966 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.143 (r) | FAST    |     4.955 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.071 (f) | FAST    |     4.955 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.165 (r) | FAST    |     4.975 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.093 (f) | FAST    |     4.975 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.142 (r) | FAST    |     4.945 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.070 (f) | FAST    |     4.945 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.133 (r) | FAST    |     4.941 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.061 (f) | FAST    |     4.941 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.135 (r) | FAST    |     4.939 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.063 (f) | FAST    |     4.939 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.128 (r) | FAST    |     4.936 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.056 (f) | FAST    |     4.936 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.123 (r) | FAST    |     4.928 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.051 (f) | FAST    |     4.928 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.147 (r) | FAST    |     4.950 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.075 (f) | FAST    |     4.950 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.135 (r) | FAST    |     4.944 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.063 (f) | FAST    |     4.944 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.148 (r) | FAST    |     4.952 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.076 (f) | FAST    |     4.952 (f) | SLOW    | pll_sys4x |
sys_clk   | serial_rx        | FDRE           | -        |     3.700 (r) | SLOW    |    -0.989 (r) | FAST    |           |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     4.066 (r) | SLOW    |    -1.032 (r) | FAST    |           |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.437 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.451 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.463 (r) | SLOW    |      2.478 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.463 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.459 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.453 (r) | SLOW    |      2.475 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.468 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.469 (r) | SLOW    |      2.482 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.459 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.452 (r) | SLOW    |      2.474 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.454 (r) | SLOW    |      2.474 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.447 (r) | SLOW    |      2.461 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.459 (r) | SLOW    |      2.474 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.460 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.457 (r) | SLOW    |      2.477 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.450 (r) | SLOW    |      2.470 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.462 (r) | SLOW    |      2.478 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.478 (r) | SLOW    |      2.491 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.470 (r) | SLOW    |      2.484 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.571 (r) | SLOW    |      2.431 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.584 (r) | SLOW    |      2.443 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.428 (r) | SLOW    |      2.441 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.492 (r) | SLOW    |      2.505 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.494 (r) | SLOW    |      2.509 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.396 (r) | SLOW    |      2.195 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.194 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.397 (r) | SLOW    |      2.181 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.395 (r) | SLOW    |      2.193 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.185 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.395 (r) | SLOW    |      2.197 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.176 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.380 (r) | SLOW    |      2.184 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.390 (r) | SLOW    |      2.204 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.383 (r) | SLOW    |      2.195 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.390 (r) | SLOW    |      2.208 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.383 (r) | SLOW    |      2.207 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.380 (r) | SLOW    |      2.179 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.391 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.382 (r) | SLOW    |      2.181 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.463 (r) | SLOW    |      2.476 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.448 (r) | SLOW    |      2.466 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.475 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.480 (r) | SLOW    |      2.493 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.019 (r) | SLOW    |      2.796 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.012 (r) | SLOW    |      2.794 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.020 (r) | SLOW    |      2.798 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.013 (r) | SLOW    |      2.794 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.244 (r) | SLOW    |      1.896 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      7.168 (r) | SLOW    |      1.868 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      7.538 (r) | SLOW    |      1.967 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.220 (r) | SLOW    |      1.891 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.018 (r) | SLOW    |      1.811 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.801 (r) | SLOW    |      1.692 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.080 (r) | SLOW    |      1.839 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.868 (r) | SLOW    |      1.724 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.391 (r) | SLOW    |      1.506 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      6.911 (r) | SLOW    |      1.748 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      6.697 (r) | SLOW    |      1.654 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      6.752 (r) | SLOW    |      1.686 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      6.695 (r) | SLOW    |      1.661 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      6.531 (r) | SLOW    |      1.554 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      6.892 (r) | SLOW    |      1.734 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      6.703 (r) | SLOW    |      1.637 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.320 (r) | SLOW    |      1.894 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      7.050 (r) | SLOW    |      1.767 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.321 (r) | SLOW    |      1.896 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      7.051 (r) | SLOW    |      1.767 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     10.279 (r) | SLOW    |      3.415 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     10.225 (r) | SLOW    |      3.238 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     11.862 (r) | SLOW    |      3.888 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.460 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.532 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.923 ns
Ideal Clock Offset to Actual Clock: 3.013 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.148 (r) | FAST    |   4.959 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.076 (f) | FAST    |   4.959 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.147 (r) | FAST    |   4.957 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.075 (f) | FAST    |   4.957 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.164 (r) | FAST    |   4.975 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.092 (f) | FAST    |   4.975 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.147 (r) | FAST    |   4.958 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.075 (f) | FAST    |   4.958 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.141 (r) | FAST    |   4.951 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.069 (f) | FAST    |   4.951 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.156 (r) | FAST    |   4.966 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.084 (f) | FAST    |   4.966 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.143 (r) | FAST    |   4.955 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.071 (f) | FAST    |   4.955 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.165 (r) | FAST    |   4.975 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.093 (f) | FAST    |   4.975 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.142 (r) | FAST    |   4.945 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.070 (f) | FAST    |   4.945 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.133 (r) | FAST    |   4.941 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.061 (f) | FAST    |   4.941 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.135 (r) | FAST    |   4.939 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.063 (f) | FAST    |   4.939 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.128 (r) | FAST    |   4.936 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.056 (f) | FAST    |   4.936 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.123 (r) | FAST    |   4.928 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.051 (f) | FAST    |   4.928 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.147 (r) | FAST    |   4.950 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.075 (f) | FAST    |   4.950 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.135 (r) | FAST    |   4.944 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.063 (f) | FAST    |   4.944 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.148 (r) | FAST    |   4.952 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.076 (f) | FAST    |   4.952 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.051 (f) | FAST    |   4.975 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.032 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.437 (r) | SLOW    |   2.455 (r) | FAST    |    0.000 |
ddram_a[1]         |   8.451 (r) | SLOW    |   2.472 (r) | FAST    |    0.017 |
ddram_a[2]         |   8.463 (r) | SLOW    |   2.478 (r) | FAST    |    0.026 |
ddram_a[3]         |   8.463 (r) | SLOW    |   2.479 (r) | FAST    |    0.026 |
ddram_a[4]         |   8.459 (r) | SLOW    |   2.473 (r) | FAST    |    0.022 |
ddram_a[5]         |   8.453 (r) | SLOW    |   2.475 (r) | FAST    |    0.020 |
ddram_a[6]         |   8.468 (r) | SLOW    |   2.481 (r) | FAST    |    0.031 |
ddram_a[7]         |   8.469 (r) | SLOW    |   2.482 (r) | FAST    |    0.032 |
ddram_a[8]         |   8.459 (r) | SLOW    |   2.473 (r) | FAST    |    0.022 |
ddram_a[9]         |   8.452 (r) | SLOW    |   2.474 (r) | FAST    |    0.019 |
ddram_a[10]        |   8.454 (r) | SLOW    |   2.474 (r) | FAST    |    0.020 |
ddram_a[11]        |   8.447 (r) | SLOW    |   2.461 (r) | FAST    |    0.010 |
ddram_a[12]        |   8.459 (r) | SLOW    |   2.474 (r) | FAST    |    0.022 |
ddram_a[13]        |   8.460 (r) | SLOW    |   2.473 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.469 (r) | SLOW    |   2.455 (r) | FAST    |    0.032 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.457 (r) | SLOW    |   2.477 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.450 (r) | SLOW    |   2.470 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.462 (r) | SLOW    |   2.478 (r) | FAST    |    0.012 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.462 (r) | SLOW    |   2.470 (r) | FAST    |    0.012 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.004 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.492 (r) | SLOW    |   2.505 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.494 (r) | SLOW    |   2.509 (r) | FAST    |    0.004 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.494 (r) | SLOW    |   2.505 (r) | FAST    |    0.004 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.033 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.396 (r) | SLOW    |   2.195 (r) | FAST    |    0.019 |
ddram_dq[1]        |   9.394 (r) | SLOW    |   2.194 (r) | FAST    |    0.018 |
ddram_dq[2]        |   9.397 (r) | SLOW    |   2.181 (r) | FAST    |    0.017 |
ddram_dq[3]        |   9.395 (r) | SLOW    |   2.193 (r) | FAST    |    0.018 |
ddram_dq[4]        |   9.394 (r) | SLOW    |   2.200 (r) | FAST    |    0.024 |
ddram_dq[5]        |   9.394 (r) | SLOW    |   2.185 (r) | FAST    |    0.014 |
ddram_dq[6]        |   9.395 (r) | SLOW    |   2.197 (r) | FAST    |    0.021 |
ddram_dq[7]        |   9.394 (r) | SLOW    |   2.176 (r) | FAST    |    0.014 |
ddram_dq[8]        |   9.380 (r) | SLOW    |   2.184 (r) | FAST    |    0.009 |
ddram_dq[9]        |   9.390 (r) | SLOW    |   2.204 (r) | FAST    |    0.028 |
ddram_dq[10]       |   9.383 (r) | SLOW    |   2.195 (r) | FAST    |    0.020 |
ddram_dq[11]       |   9.390 (r) | SLOW    |   2.208 (r) | FAST    |    0.033 |
ddram_dq[12]       |   9.383 (r) | SLOW    |   2.207 (r) | FAST    |    0.031 |
ddram_dq[13]       |   9.380 (r) | SLOW    |   2.179 (r) | FAST    |    0.004 |
ddram_dq[14]       |   9.391 (r) | SLOW    |   2.201 (r) | FAST    |    0.026 |
ddram_dq[15]       |   9.382 (r) | SLOW    |   2.181 (r) | FAST    |    0.005 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.397 (r) | SLOW    |   2.176 (r) | FAST    |    0.033 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.147 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.244 (r) | SLOW    |   1.896 (r) | FAST    |    0.853 |
ddram_dq[1]        |   7.168 (r) | SLOW    |   1.868 (r) | FAST    |    0.777 |
ddram_dq[2]        |   7.538 (r) | SLOW    |   1.967 (r) | FAST    |    1.147 |
ddram_dq[3]        |   7.220 (r) | SLOW    |   1.891 (r) | FAST    |    0.829 |
ddram_dq[4]        |   7.018 (r) | SLOW    |   1.811 (r) | FAST    |    0.627 |
ddram_dq[5]        |   6.801 (r) | SLOW    |   1.692 (r) | FAST    |    0.410 |
ddram_dq[6]        |   7.080 (r) | SLOW    |   1.839 (r) | FAST    |    0.689 |
ddram_dq[7]        |   6.868 (r) | SLOW    |   1.724 (r) | FAST    |    0.477 |
ddram_dq[8]        |   6.391 (r) | SLOW    |   1.506 (r) | FAST    |    0.000 |
ddram_dq[9]        |   6.911 (r) | SLOW    |   1.748 (r) | FAST    |    0.520 |
ddram_dq[10]       |   6.697 (r) | SLOW    |   1.654 (r) | FAST    |    0.305 |
ddram_dq[11]       |   6.752 (r) | SLOW    |   1.686 (r) | FAST    |    0.361 |
ddram_dq[12]       |   6.695 (r) | SLOW    |   1.661 (r) | FAST    |    0.303 |
ddram_dq[13]       |   6.531 (r) | SLOW    |   1.554 (r) | FAST    |    0.140 |
ddram_dq[14]       |   6.892 (r) | SLOW    |   1.734 (r) | FAST    |    0.501 |
ddram_dq[15]       |   6.703 (r) | SLOW    |   1.637 (r) | FAST    |    0.312 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.538 (r) | SLOW    |   1.506 (r) | FAST    |    1.147 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.019 (r) | SLOW    |   2.796 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   10.012 (r) | SLOW    |   2.794 (r) | FAST    |    0.000 |
ddram_dqs_p[0]     |   10.020 (r) | SLOW    |   2.798 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   10.013 (r) | SLOW    |   2.794 (r) | FAST    |    0.001 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.020 (r) | SLOW    |   2.794 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.271 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.320 (r) | SLOW    |   1.894 (r) | FAST    |    0.270 |
ddram_dqs_n[1]     |   7.050 (r) | SLOW    |   1.767 (r) | FAST    |    0.000 |
ddram_dqs_p[0]     |   7.321 (r) | SLOW    |   1.896 (r) | FAST    |    0.271 |
ddram_dqs_p[1]     |   7.051 (r) | SLOW    |   1.767 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.321 (r) | SLOW    |   1.767 (r) | FAST    |    0.271 |
-------------------+-------------+---------+-------------+---------+----------+




