================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2017.1
  Build 1846317 on Fri Apr 14 19:19:38 MDT 2017
  Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2017.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'mattfel' on host 'london.stanford.edu' (Linux_x86_64 version 3.13.0-32-generic) on Sun Jun 18 19:44:56 PDT 2017
INFO: [HLS 200-10] On os Ubuntu 14.04.5 LTS
INFO: [HLS 200-10] In directory '/local/ssd/home/mattfel/machsuite/sort/radix'
INFO: [HLS 200-10] Opening project '/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn'.
INFO: [HLS 200-10] Adding design file 'sort.c' to the project
INFO: [HLS 200-10] Adding design file 'support.h' to the project
INFO: [HLS 200-10] Adding test bench file '../../common/harness.c' to the project
INFO: [HLS 200-10] Adding test bench file '../../common/support.c' to the project
INFO: [HLS 200-10] Adding test bench file 'local_support.c' to the project
INFO: [HLS 200-10] Adding design file 'input.data' to the project
INFO: [HLS 200-10] Adding design file 'check.data' to the project
INFO: [HLS 200-10] Creating and opening solution '/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution'.
INFO: [HLS 200-10] Setting target device to 'xc7v585tffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
WARNING: [HLS 200-40] Skipped source file 'check.data'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'input.data'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'sort.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 341.965 ; gain = 12.590 ; free physical = 862801 ; free virtual = 998097
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 341.965 ; gain = 12.590 ; free physical = 862801 ; free virtual = 998097
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 341.965 ; gain = 12.590 ; free physical = 862799 ; free virtual = 998095
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 341.965 ; gain = 12.590 ; free physical = 862799 ; free virtual = 998096
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 469.961 ; gain = 140.586 ; free physical = 862779 ; free virtual = 998075
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 469.961 ; gain = 140.586 ; free physical = 862735 ; free virtual = 998031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ss_sort' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.94 seconds; current allocated memory: 117.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 117.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'hist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 117.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 117.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'local_scan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 117.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 118.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'sum_scan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 118.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 118.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'last_step_scan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 118.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 118.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 118.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 118.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ss_sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 118.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 119.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'init'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 119.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hist'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 119.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'local_scan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'local_scan'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 120.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_scan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_scan'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 121.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_step_scan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_step_scan'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 121.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 122.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ss_sort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ss_sort/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ss_sort/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ss_sort/bucket' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ss_sort/sum' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ss_sort' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ss_sort'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 123.644 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 533.961 ; gain = 204.586 ; free physical = 862720 ; free virtual = 998020
INFO: [SYSC 207-301] Generating SystemC RTL for ss_sort.
INFO: [VHDL 208-304] Generating VHDL RTL for ss_sort.
INFO: [VLOG 209-307] Generating Verilog RTL for ss_sort.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
make[1]: Entering directory `/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/wrapc'
   Build using "/opt/Xilinx/Vivado_HLS/2017.1/lnx64/tools/gcc/bin/g++"
   Compiling apatb_ss_sort.cpp
   Compiling (apcc) harness.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2017.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'mattfel' on host 'london.stanford.edu' (Linux_x86_64 version 3.13.0-32-generic) on Sun Jun 18 19:45:05 PDT 2017
INFO: [HLS 200-10] On os Ubuntu 14.04.5 LTS
INFO: [HLS 200-10] In directory '/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
In file included from /local/ssd/home/mattfel/machsuite/common/harness.c:6:
/usr/include/x86_64-linux-gnu/sys/stat.h:210:65: warning: unknown attribute '__leaf__' ignored [-Wattributes]
   struct stat *__restrict __buf) __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (1, 2)));
                                                                ^
/usr/include/x86_64-linux-gnu/sys/stat.h:214:79: warning: unknown attribute '__leaf__' ignored [-Wattributes]
extern int fstat (int __fd, struct stat *__buf) __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (2)));
                                                                              ^
/usr/include/x86_64-linux-gnu/sys/stat.h:264:66: warning: unknown attribute '__leaf__' ignored [-Wattributes]
    struct stat *__restrict __buf) __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (1, 2)));
                                                                 ^
/usr/include/x86_64-linux-gnu/sys/stat.h:285:36: warning: unknown attribute '__leaf__' ignored [-Wattributes]
     __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (1)));
                                   ^
/usr/include/x86_64-linux-gnu/sys/stat.h:292:36: warning: unknown attribute '__leaf__' ignored [-Wattributes]
     __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (1)));
                                   ^
/usr/include/x86_64-linux-gnu/sys/stat.h:297:77: warning: unknown attribute '__leaf__' ignored [-Wattributes]
extern int fchmod (int __fd, __mode_t __mode) __attribute__ ((__nothrow__ , __leaf__));
                                                                            ^
/usr/include/x86_64-linux-gnu/sys/stat.h:312:71: warning: unknown attribute '__leaf__' ignored [-Wattributes]
extern __mode_t umask (__mode_t __mask) __attribute__ ((__nothrow__ , __leaf__));
                                                                      ^
/usr/include/x86_64-linux-gnu/sys/stat.h:322:36: warning: unknown attribute '__leaf__' ignored [-Wattributes]
     __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (1)));
                                   ^
/usr/include/x86_64-linux-gnu/sys/stat.h:337:36: warning: unknown attribute '__leaf__' ignored [-Wattributes]
     __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (1)));
                                   ^
/usr/include/x86_64-linux-gnu/sys/stat.h:351:36: warning: unknown attribute '__leaf__' ignored [-Wattributes]
     __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (1)));
                                   ^
/usr/include/x86_64-linux-gnu/sys/stat.h:372:96: warning: unknown attribute '__leaf__' ignored [-Wattributes]
extern int futimens (int __fd, const struct timespec __times[2]) __attribute__ ((__nothrow__ , __leaf__));
                                                                                               ^
/usr/include/x86_64-linux-gnu/sys/stat.h:400:36: warning: unknown attribute '__leaf__' ignored [-Wattributes]
     __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (3)));
                                   ^
/usr/include/x86_64-linux-gnu/sys/stat.h:402:62: warning: unknown attribute '__leaf__' ignored [-Wattributes]
      struct stat *__stat_buf) __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (2, 3)));
                                                             ^
/usr/include/x86_64-linux-gnu/sys/stat.h:404:63: warning: unknown attribute '__leaf__' ignored [-Wattributes]
       struct stat *__stat_buf) __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (2, 3)));
                                                              ^
/usr/include/x86_64-linux-gnu/sys/stat.h:407:36: warning: unknown attribute '__leaf__' ignored [-Wattributes]
     __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (3, 4)));
                                   ^
/usr/include/x86_64-linux-gnu/sys/stat.h:443:54: warning: unknown attribute '__leaf__' ignored [-Wattributes]
       __dev_t *__dev) __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (2, 4)));
                                                     ^
/usr/include/x86_64-linux-gnu/sys/stat.h:447:36: warning: unknown attribute '__leaf__' ignored [-Wattributes]
     __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (3, 5)));
                                   ^
17 warnings generated.
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_mattfel/1186411497840305757113
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) local_support.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2017.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'mattfel' on host 'london.stanford.edu' (Linux_x86_64 version 3.13.0-32-generic) on Sun Jun 18 19:45:06 PDT 2017
INFO: [HLS 200-10] On os Ubuntu 14.04.5 LTS
INFO: [HLS 200-10] In directory '/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_mattfel/1186931497840306736675
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) sort.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2017.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'mattfel' on host 'london.stanford.edu' (Linux_x86_64 version 3.13.0-32-generic) on Sun Jun 18 19:45:07 PDT 2017
INFO: [HLS 200-10] On os Ubuntu 14.04.5 LTS
INFO: [HLS 200-10] In directory '/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_mattfel/1187451497840307701767
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) support.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2017.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'mattfel' on host 'london.stanford.edu' (Linux_x86_64 version 3.13.0-32-generic) on Sun Jun 18 19:45:08 PDT 2017
INFO: [HLS 200-10] On os Ubuntu 14.04.5 LTS
INFO: [HLS 200-10] In directory '/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
In file included from /local/ssd/home/mattfel/machsuite/common/support.c:10:
/usr/include/x86_64-linux-gnu/sys/stat.h:210:65: warning: unknown attribute '__leaf__' ignored [-Wattributes]
   struct stat *__restrict __buf) __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (1, 2)));
                                                                ^
/usr/include/x86_64-linux-gnu/sys/stat.h:214:79: warning: unknown attribute '__leaf__' ignored [-Wattributes]
extern int fstat (int __fd, struct stat *__buf) __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (2)));
                                                                              ^
/usr/include/x86_64-linux-gnu/sys/stat.h:264:66: warning: unknown attribute '__leaf__' ignored [-Wattributes]
    struct stat *__restrict __buf) __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (1, 2)));
                                                                 ^
/usr/include/x86_64-linux-gnu/sys/stat.h:285:36: warning: unknown attribute '__leaf__' ignored [-Wattributes]
     __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (1)));
                                   ^
/usr/include/x86_64-linux-gnu/sys/stat.h:292:36: warning: unknown attribute '__leaf__' ignored [-Wattributes]
     __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (1)));
                                   ^
/usr/include/x86_64-linux-gnu/sys/stat.h:297:77: warning: unknown attribute '__leaf__' ignored [-Wattributes]
extern int fchmod (int __fd, __mode_t __mode) __attribute__ ((__nothrow__ , __leaf__));
                                                                            ^
/usr/include/x86_64-linux-gnu/sys/stat.h:312:71: warning: unknown attribute '__leaf__' ignored [-Wattributes]
extern __mode_t umask (__mode_t __mask) __attribute__ ((__nothrow__ , __leaf__));
                                                                      ^
/usr/include/x86_64-linux-gnu/sys/stat.h:322:36: warning: unknown attribute '__leaf__' ignored [-Wattributes]
     __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (1)));
                                   ^
/usr/include/x86_64-linux-gnu/sys/stat.h:337:36: warning: unknown attribute '__leaf__' ignored [-Wattributes]
     __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (1)));
                                   ^
/usr/include/x86_64-linux-gnu/sys/stat.h:351:36: warning: unknown attribute '__leaf__' ignored [-Wattributes]
     __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (1)));
                                   ^
/usr/include/x86_64-linux-gnu/sys/stat.h:372:96: warning: unknown attribute '__leaf__' ignored [-Wattributes]
extern int futimens (int __fd, const struct timespec __times[2]) __attribute__ ((__nothrow__ , __leaf__));
                                                                                               ^
/usr/include/x86_64-linux-gnu/sys/stat.h:400:36: warning: unknown attribute '__leaf__' ignored [-Wattributes]
     __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (3)));
                                   ^
/usr/include/x86_64-linux-gnu/sys/stat.h:402:62: warning: unknown attribute '__leaf__' ignored [-Wattributes]
      struct stat *__stat_buf) __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (2, 3)));
                                                             ^
/usr/include/x86_64-linux-gnu/sys/stat.h:404:63: warning: unknown attribute '__leaf__' ignored [-Wattributes]
       struct stat *__stat_buf) __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (2, 3)));
                                                              ^
/usr/include/x86_64-linux-gnu/sys/stat.h:407:36: warning: unknown attribute '__leaf__' ignored [-Wattributes]
     __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (3, 4)));
                                   ^
/usr/include/x86_64-linux-gnu/sys/stat.h:443:54: warning: unknown attribute '__leaf__' ignored [-Wattributes]
       __dev_t *__dev) __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (2, 4)));
                                                     ^
/usr/include/x86_64-linux-gnu/sys/stat.h:447:36: warning: unknown attribute '__leaf__' ignored [-Wattributes]
     __attribute__ ((__nothrow__ , __leaf__)) __attribute__ ((__nonnull__ (3, 5)));
                                   ^
17 warnings generated.
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_mattfel/1187981497840308835052
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
make[1]: Leaving directory `/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/wrapc'
INFO: [COSIM 212-302] Starting C TB testing ... 
Success.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_ss_sort_top -prj ss_sort.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile /opt/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s ss_sort -debug wave 
Multi-threading is on. Using 142 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/verilog/ss_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ss_sort
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/verilog/AESL_automem_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/verilog/sum_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/verilog/local_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/verilog/update.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/verilog/hist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hist
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/verilog/AESL_automem_bucket.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_bucket
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/verilog/AESL_automem_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sum
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/verilog/AESL_automem_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/verilog/last_step_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module last_step_scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/verilog/ss_sort.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ss_sort_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/verilog/init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.update
Compiling module xil_defaultlib.hist
Compiling module xil_defaultlib.local_scan
Compiling module xil_defaultlib.sum_scan
Compiling module xil_defaultlib.last_step_scan
Compiling module xil_defaultlib.init
Compiling module xil_defaultlib.ss_sort
Compiling module xil_defaultlib.AESL_automem_a
Compiling module xil_defaultlib.AESL_automem_b
Compiling module xil_defaultlib.AESL_automem_bucket
Compiling module xil_defaultlib.AESL_automem_sum
Compiling module xil_defaultlib.apatb_ss_sort_top
Built simulation snapshot ss_sort

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/verilog/xsim.dir/ss_sort/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/verilog/xsim.dir/ss_sort/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jun 18 19:45:12 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 18 19:45:12 2017...

****** xsim v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/ss_sort/xsim_script.tcl
# xsim {ss_sort} -autoloadwcfg -tclbatch {ss_sort.tcl}
Vivado Simulator 2017.1
Time resolution is 1 ps
source ss_sort.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set sum_group [add_wave_group sum(memory) -into $cinoutgroup]
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/sum_q0 -into $sum_group -radix hex
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/sum_d0 -into $sum_group -radix hex
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/sum_we0 -into $sum_group -color #ffff00 -radix hex
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/sum_ce0 -into $sum_group -color #ffff00 -radix hex
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/sum_address0 -into $sum_group -radix hex
## set bucket_group [add_wave_group bucket(memory) -into $cinoutgroup]
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/bucket_q1 -into $bucket_group -radix hex
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/bucket_ce1 -into $bucket_group -color #ffff00 -radix hex
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/bucket_address1 -into $bucket_group -radix hex
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/bucket_q0 -into $bucket_group -radix hex
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/bucket_d0 -into $bucket_group -radix hex
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/bucket_we0 -into $bucket_group -color #ffff00 -radix hex
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/bucket_ce0 -into $bucket_group -color #ffff00 -radix hex
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/bucket_address0 -into $bucket_group -radix hex
## set b_group [add_wave_group b(memory) -into $cinoutgroup]
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/b_q0 -into $b_group -radix hex
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/b_d0 -into $b_group -radix hex
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/b_we0 -into $b_group -color #ffff00 -radix hex
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/b_ce0 -into $b_group -color #ffff00 -radix hex
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/b_address0 -into $b_group -radix hex
## set a_group [add_wave_group a(memory) -into $cinoutgroup]
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/a_q0 -into $a_group -radix hex
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/a_d0 -into $a_group -radix hex
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/a_we0 -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/a_ce0 -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/a_address0 -into $a_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/ap_start -into $blocksiggroup
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/ap_done -into $blocksiggroup
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/ap_idle -into $blocksiggroup
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_ss_sort_top/AESL_inst_ss_sort/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_ss_sort_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_ss_sort_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_ss_sort_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_ss_sort_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_ss_sort_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_ss_sort_top/LENGTH_bucket -into $tb_portdepth_group -radix hex
## add_wave /apatb_ss_sort_top/LENGTH_sum -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_sum_group [add_wave_group sum(memory) -into $tbcinoutgroup]
## add_wave /apatb_ss_sort_top/sum_q0 -into $tb_sum_group -radix hex
## add_wave /apatb_ss_sort_top/sum_d0 -into $tb_sum_group -radix hex
## add_wave /apatb_ss_sort_top/sum_we0 -into $tb_sum_group -color #ffff00 -radix hex
## add_wave /apatb_ss_sort_top/sum_ce0 -into $tb_sum_group -color #ffff00 -radix hex
## add_wave /apatb_ss_sort_top/sum_address0 -into $tb_sum_group -radix hex
## set tb_bucket_group [add_wave_group bucket(memory) -into $tbcinoutgroup]
## add_wave /apatb_ss_sort_top/bucket_q1 -into $tb_bucket_group -radix hex
## add_wave /apatb_ss_sort_top/bucket_ce1 -into $tb_bucket_group -color #ffff00 -radix hex
## add_wave /apatb_ss_sort_top/bucket_address1 -into $tb_bucket_group -radix hex
## add_wave /apatb_ss_sort_top/bucket_q0 -into $tb_bucket_group -radix hex
## add_wave /apatb_ss_sort_top/bucket_d0 -into $tb_bucket_group -radix hex
## add_wave /apatb_ss_sort_top/bucket_we0 -into $tb_bucket_group -color #ffff00 -radix hex
## add_wave /apatb_ss_sort_top/bucket_ce0 -into $tb_bucket_group -color #ffff00 -radix hex
## add_wave /apatb_ss_sort_top/bucket_address0 -into $tb_bucket_group -radix hex
## set tb_b_group [add_wave_group b(memory) -into $tbcinoutgroup]
## add_wave /apatb_ss_sort_top/b_q0 -into $tb_b_group -radix hex
## add_wave /apatb_ss_sort_top/b_d0 -into $tb_b_group -radix hex
## add_wave /apatb_ss_sort_top/b_we0 -into $tb_b_group -color #ffff00 -radix hex
## add_wave /apatb_ss_sort_top/b_ce0 -into $tb_b_group -color #ffff00 -radix hex
## add_wave /apatb_ss_sort_top/b_address0 -into $tb_b_group -radix hex
## set tb_a_group [add_wave_group a(memory) -into $tbcinoutgroup]
## add_wave /apatb_ss_sort_top/a_q0 -into $tb_a_group -radix hex
## add_wave /apatb_ss_sort_top/a_d0 -into $tb_a_group -radix hex
## add_wave /apatb_ss_sort_top/a_we0 -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_ss_sort_top/a_ce0 -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_ss_sort_top/a_address0 -into $tb_a_group -radix hex
## save_wave_config ss_sort.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [0.00%] @ "4016795000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 4016835 ns : File "/local/ssd/home/mattfel/machsuite/sort/radix/sort_syn/solution/sim/verilog/ss_sort.autotb.v" Line 400
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1005.309 ; gain = 0.000 ; free physical = 862494 ; free virtual = 997919
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jun 18 19:45:28 2017...
INFO: [COSIM 212-316] Starting C post checking ...
Benchmark results are incorrect
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '255'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
command 'ap_source' returned error code
    while executing
"source hls.tcl"
    invoked from within
"hls::main hls.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
INFO: [HLS 200-112] Total elapsed time: 32.94 seconds; peak allocated memory: 123.644 MB.
