# Day 4

### Topic: Timing libs (QTMs/ETMs), hierarchical vs flat synthesis and efficient flop coding styles

#### Introduction to optimisations

What is Gate Level Simulation (GLS)?

* Running the test bench with netlist 
