{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 13:18:37 2009 " "Info: Processing started: Sat Jul 04 13:18:37 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NgControlCpld -c NgControlCpld " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off NgControlCpld -c NgControlCpld" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "NgControlCpld EPM570T100C4 " "Info: Selected device EPM570T100C4 for design \"NgControlCpld\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C4 " "Info: Device EPM240T100C4 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 14 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 14" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "mspclk Global clock in PIN 62 " "Info: Automatically promoted signal \"mspclk\" to use Global clock in PIN 62" {  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 87 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register board:board\|reg11:aux_overlap_reg\|FF0 register board:board\|signal:MAINSIG\|reg11:retreg\|FF10 16.644 ns " "Info: Slack time is 16.644 ns between source register \"board:board\|reg11:aux_overlap_reg\|FF0\" and destination register \"board:board\|signal:MAINSIG\|reg11:retreg\|FF10\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.424 ns + Largest register register " "Info: + Largest register to register requirement is 24.424 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.911 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns clk 1 CLK Unassigned 100 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = Unassigned; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.746 ns) 2.911 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF10 2 REG Unassigned 2 " "Info: 2: + IC(1.245 ns) + CELL(0.746 ns) = 2.911 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { clk board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.666 ns ( 57.23 % ) " "Info: Total cell delay = 1.666 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.245 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.245 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.911 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns clk 1 CLK Unassigned 100 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = Unassigned; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.746 ns) 2.911 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF10 2 REG Unassigned 2 " "Info: 2: + IC(1.245 ns) + CELL(0.746 ns) = 2.911 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { clk board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.666 ns ( 57.23 % ) " "Info: Total cell delay = 1.666 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.245 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.245 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.911 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns clk 1 CLK Unassigned 100 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = Unassigned; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.746 ns) 2.911 ns board:board\|reg11:aux_overlap_reg\|FF0 2 REG Unassigned 4 " "Info: 2: + IC(1.245 ns) + CELL(0.746 ns) = 2.911 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'board:board\|reg11:aux_overlap_reg\|FF0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { clk board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.666 ns ( 57.23 % ) " "Info: Total cell delay = 1.666 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.245 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.245 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.911 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns clk 1 CLK Unassigned 100 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = Unassigned; Fanout = 100; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.746 ns) 2.911 ns board:board\|reg11:aux_overlap_reg\|FF0 2 REG Unassigned 4 " "Info: 2: + IC(1.245 ns) + CELL(0.746 ns) = 2.911 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'board:board\|reg11:aux_overlap_reg\|FF0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { clk board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.666 ns ( 57.23 % ) " "Info: Total cell delay = 1.666 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.245 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.245 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 84 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns   " "Info:   Micro clock to output delay of source is 0.305 ns" {  } { { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 37 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns   " "Info:   Micro setup delay of destination is 0.271 ns" {  } { { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.780 ns - Longest register register " "Info: - Longest register to register delay is 7.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns board:board\|reg11:aux_overlap_reg\|FF0 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'board:board\|reg11:aux_overlap_reg\|FF0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.794 ns) 1.890 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~21 2 COMB Unassigned 3 " "Info: 2: + IC(1.096 ns) + CELL(0.794 ns) = 1.890 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~21'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { board:board|reg11:aux_overlap_reg|FF0 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.990 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~19 3 COMB Unassigned 3 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 1.990 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.090 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17 4 COMB Unassigned 3 " "Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 2.090 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.190 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~15 5 COMB Unassigned 3 " "Info: 5: + IC(0.000 ns) + CELL(0.100 ns) = 2.190 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.324 ns) 2.514 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~13 6 COMB Unassigned 11 " "Info: 6: + IC(0.000 ns) + CELL(0.324 ns) = 2.514 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.324 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.002 ns) 3.516 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~10 7 COMB Unassigned 3 " "Info: 7: + IC(0.000 ns) + CELL(1.002 ns) = 3.516 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.794 ns) 5.835 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF5~1 8 COMB Unassigned 2 " "Info: 8: + IC(1.525 ns) + CELL(0.794 ns) = 5.835 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF5~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 board:board|signal:MAINSIG|reg11:retreg|FF5~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 5.935 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF6~1 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.100 ns) = 5.935 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF6~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|signal:MAINSIG|reg11:retreg|FF5~1 board:board|signal:MAINSIG|reg11:retreg|FF6~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.035 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF7~1 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.100 ns) = 6.035 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF7~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|signal:MAINSIG|reg11:retreg|FF6~1 board:board|signal:MAINSIG|reg11:retreg|FF7~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 44 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.135 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF8~1 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.100 ns) = 6.135 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF8~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|signal:MAINSIG|reg11:retreg|FF7~1 board:board|signal:MAINSIG|reg11:retreg|FF8~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 45 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.324 ns) 6.459 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF9~1 12 COMB Unassigned 1 " "Info: 12: + IC(0.000 ns) + CELL(0.324 ns) = 6.459 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF9~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.324 ns" { board:board|signal:MAINSIG|reg11:retreg|FF8~1 board:board|signal:MAINSIG|reg11:retreg|FF9~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.321 ns) 7.780 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF10 13 REG Unassigned 2 " "Info: 13: + IC(0.000 ns) + CELL(1.321 ns) = 7.780 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { board:board|signal:MAINSIG|reg11:retreg|FF9~1 board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.159 ns ( 66.31 % ) " "Info: Total cell delay = 5.159 ns ( 66.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.621 ns ( 33.69 % ) " "Info: Total interconnect delay = 2.621 ns ( 33.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.780 ns" { board:board|reg11:aux_overlap_reg|FF0 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 board:board|signal:MAINSIG|reg11:retreg|FF5~1 board:board|signal:MAINSIG|reg11:retreg|FF6~1 board:board|signal:MAINSIG|reg11:retreg|FF7~1 board:board|signal:MAINSIG|reg11:retreg|FF8~1 board:board|signal:MAINSIG|reg11:retreg|FF9~1 board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.780 ns" { board:board|reg11:aux_overlap_reg|FF0 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 board:board|signal:MAINSIG|reg11:retreg|FF5~1 board:board|signal:MAINSIG|reg11:retreg|FF6~1 board:board|signal:MAINSIG|reg11:retreg|FF7~1 board:board|signal:MAINSIG|reg11:retreg|FF8~1 board:board|signal:MAINSIG|reg11:retreg|FF9~1 board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.780 ns register register " "Info: Estimated most critical path is register to register delay of 7.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns board:board\|reg11:aux_overlap_reg\|FF0 1 REG LAB_X4_Y7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X4_Y7; Fanout = 4; REG Node = 'board:board\|reg11:aux_overlap_reg\|FF0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { board:board|reg11:aux_overlap_reg|FF0 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 37 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.794 ns) 1.890 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~21 2 COMB LAB_X5_Y7 3 " "Info: 2: + IC(1.096 ns) + CELL(0.794 ns) = 1.890 ns; Loc. = LAB_X5_Y7; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~21'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { board:board|reg11:aux_overlap_reg|FF0 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 1.990 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~19 3 COMB LAB_X5_Y7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 1.990 ns; Loc. = LAB_X5_Y7; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.090 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17 4 COMB LAB_X5_Y7 3 " "Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 2.090 ns; Loc. = LAB_X5_Y7; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.190 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~15 5 COMB LAB_X5_Y7 3 " "Info: 5: + IC(0.000 ns) + CELL(0.100 ns) = 2.190 ns; Loc. = LAB_X5_Y7; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.324 ns) 2.514 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~13 6 COMB LAB_X5_Y7 11 " "Info: 6: + IC(0.000 ns) + CELL(0.324 ns) = 2.514 ns; Loc. = LAB_X5_Y7; Fanout = 11; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.324 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.002 ns) 3.516 ns board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~10 7 COMB LAB_X6_Y7 3 " "Info: 7: + IC(0.000 ns) + CELL(1.002 ns) = 3.516 ns; Loc. = LAB_X6_Y7; Fanout = 3; COMB Node = 'board:board\|sub11:comb_13\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.794 ns) 5.835 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF5~1 8 COMB LAB_X6_Y6 2 " "Info: 8: + IC(1.525 ns) + CELL(0.794 ns) = 5.835 ns; Loc. = LAB_X6_Y6; Fanout = 2; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF5~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.319 ns" { board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 board:board|signal:MAINSIG|reg11:retreg|FF5~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 5.935 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF6~1 9 COMB LAB_X6_Y6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.100 ns) = 5.935 ns; Loc. = LAB_X6_Y6; Fanout = 2; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF6~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|signal:MAINSIG|reg11:retreg|FF5~1 board:board|signal:MAINSIG|reg11:retreg|FF6~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.035 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF7~1 10 COMB LAB_X6_Y6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.100 ns) = 6.035 ns; Loc. = LAB_X6_Y6; Fanout = 2; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF7~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|signal:MAINSIG|reg11:retreg|FF6~1 board:board|signal:MAINSIG|reg11:retreg|FF7~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 44 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.135 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF8~1 11 COMB LAB_X6_Y6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.100 ns) = 6.135 ns; Loc. = LAB_X6_Y6; Fanout = 2; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF8~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { board:board|signal:MAINSIG|reg11:retreg|FF7~1 board:board|signal:MAINSIG|reg11:retreg|FF8~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 45 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.324 ns) 6.459 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF9~1 12 COMB LAB_X6_Y6 1 " "Info: 12: + IC(0.000 ns) + CELL(0.324 ns) = 6.459 ns; Loc. = LAB_X6_Y6; Fanout = 1; COMB Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF9~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.324 ns" { board:board|signal:MAINSIG|reg11:retreg|FF8~1 board:board|signal:MAINSIG|reg11:retreg|FF9~1 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 46 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.321 ns) 7.780 ns board:board\|signal:MAINSIG\|reg11:retreg\|FF10 13 REG LAB_X6_Y6 2 " "Info: 13: + IC(0.000 ns) + CELL(1.321 ns) = 7.780 ns; Loc. = LAB_X6_Y6; Fanout = 2; REG Node = 'board:board\|signal:MAINSIG\|reg11:retreg\|FF10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { board:board|signal:MAINSIG|reg11:retreg|FF9~1 board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } } { "reg11.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/reg11.v" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.159 ns ( 66.31 % ) " "Info: Total cell delay = 5.159 ns ( 66.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.621 ns ( 33.69 % ) " "Info: Total interconnect delay = 2.621 ns ( 33.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.780 ns" { board:board|reg11:aux_overlap_reg|FF0 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13 board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10 board:board|signal:MAINSIG|reg11:retreg|FF5~1 board:board|signal:MAINSIG|reg11:retreg|FF6~1 board:board|signal:MAINSIG|reg11:retreg|FF7~1 board:board|signal:MAINSIG|reg11:retreg|FF8~1 board:board|signal:MAINSIG|reg11:retreg|FF9~1 board:board|signal:MAINSIG|reg11:retreg|FF10 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Info: Average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "serialout GND " "Info: Pin serialout has GND driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { serialout } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "serialout" } } } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 78 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { serialout } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "diode GND " "Info: Pin diode has GND driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { diode } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "diode" } } } } { "NgControlCpld.v" "" { Text "C:/Documents and Settings/Dave/carsoft/mpptng/cpld/NgControlCpld.v" 81 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { diode } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 13:18:41 2009 " "Info: Processing ended: Sat Jul 04 13:18:41 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
