****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 20
        -report_by design
Design : SYSTEM_TOP
Version: O-2018.06-SP1
Date   : Sat Aug 30 04:47:34 2025
****************************************

  Startpoint: U0_REG_FILE/regfile_reg[0][1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[0][1]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[0][1]/QN (SDFFARX1)      0.47      0.47 r
  U0_REG_FILE/U3/ZN (INVX0)                        0.10      0.58 f
  U0_ALU/mult_42/U47/ZN (INVX0)                    0.11      0.68 r
  U0_ALU/mult_42/U45/ZN (INVX0)                    0.11      0.79 f
  U0_ALU/mult_42/U46/ZN (INVX0)                    0.10      0.89 r
  U0_ALU/mult_42/U146/QN (NOR2X0)                  0.14      1.03 f
  U0_ALU/mult_42/U35/Q (XOR2X1)                    0.33      1.36 f
  U0_ALU/mult_42/S2_2_5/CO (FADDX1)                0.38      1.74 f
  U0_ALU/mult_42/S2_3_5/S (FADDX1)                 0.48      2.22 f
  U0_ALU/mult_42/S2_4_4/CO (FADDX1)                0.39      2.61 f
  U0_ALU/mult_42/S2_5_4/S (FADDX1)                 0.48      3.09 f
  U0_ALU/mult_42/S2_6_3/CO (FADDX1)                0.39      3.48 f
  U0_ALU/mult_42/S4_3/S (FADDX1)                   0.46      3.94 f
  U0_ALU/mult_42/U151/Q (XOR2X1)                   0.30      4.24 f
  U0_ALU/mult_42/FS_1/U7/Q (OR2X1)                 0.20      4.44 f
  U0_ALU/mult_42/FS_1/U33/QN (NAND2X0)             0.11      4.56 r
  U0_ALU/mult_42/FS_1/U5/QN (NAND2X1)              0.11      4.67 f
  U0_ALU/mult_42/FS_1/U57/QN (NAND2X1)             0.10      4.77 r
  U0_ALU/mult_42/FS_1/U10/QN (NAND2X0)             0.17      4.94 f
  U0_ALU/mult_42/FS_1/U23/QN (AOI21X1)             0.41      5.35 r
  U0_ALU/mult_42/FS_1/U35/Q (XOR2X1)               0.25      5.60 f
  U0_ALU/U102/Q (AO21X1)                           0.27      5.87 f
  U0_ALU/ALU_OUT_reg[13]/D (SDFFARX1)              0.00      5.87 f
  data arrival time                                          5.87

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_ALU/ALU_OUT_reg[13]/CLK (SDFFARX1)            0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.62      9.18
  data required time                                         9.18
  ------------------------------------------------------------------------
  data required time                                         9.18
  data arrival time                                         -5.87
  ------------------------------------------------------------------------
  slack (MET)                                                3.30



  Startpoint: U0_REG_FILE/regfile_reg[0][1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[0][1]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[0][1]/QN (SDFFARX1)      0.47      0.47 r
  U0_REG_FILE/U3/ZN (INVX0)                        0.10      0.58 f
  U0_ALU/mult_42/U47/ZN (INVX0)                    0.11      0.68 r
  U0_ALU/mult_42/U45/ZN (INVX0)                    0.11      0.79 f
  U0_ALU/mult_42/U46/ZN (INVX0)                    0.10      0.89 r
  U0_ALU/mult_42/U146/QN (NOR2X0)                  0.14      1.03 f
  U0_ALU/mult_42/U35/Q (XOR2X1)                    0.33      1.36 f
  U0_ALU/mult_42/S2_2_5/CO (FADDX1)                0.38      1.74 f
  U0_ALU/mult_42/S2_3_5/S (FADDX1)                 0.48      2.22 f
  U0_ALU/mult_42/S2_4_4/CO (FADDX1)                0.39      2.61 f
  U0_ALU/mult_42/S2_5_4/S (FADDX1)                 0.48      3.09 f
  U0_ALU/mult_42/S2_6_3/CO (FADDX1)                0.39      3.48 f
  U0_ALU/mult_42/S4_3/S (FADDX1)                   0.46      3.94 f
  U0_ALU/mult_42/U151/Q (XOR2X1)                   0.30      4.24 f
  U0_ALU/mult_42/FS_1/U7/Q (OR2X1)                 0.20      4.44 f
  U0_ALU/mult_42/FS_1/U33/QN (NAND2X0)             0.11      4.56 r
  U0_ALU/mult_42/FS_1/U5/QN (NAND2X1)              0.11      4.67 f
  U0_ALU/mult_42/FS_1/U57/QN (NAND2X1)             0.10      4.77 r
  U0_ALU/mult_42/FS_1/U52/QN (NAND2X1)             0.10      4.87 f
  U0_ALU/mult_42/FS_1/U50/QN (NAND2X1)             0.09      4.96 r
  U0_ALU/mult_42/FS_1/U45/QN (NAND2X0)             0.13      5.09 f
  U0_ALU/mult_42/FS_1/U36/Q (AO22X1)               0.33      5.42 f
  U0_ALU/mult_42/FS_1/U34/Q (XOR2X1)               0.26      5.68 f
  U0_ALU/U58/QN (NAND2X1)                          0.08      5.76 r
  U0_ALU/U3/QN (NAND2X1)                           0.09      5.86 f
  U0_ALU/ALU_OUT_reg[15]/D (SDFFARX1)              0.00      5.86 f
  data arrival time                                          5.86

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_ALU/ALU_OUT_reg[15]/CLK (SDFFARX1)            0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.62      9.18
  data required time                                         9.18
  ------------------------------------------------------------------------
  data required time                                         9.18
  data arrival time                                         -5.86
  ------------------------------------------------------------------------
  slack (MET)                                                3.32



  Startpoint: U0_REG_FILE/regfile_reg[0][1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[0][1]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[0][1]/QN (SDFFARX1)      0.47      0.47 r
  U0_REG_FILE/U3/ZN (INVX0)                        0.10      0.58 f
  U0_ALU/mult_42/U47/ZN (INVX0)                    0.11      0.68 r
  U0_ALU/mult_42/U45/ZN (INVX0)                    0.11      0.79 f
  U0_ALU/mult_42/U46/ZN (INVX0)                    0.10      0.89 r
  U0_ALU/mult_42/U146/QN (NOR2X0)                  0.14      1.03 f
  U0_ALU/mult_42/U35/Q (XOR2X1)                    0.33      1.36 f
  U0_ALU/mult_42/S2_2_5/CO (FADDX1)                0.38      1.74 f
  U0_ALU/mult_42/S2_3_5/S (FADDX1)                 0.48      2.22 f
  U0_ALU/mult_42/S2_4_4/CO (FADDX1)                0.39      2.61 f
  U0_ALU/mult_42/S2_5_4/S (FADDX1)                 0.48      3.09 f
  U0_ALU/mult_42/S2_6_3/CO (FADDX1)                0.39      3.48 f
  U0_ALU/mult_42/S4_3/S (FADDX1)                   0.46      3.94 f
  U0_ALU/mult_42/U151/Q (XOR2X1)                   0.30      4.24 f
  U0_ALU/mult_42/FS_1/U7/Q (OR2X1)                 0.20      4.44 f
  U0_ALU/mult_42/FS_1/U33/QN (NAND2X0)             0.11      4.56 r
  U0_ALU/mult_42/FS_1/U5/QN (NAND2X1)              0.11      4.67 f
  U0_ALU/mult_42/FS_1/U57/QN (NAND2X1)             0.10      4.77 r
  U0_ALU/mult_42/FS_1/U52/QN (NAND2X1)             0.10      4.87 f
  U0_ALU/mult_42/FS_1/U50/QN (NAND2X1)             0.09      4.96 r
  U0_ALU/mult_42/FS_1/U48/QN (NAND2X1)             0.11      5.07 f
  U0_ALU/mult_42/FS_1/U29/ZN (INVX0)               0.07      5.15 r
  U0_ALU/mult_42/FS_1/U30/ZN (INVX0)               0.08      5.23 f
  U0_ALU/mult_42/FS_1/U18/Q (XOR3X1)               0.25      5.48 f
  U0_ALU/U99/Q (AO21X1)                            0.28      5.76 f
  U0_ALU/ALU_OUT_reg[14]/D (SDFFARX1)              0.00      5.76 f
  data arrival time                                          5.76

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_ALU/ALU_OUT_reg[14]/CLK (SDFFARX1)            0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.62      9.18
  data required time                                         9.18
  ------------------------------------------------------------------------
  data required time                                         9.18
  data arrival time                                         -5.76
  ------------------------------------------------------------------------
  slack (MET)                                                3.42



  Startpoint: U0_REG_FILE/regfile_reg[0][1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[0][1]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[0][1]/QN (SDFFARX1)      0.47      0.47 r
  U0_REG_FILE/U3/ZN (INVX0)                        0.10      0.58 f
  U0_ALU/mult_42/U47/ZN (INVX0)                    0.11      0.68 r
  U0_ALU/mult_42/U45/ZN (INVX0)                    0.11      0.79 f
  U0_ALU/mult_42/U46/ZN (INVX0)                    0.10      0.89 r
  U0_ALU/mult_42/U146/QN (NOR2X0)                  0.14      1.03 f
  U0_ALU/mult_42/U35/Q (XOR2X1)                    0.33      1.36 f
  U0_ALU/mult_42/S2_2_5/CO (FADDX1)                0.38      1.74 f
  U0_ALU/mult_42/S2_3_5/S (FADDX1)                 0.48      2.22 f
  U0_ALU/mult_42/S2_4_4/CO (FADDX1)                0.39      2.61 f
  U0_ALU/mult_42/S2_5_4/S (FADDX1)                 0.48      3.09 f
  U0_ALU/mult_42/S2_6_3/CO (FADDX1)                0.39      3.48 f
  U0_ALU/mult_42/S4_3/S (FADDX1)                   0.46      3.94 f
  U0_ALU/mult_42/U151/Q (XOR2X1)                   0.30      4.24 f
  U0_ALU/mult_42/FS_1/U7/Q (OR2X1)                 0.20      4.44 f
  U0_ALU/mult_42/FS_1/U33/QN (NAND2X0)             0.11      4.56 r
  U0_ALU/mult_42/FS_1/U5/QN (NAND2X1)              0.11      4.67 f
  U0_ALU/mult_42/FS_1/U57/QN (NAND2X1)             0.10      4.77 r
  U0_ALU/mult_42/FS_1/U10/QN (NAND2X0)             0.17      4.94 f
  U0_ALU/mult_42/FS_1/U17/Q (XOR2X1)               0.28      5.22 f
  U0_ALU/U101/Q (AO21X1)                           0.27      5.49 f
  U0_ALU/ALU_OUT_reg[12]/D (SDFFARX1)              0.00      5.49 f
  data arrival time                                          5.49

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_ALU/ALU_OUT_reg[12]/CLK (SDFFARX1)            0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.62      9.18
  data required time                                         9.18
  ------------------------------------------------------------------------
  data required time                                         9.18
  data arrival time                                         -5.49
  ------------------------------------------------------------------------
  slack (MET)                                                3.69



  Startpoint: U0_REG_FILE/regfile_reg[0][1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[0][1]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[0][1]/QN (SDFFARX1)      0.47      0.47 r
  U0_REG_FILE/U3/ZN (INVX0)                        0.10      0.58 f
  U0_ALU/mult_42/U47/ZN (INVX0)                    0.11      0.68 r
  U0_ALU/mult_42/U45/ZN (INVX0)                    0.11      0.79 f
  U0_ALU/mult_42/U46/ZN (INVX0)                    0.10      0.89 r
  U0_ALU/mult_42/U146/QN (NOR2X0)                  0.14      1.03 f
  U0_ALU/mult_42/U35/Q (XOR2X1)                    0.33      1.36 f
  U0_ALU/mult_42/S2_2_5/CO (FADDX1)                0.38      1.74 f
  U0_ALU/mult_42/S2_3_5/S (FADDX1)                 0.48      2.22 f
  U0_ALU/mult_42/S2_4_4/CO (FADDX1)                0.39      2.61 f
  U0_ALU/mult_42/S2_5_4/S (FADDX1)                 0.48      3.09 f
  U0_ALU/mult_42/S2_6_3/CO (FADDX1)                0.39      3.48 f
  U0_ALU/mult_42/S4_3/S (FADDX1)                   0.46      3.94 f
  U0_ALU/mult_42/U151/Q (XOR2X1)                   0.30      4.24 f
  U0_ALU/mult_42/FS_1/U32/Q (AND2X2)               0.22      4.47 f
  U0_ALU/mult_42/FS_1/U25/ZN (INVX0)               0.08      4.55 r
  U0_ALU/mult_42/FS_1/U26/ZN (INVX0)               0.08      4.63 f
  U0_ALU/mult_42/FS_1/U49/QN (NOR2X0)              0.11      4.73 r
  U0_ALU/mult_42/FS_1/U37/Q (XNOR2X1)              0.38      5.11 f
  U0_ALU/U109/Q (AO21X1)                           0.27      5.38 f
  U0_ALU/ALU_OUT_reg[10]/D (SDFFARX1)              0.00      5.38 f
  data arrival time                                          5.38

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_ALU/ALU_OUT_reg[10]/CLK (SDFFARX1)            0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.62      9.18
  data required time                                         9.18
  ------------------------------------------------------------------------
  data required time                                         9.18
  data arrival time                                         -5.38
  ------------------------------------------------------------------------
  slack (MET)                                                3.80



  Startpoint: U0_REG_FILE/regfile_reg[0][1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[0][1]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[0][1]/QN (SDFFARX1)      0.47      0.47 r
  U0_REG_FILE/U3/ZN (INVX0)                        0.10      0.58 f
  U0_ALU/mult_42/U47/ZN (INVX0)                    0.11      0.68 r
  U0_ALU/mult_42/U45/ZN (INVX0)                    0.11      0.79 f
  U0_ALU/mult_42/U46/ZN (INVX0)                    0.10      0.89 r
  U0_ALU/mult_42/U146/QN (NOR2X0)                  0.14      1.03 f
  U0_ALU/mult_42/U35/Q (XOR2X1)                    0.33      1.36 f
  U0_ALU/mult_42/S2_2_5/CO (FADDX1)                0.38      1.74 f
  U0_ALU/mult_42/S2_3_5/S (FADDX1)                 0.48      2.22 f
  U0_ALU/mult_42/S2_4_4/CO (FADDX1)                0.39      2.61 f
  U0_ALU/mult_42/S2_5_4/S (FADDX1)                 0.48      3.09 f
  U0_ALU/mult_42/S2_6_3/CO (FADDX1)                0.39      3.48 f
  U0_ALU/mult_42/S4_3/S (FADDX1)                   0.46      3.94 f
  U0_ALU/mult_42/U151/Q (XOR2X1)                   0.30      4.24 f
  U0_ALU/mult_42/FS_1/U7/Q (OR2X1)                 0.20      4.44 f
  U0_ALU/mult_42/FS_1/U28/ZN (INVX0)               0.08      4.53 r
  U0_ALU/mult_42/FS_1/U22/QN (OAI21X1)             0.36      4.89 f
  U0_ALU/mult_42/FS_1/U12/Q (XOR2X1)               0.24      5.13 f
  U0_ALU/U246/QN (NAND2X0)                         0.10      5.23 r
  U0_ALU/U238/QN (NAND2X0)                         0.13      5.36 f
  U0_ALU/ALU_OUT_reg[11]/D (SDFFARX1)              0.00      5.36 f
  data arrival time                                          5.36

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_ALU/ALU_OUT_reg[11]/CLK (SDFFARX1)            0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.63      9.17
  data required time                                         9.17
  ------------------------------------------------------------------------
  data required time                                         9.17
  data arrival time                                         -5.36
  ------------------------------------------------------------------------
  slack (MET)                                                3.81



  Startpoint: U0_REG_FILE/regfile_reg[1][1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[1][1]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[1][1]/QN (SDFFARX1)      0.48      0.48 r
  U0_REG_FILE/U41/ZN (INVX1)                       0.09      0.58 f
  U0_ALU/U50/ZN (INVX0)                            0.08      0.66 r
  U0_ALU/U31/ZN (INVX1)                            0.08      0.74 f
  U0_ALU/div_43/U28/ZN (INVX0)                     0.15      0.89 r
  U0_ALU/div_43/U37/Q (AND3X1)                     0.31      1.20 r
  U0_ALU/div_43/U38/Q (AND2X1)                     0.23      1.43 r
  U0_ALU/div_43/U40/Q (MUX21X1)                    0.31      1.73 f
  U0_ALU/div_43/U22/CO (FADDX1)                    0.35      2.09 f
  U0_ALU/div_43/U51/ZN (INVX0)                     0.08      2.17 r
  U0_ALU/div_43/U52/ZN (INVX0)                     0.08      2.24 f
  U0_ALU/div_43/U47/QN (NAND4X0)                   0.13      2.38 r
  U0_ALU/div_43/U31/QN (NAND2X1)                   0.17      2.55 f
  U0_ALU/div_43/U4/CO (FADDX1)                     0.38      2.93 f
  U0_ALU/div_43/u_div/u_fa_PartRem_0_1_2/CO (FADDX1)
                                                   0.34      3.27 f
  U0_ALU/div_43/U42/QN (NAND2X1)                   0.10      3.37 r
  U0_ALU/div_43/U16/Q (MUX21X1)                    0.27      3.63 f
  U0_ALU/div_43/U21/QN (NAND2X0)                   0.13      3.76 r
  U0_ALU/div_43/U26/QN (NAND3X0)                   0.15      3.91 f
  U0_ALU/div_43/U9/QN (NAND2X0)                    0.12      4.03 r
  U0_ALU/div_43/U11/QN (NAND3X0)                   0.15      4.18 f
  U0_ALU/div_43/U2/QN (NAND2X0)                    0.12      4.31 r
  U0_ALU/div_43/U5/QN (NAND3X0)                    0.14      4.45 f
  U0_ALU/U67/QN (NAND2X1)                          0.09      4.55 r
  U0_ALU/U56/QN (NAND2X1)                          0.10      4.65 f
  U0_ALU/U147/Q (AO221X1)                          0.23      4.88 f
  U0_ALU/U132/Q (OA21X1)                           0.27      5.14 f
  U0_ALU/ALU_OUT_reg[0]/D (SDFFARX2)               0.00      5.14 f
  data arrival time                                          5.14

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_ALU/ALU_OUT_reg[0]/CLK (SDFFARX2)             0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.63      9.17
  data required time                                         9.17
  ------------------------------------------------------------------------
  data required time                                         9.17
  data arrival time                                         -5.14
  ------------------------------------------------------------------------
  slack (MET)                                                4.02



  Startpoint: U0_REG_FILE/regfile_reg[0][1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[0][1]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[0][1]/QN (SDFFARX1)      0.47      0.47 r
  U0_REG_FILE/U3/ZN (INVX0)                        0.10      0.58 f
  U0_ALU/mult_42/U47/ZN (INVX0)                    0.11      0.68 r
  U0_ALU/mult_42/U45/ZN (INVX0)                    0.11      0.79 f
  U0_ALU/mult_42/U46/ZN (INVX0)                    0.10      0.89 r
  U0_ALU/mult_42/U146/QN (NOR2X0)                  0.14      1.03 f
  U0_ALU/mult_42/U35/Q (XOR2X1)                    0.33      1.36 f
  U0_ALU/mult_42/S2_2_5/S (FADDX1)                 0.43      1.79 f
  U0_ALU/mult_42/S2_3_4/S (FADDX1)                 0.44      2.23 f
  U0_ALU/mult_42/S2_4_3/S (FADDX1)                 0.44      2.67 f
  U0_ALU/mult_42/S2_5_2/CO (FADDX1)                0.39      3.05 f
  U0_ALU/mult_42/S2_6_2/S (FADDX2)                 0.52      3.58 f
  U0_ALU/mult_42/S4_1/S (FADDX1)                   0.42      3.99 f
  U0_ALU/mult_42/U4/Q (XOR2X2)                     0.34      4.33 f
  U0_ALU/mult_42/FS_1/U44/Z (NBUFFX2)              0.17      4.50 f
  U0_ALU/U202/QN (AOI221X2)                        0.47      4.96 r
  U0_ALU/U239/QN (NOR2X2)                          0.07      5.04 f
  U0_ALU/ALU_OUT_reg[8]/D (SDFFARX1)               0.00      5.04 f
  data arrival time                                          5.04

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_ALU/ALU_OUT_reg[8]/CLK (SDFFARX1)             0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.63      9.17
  data required time                                         9.17
  ------------------------------------------------------------------------
  data required time                                         9.17
  data arrival time                                         -5.04
  ------------------------------------------------------------------------
  slack (MET)                                                4.13



  Startpoint: U0_REG_FILE/regfile_reg[0][1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[0][1]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[0][1]/QN (SDFFARX1)      0.47      0.47 r
  U0_REG_FILE/U3/ZN (INVX0)                        0.10      0.58 f
  U0_ALU/mult_42/U47/ZN (INVX0)                    0.11      0.68 r
  U0_ALU/mult_42/U45/ZN (INVX0)                    0.11      0.79 f
  U0_ALU/mult_42/U46/ZN (INVX0)                    0.10      0.89 r
  U0_ALU/mult_42/U146/QN (NOR2X0)                  0.14      1.03 f
  U0_ALU/mult_42/U35/Q (XOR2X1)                    0.33      1.36 f
  U0_ALU/mult_42/S2_2_5/S (FADDX1)                 0.43      1.79 f
  U0_ALU/mult_42/S2_3_4/CO (FADDX1)                0.39      2.18 f
  U0_ALU/mult_42/S2_4_4/S (FADDX1)                 0.48      2.66 f
  U0_ALU/mult_42/S2_5_3/S (FADDX1)                 0.44      3.10 f
  U0_ALU/mult_42/S2_6_2/CO (FADDX2)                0.39      3.49 f
  U0_ALU/mult_42/S4_2/S (FADDX1)                   0.46      3.95 f
  U0_ALU/mult_42/U154/Q (XOR2X1)                   0.28      4.24 f
  U0_ALU/mult_42/FS_1/U2/Z (NBUFFX4)               0.20      4.44 f
  U0_ALU/mult_42/FS_1/U3/Q (XOR2X2)                0.31      4.74 f
  U0_ALU/U247/QN (NAND2X0)                         0.11      4.85 r
  U0_ALU/U200/QN (NAND2X0)                         0.13      4.98 f
  U0_ALU/ALU_OUT_reg[9]/D (SDFFARX1)               0.00      4.98 f
  data arrival time                                          4.98

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_ALU/ALU_OUT_reg[9]/CLK (SDFFARX1)             0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.63      9.17
  data required time                                         9.17
  ------------------------------------------------------------------------
  data required time                                         9.17
  data arrival time                                         -4.98
  ------------------------------------------------------------------------
  slack (MET)                                                4.19



  Startpoint: U0_REG_FILE/regfile_reg[0][1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[0][1]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[0][1]/QN (SDFFARX1)      0.47      0.47 r
  U0_REG_FILE/U3/ZN (INVX0)                        0.10      0.58 f
  U0_ALU/mult_42/U47/ZN (INVX0)                    0.11      0.68 r
  U0_ALU/mult_42/U45/ZN (INVX0)                    0.11      0.79 f
  U0_ALU/mult_42/U46/ZN (INVX0)                    0.10      0.89 r
  U0_ALU/mult_42/U146/QN (NOR2X0)                  0.14      1.03 f
  U0_ALU/mult_42/U35/Q (XOR2X1)                    0.33      1.36 f
  U0_ALU/mult_42/S2_2_5/S (FADDX1)                 0.43      1.79 f
  U0_ALU/mult_42/S2_3_4/S (FADDX1)                 0.44      2.23 f
  U0_ALU/mult_42/S2_4_3/S (FADDX1)                 0.44      2.67 f
  U0_ALU/mult_42/S2_5_2/S (FADDX1)                 0.44      3.10 f
  U0_ALU/mult_42/S2_6_1/S (FADDX1)                 0.45      3.56 f
  U0_ALU/mult_42/S4_0/S (FADDX1)                   0.46      4.02 f
  U0_ALU/mult_42/FS_1/U43/Z (NBUFFX2)              0.18      4.20 f
  U0_ALU/U34/Q (AO221X1)                           0.34      4.53 f
  U0_ALU/U32/Q (OA21X1)                            0.27      4.80 f
  U0_ALU/ALU_OUT_reg[7]/D (SDFFARX1)               0.00      4.80 f
  data arrival time                                          4.80

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_ALU/ALU_OUT_reg[7]/CLK (SDFFARX1)             0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.62      9.18
  data required time                                         9.18
  ------------------------------------------------------------------------
  data required time                                         9.18
  data arrival time                                         -4.80
  ------------------------------------------------------------------------
  slack (MET)                                                4.38



  Startpoint: U0_REG_FILE/regfile_reg[0][1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[0][1]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[0][1]/QN (SDFFARX1)      0.47      0.47 r
  U0_REG_FILE/U3/ZN (INVX0)                        0.10      0.58 f
  U0_ALU/mult_42/U47/ZN (INVX0)                    0.11      0.68 r
  U0_ALU/mult_42/U45/ZN (INVX0)                    0.11      0.79 f
  U0_ALU/mult_42/U44/ZN (INVX0)                    0.07      0.86 r
  U0_ALU/mult_42/U43/ZN (INVX0)                    0.08      0.94 f
  U0_ALU/mult_42/U38/Q (AND2X1)                    0.19      1.13 f
  U0_ALU/mult_42/U30/Q (AND2X1)                    0.22      1.36 f
  U0_ALU/mult_42/S2_2_2/CO (FADDX2)                0.40      1.76 f
  U0_ALU/mult_42/S2_3_2/CO (FADDX1)                0.40      2.15 f
  U0_ALU/mult_42/S2_4_2/S (FADDX1)                 0.50      2.65 f
  U0_ALU/mult_42/S2_5_1/S (FADDX1)                 0.51      3.15 f
  U0_ALU/mult_42/S1_6_0/S (FADDX1)                 0.46      3.62 f
  U0_ALU/mult_42/FS_1/U42/Z (NBUFFX2)              0.18      3.79 f
  U0_ALU/U111/QN (AOI21X1)                         0.38      4.17 r
  U0_ALU/U121/QN (NAND2X2)                         0.07      4.24 f
  U0_ALU/U43/Q (AO221X1)                           0.22      4.47 f
  U0_ALU/U237/Q (OA21X2)                           0.28      4.75 f
  U0_ALU/ALU_OUT_reg[6]/D (SDFFARX1)               0.00      4.75 f
  data arrival time                                          4.75

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_ALU/ALU_OUT_reg[6]/CLK (SDFFARX1)             0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.62      9.18
  data required time                                         9.18
  ------------------------------------------------------------------------
  data required time                                         9.18
  data arrival time                                         -4.75
  ------------------------------------------------------------------------
  slack (MET)                                                4.43



  Startpoint: U0_REG_FILE/regfile_reg[1][1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[1][1]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[1][1]/QN (SDFFARX1)      0.48      0.48 r
  U0_REG_FILE/U41/ZN (INVX1)                       0.09      0.58 f
  U0_ALU/U50/ZN (INVX0)                            0.08      0.66 r
  U0_ALU/U31/ZN (INVX1)                            0.08      0.74 f
  U0_ALU/div_43/U28/ZN (INVX0)                     0.15      0.89 r
  U0_ALU/div_43/U37/Q (AND3X1)                     0.31      1.20 r
  U0_ALU/div_43/U38/Q (AND2X1)                     0.23      1.43 r
  U0_ALU/div_43/U40/Q (MUX21X1)                    0.31      1.73 f
  U0_ALU/div_43/U22/CO (FADDX1)                    0.35      2.09 f
  U0_ALU/div_43/U51/ZN (INVX0)                     0.08      2.17 r
  U0_ALU/div_43/U52/ZN (INVX0)                     0.08      2.24 f
  U0_ALU/div_43/U47/QN (NAND4X0)                   0.13      2.38 r
  U0_ALU/div_43/U31/QN (NAND2X1)                   0.17      2.55 f
  U0_ALU/div_43/U4/CO (FADDX1)                     0.38      2.93 f
  U0_ALU/div_43/u_div/u_fa_PartRem_0_1_2/CO (FADDX1)
                                                   0.34      3.27 f
  U0_ALU/div_43/U50/Q (AND2X4)                     0.32      3.59 f
  U0_ALU/div_43/U49/ZN (INVX0)                     0.08      3.67 r
  U0_ALU/div_43/U29/ZN (INVX0)                     0.10      3.77 f
  U0_ALU/U92/Q (AO222X1)                           0.43      4.20 f
  U0_ALU/U9/QN (NOR4X0)                            0.26      4.46 r
  U0_ALU/U79/QN (NOR2X0)                           0.16      4.62 f
  U0_ALU/ALU_OUT_reg[1]/D (SDFFARX1)               0.00      4.62 f
  data arrival time                                          4.62

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_ALU/ALU_OUT_reg[1]/CLK (SDFFARX1)             0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.64      9.16
  data required time                                         9.16
  ------------------------------------------------------------------------
  data required time                                         9.16
  data arrival time                                         -4.62
  ------------------------------------------------------------------------
  slack (MET)                                                4.54



  Startpoint: U0_REG_FILE/regfile_reg[0][1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[0][1]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[0][1]/QN (SDFFARX1)      0.47      0.47 r
  U0_REG_FILE/U3/ZN (INVX0)                        0.10      0.58 f
  U0_ALU/mult_42/U47/ZN (INVX0)                    0.11      0.68 r
  U0_ALU/mult_42/U45/ZN (INVX0)                    0.11      0.79 f
  U0_ALU/mult_42/U44/ZN (INVX0)                    0.07      0.86 r
  U0_ALU/mult_42/U43/ZN (INVX0)                    0.08      0.94 f
  U0_ALU/mult_42/U38/Q (AND2X1)                    0.19      1.13 f
  U0_ALU/mult_42/U30/Q (AND2X1)                    0.22      1.36 f
  U0_ALU/mult_42/S2_2_2/CO (FADDX2)                0.40      1.76 f
  U0_ALU/mult_42/S2_3_2/S (FADDX1)                 0.49      2.25 f
  U0_ALU/mult_42/S2_4_1/S (FADDX1)                 0.51      2.75 f
  U0_ALU/mult_42/S1_5_0/S (FADDX1)                 0.46      3.22 f
  U0_ALU/mult_42/FS_1/U41/Z (NBUFFX2)              0.18      3.39 f
  U0_ALU/U68/Q (AO222X1)                           0.24      3.64 f
  U0_ALU/U30/Q (AO221X1)                           0.24      3.88 f
  U0_ALU/U128/Q (OA21X1)                           0.27      4.14 f
  U0_ALU/ALU_OUT_reg[5]/D (SDFFARX1)               0.00      4.14 f
  data arrival time                                          4.14

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_ALU/ALU_OUT_reg[5]/CLK (SDFFARX1)             0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.62      9.18
  data required time                                         9.18
  ------------------------------------------------------------------------
  data required time                                         9.18
  data arrival time                                         -4.14
  ------------------------------------------------------------------------
  slack (MET)                                                5.03



  Startpoint: U0_REG_FILE/regfile_reg[0][0] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[0][0]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[0][0]/QN (SDFFARX1)      0.43      0.43 f
  U0_REG_FILE/U13/ZN (INVX1)                       0.09      0.52 r
  U0_ALU/U7/ZN (INVX0)                             0.10      0.62 f
  U0_ALU/U42/ZN (INVX1)                            0.10      0.73 r
  U0_ALU/U178/ZN (INVX1)                           0.10      0.83 f
  U0_ALU/U64/QN (NOR2X0)                           0.12      0.94 r
  U0_ALU/U70/Q (AND2X1)                            0.22      1.17 r
  U0_ALU/U240/Q (OA221X1)                          0.34      1.50 r
  U0_ALU/U241/Q (AO221X1)                          0.24      1.74 r
  U0_ALU/U201/QN (NAND2X2)                         0.10      1.84 f
  U0_ALU/U19/QN (NAND3X0)                          0.09      1.93 r
  U0_ALU/U242/Q (AO22X1)                           0.30      2.22 r
  U0_ALU/U243/Q (AO22X1)                           0.24      2.46 r
  U0_ALU/U199/QN (NOR2X0)                          0.10      2.57 f
  U0_ALU/U115/Q (AO22X1)                           0.25      2.81 f
  U0_ALU/U196/QN (NAND2X1)                         0.09      2.91 r
  U0_ALU/U180/ZN (INVX0)                           0.12      3.03 f
  U0_ALU/U186/ZN (INVX0)                           0.09      3.12 r
  U0_ALU/U179/ZN (INVX0)                           0.12      3.24 f
  U0_ALU/U175/ZN (INVX0)                           0.08      3.32 r
  U0_ALU/U14/QN (NAND3X0)                          0.13      3.45 f
  U0_ALU/U75/Q (AO221X1)                           0.24      3.69 f
  U0_ALU/U197/Q (OA21X1)                           0.29      3.98 f
  U0_ALU/ALU_OUT_reg[4]/D (SDFFARX1)               0.00      3.98 f
  data arrival time                                          3.98

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_ALU/ALU_OUT_reg[4]/CLK (SDFFARX1)             0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.62      9.18
  data required time                                         9.18
  ------------------------------------------------------------------------
  data required time                                         9.18
  data arrival time                                         -3.98
  ------------------------------------------------------------------------
  slack (MET)                                                5.20



  Startpoint: U0_REG_FILE/regfile_reg[0][0] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[0][0]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[0][0]/QN (SDFFARX1)      0.43      0.43 f
  U0_REG_FILE/U13/ZN (INVX1)                       0.09      0.52 r
  U0_ALU/U7/ZN (INVX0)                             0.10      0.62 f
  U0_ALU/U42/ZN (INVX1)                            0.10      0.73 r
  U0_ALU/U178/ZN (INVX1)                           0.10      0.83 f
  U0_ALU/U64/QN (NOR2X0)                           0.12      0.94 r
  U0_ALU/U70/Q (AND2X1)                            0.22      1.17 r
  U0_ALU/U240/Q (OA221X1)                          0.34      1.50 r
  U0_ALU/U241/Q (AO221X1)                          0.24      1.74 r
  U0_ALU/U201/QN (NAND2X2)                         0.10      1.84 f
  U0_ALU/U19/QN (NAND3X0)                          0.09      1.93 r
  U0_ALU/U242/Q (AO22X1)                           0.30      2.22 r
  U0_ALU/U243/Q (AO22X1)                           0.24      2.46 r
  U0_ALU/U199/QN (NOR2X0)                          0.10      2.57 f
  U0_ALU/U115/Q (AO22X1)                           0.25      2.81 f
  U0_ALU/U196/QN (NAND2X1)                         0.09      2.91 r
  U0_ALU/U180/ZN (INVX0)                           0.12      3.03 f
  U0_ALU/U186/ZN (INVX0)                           0.09      3.12 r
  U0_ALU/U167/ZN (INVX0)                           0.10      3.23 f
  U0_ALU/U23/Q (AO221X1)                           0.24      3.46 f
  U0_ALU/U47/QN (NOR4X1)                           0.35      3.81 r
  U0_ALU/U232/QN (NOR2X2)                          0.08      3.89 f
  U0_ALU/ALU_OUT_reg[3]/D (SDFFARX1)               0.00      3.89 f
  data arrival time                                          3.89

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_ALU/ALU_OUT_reg[3]/CLK (SDFFARX1)             0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.63      9.17
  data required time                                         9.17
  ------------------------------------------------------------------------
  data required time                                         9.17
  data arrival time                                         -3.89
  ------------------------------------------------------------------------
  slack (MET)                                                5.28



  Startpoint: U0_SYS_CTRL/cs_reg[1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: FUN_REF_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_SYS_CTRL/cs_reg[1]/CLK (SDFFARX1)             0.00      0.00 r
  U0_SYS_CTRL/cs_reg[1]/Q (SDFFARX1)               0.71      0.71 f
  U0_SYS_CTRL/U151/ZN (INVX0)                      0.10      0.81 r
  U0_SYS_CTRL/U31/ZN (INVX0)                       0.09      0.91 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                     0.22      1.13 r
  U0_SYS_CTRL/U42/ZN (INVX0)                       0.15      1.28 f
  U0_SYS_CTRL/U9/QN (OAI22X1)                      0.38      1.65 r
  U0_REG_FILE/U143/ZN (INVX0)                      0.09      1.75 f
  U0_REG_FILE/U110/ZN (INVX0)                      0.07      1.81 r
  U0_REG_FILE/U121/ZN (INVX0)                      0.08      1.89 f
  U0_REG_FILE/U381/ZN (INVX0)                      0.09      1.98 r
  U0_REG_FILE/U378/Q (OR2X2)                       0.19      2.16 r
  U0_REG_FILE/U349/ZN (INVX0)                      0.08      2.25 f
  U0_REG_FILE/U383/ZN (INVX0)                      0.10      2.34 r
  U0_REG_FILE/U346/ZN (INVX0)                      0.14      2.48 f
  U0_REG_FILE/U290/Q (AO22X1)                      0.27      2.76 f
  U0_REG_FILE/U291/Q (AO221X1)                     0.24      2.99 f
  U0_REG_FILE/U293/Q (AO22X1)                      0.31      3.30 f
  U0_REG_FILE/U294/Q (AO221X1)                     0.23      3.53 f
  U0_REG_FILE/U362/Q (AO22X2)                      0.30      3.84 f
  U0_REG_FILE/RdData_reg[1]/D (SDFFARX1)           0.00      3.84 f
  data arrival time                                          3.84

  clock FUN_REF_CLK (rise edge)                   10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_REG_FILE/RdData_reg[1]/CLK (SDFFARX1)         0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.63      9.17
  data required time                                         9.17
  ------------------------------------------------------------------------
  data required time                                         9.17
  data arrival time                                         -3.84
  ------------------------------------------------------------------------
  slack (MET)                                                5.34



  Startpoint: U0_REG_FILE/regfile_reg[0][0] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_REG_FILE/regfile_reg[0][0]/CLK (SDFFARX1)     0.00      0.00 r
  U0_REG_FILE/regfile_reg[0][0]/QN (SDFFARX1)      0.43      0.43 f
  U0_REG_FILE/U13/ZN (INVX1)                       0.09      0.52 r
  U0_ALU/U7/ZN (INVX0)                             0.10      0.62 f
  U0_ALU/U42/ZN (INVX1)                            0.10      0.73 r
  U0_ALU/U178/ZN (INVX1)                           0.10      0.83 f
  U0_ALU/U64/QN (NOR2X0)                           0.12      0.94 r
  U0_ALU/U70/Q (AND2X1)                            0.22      1.17 r
  U0_ALU/U240/Q (OA221X1)                          0.34      1.50 r
  U0_ALU/U241/Q (AO221X1)                          0.24      1.74 r
  U0_ALU/U201/QN (NAND2X2)                         0.10      1.84 f
  U0_ALU/U19/QN (NAND3X0)                          0.09      1.93 r
  U0_ALU/U242/Q (AO22X1)                           0.30      2.22 r
  U0_ALU/U243/Q (AO22X1)                           0.24      2.46 r
  U0_ALU/U199/QN (NOR2X0)                          0.10      2.57 f
  U0_ALU/U115/Q (AO22X1)                           0.25      2.81 f
  U0_ALU/U196/QN (NAND2X1)                         0.09      2.91 r
  U0_ALU/U180/ZN (INVX0)                           0.12      3.03 f
  U0_ALU/U186/ZN (INVX0)                           0.09      3.12 r
  U0_ALU/U179/ZN (INVX0)                           0.12      3.24 f
  U0_ALU/U82/Q (AO221X1)                           0.24      3.48 f
  U0_ALU/U11/QN (NOR4X0)                           0.16      3.64 r
  U0_ALU/U106/QN (NOR2X0)                          0.16      3.80 f
  U0_ALU/ALU_OUT_reg[2]/D (SDFFARX1)               0.00      3.80 f
  data arrival time                                          3.80

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_ALU/ALU_OUT_reg[2]/CLK (SDFFARX1)             0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.64      9.16
  data required time                                         9.16
  ------------------------------------------------------------------------
  data required time                                         9.16
  data arrival time                                         -3.80
  ------------------------------------------------------------------------
  slack (MET)                                                5.37



  Startpoint: U0_SYS_CTRL/cs_reg[1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[7] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: FUN_REF_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_SYS_CTRL/cs_reg[1]/CLK (SDFFARX1)             0.00      0.00 r
  U0_SYS_CTRL/cs_reg[1]/Q (SDFFARX1)               0.71      0.71 f
  U0_SYS_CTRL/U151/ZN (INVX0)                      0.10      0.81 r
  U0_SYS_CTRL/U31/ZN (INVX0)                       0.09      0.91 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                     0.22      1.13 r
  U0_SYS_CTRL/U42/ZN (INVX0)                       0.15      1.28 f
  U0_SYS_CTRL/U9/QN (OAI22X1)                      0.38      1.65 r
  U0_REG_FILE/U143/ZN (INVX0)                      0.09      1.75 f
  U0_REG_FILE/U110/ZN (INVX0)                      0.07      1.81 r
  U0_REG_FILE/U121/ZN (INVX0)                      0.08      1.89 f
  U0_REG_FILE/U381/ZN (INVX0)                      0.09      1.98 r
  U0_REG_FILE/U378/Q (OR2X2)                       0.19      2.16 r
  U0_REG_FILE/U349/ZN (INVX0)                      0.08      2.25 f
  U0_REG_FILE/U383/ZN (INVX0)                      0.10      2.34 r
  U0_REG_FILE/U346/ZN (INVX0)                      0.14      2.48 f
  U0_REG_FILE/U341/Q (AO22X1)                      0.27      2.76 f
  U0_REG_FILE/U342/Q (AO221X1)                     0.24      2.99 f
  U0_REG_FILE/U344/Q (AO22X1)                      0.32      3.31 f
  U0_REG_FILE/U345/Q (AO221X1)                     0.24      3.54 f
  U0_REG_FILE/U105/Q (AO22X1)                      0.25      3.79 f
  U0_REG_FILE/RdData_reg[7]/D (SDFFARX1)           0.00      3.79 f
  data arrival time                                          3.79

  clock FUN_REF_CLK (rise edge)                   10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_REG_FILE/RdData_reg[7]/CLK (SDFFARX1)         0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.62      9.18
  data required time                                         9.18
  ------------------------------------------------------------------------
  data required time                                         9.18
  data arrival time                                         -3.79
  ------------------------------------------------------------------------
  slack (MET)                                                5.39



  Startpoint: U0_SYS_CTRL/cs_reg[1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[6] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: FUN_REF_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_SYS_CTRL/cs_reg[1]/CLK (SDFFARX1)             0.00      0.00 r
  U0_SYS_CTRL/cs_reg[1]/Q (SDFFARX1)               0.71      0.71 f
  U0_SYS_CTRL/U151/ZN (INVX0)                      0.10      0.81 r
  U0_SYS_CTRL/U31/ZN (INVX0)                       0.09      0.91 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                     0.22      1.13 r
  U0_SYS_CTRL/U42/ZN (INVX0)                       0.15      1.28 f
  U0_SYS_CTRL/U9/QN (OAI22X1)                      0.38      1.65 r
  U0_REG_FILE/U143/ZN (INVX0)                      0.09      1.75 f
  U0_REG_FILE/U110/ZN (INVX0)                      0.07      1.81 r
  U0_REG_FILE/U121/ZN (INVX0)                      0.08      1.89 f
  U0_REG_FILE/U381/ZN (INVX0)                      0.09      1.98 r
  U0_REG_FILE/U378/Q (OR2X2)                       0.19      2.16 r
  U0_REG_FILE/U349/ZN (INVX0)                      0.08      2.25 f
  U0_REG_FILE/U383/ZN (INVX0)                      0.10      2.34 r
  U0_REG_FILE/U346/ZN (INVX0)                      0.14      2.48 f
  U0_REG_FILE/U331/Q (AO22X1)                      0.27      2.76 f
  U0_REG_FILE/U332/Q (AO221X1)                     0.24      2.99 f
  U0_REG_FILE/U335/Q (AO22X1)                      0.31      3.30 f
  U0_REG_FILE/U336/Q (AO221X1)                     0.24      3.53 f
  U0_REG_FILE/U182/Q (AO22X1)                      0.25      3.78 f
  U0_REG_FILE/RdData_reg[6]/D (SDFFARX1)           0.00      3.78 f
  data arrival time                                          3.78

  clock FUN_REF_CLK (rise edge)                   10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_REG_FILE/RdData_reg[6]/CLK (SDFFARX1)         0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.62      9.18
  data required time                                         9.18
  ------------------------------------------------------------------------
  data required time                                         9.18
  data arrival time                                         -3.78
  ------------------------------------------------------------------------
  slack (MET)                                                5.40



  Startpoint: U0_SYS_CTRL/cs_reg[1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[0] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: FUN_REF_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  U0_SYS_CTRL/cs_reg[1]/CLK (SDFFARX1)             0.00      0.00 r
  U0_SYS_CTRL/cs_reg[1]/Q (SDFFARX1)               0.71      0.71 f
  U0_SYS_CTRL/U151/ZN (INVX0)                      0.10      0.81 r
  U0_SYS_CTRL/U31/ZN (INVX0)                       0.09      0.91 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                     0.22      1.13 r
  U0_SYS_CTRL/U42/ZN (INVX0)                       0.15      1.28 f
  U0_SYS_CTRL/U9/QN (OAI22X1)                      0.38      1.65 r
  U0_REG_FILE/U143/ZN (INVX0)                      0.09      1.75 f
  U0_REG_FILE/U110/ZN (INVX0)                      0.07      1.81 r
  U0_REG_FILE/U121/ZN (INVX0)                      0.08      1.89 f
  U0_REG_FILE/U381/ZN (INVX0)                      0.09      1.98 r
  U0_REG_FILE/U378/Q (OR2X2)                       0.19      2.16 r
  U0_REG_FILE/U349/ZN (INVX0)                      0.08      2.25 f
  U0_REG_FILE/U383/ZN (INVX0)                      0.10      2.34 r
  U0_REG_FILE/U346/ZN (INVX0)                      0.14      2.48 f
  U0_REG_FILE/U152/Q (AO22X1)                      0.27      2.76 f
  U0_REG_FILE/U283/Q (AO221X1)                     0.24      2.99 f
  U0_REG_FILE/U285/Q (AO22X1)                      0.31      3.30 f
  U0_REG_FILE/U286/Q (AO221X1)                     0.24      3.53 f
  U0_REG_FILE/U176/Q (AO22X1)                      0.25      3.78 f
  U0_REG_FILE/RdData_reg[0]/D (SDFFARX1)           0.00      3.78 f
  data arrival time                                          3.78

  clock FUN_REF_CLK (rise edge)                   10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  U0_REG_FILE/RdData_reg[0]/CLK (SDFFARX1)         0.00     10.00 r
  clock uncertainty                               -0.20      9.80
  library setup time                              -0.62      9.18
  data required time                                         9.18
  ------------------------------------------------------------------------
  data required time                                         9.18
  data arrival time                                         -3.78
  ------------------------------------------------------------------------
  slack (MET)                                                5.40


1
