# Project0: ALU Wave

<img width="726" alt="aluWave_screenshot" src="https://user-images.githubusercontent.com/62785773/208535602-1e287b3c-f302-44c9-9626-fad6e36acd14.png">


<img width="708" alt="extracredit" src="https://user-images.githubusercontent.com/62785773/208535810-9c375cc9-6bfc-4092-a40a-85132e6a10cb.png">

<img width="699" alt="extracreditWave" src="https://user-images.githubusercontent.com/62785773/208535913-ba16cd11-aa6f-4fa6-9ddc-cd4fe156cc11.png">

For annotated-Project0. Please check in the pdf file 

Source used during this project:
Verilog HDL - Installing and Testing Icarus Verilog + GTKWave Simple Combinational Logic Design in Verilog

https://www.youtube.com/watch?v=3Xm6fgKAO94

https://www.youtube.com/watch?v=-EKjm7G4HcI

https://electrobinary.blogspot.com/2021/02/alu-design-in-verilog-using-mips.html

