#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Dec  5 08:31:28 2021
# Process ID: 30668
# Current directory: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1364 C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.xpr
# Log file: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/vivado.log
# Journal file: C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
Reading block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>...
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_0
Successfully read diagram <TBA_Block> from block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}
Reading block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd>...
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_0
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_1
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_2
Successfully read diagram <FA_Block> from block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd>
current_bd_design [get_bd_designs TBA_Block]
current_bd_design [get_bd_designs FA_Block]
close_bd_design [get_bd_designs FA_Block]
Wrote  : <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/ui/bd_d31d4729.ui> 
make_wrapper -files [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}}] -top
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/HA_source_0/a
/HA_source_0/b

Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.srcs\sources_1\bd\TBA_Block\TBA_Block.bd> 
Wrote  : <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/ui/bd_b7e5ac81.ui> 
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/synth/TBA_Block.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/sim/TBA_Block.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v
add_files -norecurse {{c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v}}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
export_ip_user_files -of_objects  [get_files {{c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v}}
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}
Reading block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd>...
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_0
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_1
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_2
Successfully read diagram <FA_Block> from block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd>
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
close_bd_design [get_bd_designs TBA_Block]
Wrote  : <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/ui/bd_b7e5ac81.ui> 
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
Reading block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>...
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_0
Successfully read diagram <TBA_Block> from block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>
close_bd_design [get_bd_designs TBA_Block]
Wrote  : <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/ui/bd_b7e5ac81.ui> 
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
Reading block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>...
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_0
Successfully read diagram <TBA_Block> from block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>
create_bd_cell -type container -reference FA_Block FA_Block_0
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
Wrote  : <c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_0/ui/bd_3bf0f80d.ui> 
set_property location {0.5 -383 -829} [get_bd_cells HA_source_0]
connect_bd_net [get_bd_pins HA_source_0/carry] [get_bd_pins FA_Block_0/carry_in]
startgroup
make_bd_pins_external  [get_bd_pins HA_source_0/a]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins HA_source_0/b]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FA_Block_0/a]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FA_Block_0/b]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins HA_source_0/sum]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FA_Block_0/sum]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FA_Block_0/carry_out]
endgroup
save_bd_design
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.srcs\sources_1\bd\TBA_Block\TBA_Block.bd> 
Wrote  : <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/ui/bd_b7e5ac81.ui> 
current_bd_design [get_bd_designs FA_Block]
close_bd_design [get_bd_designs FA_Block]
close_bd_design [get_bd_designs TBA_Block]
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
Reading block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>...
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_0
Adding Block Design Container - FA_Block_0
Successfully read diagram <TBA_Block> from block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>
make_wrapper -files [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}}] -top
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.srcs\sources_1\bd\TBA_Block\TBA_Block.bd> 
Wrote  : <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/ui/bd_b7e5ac81.ui> 
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/synth/TBA_Block.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/sim/TBA_Block.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
add_files -norecurse {{c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v}}
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs TBA_Block]
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
Reading block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>...
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_0
Adding Block Design Container - FA_Block_0
Successfully read diagram <TBA_Block> from block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>
close_bd_design [get_bd_designs TBA_Block]
Wrote  : <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/ui/bd_b7e5ac81.ui> 
generate_target Simulation [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd'
export_ip_user_files -of_objects [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd'
export_simulation -of_objects [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}}] -directory {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files} -ipstatic_source_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TBA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TBA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TBA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/TBA_Block/sim/TBA_Block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBA_Block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBA_Block_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TBA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/imports/Lab 2 Source files/HA_source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'HA_source'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/new/TBA_Source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TBA_Source'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TBA_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xelab -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3006] 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/fa_source.vdb' needs to be re-saved since 'std.textio' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.fa_source' failed to restore
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'halfadder' remains a black box since it has no binding entity [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/new/TBA_Source.vhd:59]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/new/TBA_Source.vhd:61]
ERROR: [VRFC 10-3180] cannot find port 'carry_out_0' on this module [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v:41]
ERROR: [VRFC 10-3006] 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/fa_source.vdb' needs to be re-saved since 'std.textio' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.fa_source' failed to restore
ERROR: [VRFC 10-3006] 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/fa_source.vdb' needs to be re-saved since 'std.textio' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.fa_source' failed to restore
ERROR: [VRFC 10-3006] 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/fa_source.vdb' needs to be re-saved since 'std.textio' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.fa_source' failed to restore
ERROR: [VRFC 10-2063] Module <FA_Source> not found while processing module instance <inst> [P:/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/TBA_Block/ip/TBA_Block_FA_Source_0_0/sim/TBA_Block_FA_Source_0_0.v:71]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
generate_target Simulation [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd'
export_ip_user_files -of_objects [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd'
export_simulation -of_objects [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}}] -directory {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files} -ipstatic_source_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TBA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TBA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TBA_tb_vlog.prj"
"xvhdl --incr --relax -prj TBA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/new/FA_Source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FA_Source'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/new/TBA_Source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TBA_Source'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TBA_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xelab -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-718] formal port <in1> does not exist in entity <HA_source>.  Please compare the definition of block <HA_source> to its component declaration and its instantion to detect the mismatch. [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/new/TBA_Source.vhd:43]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target Simulation [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd'
export_ip_user_files -of_objects [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd'
export_simulation -of_objects [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}}] -directory {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files} -ipstatic_source_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TBA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TBA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TBA_tb_vlog.prj"
"xvhdl --incr --relax -prj TBA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/new/TBA_Source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TBA_Source'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TBA_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xelab -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'carry_out_0' on this module [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files {{c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v}}
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
Reading block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>...
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_0
Adding Block Design Container - FA_Block_0
Successfully read diagram <TBA_Block> from block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>
validate_bd_design
make_wrapper -files [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}}] -top
INFO: [BD 41-1662] The design 'TBA_Block.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.srcs\sources_1\bd\TBA_Block\TBA_Block.bd> 
Wrote  : <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/ui/bd_b7e5ac81.ui> 
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/synth/TBA_Block.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/sim/TBA_Block.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
add_files -norecurse {{c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v}}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}
Reading block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd>...
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_0
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_1
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_2
Successfully read diagram <FA_Block> from block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd>
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
set_property coreContainer.enable 1 [current_project]
export_ip_user_files -of_objects  [get_files {{c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v}}
make_wrapper -files [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}}] -top
INFO: [BD 41-1662] The design 'TBA_Block.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.srcs\sources_1\bd\TBA_Block\TBA_Block.bd> 
Wrote  : <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/ui/bd_b7e5ac81.ui> 
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/synth/TBA_Block.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/sim/TBA_Block.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
add_files -norecurse {{c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v}}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
current_bd_design [get_bd_designs FA_Block]
current_bd_design [get_bd_designs TBA_Block]
current_bd_design [get_bd_designs FA_Block]
current_bd_design [get_bd_designs TBA_Block]
current_bd_design [get_bd_designs FA_Block]
current_bd_design [get_bd_designs TBA_Block]
set_property name HA_source_4 [get_bd_cells HA_source_0]
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
current_bd_design [get_bd_designs FA_Block]
current_bd_design [get_bd_designs TBA_Block]
export_ip_user_files -of_objects  [get_files {{c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v}}
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
save_bd_design
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.srcs\sources_1\bd\TBA_Block\TBA_Block.bd> 
Wrote  : <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/ui/bd_b7e5ac81.ui> 
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}
current_bd_design [get_bd_designs TBA_Block]
current_bd_design [get_bd_designs FA_Block]
close_bd_design [get_bd_designs FA_Block]
create_bd_design "TBA_Design"
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.srcs\sources_1\bd\TBA_Design\TBA_Design.bd> 
update_compile_order -fileset sources_1
create_bd_cell -type container -reference TBA_Block TBA_Block_0
ERROR: [BD 41-2191] Creation of cell 'TBA_Block_0' failed. The following errors were encountered when trying to instantiate cell 'TBA_Block.bd':
* TBA_Block.bd is not validated. Validate the design and try again.
* Block design 'TBA_Block.bd' contains one or more block design cells. Instantiating a block design which contains one or more block design cells is currently not enabled.
  The list of block design cells in Block design 'TBA_Block.bd' is given below. Please remove them and try again:
  * /FA_Block_0


ERROR: [BD 5-7] Error: running create_bd_cell  -type container -reference TBA_Block -name TBA_Block_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
current_bd_design [get_bd_designs TBA_Block]
validate_bd_design
save_bd_design
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.srcs\sources_1\bd\TBA_Block\TBA_Block.bd> 
Wrote  : <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/ui/bd_b7e5ac81.ui> 
current_bd_design [get_bd_designs TBA_Design]
create_bd_cell -type container -reference TBA_Block TBA_Block_0
ERROR: [BD 41-2191] Creation of cell 'TBA_Block_0' failed. The following errors were encountered when trying to instantiate cell 'TBA_Block.bd':
* Block design 'TBA_Block.bd' contains one or more block design cells. Instantiating a block design which contains one or more block design cells is currently not enabled.
  The list of block design cells in Block design 'TBA_Block.bd' is given below. Please remove them and try again:
  * /FA_Block_0


ERROR: [BD 5-7] Error: running create_bd_cell  -type container -reference TBA_Block -name TBA_Block_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
current_bd_design [get_bd_designs TBA_Block]
validate_bd_design -force
create_bd_port -dir I -from 1 -to 0 a_in
set_property location {-582 -875} [get_bd_ports a_in]
set_property location {-648 -922} [get_bd_ports a_in]
undo
INFO: [Common 17-17] undo 'set_property location {-648 -922} [get_bd_ports a_in]'
set_property location {-575 -534} [get_bd_ports a_in]
delete_bd_objs [get_bd_nets a_1_1]
connect_bd_net [get_bd_ports a_in] [get_bd_pins FA_Block_0/a]
delete_bd_objs [get_bd_nets a_0_1]
connect_bd_net [get_bd_ports a_in] [get_bd_pins HA_source_4/a]
delete_bd_objs [get_bd_nets a_in_1]
connect_bd_net [get_bd_ports a_in] [get_bd_pins FA_Block_0/a]
connect_bd_net [get_bd_ports a_in] [get_bd_pins HA_source_4/a]
delete_bd_objs [get_bd_nets a_in_1]
connect_bd_net [get_bd_ports a_in] [get_bd_pins FA_Block_0/a]
set_property location {-653 -1019} [get_bd_ports a_in]
set_property location {-527 -909} [get_bd_ports a_in]
delete_bd_objs [get_bd_nets a_in_1]
startgroup
connect_bd_net [get_bd_ports a_in] [get_bd_pins FA_Block_0/a]
connect_bd_net [get_bd_ports a_in] [get_bd_pins HA_source_4/a]
endgroup
delete_bd_objs [get_bd_nets b_1_1]
delete_bd_objs [get_bd_nets b_0_1] [get_bd_ports b_1] [get_bd_ports b_0] [get_bd_ports a_1] [get_bd_ports a_0]
create_bd_port -dir I -from 1 -to 0 b_in
set_property location {-516 -661} [get_bd_ports b_in]
startgroup
connect_bd_net [get_bd_ports b_in] [get_bd_pins FA_Block_0/b]
connect_bd_net [get_bd_ports b_in] [get_bd_pins HA_source_4/b]
endgroup
create_bd_port -dir O -from 2 -to 0 sum_carry_out
delete_bd_objs [get_bd_nets FA_Block_0_sum] [get_bd_nets HA_source_0_sum] [get_bd_nets FA_Block_0_carry_out] [get_bd_ports sum_1] [get_bd_ports sum_0] [get_bd_ports carry_out_0]
connect_bd_net [get_bd_ports sum_carry_out] [get_bd_pins FA_Block_0/carry_out]
delete_bd_objs [get_bd_nets FA_Block_0_carry_out] [get_bd_ports sum_carry_out]
startgroup
make_bd_pins_external  [get_bd_pins FA_Block_0/sum] [get_bd_pins HA_source_4/sum]
endgroup
delete_bd_objs [get_bd_nets FA_Block_0_sum] [get_bd_ports sum_0]
delete_bd_objs [get_bd_nets HA_source_4_sum] [get_bd_ports sum_1]
startgroup
make_bd_pins_external  [get_bd_pins HA_source_4/sum]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FA_Block_0/sum]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FA_Block_0/carry_out]
endgroup
save_bd_design
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.srcs\sources_1\bd\TBA_Block\TBA_Block.bd> 
Wrote  : <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/ui/bd_b7e5ac81.ui> 
validate_bd_design
save_bd_design
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.srcs\sources_1\bd\TBA_Block\TBA_Block.bd> 
close_bd_design [get_bd_designs TBA_Block]
create_bd_cell -type container -reference TBA_Block TBA_Block_0
ERROR: [BD 41-2191] Creation of cell 'TBA_Block_0' failed. The following errors were encountered when trying to instantiate cell 'TBA_Block.bd':
* Block design 'TBA_Block.bd' contains one or more block design cells. Instantiating a block design which contains one or more block design cells is currently not enabled.
  The list of block design cells in Block design 'TBA_Block.bd' is given below. Please remove them and try again:
  * /FA_Block_0


ERROR: [BD 5-7] Error: running create_bd_cell  -type container -reference TBA_Block -name TBA_Block_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
Reading block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>...
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_4
Adding Block Design Container - FA_Block_0
Successfully read diagram <TBA_Block> from block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>
delete_bd_objs [get_bd_nets b_in_1]
delete_bd_objs [get_bd_ports b_in]
delete_bd_objs [get_bd_ports a_in]
delete_bd_objs [get_bd_nets a_in_1]
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}
Reading block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd>...
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_0
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_1
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_2
Successfully read diagram <FA_Block> from block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd>
current_bd_design [get_bd_designs TBA_Block]
reset_property LEFT [get_bd_pins a]
ERROR: [Common 17-107] Cannot change read-only property 'LEFT'.
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
save_bd_design
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.srcs\sources_1\bd\TBA_Block\TBA_Block.bd> 
Wrote  : <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/ui/bd_b7e5ac81.ui> 
delete_bd_objs [get_bd_nets HA_source_0_carry] [get_bd_nets FA_Block_0_sum] [get_bd_nets FA_Block_0_carry_out] [get_bd_cells FA_Block_0]
create_bd_cell -type container -reference FA_Block FA_Block_0
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_1\FA_Block_inst_1.bd> 
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_1\FA_Block_inst_1.bd> 
Wrote  : <c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_1/ui/bd_3c6f078e.ui> 
set_property location {2.5 -96 -668} [get_bd_cells FA_Block_0]
connect_bd_net [get_bd_pins HA_source_4/carry] [get_bd_pins FA_Block_0/carry_in]
startgroup
make_bd_pins_external  [get_bd_pins HA_source_4/a]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins HA_source_4/b]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FA_Block_0/a]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FA_Block_0/b]
endgroup
connect_bd_net [get_bd_ports carry_out_0] [get_bd_pins FA_Block_0/sum]
delete_bd_objs [get_bd_nets FA_Block_0_sum]
connect_bd_net [get_bd_ports sum_1] [get_bd_pins FA_Block_0/sum]
connect_bd_net [get_bd_ports carry_out_0] [get_bd_pins FA_Block_0/carry_out]
save_bd_design
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_1\FA_Block_inst_1.bd> 
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.srcs\sources_1\bd\TBA_Block\TBA_Block.bd> 
Wrote  : <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/ui/bd_b7e5ac81.ui> 
validate_bd_design
validate_bd_design -force
make_wrapper -files [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}}] -top
INFO: [BD 41-1662] The design 'TBA_Block.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_1\FA_Block_inst_1.bd> 
Wrote  : <c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_1/ui/bd_3c6f078e.ui> 
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.srcs\sources_1\bd\TBA_Block\TBA_Block.bd> 
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/synth/TBA_Block.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/sim/TBA_Block.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_1\FA_Block_inst_1.bd> 
add_files -norecurse {{c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v}}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Design/TBA_Design.bd}
current_bd_design [get_bd_designs TBA_Block]
close_bd_design [get_bd_designs TBA_Block]
close_bd_design [get_bd_designs FA_Block]
create_bd_cell -type module -reference TBA_Block_wrapper TBA_Block_wrapper_0
CRITICAL WARNING: [IP_Flow 19-4755] Cannot add 'c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd' to module reference 'TBA_Block_wrapper' a sub-design of type 'Block Designs' in this release.  Try to replace the file sources with RTL for module reference.  Additional file types are supported via the IP Packager flow.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
delete_bd_objs [get_bd_cells TBA_Block_wrapper_0]
set_property top TBA_Block_wrapper [current_fileset]
update_compile_order -fileset sources_1
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
Reading block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>...
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_4
Adding Block Design Container - FA_Block_0
Successfully read diagram <TBA_Block> from block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>
delete_bd_objs [get_bd_nets HA_source_4_sum] [get_bd_ports sum_0]
delete_bd_objs [get_bd_nets FA_Block_0_sum] [get_bd_ports sum_1]
delete_bd_objs [get_bd_nets FA_Block_0_carry_out] [get_bd_ports carry_out_0]
startgroup
make_bd_pins_external  [get_bd_pins HA_source_4/sum]
endgroup
delete_bd_objs [get_bd_nets HA_source_4_sum] [get_bd_ports sum_0]
startgroup
make_bd_pins_external  [get_bd_pins HA_source_4/sum]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FA_Block_0/sum]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FA_Block_0/carry_out]
endgroup
validate_bd_design
save_bd_design
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_1\FA_Block_inst_1.bd> 
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.srcs\sources_1\bd\TBA_Block\TBA_Block.bd> 
Wrote  : <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/ui/bd_b7e5ac81.ui> 
close_bd_design [get_bd_designs TBA_Block]
create_bd_cell -type container -reference TBA_Block TBA_Block_0
ERROR: [BD 41-2191] Creation of cell 'TBA_Block_0' failed. The following errors were encountered when trying to instantiate cell 'TBA_Block.bd':
* Block design 'TBA_Block.bd' contains one or more block design cells. Instantiating a block design which contains one or more block design cells is currently not enabled.
  The list of block design cells in Block design 'TBA_Block.bd' is given below. Please remove them and try again:
  * /FA_Block_0


ERROR: [BD 5-7] Error: running create_bd_cell  -type container -reference TBA_Block -name TBA_Block_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Design/TBA_Design.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Design/TBA_Design.bd}}
Wrote  : <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Design/ui/bd_ae239eaa.ui> 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
make_wrapper -files [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}}] -fileset [get_filesets sources_1] -inst_template
INFO: [BD 41-1662] The design 'TBA_Block.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_1\FA_Block_inst_1.bd> 
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/synth/TBA_Block.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/sim/TBA_Block.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_1\FA_Block_inst_1.bd> 
generate_target Simulation [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd'
export_ip_user_files -of_objects [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd'
export_simulation -of_objects [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}}] -directory {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files} -ipstatic_source_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TBA_tb'
INFO: [Vivado 12-12490] The selected simulation model for 'FA_Block_inst_1_HA_source_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [BD 41-1662] The design 'TBA_Block.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_1\FA_Block_inst_1.bd> 
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/synth/TBA_Block.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/sim/TBA_Block.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v
Wrote  : <c:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_1\FA_Block_inst_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block HA_source_4 .
INFO: [BD 41-1662] The design 'FA_Block_inst_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_1/synth/FA_Block_inst_1.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_1/sim/FA_Block_inst_1.v
VHDL Output written to : c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_1/hdl/FA_Block_inst_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HA_source_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HA_source_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HA_source_2 .
Exporting to file c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_1/hw_handoff/FA_Block_inst_1.hwh
Generated Block Design Tcl file c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_1/hw_handoff/FA_Block_inst_1_bd.tcl
Generated Hardware Definition File c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_1/synth/FA_Block_inst_1.hwdef
Exporting to file c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hw_handoff/TBA_Block.hwh
Generated Block Design Tcl file c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hw_handoff/TBA_Block_bd.tcl
Generated Hardware Definition File c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/synth/TBA_Block.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TBA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TBA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block_inst_1/ip/FA_Block_inst_1_HA_source_0_0/sim/FA_Block_inst_1_HA_source_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_inst_1_HA_source_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block_inst_1/ip/FA_Block_inst_1_HA_source_1_0/sim/FA_Block_inst_1_HA_source_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_inst_1_HA_source_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block_inst_1/ip/FA_Block_inst_1_HA_source_2_0/sim/FA_Block_inst_1_HA_source_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_inst_1_HA_source_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block_inst_1/sim/FA_Block_inst_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_inst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/TBA_Block/ip/TBA_Block_HA_source_0_0/sim/TBA_Block_HA_source_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBA_Block_HA_source_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/TBA_Block/sim/TBA_Block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBA_Block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBA_Block_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TBA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/imports/Lab 2 Source files/HA_source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'HA_source'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/new/FA_Source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FA_Source'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/new/TBA_Source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TBA_Source'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TBA_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xelab -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'carry_out_0' on this module [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v:41]
ERROR: [VRFC 10-2063] Module <TBA_Block_FA_Source_0_0> not found while processing module instance <FA_Source_0> [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/TBA_Block/sim/TBA_Block.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1312.125 ; gain = 7.949
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
Reading block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>...
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_4
Adding Block Design Container - FA_Block_0
Successfully read diagram <TBA_Block> from block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>
close_bd_design [get_bd_designs TBA_Block]
Wrote  : <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/ui/bd_b7e5ac81.ui> 
Wrote  : <c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_1/ui/bd_3c6f078e.ui> 
make_wrapper -files [get_files {{c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_1/FA_Block_inst_1.bd}}] -fileset [get_filesets FA_Block_inst_1] -inst_template
WARNING: [Vivado 12-818] No files matched 'c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_1/FA_Block_inst_1.bd'
close_project
open_project {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TBA_tb'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_1\FA_Block_inst_1.bd> 
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'FA_Block_inst_1' - hence not re-generating.
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TBA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TBA_tb_vlog.prj"
"xvhdl --incr --relax -prj TBA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TBA_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xelab -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'carry_out_0' on this module [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v:41]
ERROR: [VRFC 10-2063] Module <TBA_Block_FA_Source_0_0> not found while processing module instance <FA_Source_0> [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/TBA_Block/sim/TBA_Block.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1326.684 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}
Reading block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>...
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_4
Adding Block Design Container - FA_Block_0
Successfully read diagram <TBA_Block> from block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd>
open_bd_design {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}
Reading block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd>...
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_0
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_1
Adding component instance block -- xilinx.com:module_ref:HA_source:1.0 - HA_source_2
Successfully read diagram <FA_Block> from block design file <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd>
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TBA_tb'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_1\FA_Block_inst_1.bd> 
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'FA_Block_inst_1' - hence not re-generating.
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TBA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TBA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block_inst_1/ip/FA_Block_inst_1_HA_source_0_0/sim/FA_Block_inst_1_HA_source_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_inst_1_HA_source_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block_inst_1/ip/FA_Block_inst_1_HA_source_1_0/sim/FA_Block_inst_1_HA_source_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_inst_1_HA_source_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block_inst_1/ip/FA_Block_inst_1_HA_source_2_0/sim/FA_Block_inst_1_HA_source_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_inst_1_HA_source_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block_inst_1/sim/FA_Block_inst_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_inst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/TBA_Block/ip/TBA_Block_HA_source_0_0/sim/TBA_Block_HA_source_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBA_Block_HA_source_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/TBA_Block/sim/TBA_Block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBA_Block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBA_Block_wrapper
"xvhdl --incr --relax -prj TBA_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xelab -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'carry_out' on this module [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v:41]
ERROR: [VRFC 10-2063] Module <TBA_Block_FA_Source_0_0> not found while processing module instance <FA_Source_0> [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/TBA_Block/sim/TBA_Block.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TBA_tb'
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TBA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TBA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block_inst_1/ip/FA_Block_inst_1_HA_source_0_0/sim/FA_Block_inst_1_HA_source_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_inst_1_HA_source_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block_inst_1/ip/FA_Block_inst_1_HA_source_1_0/sim/FA_Block_inst_1_HA_source_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_inst_1_HA_source_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block_inst_1/ip/FA_Block_inst_1_HA_source_2_0/sim/FA_Block_inst_1_HA_source_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_inst_1_HA_source_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block_inst_1/sim/FA_Block_inst_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_inst_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/TBA_Block/ip/TBA_Block_HA_source_0_0/sim/TBA_Block_HA_source_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBA_Block_HA_source_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/TBA_Block/sim/TBA_Block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBA_Block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBA_Block_wrapper
INFO: [VRFC 10-2458] undeclared symbol carry_out, assumed default net type wire [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v:41]
"xvhdl --incr --relax -prj TBA_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xelab -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'carry_out_0' on this module [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v:41]
ERROR: [VRFC 10-2063] Module <TBA_Block_FA_Source_0_0> not found while processing module instance <FA_Source_0> [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/TBA_Block/sim/TBA_Block.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
make_wrapper -files [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}}] -fileset [get_filesets sources_1] -inst_template
make_wrapper -files [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}}] -top
export_ip_user_files -of_objects  [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}}] -fileset [get_filesets sources_1] -inst_template
export_ip_user_files -of_objects  [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}}
file delete -force {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block}
file delete -force {c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block}
create_bd_design "TBA_Block"
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.srcs\sources_1\bd\TBA_Block\TBA_Block.bd> 
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs FA_Block]
close_bd_design [get_bd_designs FA_Block]
create_bd_cell -type container -reference FA_Block FA_Block_0
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
Wrote  : <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/bd/FA_Block_inst_0/ui/bd_3bf0f80d.ui> 
create_bd_cell -type module -reference HA_source HA_source_0
startgroup
make_bd_pins_external  [get_bd_pins HA_source_0/a]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins HA_source_0/b]
endgroup
connect_bd_net [get_bd_pins HA_source_0/carry] [get_bd_pins FA_Block_0/carry_in]
startgroup
make_bd_pins_external  [get_bd_pins FA_Block_0/b]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FA_Block_0/a]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins HA_source_0/sum]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FA_Block_0/sum]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins FA_Block_0/carry_out]
endgroup
validate_bd_design
save_bd_design
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.srcs\sources_1\bd\TBA_Block\TBA_Block.bd> 
Wrote  : <C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/ui/bd_b7e5ac81.ui> 
make_wrapper -files [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}}] -top
INFO: [BD 41-1662] The design 'TBA_Block.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
VHDL Output written to : C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/synth/TBA_Block.v
VHDL Output written to : C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/sim/TBA_Block.v
VHDL Output written to : C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v
Wrote  : <C:\Users\bhumm\OneDrive - TalTech\IAS0600_VHDL\project_3_2BitAdder\project_3_2BitAdder.gen\sources_1\bd\TBA_Block\bd\FA_Block_inst_0\FA_Block_inst_0.bd> 
add_files -norecurse {{c:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v}}
update_compile_order -fileset sources_1
generate_target Simulation [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd'
export_ip_user_files -of_objects [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd'
export_simulation -of_objects [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/TBA_Block/TBA_Block.bd}}] -directory {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files} -ipstatic_source_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TBA_tb'
INFO: [Vivado 12-12490] The selected simulation model for 'FA_Block_inst_0_HA_source_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TBA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TBA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/TBA_Block/sim/TBA_Block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBA_Block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/TBA_Block/hdl/TBA_Block_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBA_Block_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TBA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/imports/Lab 2 Source files/HA_source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'HA_source'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/new/FA_Source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FA_Source'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/new/TBA_Source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TBA_Source'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TBA_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xelab -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4927e973e6aa41aca1820be0c8c50570 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TBA_tb_behav xil_defaultlib.TBA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <FA_Block_inst_0> not found while processing module instance <FA_Block_0> [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/TBA_Block/sim/TBA_Block.v:45]
ERROR: [VRFC 10-2063] Module <TBA_Block_HA_source_0_0> not found while processing module instance <HA_source_0> [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/TBA_Block/sim/TBA_Block.v:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target Simulation [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd'
export_ip_user_files -of_objects [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd'
export_simulation -of_objects [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}}] -directory {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files} -ipstatic_source_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TBA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TBA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TBA_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/bd/FA_Block/sim/FA_Block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.gen/sources_1/bd/FA_Block/hdl/FA_Block_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_Block_wrapper
"xvhdl --incr --relax -prj TBA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TBA_tb'
ERROR: [VRFC 10-3763] type error near 'carry_in' ; expected type 'of VHDL port does not match its Verilog connection' [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd:48]
ERROR: [VRFC 10-3782] unit 'structural' ignored due to previous errors [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd:38]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_bd_design [get_bd_designs TBA_Block]
generate_target Simulation [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd'
export_ip_user_files -of_objects [get_files {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/bhumm/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd'
export_simulation -of_objects [get_files {{C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sources_1/bd/FA_Block/FA_Block.bd}}] -directory {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files} -ipstatic_source_dir {C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/modelsim} {questa=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/questa} {riviera=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/riviera} {activehdl=C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TBA_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TBA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TBA_tb_vlog.prj"
"xvhdl --incr --relax -prj TBA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TBA_tb'
ERROR: [VRFC 10-3763] type error near 'carry_in' ; expected type 'of VHDL port does not match its Verilog connection' [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd:48]
ERROR: [VRFC 10-3782] unit 'structural' ignored due to previous errors [C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd:38]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.srcs/sim_1/new/TBA_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/bhumm/OneDrive - TalTech/IAS0600_VHDL/project_3_2BitAdder/project_3_2BitAdder.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  5 11:19:08 2021...
