<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CPU_301.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux4to1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux4to1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux4to1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sequence_010110_detector.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Sequence_010110_detector.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Sequence_010110_detector.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="USR_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="USR_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="USR_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="USR_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Universal_Shift_Register.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Universal_Shift_Register.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Universal_Shift_Register.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Universal_Shift_Register.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Universal_Shift_Register.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Universal_Shift_Register.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Universal_Shift_Register.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Universal_Shift_Register.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Universal_Shift_Register.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Universal_Shift_Register.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Universal_Shift_Register.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Universal_Shift_Register.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Universal_Shift_Register.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Universal_Shift_Register.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Universal_Shift_Register.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Universal_Shift_Register.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Universal_Shift_Register.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Universal_Shift_Register.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Universal_Shift_Register.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Universal_Shift_Register.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Universal_Shift_Register_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Universal_Shift_Register_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Universal_Shift_Register_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Universal_Shift_Register_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Universal_Shift_Register_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Universal_Shift_Register_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Universal_Shift_Register_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Universal_Shift_Register_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Universal_Shift_Register_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Universal_Shift_Register_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Universal_Shift_Register_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Universal_Shift_Register_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Universal_Shift_Register_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Universal_Shift_Register_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Universal_Shift_Register_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Universal_Shift_Register_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Universal_Shift_Register_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Universal_Shift_Register_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Universal_Shift_Register_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk_div.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="clk_div.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="clk_div.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="debounce.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="debounce.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="debounce.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_reg_4bit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shift_reg_4bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="shift_reg_4bit_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_reg_4bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_reg_4bit_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shift_reg_4bit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="shift_reg_4bit_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_reg_4bit_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="universal_shift_register.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="universal_shift_register.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="universal_shift_register.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1496915266" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1496915266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496988459" xil_pn:in_ck="-3146870060321750424" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1496988459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Mux4to1.v"/>
      <outfile xil_pn:name="Universal_Shift_Register.v"/>
      <outfile xil_pn:name="clock_divider.v"/>
      <outfile xil_pn:name="d_ff.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="shift_reg_4bit.v"/>
      <outfile xil_pn:name="shift_reg_4bit_tb.v"/>
      <outfile xil_pn:name="switch_filter.v"/>
    </transform>
    <transform xil_pn:end_ts="1496988221" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3668466156837538503" xil_pn:start_ts="1496988221">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496988221" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-926665255374856457" xil_pn:start_ts="1496988221">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496915266" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="958281356195912702" xil_pn:start_ts="1496915266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496988470" xil_pn:in_ck="-3146870060321750424" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1496988470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Mux4to1.v"/>
      <outfile xil_pn:name="Universal_Shift_Register.v"/>
      <outfile xil_pn:name="clock_divider.v"/>
      <outfile xil_pn:name="d_ff.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="shift_reg_4bit.v"/>
      <outfile xil_pn:name="shift_reg_4bit_tb.v"/>
      <outfile xil_pn:name="switch_filter.v"/>
    </transform>
    <transform xil_pn:end_ts="1496988472" xil_pn:in_ck="-3146870060321750424" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7216575784767603087" xil_pn:start_ts="1496988470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="shift_reg_4bit_tb_beh.prj"/>
      <outfile xil_pn:name="shift_reg_4bit_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1496988472" xil_pn:in_ck="-5753568876118398357" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8657052398370431636" xil_pn:start_ts="1496988472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="shift_reg_4bit_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1496915351" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1496915351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496915351" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7134931965226489233" xil_pn:start_ts="1496915351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496915351" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="958281356195912702" xil_pn:start_ts="1496915351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496915351" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1496915351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496915351" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4089148014776094833" xil_pn:start_ts="1496915351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496915351" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1496915351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496915351" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6473595718349173496" xil_pn:start_ts="1496915351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496989171" xil_pn:in_ck="7846830550158550274" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4315756236795349773" xil_pn:start_ts="1496989164">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Universal_Shift_Register.lso"/>
      <outfile xil_pn:name="Universal_Shift_Register.ngc"/>
      <outfile xil_pn:name="Universal_Shift_Register.ngr"/>
      <outfile xil_pn:name="Universal_Shift_Register.prj"/>
      <outfile xil_pn:name="Universal_Shift_Register.stx"/>
      <outfile xil_pn:name="Universal_Shift_Register.syr"/>
      <outfile xil_pn:name="Universal_Shift_Register.xst"/>
      <outfile xil_pn:name="Universal_Shift_Register_beh.prj"/>
      <outfile xil_pn:name="Universal_Shift_Register_stx_beh.prj"/>
      <outfile xil_pn:name="Universal_Shift_Register_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1496915357" xil_pn:in_ck="134155896310522947" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7714995612264250780" xil_pn:start_ts="1496915357">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496989176" xil_pn:in_ck="1357060013359415011" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7042253392860264223" xil_pn:start_ts="1496989171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Universal_Shift_Register.bld"/>
      <outfile xil_pn:name="Universal_Shift_Register.ngd"/>
      <outfile xil_pn:name="Universal_Shift_Register_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1496989182" xil_pn:in_ck="1357060013359415012" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1496989176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Universal_Shift_Register.pcf"/>
      <outfile xil_pn:name="Universal_Shift_Register_map.map"/>
      <outfile xil_pn:name="Universal_Shift_Register_map.mrp"/>
      <outfile xil_pn:name="Universal_Shift_Register_map.ncd"/>
      <outfile xil_pn:name="Universal_Shift_Register_map.ngm"/>
      <outfile xil_pn:name="Universal_Shift_Register_map.xrpt"/>
      <outfile xil_pn:name="Universal_Shift_Register_summary.xml"/>
      <outfile xil_pn:name="Universal_Shift_Register_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1496989193" xil_pn:in_ck="-1771861418517307395" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1496989182">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Universal_Shift_Register.ncd"/>
      <outfile xil_pn:name="Universal_Shift_Register.pad"/>
      <outfile xil_pn:name="Universal_Shift_Register.par"/>
      <outfile xil_pn:name="Universal_Shift_Register.ptwx"/>
      <outfile xil_pn:name="Universal_Shift_Register.unroutes"/>
      <outfile xil_pn:name="Universal_Shift_Register.xpi"/>
      <outfile xil_pn:name="Universal_Shift_Register_pad.csv"/>
      <outfile xil_pn:name="Universal_Shift_Register_pad.txt"/>
      <outfile xil_pn:name="Universal_Shift_Register_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1496989203" xil_pn:in_ck="2669468731801024413" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1496989193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Universal_Shift_Register.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="universal_shift_register.bgn"/>
      <outfile xil_pn:name="universal_shift_register.bit"/>
      <outfile xil_pn:name="universal_shift_register.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1496989193" xil_pn:in_ck="1357060013359414880" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1496989189">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Universal_Shift_Register.twr"/>
      <outfile xil_pn:name="Universal_Shift_Register.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
